<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Input / Output - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="inputoutput"><a class="header" href="#inputoutput">Input/Output</a></h1>
<h2 id="tile-io_w0"><a class="header" href="#tile-io_w0">Tile IO_W0</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int"><a class="header" href="#switchbox-int">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H_BUF[2]</td><td>CELL.LONG_H[2]</td></tr>

<tr><td>CELL.LONG_H_BUF[3]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_WE_I2_S1"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_W0-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_IO_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_IO_V[0]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_IO_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_IO_V[1]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_WE_I1[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_WE_I1_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_W0-bit-MAIN[10][8]">!MAIN[10][8]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_WE_I2_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_W0-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_IO_V[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.LONG_IO_V[2]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[6][4]">!MAIN[6][4]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_H[5]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_IO_V[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.LONG_IO_V[3]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[8][8]">!MAIN[8][8]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_IO_WE_I1[0]"><td>CELL.SINGLE_H[6]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[1][8]">!MAIN[1][8]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_IO_WE_I1_S1"><td>CELL.SINGLE_H[7]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_W0-bit-MAIN[0][8]">!MAIN[0][8]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_IO_WE_I1_S1"><td>CELL.DOUBLE_H0[0]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_W0-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_WE_I2[0]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_IO_WE_I1[0]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_WE_I2_S1"><td>CELL.DOUBLE_H1[1]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_W0-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.DOUBLE_IO_W0[0]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_W0[0]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[10][5]">!MAIN[10][5]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.DOUBLE_IO_W0[1]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_W0[1]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.DOUBLE_IO_W0[2]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_W0[2]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.DOUBLE_IO_W0[3]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_W0[3]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.DOUBLE_IO_W2[0]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_W2[0]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.DOUBLE_IO_W2[1]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_W2[1]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.DOUBLE_IO_W2[2]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_W2[2]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-pass-CELL.DOUBLE_IO_W2[3]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_W2[3]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_W0[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.DOUBLE_IO_W0[0]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_W2[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.DOUBLE_IO_W2[0]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_W1[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.DOUBLE_IO_W1[0]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_W0[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.DOUBLE_IO_W0[1]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[15][9]">!MAIN[15][9]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_W2[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.DOUBLE_IO_W2[1]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[9][9]">!MAIN[9][9]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_W1[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.DOUBLE_IO_W1[1]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[13][9]">!MAIN[13][9]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_W0[2]"><td>CELL.SINGLE_H[4]</td><td>CELL.DOUBLE_IO_W0[2]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_W2[2]"><td>CELL.SINGLE_H[4]</td><td>CELL.DOUBLE_IO_W2[2]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[8][4]">!MAIN[8][4]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_W1[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.DOUBLE_IO_W1[2]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[11][4]">!MAIN[11][4]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_W0[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.DOUBLE_IO_W0[3]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[6][9]">!MAIN[6][9]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_W2[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.DOUBLE_IO_W2[3]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[0][9]">!MAIN[0][9]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_W1[3]"><td>CELL.SINGLE_H[7]</td><td>CELL.DOUBLE_IO_W1[3]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W0[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_W0[0]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[8][5]">!MAIN[8][5]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W1[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_W1[0]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_W2[0]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W0[3]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_W0[3]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[5][9]">!MAIN[5][9]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W1[3]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_W1[3]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[3][9]">!MAIN[3][9]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W2[3]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_W2[3]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[1][9]">!MAIN[1][9]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W0[1]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_W0[1]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[14][9]">!MAIN[14][9]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W1[1]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_W1[1]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[12][9]">!MAIN[12][9]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W2[1]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_W2[1]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[10][9]">!MAIN[10][9]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W0[2]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_W0[2]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W1[2]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_W1[2]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[10][3]">!MAIN[10][3]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W2[2]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_W2[2]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_IO_W0[0]-CELL.DOUBLE_IO_W2[0]"><td>CELL.DOUBLE_IO_W0[0]</td><td>CELL.DOUBLE_IO_W2[0]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_IO_W0[1]-CELL.DOUBLE_IO_W2[1]"><td>CELL.DOUBLE_IO_W0[1]</td><td>CELL.DOUBLE_IO_W2[1]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[11][9]">!MAIN[11][9]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_IO_W0[2]-CELL.DOUBLE_IO_W2[2]"><td>CELL.DOUBLE_IO_W0[2]</td><td>CELL.DOUBLE_IO_W2[2]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_IO_W0[3]-CELL.DOUBLE_IO_W2[3]"><td>CELL.DOUBLE_IO_W0[3]</td><td>CELL.DOUBLE_IO_W2[3]</td><td><a href="#spartanxl-IO_W0-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes DBUF_IO_V[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.DBUF_IO_V[0]-3"><a href="#spartanxl-IO_W0-bit-MAIN[1][2]">MAIN[1][2]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.DBUF_IO_V[0]-2"><a href="#spartanxl-IO_W0-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.DBUF_IO_V[0]-1"><a href="#spartanxl-IO_W0-bit-MAIN[4][3]">MAIN[4][3]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.DBUF_IO_V[0]-0"><a href="#spartanxl-IO_W0-bit-MAIN[3][3]">MAIN[3][3]</a></td><td>CELL.DBUF_IO_V[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W0[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_W0[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes DBUF_IO_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.DBUF_IO_V[1]-3"><a href="#spartanxl-IO_W0-bit-MAIN[14][8]">MAIN[14][8]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.DBUF_IO_V[1]-2"><a href="#spartanxl-IO_W0-bit-MAIN[17][8]">MAIN[17][8]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.DBUF_IO_V[1]-1"><a href="#spartanxl-IO_W0-bit-MAIN[18][8]">MAIN[18][8]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.DBUF_IO_V[1]-0"><a href="#spartanxl-IO_W0-bit-MAIN[15][8]">MAIN[15][8]</a></td><td>CELL.DBUF_IO_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W2[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_W2[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W2[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes LONG_H[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_H[0]-2"><a href="#spartanxl-IO_W0-bit-MAIN[1][1]">MAIN[1][1]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_H[0]-1"><a href="#spartanxl-IO_W0-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_H[0]-0"><a href="#spartanxl-IO_W0-bit-MAIN[0][0]">MAIN[0][0]</a></td><td>CELL.LONG_H[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes LONG_H[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_H[1]-2"><a href="#spartanxl-IO_W0-bit-MAIN[15][1]">MAIN[15][1]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_H[1]-1"><a href="#spartanxl-IO_W0-bit-MAIN[15][0]">MAIN[15][0]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_H[1]-0"><a href="#spartanxl-IO_W0-bit-MAIN[14][1]">MAIN[14][1]</a></td><td>CELL.LONG_H[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes LONG_H[4]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_H[4]-2"><a href="#spartanxl-IO_W0-bit-MAIN[1][6]">MAIN[1][6]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_H[4]-1"><a href="#spartanxl-IO_W0-bit-MAIN[3][7]">MAIN[3][7]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_H[4]-0"><a href="#spartanxl-IO_W0-bit-MAIN[0][6]">MAIN[0][6]</a></td><td>CELL.LONG_H[4]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes LONG_H[5]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_H[5]-2"><a href="#spartanxl-IO_W0-bit-MAIN[10][7]">MAIN[10][7]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_H[5]-1"><a href="#spartanxl-IO_W0-bit-MAIN[6][7]">MAIN[6][7]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_H[5]-0"><a href="#spartanxl-IO_W0-bit-MAIN[4][6]">MAIN[4][6]</a></td><td>CELL.LONG_H[5]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes LONG_IO_V[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[0]-1"><a href="#spartanxl-IO_W0-bit-MAIN[4][5]">MAIN[4][5]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[0]-0"><a href="#spartanxl-IO_W0-bit-MAIN[1][5]">MAIN[1][5]</a></td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes LONG_IO_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[1]-3"><a href="#spartanxl-IO_W0-bit-MAIN[13][8]">MAIN[13][8]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[1]-2"><a href="#spartanxl-IO_W0-bit-MAIN[11][8]">MAIN[11][8]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[1]-1"><a href="#spartanxl-IO_W0-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[1]-0"><a href="#spartanxl-IO_W0-bit-MAIN[17][9]">MAIN[17][9]</a></td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes LONG_IO_V[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[2]-3"><a href="#spartanxl-IO_W0-bit-MAIN[5][8]">MAIN[5][8]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[2]-2"><a href="#spartanxl-IO_W0-bit-MAIN[2][8]">MAIN[2][8]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[2]-1"><a href="#spartanxl-IO_W0-bit-MAIN[3][8]">MAIN[3][8]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[2]-0"><a href="#spartanxl-IO_W0-bit-MAIN[4][8]">MAIN[4][8]</a></td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes LONG_IO_V[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[3]-1"><a href="#spartanxl-IO_W0-bit-MAIN[6][8]">MAIN[6][8]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[3]-0"><a href="#spartanxl-IO_W0-bit-MAIN[9][8]">MAIN[9][8]</a></td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[0]-4"><a href="#spartanxl-IO_W0-bit-MAIN[2][1]">MAIN[2][1]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[0]-3"><a href="#spartanxl-IO_W0-bit-MAIN[2][0]">MAIN[2][0]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[0]-2"><a href="#spartanxl-IO_W0-bit-MAIN[4][1]">MAIN[4][1]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[0]-1"><a href="#spartanxl-IO_W0-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[0]-0"><a href="#spartanxl-IO_W0-bit-MAIN[3][0]">MAIN[3][0]</a></td><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W1[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W1[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[1]-5"><a href="#spartanxl-IO_W0-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[1]-4"><a href="#spartanxl-IO_W0-bit-MAIN[13][0]">MAIN[13][0]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[1]-3"><a href="#spartanxl-IO_W0-bit-MAIN[13][1]">MAIN[13][1]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[1]-2"><a href="#spartanxl-IO_W0-bit-MAIN[11][0]">MAIN[11][0]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[1]-1"><a href="#spartanxl-IO_W0-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[1]-0"><a href="#spartanxl-IO_W0-bit-MAIN[12][1]">MAIN[12][1]</a></td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_T[0]-4"><a href="#spartanxl-IO_W0-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_T[0]-3"><a href="#spartanxl-IO_W0-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_T[0]-2"><a href="#spartanxl-IO_W0-bit-MAIN[5][0]">MAIN[5][0]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#spartanxl-IO_W0-bit-MAIN[8][0]">MAIN[8][0]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#spartanxl-IO_W0-bit-MAIN[6][1]">MAIN[6][1]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_T[1]-4"><a href="#spartanxl-IO_W0-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_T[1]-3"><a href="#spartanxl-IO_W0-bit-MAIN[8][1]">MAIN[8][1]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_T[1]-2"><a href="#spartanxl-IO_W0-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#spartanxl-IO_W0-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#spartanxl-IO_W0-bit-MAIN[9][0]">MAIN[9][0]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes IMUX_IO_O1[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_O1[0]-5"><a href="#spartanxl-IO_W0-bit-MAIN[16][8]">MAIN[16][8]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_O1[0]-4"><a href="#spartanxl-IO_W0-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_O1[0]-3"><a href="#spartanxl-IO_W0-bit-MAIN[20][9]">MAIN[20][9]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_O1[0]-2"><a href="#spartanxl-IO_W0-bit-MAIN[19][9]">MAIN[19][9]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_O1[0]-1"><a href="#spartanxl-IO_W0-bit-MAIN[20][8]">MAIN[20][8]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_O1[0]-0"><a href="#spartanxl-IO_W0-bit-MAIN[18][9]">MAIN[18][9]</a></td><td>CELL.IMUX_IO_O1[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes IMUX_IO_O1[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_O1[1]-3"><a href="#spartanxl-IO_W0-bit-MAIN[16][1]">MAIN[16][1]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_O1[1]-2"><a href="#spartanxl-IO_W0-bit-MAIN[20][0]">MAIN[20][0]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_O1[1]-1"><a href="#spartanxl-IO_W0-bit-MAIN[19][0]">MAIN[19][0]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_O1[1]-0"><a href="#spartanxl-IO_W0-bit-MAIN[18][0]">MAIN[18][0]</a></td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_S.DOUBLE_H0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.DOUBLE_H1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes IMUX_IO_OK[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[0]-7"><a href="#spartanxl-IO_W0-bit-MAIN[9][6]">MAIN[9][6]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[0]-6"><a href="#spartanxl-IO_W0-bit-MAIN[17][5]">MAIN[17][5]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[0]-5"><a href="#spartanxl-IO_W0-bit-MAIN[18][6]">MAIN[18][6]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[0]-4"><a href="#spartanxl-IO_W0-bit-MAIN[12][6]">MAIN[12][6]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[0]-3"><a href="#spartanxl-IO_W0-bit-MAIN[15][6]">MAIN[15][6]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[0]-2"><a href="#spartanxl-IO_W0-bit-MAIN[14][6]">MAIN[14][6]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[0]-1"><a href="#spartanxl-IO_W0-bit-MAIN[11][6]">MAIN[11][6]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[0]-0"><a href="#spartanxl-IO_W0-bit-MAIN[16][6]">MAIN[16][6]</a></td><td>CELL.IMUX_IO_OK[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes IMUX_IO_OK[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[1]-7"><a href="#spartanxl-IO_W0-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[1]-6"><a href="#spartanxl-IO_W0-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[1]-5"><a href="#spartanxl-IO_W0-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[1]-4"><a href="#spartanxl-IO_W0-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[1]-3"><a href="#spartanxl-IO_W0-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[1]-2"><a href="#spartanxl-IO_W0-bit-MAIN[12][2]">MAIN[12][2]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[1]-1"><a href="#spartanxl-IO_W0-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[1]-0"><a href="#spartanxl-IO_W0-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_IO_OK[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_S.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_S.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes IMUX_IO_IK[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[0]-7"><a href="#spartanxl-IO_W0-bit-MAIN[13][7]">MAIN[13][7]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[0]-6"><a href="#spartanxl-IO_W0-bit-MAIN[20][7]">MAIN[20][7]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[0]-5"><a href="#spartanxl-IO_W0-bit-MAIN[14][7]">MAIN[14][7]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[0]-4"><a href="#spartanxl-IO_W0-bit-MAIN[16][7]">MAIN[16][7]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[0]-3"><a href="#spartanxl-IO_W0-bit-MAIN[18][7]">MAIN[18][7]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[0]-2"><a href="#spartanxl-IO_W0-bit-MAIN[17][7]">MAIN[17][7]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[0]-1"><a href="#spartanxl-IO_W0-bit-MAIN[15][7]">MAIN[15][7]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[0]-0"><a href="#spartanxl-IO_W0-bit-MAIN[19][7]">MAIN[19][7]</a></td><td>CELL.IMUX_IO_IK[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes IMUX_IO_IK[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[1]-7"><a href="#spartanxl-IO_W0-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[1]-6"><a href="#spartanxl-IO_W0-bit-MAIN[18][1]">MAIN[18][1]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[1]-5"><a href="#spartanxl-IO_W0-bit-MAIN[18][3]">MAIN[18][3]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[1]-4"><a href="#spartanxl-IO_W0-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[1]-3"><a href="#spartanxl-IO_W0-bit-MAIN[19][1]">MAIN[19][1]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[1]-2"><a href="#spartanxl-IO_W0-bit-MAIN[17][1]">MAIN[17][1]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[1]-1"><a href="#spartanxl-IO_W0-bit-MAIN[20][1]">MAIN[20][1]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[1]-0"><a href="#spartanxl-IO_W0-bit-MAIN[15][2]">MAIN[15][2]</a></td><td>CELL.IMUX_IO_IK[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_S.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes IMUX_IO_T[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[0]-7"><a href="#spartanxl-IO_W0-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[0]-6"><a href="#spartanxl-IO_W0-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[0]-5"><a href="#spartanxl-IO_W0-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[0]-4"><a href="#spartanxl-IO_W0-bit-MAIN[2][3]">MAIN[2][3]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[0]-3"><a href="#spartanxl-IO_W0-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[0]-2"><a href="#spartanxl-IO_W0-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[0]-1"><a href="#spartanxl-IO_W0-bit-MAIN[5][2]">MAIN[5][2]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[0]-0"><a href="#spartanxl-IO_W0-bit-MAIN[5][3]">MAIN[5][3]</a></td><td>CELL.IMUX_IO_T[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 switchbox INT muxes IMUX_IO_T[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[1]-7"><a href="#spartanxl-IO_W0-bit-MAIN[2][2]">MAIN[2][2]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[1]-6"><a href="#spartanxl-IO_W0-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[1]-5"><a href="#spartanxl-IO_W0-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[1]-4"><a href="#spartanxl-IO_W0-bit-MAIN[8][3]">MAIN[8][3]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[1]-3"><a href="#spartanxl-IO_W0-bit-MAIN[9][3]">MAIN[9][3]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[1]-2"><a href="#spartanxl-IO_W0-bit-MAIN[11][3]">MAIN[11][3]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[1]-1"><a href="#spartanxl-IO_W0-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[1]-0"><a href="#spartanxl-IO_W0-bit-MAIN[10][2]">MAIN[10][2]</a></td><td>CELL.IMUX_IO_T[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf"><a class="header" href="#bels-tbuf">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[2]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 bel TBUF attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>DRIVE1</td><td id="spartanxl-IO_W0-TBUF[0]-DRIVE1"><a href="#spartanxl-IO_W0-bit-MAIN[0][3]">!MAIN[0][3]</a></td><td id="spartanxl-IO_W0-TBUF[1]-DRIVE1"><a href="#spartanxl-IO_W0-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io"><a class="header" href="#bels-io">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>IK</td><td>in</td><td id="spartanxl-IO_W0-IO[0]-inpinv-IK">CELL.IMUX_IO_IK[0] invert by <a href="#spartanxl-IO_W0-bit-MAIN[23][6]">!MAIN[23][6]</a></td><td id="spartanxl-IO_W0-IO[1]-inpinv-IK">CELL.IMUX_IO_IK[1] invert by <a href="#spartanxl-IO_W0-bit-MAIN[23][3]">!MAIN[23][3]</a></td></tr>

<tr><td>OK</td><td>in</td><td id="spartanxl-IO_W0-IO[0]-inpinv-OK">CELL.IMUX_IO_OK[0] invert by <a href="#spartanxl-IO_W0-bit-MAIN[24][9]">!MAIN[24][9]</a></td><td id="spartanxl-IO_W0-IO[1]-inpinv-OK">CELL.IMUX_IO_OK[1] invert by <a href="#spartanxl-IO_W0-bit-MAIN[23][0]">!MAIN[23][0]</a></td></tr>

<tr><td>O1</td><td>in</td><td>CELL.IMUX_IO_O1[0]</td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><td>O2</td><td>in</td><td>CELL.IMUX_CLB_G3_W</td><td>CELL.IMUX_CLB_F3_W</td></tr>

<tr><td>T</td><td>in</td><td id="spartanxl-IO_W0-IO[0]-inpinv-T">CELL.IMUX_IO_T[0] invert by <a href="#spartanxl-IO_W0-bit-MAIN[25][9]">!MAIN[25][9]</a></td><td id="spartanxl-IO_W0-IO[1]-inpinv-T">CELL.IMUX_IO_T[1] invert by <a href="#spartanxl-IO_W0-bit-MAIN[24][0]">!MAIN[24][0]</a></td></tr>

<tr><td>I1</td><td>out</td><td>CELL.OUT_IO_WE_I1[0]</td><td>CELL.OUT_IO_WE_I1[1]</td></tr>

<tr><td>I2</td><td>out</td><td>CELL.OUT_IO_WE_I2[0]</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>SLEW</td><td><a href="#spartanxl-IO_W0-IO[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#spartanxl-IO_W0-IO[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>PULL</td><td><a href="#spartanxl-IO_W0-IO[0]-PULL">[enum: IO_PULL]</a></td><td><a href="#spartanxl-IO_W0-IO[1]-PULL">[enum: IO_PULL]</a></td></tr>

<tr><td>IFF_SRVAL bit 0</td><td id="spartanxl-IO_W0-IO[0]-IFF_SRVAL[0]"><a href="#spartanxl-IO_W0-bit-MAIN[22][6]">!MAIN[22][6]</a></td><td id="spartanxl-IO_W0-IO[1]-IFF_SRVAL[0]"><a href="#spartanxl-IO_W0-bit-MAIN[16][3]">!MAIN[16][3]</a></td></tr>

<tr><td>OFF_SRVAL bit 0</td><td id="spartanxl-IO_W0-IO[0]-OFF_SRVAL[0]"><a href="#spartanxl-IO_W0-bit-MAIN[24][7]">!MAIN[24][7]</a></td><td id="spartanxl-IO_W0-IO[1]-OFF_SRVAL[0]"><a href="#spartanxl-IO_W0-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

<tr><td>READBACK_I1 bit 0</td><td id="spartanxl-IO_W0-IO[0]-READBACK_I1[0]"><a href="#spartanxl-IO_W0-bit-MAIN[25][8]">!MAIN[25][8]</a></td><td id="spartanxl-IO_W0-IO[1]-READBACK_I1[0]"><a href="#spartanxl-IO_W0-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr><td>READBACK_I2 bit 0</td><td id="spartanxl-IO_W0-IO[0]-READBACK_I2[0]"><a href="#spartanxl-IO_W0-bit-MAIN[23][8]">!MAIN[23][8]</a></td><td id="spartanxl-IO_W0-IO[1]-READBACK_I2[0]"><a href="#spartanxl-IO_W0-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr><td>READBACK_OQ bit 0</td><td id="spartanxl-IO_W0-IO[0]-READBACK_OQ[0]"><a href="#spartanxl-IO_W0-bit-MAIN[22][8]">!MAIN[22][8]</a></td><td id="spartanxl-IO_W0-IO[1]-READBACK_OQ[0]"><a href="#spartanxl-IO_W0-bit-MAIN[23][2]">!MAIN[23][2]</a></td></tr>

<tr><td>MUX_I1</td><td><a href="#spartanxl-IO_W0-IO[0]-MUX_I1">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_W0-IO[1]-MUX_I1">[enum: IO_MUX_I]</a></td></tr>

<tr><td>MUX_I2</td><td><a href="#spartanxl-IO_W0-IO[0]-MUX_I2">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_W0-IO[1]-MUX_I2">[enum: IO_MUX_I]</a></td></tr>

<tr><td>IFF_D</td><td><a href="#spartanxl-IO_W0-IO[0]-IFF_D">[enum: IO_IFF_D]</a></td><td><a href="#spartanxl-IO_W0-IO[1]-IFF_D">[enum: IO_IFF_D]</a></td></tr>

<tr><td>OFF_D_INV</td><td id="spartanxl-IO_W0-IO[0]-OFF_D_INV"><a href="#spartanxl-IO_W0-bit-MAIN[22][7]">!MAIN[22][7]</a></td><td id="spartanxl-IO_W0-IO[1]-OFF_D_INV"><a href="#spartanxl-IO_W0-bit-MAIN[24][2]">!MAIN[24][2]</a></td></tr>

<tr><td>MUX_OFF_D</td><td><a href="#spartanxl-IO_W0-IO[0]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td><td><a href="#spartanxl-IO_W0-IO[1]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#spartanxl-IO_W0-IO[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#spartanxl-IO_W0-IO[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>OFF_USED</td><td id="spartanxl-IO_W0-IO[0]-OFF_USED"><a href="#spartanxl-IO_W0-bit-MAIN[21][7]">MAIN[21][7]</a></td><td id="spartanxl-IO_W0-IO[1]-OFF_USED"><a href="#spartanxl-IO_W0-bit-MAIN[22][2]">MAIN[22][2]</a></td></tr>

<tr><td>IFF_CE_ENABLE</td><td id="spartanxl-IO_W0-IO[0]-IFF_CE_ENABLE"><a href="#spartanxl-IO_W0-bit-MAIN[7][8]">!MAIN[7][8]</a></td><td id="spartanxl-IO_W0-IO[1]-IFF_CE_ENABLE"><a href="#spartanxl-IO_W0-bit-MAIN[7][7]">!MAIN[7][7]</a></td></tr>

<tr><td>OFF_CE_ENABLE</td><td id="spartanxl-IO_W0-IO[0]-OFF_CE_ENABLE"><a href="#spartanxl-IO_W0-bit-MAIN[7][9]">!MAIN[7][9]</a></td><td id="spartanxl-IO_W0-IO[1]-OFF_CE_ENABLE"><a href="#spartanxl-IO_W0-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr><td>SYNC_D</td><td><a href="#spartanxl-IO_W0-IO[0]-SYNC_D">[enum: IO_SYNC_D]</a></td><td><a href="#spartanxl-IO_W0-IO[1]-SYNC_D">[enum: IO_SYNC_D]</a></td></tr>

<tr><td>IFF_CE_ENABLE_NO_IQ</td><td id="spartanxl-IO_W0-IO[0]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_W0-bit-MAIN[20][6]">!MAIN[20][6]</a></td><td id="spartanxl-IO_W0-IO[1]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_W0-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr><td>MUX_T</td><td><a href="#spartanxl-IO_W0-IO[0]-MUX_T">[enum: IO_MUX_T]</a></td><td><a href="#spartanxl-IO_W0-IO[1]-MUX_T">[enum: IO_MUX_T]</a></td></tr>

<tr><td>DRIVE</td><td><a href="#spartanxl-IO_W0-IO[0]-DRIVE">[enum: IO_DRIVE]</a></td><td><a href="#spartanxl-IO_W0-IO[1]-DRIVE">[enum: IO_DRIVE]</a></td></tr>

<tr><td>_5V_TOLERANT</td><td id="spartanxl-IO_W0-IO[0]-_5V_TOLERANT"><a href="#spartanxl-IO_W0-bit-MAIN[19][5]">MAIN[19][5]</a></td><td id="spartanxl-IO_W0-IO[1]-_5V_TOLERANT"><a href="#spartanxl-IO_W0-bit-MAIN[20][4]">MAIN[20][4]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 enum IO_SLEW</caption>
<thead>
<tr id="spartanxl-IO_W0-IO[0]-SLEW"><th>IO[0].SLEW</th><td id="spartanxl-IO_W0-IO[0]-SLEW[0]"><a href="#spartanxl-IO_W0-bit-MAIN[23][9]">MAIN[23][9]</a></td></tr>

<tr id="spartanxl-IO_W0-IO[1]-SLEW"><th>IO[1].SLEW</th><td id="spartanxl-IO_W0-IO[1]-SLEW[0]"><a href="#spartanxl-IO_W0-bit-MAIN[25][0]">MAIN[25][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FAST</td><td>0</td></tr>

<tr><td>SLOW</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 enum IO_PULL</caption>
<thead>
<tr id="spartanxl-IO_W0-IO[0]-PULL"><th>IO[0].PULL</th><td id="spartanxl-IO_W0-IO[0]-PULL[1]"><a href="#spartanxl-IO_W0-bit-MAIN[17][6]">MAIN[17][6]</a></td><td id="spartanxl-IO_W0-IO[0]-PULL[0]"><a href="#spartanxl-IO_W0-bit-MAIN[23][7]">MAIN[23][7]</a></td></tr>

<tr id="spartanxl-IO_W0-IO[1]-PULL"><th>IO[1].PULL</th><td id="spartanxl-IO_W0-IO[1]-PULL[1]"><a href="#spartanxl-IO_W0-bit-MAIN[25][1]">MAIN[25][1]</a></td><td id="spartanxl-IO_W0-IO[1]-PULL[0]"><a href="#spartanxl-IO_W0-bit-MAIN[23][1]">MAIN[23][1]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 enum IO_MUX_I</caption>
<thead>
<tr id="spartanxl-IO_W0-IO[0]-MUX_I1"><th>IO[0].MUX_I1</th><td id="spartanxl-IO_W0-IO[0]-MUX_I1[1]"><a href="#spartanxl-IO_W0-bit-MAIN[23][5]">MAIN[23][5]</a></td><td id="spartanxl-IO_W0-IO[0]-MUX_I1[0]"><a href="#spartanxl-IO_W0-bit-MAIN[22][5]">MAIN[22][5]</a></td></tr>

<tr id="spartanxl-IO_W0-IO[1]-MUX_I1"><th>IO[1].MUX_I1</th><td id="spartanxl-IO_W0-IO[1]-MUX_I1[1]"><a href="#spartanxl-IO_W0-bit-MAIN[25][4]">MAIN[25][4]</a></td><td id="spartanxl-IO_W0-IO[1]-MUX_I1[0]"><a href="#spartanxl-IO_W0-bit-MAIN[22][4]">MAIN[22][4]</a></td></tr>

<tr id="spartanxl-IO_W0-IO[0]-MUX_I2"><th>IO[0].MUX_I2</th><td id="spartanxl-IO_W0-IO[0]-MUX_I2[1]"><a href="#spartanxl-IO_W0-bit-MAIN[25][5]">MAIN[25][5]</a></td><td id="spartanxl-IO_W0-IO[0]-MUX_I2[0]"><a href="#spartanxl-IO_W0-bit-MAIN[24][6]">MAIN[24][6]</a></td></tr>

<tr id="spartanxl-IO_W0-IO[1]-MUX_I2"><th>IO[1].MUX_I2</th><td id="spartanxl-IO_W0-IO[1]-MUX_I2[1]"><a href="#spartanxl-IO_W0-bit-MAIN[24][4]">MAIN[24][4]</a></td><td id="spartanxl-IO_W0-IO[1]-MUX_I2[0]"><a href="#spartanxl-IO_W0-bit-MAIN[24][3]">MAIN[24][3]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>0</td><td>1</td></tr>

<tr><td>IQ</td><td>1</td><td>1</td></tr>

<tr><td>IQL</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 enum IO_IFF_D</caption>
<thead>
<tr id="spartanxl-IO_W0-IO[0]-IFF_D"><th>IO[0].IFF_D</th><td id="spartanxl-IO_W0-IO[0]-IFF_D[1]"><a href="#spartanxl-IO_W0-bit-MAIN[24][5]">MAIN[24][5]</a></td><td id="spartanxl-IO_W0-IO[0]-IFF_D[0]"><a href="#spartanxl-IO_W0-bit-MAIN[25][6]">MAIN[25][6]</a></td></tr>

<tr id="spartanxl-IO_W0-IO[1]-IFF_D"><th>IO[1].IFF_D</th><td id="spartanxl-IO_W0-IO[1]-IFF_D[1]"><a href="#spartanxl-IO_W0-bit-MAIN[23][4]">MAIN[23][4]</a></td><td id="spartanxl-IO_W0-IO[1]-IFF_D[0]"><a href="#spartanxl-IO_W0-bit-MAIN[25][3]">MAIN[25][3]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td><td>0</td></tr>

<tr><td>MEDDELAY</td><td>0</td><td>1</td></tr>

<tr><td>SYNC</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 enum IO_MUX_OFF_D</caption>
<thead>
<tr id="spartanxl-IO_W0-IO[0]-MUX_OFF_D"><th>IO[0].MUX_OFF_D</th><td id="spartanxl-IO_W0-IO[0]-MUX_OFF_D[0]"><a href="#spartanxl-IO_W0-bit-MAIN[25][7]">MAIN[25][7]</a></td></tr>

<tr id="spartanxl-IO_W0-IO[1]-MUX_OFF_D"><th>IO[1].MUX_OFF_D</th><td id="spartanxl-IO_W0-IO[1]-MUX_OFF_D[0]"><a href="#spartanxl-IO_W0-bit-MAIN[25][2]">MAIN[25][2]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>1</td></tr>

<tr><td>O2</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 enum IO_MUX_O</caption>
<thead>
<tr id="spartanxl-IO_W0-IO[0]-MUX_O"><th>IO[0].MUX_O</th><td id="spartanxl-IO_W0-IO[0]-MUX_O[3]"><a href="#spartanxl-IO_W0-bit-MAIN[24][8]">MAIN[24][8]</a></td><td id="spartanxl-IO_W0-IO[0]-MUX_O[2]"><a href="#spartanxl-IO_W0-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="spartanxl-IO_W0-IO[0]-MUX_O[1]"><a href="#spartanxl-IO_W0-bit-MAIN[22][9]">MAIN[22][9]</a></td><td id="spartanxl-IO_W0-IO[0]-MUX_O[0]"><a href="#spartanxl-IO_W0-bit-MAIN[21][9]">MAIN[21][9]</a></td></tr>

<tr id="spartanxl-IO_W0-IO[1]-MUX_O"><th>IO[1].MUX_O</th><td id="spartanxl-IO_W0-IO[1]-MUX_O[3]"><a href="#spartanxl-IO_W0-bit-MAIN[22][1]">MAIN[22][1]</a></td><td id="spartanxl-IO_W0-IO[1]-MUX_O[2]"><a href="#spartanxl-IO_W0-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="spartanxl-IO_W0-IO[1]-MUX_O[1]"><a href="#spartanxl-IO_W0-bit-MAIN[22][0]">MAIN[22][0]</a></td><td id="spartanxl-IO_W0-IO[1]-MUX_O[0]"><a href="#spartanxl-IO_W0-bit-MAIN[21][0]">MAIN[21][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>O1_INV</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O2</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>O2_INV</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>MUX</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 enum IO_SYNC_D</caption>
<thead>
<tr id="spartanxl-IO_W0-IO[0]-SYNC_D"><th>IO[0].SYNC_D</th><td id="spartanxl-IO_W0-IO[0]-SYNC_D[0]"><a href="#spartanxl-IO_W0-bit-MAIN[21][6]">MAIN[21][6]</a></td></tr>

<tr id="spartanxl-IO_W0-IO[1]-SYNC_D"><th>IO[1].SYNC_D</th><td id="spartanxl-IO_W0-IO[1]-SYNC_D[0]"><a href="#spartanxl-IO_W0-bit-MAIN[21][2]">MAIN[21][2]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 enum IO_MUX_T</caption>
<thead>
<tr id="spartanxl-IO_W0-IO[0]-MUX_T"><th>IO[0].MUX_T</th><td id="spartanxl-IO_W0-IO[0]-MUX_T[0]"><a href="#spartanxl-IO_W0-bit-MAIN[21][5]">MAIN[21][5]</a></td></tr>

<tr id="spartanxl-IO_W0-IO[1]-MUX_T"><th>IO[1].MUX_T</th><td id="spartanxl-IO_W0-IO[1]-MUX_T[0]"><a href="#spartanxl-IO_W0-bit-MAIN[19][4]">MAIN[19][4]</a></td></tr>

</thead>

<tbody>
<tr><td>T</td><td>1</td></tr>

<tr><td>TQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 enum IO_DRIVE</caption>
<thead>
<tr id="spartanxl-IO_W0-IO[0]-DRIVE"><th>IO[0].DRIVE</th><td id="spartanxl-IO_W0-IO[0]-DRIVE[0]"><a href="#spartanxl-IO_W0-bit-MAIN[19][6]">MAIN[19][6]</a></td></tr>

<tr id="spartanxl-IO_W0-IO[1]-DRIVE"><th>IO[1].DRIVE</th><td id="spartanxl-IO_W0-IO[1]-DRIVE[0]"><a href="#spartanxl-IO_W0-bit-MAIN[20][3]">MAIN[20][3]</a></td></tr>

</thead>

<tbody>
<tr><td>_12</td><td>1</td></tr>

<tr><td>_24</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup"><a class="header" href="#bels-pullup">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[2]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartanxl-IO_W0-PULLUP_TBUF[0]-ENABLE"><a href="#spartanxl-IO_W0-bit-MAIN_S[0][7]">!MAIN_S[0][7]</a></td><td id="spartanxl-IO_W0-PULLUP_TBUF[1]-ENABLE"><a href="#spartanxl-IO_W0-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[2]</td><td>TBUF[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[3]</td><td>TBUF[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_F3_W</td><td>IO[1].O2</td></tr>

<tr><td>CELL.IMUX_CLB_G3_W</td><td>IO[0].O2</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.IMUX_IO_O1[0]</td><td>IO[0].O1</td></tr>

<tr><td>CELL.IMUX_IO_O1[1]</td><td>IO[1].O1</td></tr>

<tr><td>CELL.IMUX_IO_OK[0]</td><td>IO[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_OK[1]</td><td>IO[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_IK[0]</td><td>IO[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_IK[1]</td><td>IO[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_T[0]</td><td>IO[0].T</td></tr>

<tr><td>CELL.IMUX_IO_T[1]</td><td>IO[1].T</td></tr>

<tr><td>CELL.OUT_IO_WE_I1[0]</td><td>IO[0].I1</td></tr>

<tr><td>CELL.OUT_IO_WE_I1[1]</td><td>IO[1].I1</td></tr>

<tr><td>CELL.OUT_IO_WE_I2[0]</td><td>IO[0].I2</td></tr>

<tr><td>CELL.OUT_IO_WE_I2[1]</td><td>IO[1].I2</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="26">Frame</th></tr>

<tr>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td id="spartanxl-IO_W0-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#spartanxl-IO_W0-IO[0]-inpinv-T">IO[0]: !invert T</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#spartanxl-IO_W0-IO[0]-inpinv-OK">IO[0]: !invert OK</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[23][9]" title="MAIN[23][9]">
<a href="#spartanxl-IO_W0-IO[0]-SLEW[0]">IO[0]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[22][9]" title="MAIN[22][9]">
<a href="#spartanxl-IO_W0-IO[0]-MUX_O[1]">IO[0]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#spartanxl-IO_W0-IO[0]-MUX_O[0]">IO[0]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_O1[0]-3">INT: mux CELL.IMUX_IO_O1[0] bit 3</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_O1[0]-2">INT: mux CELL.IMUX_IO_O1[0] bit 2</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_O1[0]-0">INT: mux CELL.IMUX_IO_O1[0] bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[1]-0">INT: mux CELL.LONG_IO_V[1] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_W0[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_W0[1]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W0[1]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W0[1]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_W1[1]">INT: !bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_W1[1]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W1[1]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W1[1]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_IO_W0[1]-CELL.DOUBLE_IO_W2[1]">INT: !bipass CELL.DOUBLE_IO_W0[1] = CELL.DOUBLE_IO_W2[1]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W2[1]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W2[1]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_W2[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_W2[1]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#spartanxl-IO_W0-IO[0]-OFF_CE_ENABLE">IO[0]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_W0[3]">INT: !bipass CELL.SINGLE_H[6] = CELL.DOUBLE_IO_W0[3]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W0[3]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W0[3]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_W1[3]">INT: !bipass CELL.SINGLE_H[7] = CELL.DOUBLE_IO_W1[3]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W1[3]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W1[3]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_IO_W0[3]-CELL.DOUBLE_IO_W2[3]">INT: !bipass CELL.DOUBLE_IO_W0[3] = CELL.DOUBLE_IO_W2[3]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W2[3]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W2[3]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_W2[3]">INT: !bipass CELL.SINGLE_H[6] = CELL.DOUBLE_IO_W2[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td id="spartanxl-IO_W0-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#spartanxl-IO_W0-IO[0]-READBACK_I1[0]">IO[0]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#spartanxl-IO_W0-IO[0]-MUX_O[3]">IO[0]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#spartanxl-IO_W0-IO[0]-READBACK_I2[0]">IO[0]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#spartanxl-IO_W0-IO[0]-READBACK_OQ[0]">IO[0]: ! READBACK_OQ bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#spartanxl-IO_W0-IO[0]-MUX_O[2]">IO[0]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_O1[0]-1">INT: mux CELL.IMUX_IO_O1[0] bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_O1[0]-4">INT: mux CELL.IMUX_IO_O1[0] bit 4</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.DBUF_IO_V[1]-1">INT: mux CELL.DBUF_IO_V[1] bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.DBUF_IO_V[1]-2">INT: mux CELL.DBUF_IO_V[1] bit 2</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_O1[0]-5">INT: mux CELL.IMUX_IO_O1[0] bit 5</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.DBUF_IO_V[1]-0">INT: mux CELL.DBUF_IO_V[1] bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.DBUF_IO_V[1]-3">INT: mux CELL.DBUF_IO_V[1] bit 3</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[1]-3">INT: mux CELL.LONG_IO_V[1] bit 3</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[1]-1">INT: mux CELL.LONG_IO_V[1] bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[1]-2">INT: mux CELL.LONG_IO_V[1] bit 2</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[3]-0">INT: mux CELL.LONG_IO_V[3] bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_IO_V[3]">INT: !pass CELL.SINGLE_H[6] ← CELL.LONG_IO_V[3]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#spartanxl-IO_W0-IO[0]-IFF_CE_ENABLE">IO[0]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[3]-1">INT: mux CELL.LONG_IO_V[3] bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[2]-3">INT: mux CELL.LONG_IO_V[2] bit 3</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[2]-0">INT: mux CELL.LONG_IO_V[2] bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[2]-1">INT: mux CELL.LONG_IO_V[2] bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[2]-2">INT: mux CELL.LONG_IO_V[2] bit 2</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.SINGLE_H[6] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.SINGLE_H[7] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
</tr>

<tr><td>B7</td>
<td id="spartanxl-IO_W0-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#spartanxl-IO_W0-IO[0]-MUX_OFF_D[0]">IO[0]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#spartanxl-IO_W0-IO[0]-OFF_SRVAL[0]">IO[0]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#spartanxl-IO_W0-IO[0]-PULL[0]">IO[0]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#spartanxl-IO_W0-IO[0]-OFF_D_INV">IO[0]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#spartanxl-IO_W0-IO[0]-OFF_USED">IO[0]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[0]-6">INT: mux CELL.IMUX_IO_IK[0] bit 6</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[0]-0">INT: mux CELL.IMUX_IO_IK[0] bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[0]-3">INT: mux CELL.IMUX_IO_IK[0] bit 3</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[0]-2">INT: mux CELL.IMUX_IO_IK[0] bit 2</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[0]-4">INT: mux CELL.IMUX_IO_IK[0] bit 4</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[0]-1">INT: mux CELL.IMUX_IO_IK[0] bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[0]-5">INT: mux CELL.IMUX_IO_IK[0] bit 5</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[0]-7">INT: mux CELL.IMUX_IO_IK[0] bit 7</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_IO_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_IO_V[1]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#spartanxl-IO_W0-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_H[5]-2">INT: mux CELL.LONG_H[5] bit 2</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.DOUBLE_IO_W2[1]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_W2[1] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.DOUBLE_IO_W2[3]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_W2[3] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#spartanxl-IO_W0-IO[1]-IFF_CE_ENABLE">IO[1]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_H[5]-1">INT: mux CELL.LONG_H[5] bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.DOUBLE_H1[0] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_H[4]-1">INT: mux CELL.LONG_H[4] bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.DOUBLE_H0[0] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="spartanxl-IO_W0-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#spartanxl-IO_W0-IO[0]-IFF_D[0]">IO[0]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#spartanxl-IO_W0-IO[0]-MUX_I2[0]">IO[0]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#spartanxl-IO_W0-IO[0]-inpinv-IK">IO[0]: !invert IK</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#spartanxl-IO_W0-IO[0]-IFF_SRVAL[0]">IO[0]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#spartanxl-IO_W0-IO[0]-SYNC_D[0]">IO[0]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#spartanxl-IO_W0-IO[0]-IFF_CE_ENABLE_NO_IQ">IO[0]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#spartanxl-IO_W0-IO[0]-DRIVE[0]">IO[0]:  DRIVE bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[0]-5">INT: mux CELL.IMUX_IO_OK[0] bit 5</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#spartanxl-IO_W0-IO[0]-PULL[1]">IO[0]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[0]-0">INT: mux CELL.IMUX_IO_OK[0] bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[0]-3">INT: mux CELL.IMUX_IO_OK[0] bit 3</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[0]-2">INT: mux CELL.IMUX_IO_OK[0] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[0]-4">INT: mux CELL.IMUX_IO_OK[0] bit 4</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[0]-1">INT: mux CELL.IMUX_IO_OK[0] bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.DOUBLE_IO_W0[1]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_W0[1] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[0]-7">INT: mux CELL.IMUX_IO_OK[0] bit 7</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.DOUBLE_IO_W2[2]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_W2[2] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#spartanxl-IO_W0-IO[1]-OFF_CE_ENABLE">IO[1]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.DOUBLE_IO_W2[0]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_W2[0] ← CELL.DBUF_IO_V[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_H[5]-0">INT: mux CELL.LONG_H[5] bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.DOUBLE_IO_W0[3]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_W0[3] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.DOUBLE_H0[1] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_H[4]-2">INT: mux CELL.LONG_H[4] bit 2</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_H[4]-0">INT: mux CELL.LONG_H[4] bit 0</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartanxl-IO_W0-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#spartanxl-IO_W0-IO[0]-MUX_I2[1]">IO[0]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#spartanxl-IO_W0-IO[0]-IFF_D[1]">IO[0]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#spartanxl-IO_W0-IO[0]-MUX_I1[1]">IO[0]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#spartanxl-IO_W0-IO[0]-MUX_I1[0]">IO[0]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#spartanxl-IO_W0-IO[0]-MUX_T[0]">IO[0]:  MUX_T bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#spartanxl-IO_W0-IO[0]-_5V_TOLERANT">IO[0]:  _5V_TOLERANT</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[0]-6">INT: mux CELL.IMUX_IO_OK[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_W0[2]">INT: !bipass CELL.SINGLE_H[4] = CELL.DOUBLE_IO_W0[2]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W0[2]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W0[2]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.DOUBLE_IO_W0[0]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_W0[0] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_W0[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_W0[0]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W0[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W0[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_W1[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_W1[0]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W1[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W1[0]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[0]-1">INT: mux CELL.LONG_IO_V[0] bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_IO_W0[0]-CELL.DOUBLE_IO_W2[0]">INT: !bipass CELL.DOUBLE_IO_W0[0] = CELL.DOUBLE_IO_W2[0]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W2[0]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_IO_V[0]-0">INT: mux CELL.LONG_IO_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_W2[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_W2[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartanxl-IO_W0-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#spartanxl-IO_W0-IO[1]-MUX_I1[1]">IO[1]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#spartanxl-IO_W0-IO[1]-MUX_I2[1]">IO[1]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#spartanxl-IO_W0-IO[1]-IFF_D[1]">IO[1]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#spartanxl-IO_W0-IO[1]-MUX_I1[0]">IO[1]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#spartanxl-IO_W0-IO[1]-IFF_CE_ENABLE_NO_IQ">IO[1]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#spartanxl-IO_W0-IO[1]-_5V_TOLERANT">IO[1]:  _5V_TOLERANT</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#spartanxl-IO_W0-IO[1]-MUX_T[0]">IO[1]:  MUX_T bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.DOUBLE_IO_W0[2]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_W0[2] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_W1[2]">INT: !bipass CELL.SINGLE_H[5] = CELL.DOUBLE_IO_W1[2]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_IO_W0[2]-CELL.DOUBLE_IO_W2[2]">INT: !bipass CELL.DOUBLE_IO_W0[2] = CELL.DOUBLE_IO_W2[2]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W2[2]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W2[2]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_W2[2]">INT: !bipass CELL.SINGLE_H[4] = CELL.DOUBLE_IO_W2[2]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[0]-5">INT: mux CELL.IMUX_IO_T[0] bit 5</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_IO_V[2]">INT: !pass CELL.SINGLE_H[5] ← CELL.LONG_IO_V[2]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_H[5] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_IO_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_IO_V[0]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.DOUBLE_H1[1] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartanxl-IO_W0-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartanxl-IO_W0-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#spartanxl-IO_W0-IO[1]-IFF_D[0]">IO[1]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#spartanxl-IO_W0-IO[1]-MUX_I2[0]">IO[1]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#spartanxl-IO_W0-IO[1]-inpinv-IK">IO[1]: !invert IK</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#spartanxl-IO_W0-IO[1]-READBACK_I2[0]">IO[1]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#spartanxl-IO_W0-IO[1]-READBACK_I1[0]">IO[1]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#spartanxl-IO_W0-IO[1]-DRIVE[0]">IO[1]:  DRIVE bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[1]-5">INT: mux CELL.IMUX_IO_IK[1] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#spartanxl-IO_W0-IO[1]-IFF_SRVAL[0]">IO[1]: ! IFF_SRVAL bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[1]-7">INT: mux CELL.IMUX_IO_IK[1] bit 7</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#spartanxl-IO_W0-TBUF[1]-DRIVE1">TBUF[1]: ! DRIVE1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[1]-2">INT: mux CELL.IMUX_IO_T[1] bit 2</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#spartanxl-IO_W0-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W1[2]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W1[2]</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[1]-3">INT: mux CELL.IMUX_IO_T[1] bit 3</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[1]-4">INT: mux CELL.IMUX_IO_T[1] bit 4</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[0]-2">INT: mux CELL.IMUX_IO_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[0]-0">INT: mux CELL.IMUX_IO_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.DBUF_IO_V[0]-1">INT: mux CELL.DBUF_IO_V[0] bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.DBUF_IO_V[0]-0">INT: mux CELL.DBUF_IO_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[0]-4">INT: mux CELL.IMUX_IO_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[0]-7">INT: mux CELL.IMUX_IO_T[0] bit 7</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartanxl-IO_W0-TBUF[0]-DRIVE1">TBUF[0]: ! DRIVE1</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartanxl-IO_W0-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#spartanxl-IO_W0-IO[1]-MUX_OFF_D[0]">IO[1]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#spartanxl-IO_W0-IO[1]-OFF_D_INV">IO[1]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#spartanxl-IO_W0-IO[1]-READBACK_OQ[0]">IO[1]: ! READBACK_OQ bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#spartanxl-IO_W0-IO[1]-OFF_USED">IO[1]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#spartanxl-IO_W0-IO[1]-SYNC_D[0]">IO[1]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[1]-0">INT: mux CELL.IMUX_IO_OK[1] bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[1]-3">INT: mux CELL.IMUX_IO_OK[1] bit 3</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[1]-6">INT: mux CELL.IMUX_IO_OK[1] bit 6</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[1]-5">INT: mux CELL.IMUX_IO_OK[1] bit 5</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[1]-1">INT: mux CELL.IMUX_IO_OK[1] bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[1]-0">INT: mux CELL.IMUX_IO_IK[1] bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[1]-4">INT: mux CELL.IMUX_IO_IK[1] bit 4</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[1]-4">INT: mux CELL.IMUX_IO_OK[1] bit 4</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[1]-2">INT: mux CELL.IMUX_IO_OK[1] bit 2</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_OK[1]-7">INT: mux CELL.IMUX_IO_OK[1] bit 7</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[1]-0">INT: mux CELL.IMUX_IO_T[1] bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[1]-1">INT: mux CELL.IMUX_IO_T[1] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[1]-5">INT: mux CELL.IMUX_IO_T[1] bit 5</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[0]-3">INT: mux CELL.IMUX_IO_T[0] bit 3</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[0]-1">INT: mux CELL.IMUX_IO_T[0] bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[0]-6">INT: mux CELL.IMUX_IO_T[0] bit 6</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.DBUF_IO_V[0]-2">INT: mux CELL.DBUF_IO_V[0] bit 2</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[1]-7">INT: mux CELL.IMUX_IO_T[1] bit 7</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.DBUF_IO_V[0]-3">INT: mux CELL.DBUF_IO_V[0] bit 3</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_T[1]-6">INT: mux CELL.IMUX_IO_T[1] bit 6</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartanxl-IO_W0-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#spartanxl-IO_W0-IO[1]-PULL[1]">IO[1]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#spartanxl-IO_W0-IO[1]-OFF_SRVAL[0]">IO[1]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#spartanxl-IO_W0-IO[1]-PULL[0]">IO[1]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#spartanxl-IO_W0-IO[1]-MUX_O[3]">IO[1]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#spartanxl-IO_W0-IO[1]-MUX_O[2]">IO[1]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[1]-1">INT: mux CELL.IMUX_IO_IK[1] bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[1]-3">INT: mux CELL.IMUX_IO_IK[1] bit 3</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[1]-6">INT: mux CELL.IMUX_IO_IK[1] bit 6</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_IK[1]-2">INT: mux CELL.IMUX_IO_IK[1] bit 2</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_O1[1]-3">INT: mux CELL.IMUX_IO_O1[1] bit 3</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_H[1]-2">INT: mux CELL.LONG_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_H[1]-0">INT: mux CELL.LONG_H[1] bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[1]-3">INT: mux CELL.IMUX_TBUF_I[1] bit 3</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[1]-0">INT: mux CELL.IMUX_TBUF_I[1] bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[1]-5">INT: mux CELL.IMUX_TBUF_I[1] bit 5</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_T[1]-2">INT: mux CELL.IMUX_TBUF_T[1] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_T[1]-3">INT: mux CELL.IMUX_TBUF_T[1] bit 3</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_T[1]-4">INT: mux CELL.IMUX_TBUF_T[1] bit 4</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_T[0]-4">INT: mux CELL.IMUX_TBUF_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[0]-2">INT: mux CELL.IMUX_TBUF_I[0] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[0]-4">INT: mux CELL.IMUX_TBUF_I[0] bit 4</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_H[0]-2">INT: mux CELL.LONG_H[0] bit 2</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_H[0]-1">INT: mux CELL.LONG_H[0] bit 1</a>
</td>
</tr>

<tr><td>B0</td>
<td id="spartanxl-IO_W0-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#spartanxl-IO_W0-IO[1]-SLEW[0]">IO[1]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#spartanxl-IO_W0-IO[1]-inpinv-T">IO[1]: !invert T</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#spartanxl-IO_W0-IO[1]-inpinv-OK">IO[1]: !invert OK</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#spartanxl-IO_W0-IO[1]-MUX_O[1]">IO[1]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#spartanxl-IO_W0-IO[1]-MUX_O[0]">IO[1]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_O1[1]-2">INT: mux CELL.IMUX_IO_O1[1] bit 2</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_O1[1]-1">INT: mux CELL.IMUX_IO_O1[1] bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_IO_O1[1]-0">INT: mux CELL.IMUX_IO_O1[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_H[1]-1">INT: mux CELL.LONG_H[1] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[1]-4">INT: mux CELL.IMUX_TBUF_I[1] bit 4</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[1]-1">INT: mux CELL.IMUX_TBUF_I[1] bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[1]-2">INT: mux CELL.IMUX_TBUF_I[1] bit 2</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_T[0]-3">INT: mux CELL.IMUX_TBUF_T[0] bit 3</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_T[0]-2">INT: mux CELL.IMUX_TBUF_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[0]-1">INT: mux CELL.IMUX_TBUF_I[0] bit 1</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[0]-0">INT: mux CELL.IMUX_TBUF_I[0] bit 0</a>
</td>
<td id="spartanxl-IO_W0-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.IMUX_TBUF_I[0]-3">INT: mux CELL.IMUX_TBUF_I[0] bit 3</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#spartanxl-IO_W0-INT-mux-CELL.LONG_H[0]-0">INT: mux CELL.LONG_H[0] bit 0</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0 rect MAIN_S</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="26">Frame</th></tr>

<tr>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_W0-bit-MAIN_S[0][7]" title="MAIN_S[0][7]">
<a href="#spartanxl-IO_W0-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_w0_n"><a class="header" href="#tile-io_w0_n">Tile IO_W0_N</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-1"><a class="header" href="#switchbox-int-1">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H_BUF[2]</td><td>CELL.LONG_H[2]</td></tr>

<tr><td>CELL.LONG_H_BUF[3]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_WE_I2_S1"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_IO_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_IO_V[0]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_IO_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_IO_V[1]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_WE_I1[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_WE_I1_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[10][8]">!MAIN[10][8]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_WE_I2_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_IO_V[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.LONG_IO_V[2]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[6][4]">!MAIN[6][4]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_H[5]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_IO_V[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.LONG_IO_V[3]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[8][8]">!MAIN[8][8]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_IO_WE_I1[0]"><td>CELL.SINGLE_H[6]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[1][8]">!MAIN[1][8]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_IO_WE_I1_S1"><td>CELL.SINGLE_H[7]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[0][8]">!MAIN[0][8]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_IO_WE_I1_S1"><td>CELL.DOUBLE_H0[0]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_WE_I2[0]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_IO_WE_I1[0]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_WE_I2_S1"><td>CELL.DOUBLE_H1[1]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_IO_W0[0]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_W0[0]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[10][5]">!MAIN[10][5]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_IO_W0[1]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_W0[1]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_IO_W0[2]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_W0[2]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_IO_W0[3]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_W0[3]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_IO_W2[0]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_W2[0]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_IO_W2[1]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_W2[1]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_IO_W2[2]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_W2[2]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_IO_W2[3]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_W2[3]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_W0[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.DOUBLE_IO_W0[0]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_W2[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.DOUBLE_IO_W2[0]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_W1[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.DOUBLE_IO_W1[0]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_W0[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.DOUBLE_IO_W0[1]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[15][9]">!MAIN[15][9]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_W2[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.DOUBLE_IO_W2[1]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[9][9]">!MAIN[9][9]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_W1[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.DOUBLE_IO_W1[1]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[13][9]">!MAIN[13][9]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_W0[2]"><td>CELL.SINGLE_H[4]</td><td>CELL.DOUBLE_IO_W0[2]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_W2[2]"><td>CELL.SINGLE_H[4]</td><td>CELL.DOUBLE_IO_W2[2]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[8][4]">!MAIN[8][4]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_W1[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.DOUBLE_IO_W1[2]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[11][4]">!MAIN[11][4]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_W0[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.DOUBLE_IO_W0[3]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[6][9]">!MAIN[6][9]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_W2[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.DOUBLE_IO_W2[3]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[0][9]">!MAIN[0][9]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_W1[3]"><td>CELL.SINGLE_H[7]</td><td>CELL.DOUBLE_IO_W1[3]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W0[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_W0[0]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[8][5]">!MAIN[8][5]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W1[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_W1[0]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_W2[0]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W0[3]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_W0[3]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[5][9]">!MAIN[5][9]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W1[3]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_W1[3]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[3][9]">!MAIN[3][9]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W2[3]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_W2[3]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[1][9]">!MAIN[1][9]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W0[1]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_W0[1]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[14][9]">!MAIN[14][9]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W1[1]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_W1[1]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[12][9]">!MAIN[12][9]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W2[1]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_W2[1]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[10][9]">!MAIN[10][9]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W0[2]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_W0[2]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W1[2]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_W1[2]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[10][3]">!MAIN[10][3]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W2[2]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_W2[2]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_IO_W0[0]-CELL.DOUBLE_IO_W2[0]"><td>CELL.DOUBLE_IO_W0[0]</td><td>CELL.DOUBLE_IO_W2[0]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_IO_W0[1]-CELL.DOUBLE_IO_W2[1]"><td>CELL.DOUBLE_IO_W0[1]</td><td>CELL.DOUBLE_IO_W2[1]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[11][9]">!MAIN[11][9]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_IO_W0[2]-CELL.DOUBLE_IO_W2[2]"><td>CELL.DOUBLE_IO_W0[2]</td><td>CELL.DOUBLE_IO_W2[2]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_IO_W0[3]-CELL.DOUBLE_IO_W2[3]"><td>CELL.DOUBLE_IO_W0[3]</td><td>CELL.DOUBLE_IO_W2[3]</td><td><a href="#spartanxl-IO_W0_N-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes DBUF_IO_V[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.DBUF_IO_V[0]-3"><a href="#spartanxl-IO_W0_N-bit-MAIN[1][2]">MAIN[1][2]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.DBUF_IO_V[0]-2"><a href="#spartanxl-IO_W0_N-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.DBUF_IO_V[0]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[4][3]">MAIN[4][3]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.DBUF_IO_V[0]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[3][3]">MAIN[3][3]</a></td><td>CELL.DBUF_IO_V[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W0[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_W0[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes DBUF_IO_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.DBUF_IO_V[1]-3"><a href="#spartanxl-IO_W0_N-bit-MAIN[14][8]">MAIN[14][8]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.DBUF_IO_V[1]-2"><a href="#spartanxl-IO_W0_N-bit-MAIN[17][8]">MAIN[17][8]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.DBUF_IO_V[1]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[18][8]">MAIN[18][8]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.DBUF_IO_V[1]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[15][8]">MAIN[15][8]</a></td><td>CELL.DBUF_IO_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W2[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_W2[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W2[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes LONG_H[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[0]-2"><a href="#spartanxl-IO_W0_N-bit-MAIN[1][1]">MAIN[1][1]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[0]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[0]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[0][0]">MAIN[0][0]</a></td><td>CELL.LONG_H[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes LONG_H[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[1]-2"><a href="#spartanxl-IO_W0_N-bit-MAIN[15][1]">MAIN[15][1]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[1]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[15][0]">MAIN[15][0]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[1]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[14][1]">MAIN[14][1]</a></td><td>CELL.LONG_H[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes LONG_H[4]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[4]-2"><a href="#spartanxl-IO_W0_N-bit-MAIN[1][6]">MAIN[1][6]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[4]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[3][7]">MAIN[3][7]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[4]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[0][6]">MAIN[0][6]</a></td><td>CELL.LONG_H[4]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes LONG_H[5]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[5]-2"><a href="#spartanxl-IO_W0_N-bit-MAIN[10][7]">MAIN[10][7]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[5]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[6][7]">MAIN[6][7]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[5]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[4][6]">MAIN[4][6]</a></td><td>CELL.LONG_H[5]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes LONG_IO_V[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[0]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[4][5]">MAIN[4][5]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[0]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[1][5]">MAIN[1][5]</a></td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes LONG_IO_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[1]-3"><a href="#spartanxl-IO_W0_N-bit-MAIN[13][8]">MAIN[13][8]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[1]-2"><a href="#spartanxl-IO_W0_N-bit-MAIN[11][8]">MAIN[11][8]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[1]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[1]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[17][9]">MAIN[17][9]</a></td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes LONG_IO_V[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[2]-3"><a href="#spartanxl-IO_W0_N-bit-MAIN[5][8]">MAIN[5][8]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[2]-2"><a href="#spartanxl-IO_W0_N-bit-MAIN[2][8]">MAIN[2][8]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[2]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[3][8]">MAIN[3][8]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[2]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[4][8]">MAIN[4][8]</a></td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes LONG_IO_V[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[3]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[6][8]">MAIN[6][8]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[3]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[9][8]">MAIN[9][8]</a></td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[0]-4"><a href="#spartanxl-IO_W0_N-bit-MAIN[2][1]">MAIN[2][1]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[0]-3"><a href="#spartanxl-IO_W0_N-bit-MAIN[2][0]">MAIN[2][0]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[0]-2"><a href="#spartanxl-IO_W0_N-bit-MAIN[4][1]">MAIN[4][1]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[0]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[0]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[3][0]">MAIN[3][0]</a></td><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W1[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W1[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[1]-5"><a href="#spartanxl-IO_W0_N-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[1]-4"><a href="#spartanxl-IO_W0_N-bit-MAIN[13][0]">MAIN[13][0]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[1]-3"><a href="#spartanxl-IO_W0_N-bit-MAIN[13][1]">MAIN[13][1]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[1]-2"><a href="#spartanxl-IO_W0_N-bit-MAIN[11][0]">MAIN[11][0]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[1]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[1]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[12][1]">MAIN[12][1]</a></td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_T[0]-4"><a href="#spartanxl-IO_W0_N-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_T[0]-3"><a href="#spartanxl-IO_W0_N-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_T[0]-2"><a href="#spartanxl-IO_W0_N-bit-MAIN[5][0]">MAIN[5][0]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[8][0]">MAIN[8][0]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[6][1]">MAIN[6][1]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_T[1]-4"><a href="#spartanxl-IO_W0_N-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_T[1]-3"><a href="#spartanxl-IO_W0_N-bit-MAIN[8][1]">MAIN[8][1]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_T[1]-2"><a href="#spartanxl-IO_W0_N-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[9][0]">MAIN[9][0]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes IMUX_IO_O1[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_O1[0]-5"><a href="#spartanxl-IO_W0_N-bit-MAIN[16][8]">MAIN[16][8]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_O1[0]-4"><a href="#spartanxl-IO_W0_N-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_O1[0]-3"><a href="#spartanxl-IO_W0_N-bit-MAIN[20][9]">MAIN[20][9]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_O1[0]-2"><a href="#spartanxl-IO_W0_N-bit-MAIN[19][9]">MAIN[19][9]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_O1[0]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[20][8]">MAIN[20][8]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_O1[0]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[18][9]">MAIN[18][9]</a></td><td>CELL.IMUX_IO_O1[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes IMUX_IO_O1[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_O1[1]-3"><a href="#spartanxl-IO_W0_N-bit-MAIN[16][1]">MAIN[16][1]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_O1[1]-2"><a href="#spartanxl-IO_W0_N-bit-MAIN[20][0]">MAIN[20][0]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_O1[1]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[19][0]">MAIN[19][0]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_O1[1]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[18][0]">MAIN[18][0]</a></td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_S.DOUBLE_H0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.DOUBLE_H1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes IMUX_IO_OK[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[0]-7"><a href="#spartanxl-IO_W0_N-bit-MAIN[9][6]">MAIN[9][6]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[0]-6"><a href="#spartanxl-IO_W0_N-bit-MAIN[17][5]">MAIN[17][5]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[0]-5"><a href="#spartanxl-IO_W0_N-bit-MAIN[18][6]">MAIN[18][6]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[0]-4"><a href="#spartanxl-IO_W0_N-bit-MAIN[12][6]">MAIN[12][6]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[0]-3"><a href="#spartanxl-IO_W0_N-bit-MAIN[15][6]">MAIN[15][6]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[0]-2"><a href="#spartanxl-IO_W0_N-bit-MAIN[14][6]">MAIN[14][6]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[0]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[11][6]">MAIN[11][6]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[0]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[16][6]">MAIN[16][6]</a></td><td>CELL.IMUX_IO_OK[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes IMUX_IO_OK[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[1]-7"><a href="#spartanxl-IO_W0_N-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[1]-6"><a href="#spartanxl-IO_W0_N-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[1]-5"><a href="#spartanxl-IO_W0_N-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[1]-4"><a href="#spartanxl-IO_W0_N-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[1]-3"><a href="#spartanxl-IO_W0_N-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[1]-2"><a href="#spartanxl-IO_W0_N-bit-MAIN[12][2]">MAIN[12][2]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[1]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[1]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_IO_OK[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_S.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_S.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes IMUX_IO_IK[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[0]-7"><a href="#spartanxl-IO_W0_N-bit-MAIN[13][7]">MAIN[13][7]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[0]-6"><a href="#spartanxl-IO_W0_N-bit-MAIN[20][7]">MAIN[20][7]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[0]-5"><a href="#spartanxl-IO_W0_N-bit-MAIN[14][7]">MAIN[14][7]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[0]-4"><a href="#spartanxl-IO_W0_N-bit-MAIN[16][7]">MAIN[16][7]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[0]-3"><a href="#spartanxl-IO_W0_N-bit-MAIN[18][7]">MAIN[18][7]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[0]-2"><a href="#spartanxl-IO_W0_N-bit-MAIN[17][7]">MAIN[17][7]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[0]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[15][7]">MAIN[15][7]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[0]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[19][7]">MAIN[19][7]</a></td><td>CELL.IMUX_IO_IK[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes IMUX_IO_IK[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[1]-7"><a href="#spartanxl-IO_W0_N-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[1]-6"><a href="#spartanxl-IO_W0_N-bit-MAIN[18][1]">MAIN[18][1]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[1]-5"><a href="#spartanxl-IO_W0_N-bit-MAIN[18][3]">MAIN[18][3]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[1]-4"><a href="#spartanxl-IO_W0_N-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[1]-3"><a href="#spartanxl-IO_W0_N-bit-MAIN[19][1]">MAIN[19][1]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[1]-2"><a href="#spartanxl-IO_W0_N-bit-MAIN[17][1]">MAIN[17][1]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[1]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[20][1]">MAIN[20][1]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[1]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[15][2]">MAIN[15][2]</a></td><td>CELL.IMUX_IO_IK[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_S.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes IMUX_IO_T[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[0]-7"><a href="#spartanxl-IO_W0_N-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[0]-6"><a href="#spartanxl-IO_W0_N-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[0]-5"><a href="#spartanxl-IO_W0_N-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[0]-4"><a href="#spartanxl-IO_W0_N-bit-MAIN[2][3]">MAIN[2][3]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[0]-3"><a href="#spartanxl-IO_W0_N-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[0]-2"><a href="#spartanxl-IO_W0_N-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[0]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[5][2]">MAIN[5][2]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[0]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[5][3]">MAIN[5][3]</a></td><td>CELL.IMUX_IO_T[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N switchbox INT muxes IMUX_IO_T[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[1]-7"><a href="#spartanxl-IO_W0_N-bit-MAIN[2][2]">MAIN[2][2]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[1]-6"><a href="#spartanxl-IO_W0_N-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[1]-5"><a href="#spartanxl-IO_W0_N-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[1]-4"><a href="#spartanxl-IO_W0_N-bit-MAIN[8][3]">MAIN[8][3]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[1]-3"><a href="#spartanxl-IO_W0_N-bit-MAIN[9][3]">MAIN[9][3]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[1]-2"><a href="#spartanxl-IO_W0_N-bit-MAIN[11][3]">MAIN[11][3]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[1]-1"><a href="#spartanxl-IO_W0_N-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[1]-0"><a href="#spartanxl-IO_W0_N-bit-MAIN[10][2]">MAIN[10][2]</a></td><td>CELL.IMUX_IO_T[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-1"><a class="header" href="#bels-tbuf-1">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[2]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N bel TBUF attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>DRIVE1</td><td id="spartanxl-IO_W0_N-TBUF[0]-DRIVE1"><a href="#spartanxl-IO_W0_N-bit-MAIN[0][3]">!MAIN[0][3]</a></td><td id="spartanxl-IO_W0_N-TBUF[1]-DRIVE1"><a href="#spartanxl-IO_W0_N-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-1"><a class="header" href="#bels-io-1">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>IK</td><td>in</td><td id="spartanxl-IO_W0_N-IO[0]-inpinv-IK">CELL.IMUX_IO_IK[0] invert by <a href="#spartanxl-IO_W0_N-bit-MAIN[23][6]">!MAIN[23][6]</a></td><td id="spartanxl-IO_W0_N-IO[1]-inpinv-IK">CELL.IMUX_IO_IK[1] invert by <a href="#spartanxl-IO_W0_N-bit-MAIN[23][3]">!MAIN[23][3]</a></td></tr>

<tr><td>OK</td><td>in</td><td id="spartanxl-IO_W0_N-IO[0]-inpinv-OK">CELL.IMUX_IO_OK[0] invert by <a href="#spartanxl-IO_W0_N-bit-MAIN[24][9]">!MAIN[24][9]</a></td><td id="spartanxl-IO_W0_N-IO[1]-inpinv-OK">CELL.IMUX_IO_OK[1] invert by <a href="#spartanxl-IO_W0_N-bit-MAIN[23][0]">!MAIN[23][0]</a></td></tr>

<tr><td>O1</td><td>in</td><td>CELL.IMUX_IO_O1[0]</td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><td>O2</td><td>in</td><td>CELL.IMUX_CLB_G3_W</td><td>CELL.IMUX_CLB_F3_W</td></tr>

<tr><td>T</td><td>in</td><td id="spartanxl-IO_W0_N-IO[0]-inpinv-T">CELL.IMUX_IO_T[0] invert by <a href="#spartanxl-IO_W0_N-bit-MAIN[25][9]">!MAIN[25][9]</a></td><td id="spartanxl-IO_W0_N-IO[1]-inpinv-T">CELL.IMUX_IO_T[1] invert by <a href="#spartanxl-IO_W0_N-bit-MAIN[24][0]">!MAIN[24][0]</a></td></tr>

<tr><td>I1</td><td>out</td><td>CELL.OUT_IO_WE_I1[0]</td><td>CELL.OUT_IO_WE_I1[1]</td></tr>

<tr><td>I2</td><td>out</td><td>CELL.OUT_IO_WE_I2[0]</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>CLKIN</td><td>out</td><td>CELL.OUT_IO_CLKIN</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>SLEW</td><td><a href="#spartanxl-IO_W0_N-IO[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#spartanxl-IO_W0_N-IO[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>PULL</td><td><a href="#spartanxl-IO_W0_N-IO[0]-PULL">[enum: IO_PULL]</a></td><td><a href="#spartanxl-IO_W0_N-IO[1]-PULL">[enum: IO_PULL]</a></td></tr>

<tr><td>IFF_SRVAL bit 0</td><td id="spartanxl-IO_W0_N-IO[0]-IFF_SRVAL[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[22][6]">!MAIN[22][6]</a></td><td id="spartanxl-IO_W0_N-IO[1]-IFF_SRVAL[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[16][3]">!MAIN[16][3]</a></td></tr>

<tr><td>OFF_SRVAL bit 0</td><td id="spartanxl-IO_W0_N-IO[0]-OFF_SRVAL[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[24][7]">!MAIN[24][7]</a></td><td id="spartanxl-IO_W0_N-IO[1]-OFF_SRVAL[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

<tr><td>READBACK_I1 bit 0</td><td id="spartanxl-IO_W0_N-IO[0]-READBACK_I1[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[25][8]">!MAIN[25][8]</a></td><td id="spartanxl-IO_W0_N-IO[1]-READBACK_I1[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr><td>READBACK_I2 bit 0</td><td id="spartanxl-IO_W0_N-IO[0]-READBACK_I2[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[23][8]">!MAIN[23][8]</a></td><td id="spartanxl-IO_W0_N-IO[1]-READBACK_I2[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr><td>READBACK_OQ bit 0</td><td id="spartanxl-IO_W0_N-IO[0]-READBACK_OQ[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[22][8]">!MAIN[22][8]</a></td><td id="spartanxl-IO_W0_N-IO[1]-READBACK_OQ[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[23][2]">!MAIN[23][2]</a></td></tr>

<tr><td>MUX_I1</td><td><a href="#spartanxl-IO_W0_N-IO[0]-MUX_I1">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_W0_N-IO[1]-MUX_I1">[enum: IO_MUX_I]</a></td></tr>

<tr><td>MUX_I2</td><td><a href="#spartanxl-IO_W0_N-IO[0]-MUX_I2">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_W0_N-IO[1]-MUX_I2">[enum: IO_MUX_I]</a></td></tr>

<tr><td>IFF_D</td><td><a href="#spartanxl-IO_W0_N-IO[0]-IFF_D">[enum: IO_IFF_D]</a></td><td><a href="#spartanxl-IO_W0_N-IO[1]-IFF_D">[enum: IO_IFF_D]</a></td></tr>

<tr><td>OFF_D_INV</td><td id="spartanxl-IO_W0_N-IO[0]-OFF_D_INV"><a href="#spartanxl-IO_W0_N-bit-MAIN[22][7]">!MAIN[22][7]</a></td><td id="spartanxl-IO_W0_N-IO[1]-OFF_D_INV"><a href="#spartanxl-IO_W0_N-bit-MAIN[24][2]">!MAIN[24][2]</a></td></tr>

<tr><td>MUX_OFF_D</td><td><a href="#spartanxl-IO_W0_N-IO[0]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td><td><a href="#spartanxl-IO_W0_N-IO[1]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#spartanxl-IO_W0_N-IO[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#spartanxl-IO_W0_N-IO[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>OFF_USED</td><td id="spartanxl-IO_W0_N-IO[0]-OFF_USED"><a href="#spartanxl-IO_W0_N-bit-MAIN[21][7]">MAIN[21][7]</a></td><td id="spartanxl-IO_W0_N-IO[1]-OFF_USED"><a href="#spartanxl-IO_W0_N-bit-MAIN[22][2]">MAIN[22][2]</a></td></tr>

<tr><td>IFF_CE_ENABLE</td><td id="spartanxl-IO_W0_N-IO[0]-IFF_CE_ENABLE"><a href="#spartanxl-IO_W0_N-bit-MAIN[7][8]">!MAIN[7][8]</a></td><td id="spartanxl-IO_W0_N-IO[1]-IFF_CE_ENABLE"><a href="#spartanxl-IO_W0_N-bit-MAIN[7][7]">!MAIN[7][7]</a></td></tr>

<tr><td>OFF_CE_ENABLE</td><td id="spartanxl-IO_W0_N-IO[0]-OFF_CE_ENABLE"><a href="#spartanxl-IO_W0_N-bit-MAIN[7][9]">!MAIN[7][9]</a></td><td id="spartanxl-IO_W0_N-IO[1]-OFF_CE_ENABLE"><a href="#spartanxl-IO_W0_N-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr><td>SYNC_D</td><td><a href="#spartanxl-IO_W0_N-IO[0]-SYNC_D">[enum: IO_SYNC_D]</a></td><td><a href="#spartanxl-IO_W0_N-IO[1]-SYNC_D">[enum: IO_SYNC_D]</a></td></tr>

<tr><td>IFF_CE_ENABLE_NO_IQ</td><td id="spartanxl-IO_W0_N-IO[0]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_W0_N-bit-MAIN[20][6]">!MAIN[20][6]</a></td><td id="spartanxl-IO_W0_N-IO[1]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_W0_N-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr><td>MUX_T</td><td><a href="#spartanxl-IO_W0_N-IO[0]-MUX_T">[enum: IO_MUX_T]</a></td><td><a href="#spartanxl-IO_W0_N-IO[1]-MUX_T">[enum: IO_MUX_T]</a></td></tr>

<tr><td>DRIVE</td><td><a href="#spartanxl-IO_W0_N-IO[0]-DRIVE">[enum: IO_DRIVE]</a></td><td><a href="#spartanxl-IO_W0_N-IO[1]-DRIVE">[enum: IO_DRIVE]</a></td></tr>

<tr><td>_5V_TOLERANT</td><td id="spartanxl-IO_W0_N-IO[0]-_5V_TOLERANT"><a href="#spartanxl-IO_W0_N-bit-MAIN[19][5]">MAIN[19][5]</a></td><td id="spartanxl-IO_W0_N-IO[1]-_5V_TOLERANT"><a href="#spartanxl-IO_W0_N-bit-MAIN[20][4]">MAIN[20][4]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N enum IO_SLEW</caption>
<thead>
<tr id="spartanxl-IO_W0_N-IO[0]-SLEW"><th>IO[0].SLEW</th><td id="spartanxl-IO_W0_N-IO[0]-SLEW[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[23][9]">MAIN[23][9]</a></td></tr>

<tr id="spartanxl-IO_W0_N-IO[1]-SLEW"><th>IO[1].SLEW</th><td id="spartanxl-IO_W0_N-IO[1]-SLEW[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[25][0]">MAIN[25][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FAST</td><td>0</td></tr>

<tr><td>SLOW</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N enum IO_PULL</caption>
<thead>
<tr id="spartanxl-IO_W0_N-IO[0]-PULL"><th>IO[0].PULL</th><td id="spartanxl-IO_W0_N-IO[0]-PULL[1]"><a href="#spartanxl-IO_W0_N-bit-MAIN[17][6]">MAIN[17][6]</a></td><td id="spartanxl-IO_W0_N-IO[0]-PULL[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[23][7]">MAIN[23][7]</a></td></tr>

<tr id="spartanxl-IO_W0_N-IO[1]-PULL"><th>IO[1].PULL</th><td id="spartanxl-IO_W0_N-IO[1]-PULL[1]"><a href="#spartanxl-IO_W0_N-bit-MAIN[25][1]">MAIN[25][1]</a></td><td id="spartanxl-IO_W0_N-IO[1]-PULL[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[23][1]">MAIN[23][1]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N enum IO_MUX_I</caption>
<thead>
<tr id="spartanxl-IO_W0_N-IO[0]-MUX_I1"><th>IO[0].MUX_I1</th><td id="spartanxl-IO_W0_N-IO[0]-MUX_I1[1]"><a href="#spartanxl-IO_W0_N-bit-MAIN[23][5]">MAIN[23][5]</a></td><td id="spartanxl-IO_W0_N-IO[0]-MUX_I1[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[22][5]">MAIN[22][5]</a></td></tr>

<tr id="spartanxl-IO_W0_N-IO[1]-MUX_I1"><th>IO[1].MUX_I1</th><td id="spartanxl-IO_W0_N-IO[1]-MUX_I1[1]"><a href="#spartanxl-IO_W0_N-bit-MAIN[25][4]">MAIN[25][4]</a></td><td id="spartanxl-IO_W0_N-IO[1]-MUX_I1[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[22][4]">MAIN[22][4]</a></td></tr>

<tr id="spartanxl-IO_W0_N-IO[0]-MUX_I2"><th>IO[0].MUX_I2</th><td id="spartanxl-IO_W0_N-IO[0]-MUX_I2[1]"><a href="#spartanxl-IO_W0_N-bit-MAIN[25][5]">MAIN[25][5]</a></td><td id="spartanxl-IO_W0_N-IO[0]-MUX_I2[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[24][6]">MAIN[24][6]</a></td></tr>

<tr id="spartanxl-IO_W0_N-IO[1]-MUX_I2"><th>IO[1].MUX_I2</th><td id="spartanxl-IO_W0_N-IO[1]-MUX_I2[1]"><a href="#spartanxl-IO_W0_N-bit-MAIN[24][4]">MAIN[24][4]</a></td><td id="spartanxl-IO_W0_N-IO[1]-MUX_I2[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[24][3]">MAIN[24][3]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>0</td><td>1</td></tr>

<tr><td>IQ</td><td>1</td><td>1</td></tr>

<tr><td>IQL</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N enum IO_IFF_D</caption>
<thead>
<tr id="spartanxl-IO_W0_N-IO[0]-IFF_D"><th>IO[0].IFF_D</th><td id="spartanxl-IO_W0_N-IO[0]-IFF_D[1]"><a href="#spartanxl-IO_W0_N-bit-MAIN[24][5]">MAIN[24][5]</a></td><td id="spartanxl-IO_W0_N-IO[0]-IFF_D[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[25][6]">MAIN[25][6]</a></td></tr>

<tr id="spartanxl-IO_W0_N-IO[1]-IFF_D"><th>IO[1].IFF_D</th><td id="spartanxl-IO_W0_N-IO[1]-IFF_D[1]"><a href="#spartanxl-IO_W0_N-bit-MAIN[23][4]">MAIN[23][4]</a></td><td id="spartanxl-IO_W0_N-IO[1]-IFF_D[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[25][3]">MAIN[25][3]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td><td>0</td></tr>

<tr><td>MEDDELAY</td><td>0</td><td>1</td></tr>

<tr><td>SYNC</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N enum IO_MUX_OFF_D</caption>
<thead>
<tr id="spartanxl-IO_W0_N-IO[0]-MUX_OFF_D"><th>IO[0].MUX_OFF_D</th><td id="spartanxl-IO_W0_N-IO[0]-MUX_OFF_D[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[25][7]">MAIN[25][7]</a></td></tr>

<tr id="spartanxl-IO_W0_N-IO[1]-MUX_OFF_D"><th>IO[1].MUX_OFF_D</th><td id="spartanxl-IO_W0_N-IO[1]-MUX_OFF_D[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[25][2]">MAIN[25][2]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>1</td></tr>

<tr><td>O2</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N enum IO_MUX_O</caption>
<thead>
<tr id="spartanxl-IO_W0_N-IO[0]-MUX_O"><th>IO[0].MUX_O</th><td id="spartanxl-IO_W0_N-IO[0]-MUX_O[3]"><a href="#spartanxl-IO_W0_N-bit-MAIN[24][8]">MAIN[24][8]</a></td><td id="spartanxl-IO_W0_N-IO[0]-MUX_O[2]"><a href="#spartanxl-IO_W0_N-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="spartanxl-IO_W0_N-IO[0]-MUX_O[1]"><a href="#spartanxl-IO_W0_N-bit-MAIN[22][9]">MAIN[22][9]</a></td><td id="spartanxl-IO_W0_N-IO[0]-MUX_O[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[21][9]">MAIN[21][9]</a></td></tr>

<tr id="spartanxl-IO_W0_N-IO[1]-MUX_O"><th>IO[1].MUX_O</th><td id="spartanxl-IO_W0_N-IO[1]-MUX_O[3]"><a href="#spartanxl-IO_W0_N-bit-MAIN[22][1]">MAIN[22][1]</a></td><td id="spartanxl-IO_W0_N-IO[1]-MUX_O[2]"><a href="#spartanxl-IO_W0_N-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="spartanxl-IO_W0_N-IO[1]-MUX_O[1]"><a href="#spartanxl-IO_W0_N-bit-MAIN[22][0]">MAIN[22][0]</a></td><td id="spartanxl-IO_W0_N-IO[1]-MUX_O[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[21][0]">MAIN[21][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>O1_INV</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O2</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>O2_INV</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>MUX</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N enum IO_SYNC_D</caption>
<thead>
<tr id="spartanxl-IO_W0_N-IO[0]-SYNC_D"><th>IO[0].SYNC_D</th><td id="spartanxl-IO_W0_N-IO[0]-SYNC_D[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[21][6]">MAIN[21][6]</a></td></tr>

<tr id="spartanxl-IO_W0_N-IO[1]-SYNC_D"><th>IO[1].SYNC_D</th><td id="spartanxl-IO_W0_N-IO[1]-SYNC_D[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[21][2]">MAIN[21][2]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N enum IO_MUX_T</caption>
<thead>
<tr id="spartanxl-IO_W0_N-IO[0]-MUX_T"><th>IO[0].MUX_T</th><td id="spartanxl-IO_W0_N-IO[0]-MUX_T[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[21][5]">MAIN[21][5]</a></td></tr>

<tr id="spartanxl-IO_W0_N-IO[1]-MUX_T"><th>IO[1].MUX_T</th><td id="spartanxl-IO_W0_N-IO[1]-MUX_T[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[19][4]">MAIN[19][4]</a></td></tr>

</thead>

<tbody>
<tr><td>T</td><td>1</td></tr>

<tr><td>TQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N enum IO_DRIVE</caption>
<thead>
<tr id="spartanxl-IO_W0_N-IO[0]-DRIVE"><th>IO[0].DRIVE</th><td id="spartanxl-IO_W0_N-IO[0]-DRIVE[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[19][6]">MAIN[19][6]</a></td></tr>

<tr id="spartanxl-IO_W0_N-IO[1]-DRIVE"><th>IO[1].DRIVE</th><td id="spartanxl-IO_W0_N-IO[1]-DRIVE[0]"><a href="#spartanxl-IO_W0_N-bit-MAIN[20][3]">MAIN[20][3]</a></td></tr>

</thead>

<tbody>
<tr><td>_12</td><td>1</td></tr>

<tr><td>_24</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-1"><a class="header" href="#bels-pullup-1">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[2]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartanxl-IO_W0_N-PULLUP_TBUF[0]-ENABLE"><a href="#spartanxl-IO_W0_N-bit-MAIN_S[0][7]">!MAIN_S[0][7]</a></td><td id="spartanxl-IO_W0_N-PULLUP_TBUF[1]-ENABLE"><a href="#spartanxl-IO_W0_N-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[2]</td><td>TBUF[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[3]</td><td>TBUF[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_F3_W</td><td>IO[1].O2</td></tr>

<tr><td>CELL.IMUX_CLB_G3_W</td><td>IO[0].O2</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.IMUX_IO_O1[0]</td><td>IO[0].O1</td></tr>

<tr><td>CELL.IMUX_IO_O1[1]</td><td>IO[1].O1</td></tr>

<tr><td>CELL.IMUX_IO_OK[0]</td><td>IO[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_OK[1]</td><td>IO[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_IK[0]</td><td>IO[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_IK[1]</td><td>IO[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_T[0]</td><td>IO[0].T</td></tr>

<tr><td>CELL.IMUX_IO_T[1]</td><td>IO[1].T</td></tr>

<tr><td>CELL.OUT_IO_WE_I1[0]</td><td>IO[0].I1</td></tr>

<tr><td>CELL.OUT_IO_WE_I1[1]</td><td>IO[1].I1</td></tr>

<tr><td>CELL.OUT_IO_WE_I2[0]</td><td>IO[0].I2</td></tr>

<tr><td>CELL.OUT_IO_WE_I2[1]</td><td>IO[1].I2</td></tr>

<tr><td>CELL.OUT_IO_CLKIN</td><td>IO[0].CLKIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="26">Frame</th></tr>

<tr>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#spartanxl-IO_W0_N-IO[0]-inpinv-T">IO[0]: !invert T</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#spartanxl-IO_W0_N-IO[0]-inpinv-OK">IO[0]: !invert OK</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[23][9]" title="MAIN[23][9]">
<a href="#spartanxl-IO_W0_N-IO[0]-SLEW[0]">IO[0]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[22][9]" title="MAIN[22][9]">
<a href="#spartanxl-IO_W0_N-IO[0]-MUX_O[1]">IO[0]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#spartanxl-IO_W0_N-IO[0]-MUX_O[0]">IO[0]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_O1[0]-3">INT: mux CELL.IMUX_IO_O1[0] bit 3</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_O1[0]-2">INT: mux CELL.IMUX_IO_O1[0] bit 2</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_O1[0]-0">INT: mux CELL.IMUX_IO_O1[0] bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[1]-0">INT: mux CELL.LONG_IO_V[1] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_W0[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_W0[1]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W0[1]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W0[1]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_W1[1]">INT: !bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_W1[1]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W1[1]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W1[1]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_IO_W0[1]-CELL.DOUBLE_IO_W2[1]">INT: !bipass CELL.DOUBLE_IO_W0[1] = CELL.DOUBLE_IO_W2[1]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W2[1]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W2[1]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_W2[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_W2[1]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#spartanxl-IO_W0_N-IO[0]-OFF_CE_ENABLE">IO[0]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_W0[3]">INT: !bipass CELL.SINGLE_H[6] = CELL.DOUBLE_IO_W0[3]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W0[3]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W0[3]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_W1[3]">INT: !bipass CELL.SINGLE_H[7] = CELL.DOUBLE_IO_W1[3]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W1[3]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W1[3]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_IO_W0[3]-CELL.DOUBLE_IO_W2[3]">INT: !bipass CELL.DOUBLE_IO_W0[3] = CELL.DOUBLE_IO_W2[3]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W2[3]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W2[3]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_W2[3]">INT: !bipass CELL.SINGLE_H[6] = CELL.DOUBLE_IO_W2[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#spartanxl-IO_W0_N-IO[0]-READBACK_I1[0]">IO[0]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#spartanxl-IO_W0_N-IO[0]-MUX_O[3]">IO[0]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#spartanxl-IO_W0_N-IO[0]-READBACK_I2[0]">IO[0]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#spartanxl-IO_W0_N-IO[0]-READBACK_OQ[0]">IO[0]: ! READBACK_OQ bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#spartanxl-IO_W0_N-IO[0]-MUX_O[2]">IO[0]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_O1[0]-1">INT: mux CELL.IMUX_IO_O1[0] bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_O1[0]-4">INT: mux CELL.IMUX_IO_O1[0] bit 4</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.DBUF_IO_V[1]-1">INT: mux CELL.DBUF_IO_V[1] bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.DBUF_IO_V[1]-2">INT: mux CELL.DBUF_IO_V[1] bit 2</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_O1[0]-5">INT: mux CELL.IMUX_IO_O1[0] bit 5</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.DBUF_IO_V[1]-0">INT: mux CELL.DBUF_IO_V[1] bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.DBUF_IO_V[1]-3">INT: mux CELL.DBUF_IO_V[1] bit 3</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[1]-3">INT: mux CELL.LONG_IO_V[1] bit 3</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[1]-1">INT: mux CELL.LONG_IO_V[1] bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[1]-2">INT: mux CELL.LONG_IO_V[1] bit 2</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[3]-0">INT: mux CELL.LONG_IO_V[3] bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_IO_V[3]">INT: !pass CELL.SINGLE_H[6] ← CELL.LONG_IO_V[3]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#spartanxl-IO_W0_N-IO[0]-IFF_CE_ENABLE">IO[0]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[3]-1">INT: mux CELL.LONG_IO_V[3] bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[2]-3">INT: mux CELL.LONG_IO_V[2] bit 3</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[2]-0">INT: mux CELL.LONG_IO_V[2] bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[2]-1">INT: mux CELL.LONG_IO_V[2] bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[2]-2">INT: mux CELL.LONG_IO_V[2] bit 2</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.SINGLE_H[6] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.SINGLE_H[7] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
</tr>

<tr><td>B7</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#spartanxl-IO_W0_N-IO[0]-MUX_OFF_D[0]">IO[0]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#spartanxl-IO_W0_N-IO[0]-OFF_SRVAL[0]">IO[0]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#spartanxl-IO_W0_N-IO[0]-PULL[0]">IO[0]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#spartanxl-IO_W0_N-IO[0]-OFF_D_INV">IO[0]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#spartanxl-IO_W0_N-IO[0]-OFF_USED">IO[0]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[0]-6">INT: mux CELL.IMUX_IO_IK[0] bit 6</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[0]-0">INT: mux CELL.IMUX_IO_IK[0] bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[0]-3">INT: mux CELL.IMUX_IO_IK[0] bit 3</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[0]-2">INT: mux CELL.IMUX_IO_IK[0] bit 2</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[0]-4">INT: mux CELL.IMUX_IO_IK[0] bit 4</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[0]-1">INT: mux CELL.IMUX_IO_IK[0] bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[0]-5">INT: mux CELL.IMUX_IO_IK[0] bit 5</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[0]-7">INT: mux CELL.IMUX_IO_IK[0] bit 7</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_IO_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_IO_V[1]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#spartanxl-IO_W0_N-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[5]-2">INT: mux CELL.LONG_H[5] bit 2</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_IO_W2[1]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_W2[1] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_IO_W2[3]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_W2[3] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#spartanxl-IO_W0_N-IO[1]-IFF_CE_ENABLE">IO[1]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[5]-1">INT: mux CELL.LONG_H[5] bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.DOUBLE_H1[0] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[4]-1">INT: mux CELL.LONG_H[4] bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.DOUBLE_H0[0] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#spartanxl-IO_W0_N-IO[0]-IFF_D[0]">IO[0]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#spartanxl-IO_W0_N-IO[0]-MUX_I2[0]">IO[0]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#spartanxl-IO_W0_N-IO[0]-inpinv-IK">IO[0]: !invert IK</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#spartanxl-IO_W0_N-IO[0]-IFF_SRVAL[0]">IO[0]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#spartanxl-IO_W0_N-IO[0]-SYNC_D[0]">IO[0]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#spartanxl-IO_W0_N-IO[0]-IFF_CE_ENABLE_NO_IQ">IO[0]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#spartanxl-IO_W0_N-IO[0]-DRIVE[0]">IO[0]:  DRIVE bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[0]-5">INT: mux CELL.IMUX_IO_OK[0] bit 5</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#spartanxl-IO_W0_N-IO[0]-PULL[1]">IO[0]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[0]-0">INT: mux CELL.IMUX_IO_OK[0] bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[0]-3">INT: mux CELL.IMUX_IO_OK[0] bit 3</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[0]-2">INT: mux CELL.IMUX_IO_OK[0] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[0]-4">INT: mux CELL.IMUX_IO_OK[0] bit 4</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[0]-1">INT: mux CELL.IMUX_IO_OK[0] bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_IO_W0[1]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_W0[1] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[0]-7">INT: mux CELL.IMUX_IO_OK[0] bit 7</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_IO_W2[2]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_W2[2] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#spartanxl-IO_W0_N-IO[1]-OFF_CE_ENABLE">IO[1]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_IO_W2[0]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_W2[0] ← CELL.DBUF_IO_V[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[5]-0">INT: mux CELL.LONG_H[5] bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_IO_W0[3]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_W0[3] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.DOUBLE_H0[1] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[4]-2">INT: mux CELL.LONG_H[4] bit 2</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[4]-0">INT: mux CELL.LONG_H[4] bit 0</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#spartanxl-IO_W0_N-IO[0]-MUX_I2[1]">IO[0]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#spartanxl-IO_W0_N-IO[0]-IFF_D[1]">IO[0]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#spartanxl-IO_W0_N-IO[0]-MUX_I1[1]">IO[0]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#spartanxl-IO_W0_N-IO[0]-MUX_I1[0]">IO[0]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#spartanxl-IO_W0_N-IO[0]-MUX_T[0]">IO[0]:  MUX_T bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#spartanxl-IO_W0_N-IO[0]-_5V_TOLERANT">IO[0]:  _5V_TOLERANT</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[0]-6">INT: mux CELL.IMUX_IO_OK[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_W0[2]">INT: !bipass CELL.SINGLE_H[4] = CELL.DOUBLE_IO_W0[2]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W0[2]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W0[2]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_IO_W0[0]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_W0[0] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_W0[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_W0[0]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W0[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W0[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_W1[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_W1[0]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W1[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W1[0]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[0]-1">INT: mux CELL.LONG_IO_V[0] bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_IO_W0[0]-CELL.DOUBLE_IO_W2[0]">INT: !bipass CELL.DOUBLE_IO_W0[0] = CELL.DOUBLE_IO_W2[0]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W2[0]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_IO_V[0]-0">INT: mux CELL.LONG_IO_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_W2[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_W2[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#spartanxl-IO_W0_N-IO[1]-MUX_I1[1]">IO[1]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#spartanxl-IO_W0_N-IO[1]-MUX_I2[1]">IO[1]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#spartanxl-IO_W0_N-IO[1]-IFF_D[1]">IO[1]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#spartanxl-IO_W0_N-IO[1]-MUX_I1[0]">IO[1]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#spartanxl-IO_W0_N-IO[1]-IFF_CE_ENABLE_NO_IQ">IO[1]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#spartanxl-IO_W0_N-IO[1]-_5V_TOLERANT">IO[1]:  _5V_TOLERANT</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#spartanxl-IO_W0_N-IO[1]-MUX_T[0]">IO[1]:  MUX_T bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_IO_W0[2]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_W0[2] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_W1[2]">INT: !bipass CELL.SINGLE_H[5] = CELL.DOUBLE_IO_W1[2]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_IO_W0[2]-CELL.DOUBLE_IO_W2[2]">INT: !bipass CELL.DOUBLE_IO_W0[2] = CELL.DOUBLE_IO_W2[2]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W2[2]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W2[2]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_W2[2]">INT: !bipass CELL.SINGLE_H[4] = CELL.DOUBLE_IO_W2[2]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[0]-5">INT: mux CELL.IMUX_IO_T[0] bit 5</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_IO_V[2]">INT: !pass CELL.SINGLE_H[5] ← CELL.LONG_IO_V[2]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_H[5] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_IO_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_IO_V[0]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.DOUBLE_H1[1] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartanxl-IO_W0_N-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#spartanxl-IO_W0_N-IO[1]-IFF_D[0]">IO[1]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#spartanxl-IO_W0_N-IO[1]-MUX_I2[0]">IO[1]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#spartanxl-IO_W0_N-IO[1]-inpinv-IK">IO[1]: !invert IK</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#spartanxl-IO_W0_N-IO[1]-READBACK_I2[0]">IO[1]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#spartanxl-IO_W0_N-IO[1]-READBACK_I1[0]">IO[1]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#spartanxl-IO_W0_N-IO[1]-DRIVE[0]">IO[1]:  DRIVE bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[1]-5">INT: mux CELL.IMUX_IO_IK[1] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#spartanxl-IO_W0_N-IO[1]-IFF_SRVAL[0]">IO[1]: ! IFF_SRVAL bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[1]-7">INT: mux CELL.IMUX_IO_IK[1] bit 7</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#spartanxl-IO_W0_N-TBUF[1]-DRIVE1">TBUF[1]: ! DRIVE1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[1]-2">INT: mux CELL.IMUX_IO_T[1] bit 2</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#spartanxl-IO_W0_N-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W1[2]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W1[2]</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[1]-3">INT: mux CELL.IMUX_IO_T[1] bit 3</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[1]-4">INT: mux CELL.IMUX_IO_T[1] bit 4</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[0]-2">INT: mux CELL.IMUX_IO_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[0]-0">INT: mux CELL.IMUX_IO_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.DBUF_IO_V[0]-1">INT: mux CELL.DBUF_IO_V[0] bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.DBUF_IO_V[0]-0">INT: mux CELL.DBUF_IO_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[0]-4">INT: mux CELL.IMUX_IO_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[0]-7">INT: mux CELL.IMUX_IO_T[0] bit 7</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartanxl-IO_W0_N-TBUF[0]-DRIVE1">TBUF[0]: ! DRIVE1</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#spartanxl-IO_W0_N-IO[1]-MUX_OFF_D[0]">IO[1]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#spartanxl-IO_W0_N-IO[1]-OFF_D_INV">IO[1]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#spartanxl-IO_W0_N-IO[1]-READBACK_OQ[0]">IO[1]: ! READBACK_OQ bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#spartanxl-IO_W0_N-IO[1]-OFF_USED">IO[1]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#spartanxl-IO_W0_N-IO[1]-SYNC_D[0]">IO[1]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[1]-0">INT: mux CELL.IMUX_IO_OK[1] bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[1]-3">INT: mux CELL.IMUX_IO_OK[1] bit 3</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[1]-6">INT: mux CELL.IMUX_IO_OK[1] bit 6</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[1]-5">INT: mux CELL.IMUX_IO_OK[1] bit 5</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[1]-1">INT: mux CELL.IMUX_IO_OK[1] bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[1]-0">INT: mux CELL.IMUX_IO_IK[1] bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[1]-4">INT: mux CELL.IMUX_IO_IK[1] bit 4</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[1]-4">INT: mux CELL.IMUX_IO_OK[1] bit 4</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[1]-2">INT: mux CELL.IMUX_IO_OK[1] bit 2</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_OK[1]-7">INT: mux CELL.IMUX_IO_OK[1] bit 7</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[1]-0">INT: mux CELL.IMUX_IO_T[1] bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[1]-1">INT: mux CELL.IMUX_IO_T[1] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[1]-5">INT: mux CELL.IMUX_IO_T[1] bit 5</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[0]-3">INT: mux CELL.IMUX_IO_T[0] bit 3</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[0]-1">INT: mux CELL.IMUX_IO_T[0] bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[0]-6">INT: mux CELL.IMUX_IO_T[0] bit 6</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.DBUF_IO_V[0]-2">INT: mux CELL.DBUF_IO_V[0] bit 2</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[1]-7">INT: mux CELL.IMUX_IO_T[1] bit 7</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.DBUF_IO_V[0]-3">INT: mux CELL.DBUF_IO_V[0] bit 3</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_T[1]-6">INT: mux CELL.IMUX_IO_T[1] bit 6</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#spartanxl-IO_W0_N-IO[1]-PULL[1]">IO[1]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#spartanxl-IO_W0_N-IO[1]-OFF_SRVAL[0]">IO[1]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#spartanxl-IO_W0_N-IO[1]-PULL[0]">IO[1]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#spartanxl-IO_W0_N-IO[1]-MUX_O[3]">IO[1]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#spartanxl-IO_W0_N-IO[1]-MUX_O[2]">IO[1]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[1]-1">INT: mux CELL.IMUX_IO_IK[1] bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[1]-3">INT: mux CELL.IMUX_IO_IK[1] bit 3</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[1]-6">INT: mux CELL.IMUX_IO_IK[1] bit 6</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_IK[1]-2">INT: mux CELL.IMUX_IO_IK[1] bit 2</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_O1[1]-3">INT: mux CELL.IMUX_IO_O1[1] bit 3</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[1]-2">INT: mux CELL.LONG_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[1]-0">INT: mux CELL.LONG_H[1] bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[1]-3">INT: mux CELL.IMUX_TBUF_I[1] bit 3</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[1]-0">INT: mux CELL.IMUX_TBUF_I[1] bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[1]-5">INT: mux CELL.IMUX_TBUF_I[1] bit 5</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_T[1]-2">INT: mux CELL.IMUX_TBUF_T[1] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_T[1]-3">INT: mux CELL.IMUX_TBUF_T[1] bit 3</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_T[1]-4">INT: mux CELL.IMUX_TBUF_T[1] bit 4</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_T[0]-4">INT: mux CELL.IMUX_TBUF_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[0]-2">INT: mux CELL.IMUX_TBUF_I[0] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[0]-4">INT: mux CELL.IMUX_TBUF_I[0] bit 4</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[0]-2">INT: mux CELL.LONG_H[0] bit 2</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[0]-1">INT: mux CELL.LONG_H[0] bit 1</a>
</td>
</tr>

<tr><td>B0</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#spartanxl-IO_W0_N-IO[1]-SLEW[0]">IO[1]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#spartanxl-IO_W0_N-IO[1]-inpinv-T">IO[1]: !invert T</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#spartanxl-IO_W0_N-IO[1]-inpinv-OK">IO[1]: !invert OK</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#spartanxl-IO_W0_N-IO[1]-MUX_O[1]">IO[1]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#spartanxl-IO_W0_N-IO[1]-MUX_O[0]">IO[1]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_O1[1]-2">INT: mux CELL.IMUX_IO_O1[1] bit 2</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_O1[1]-1">INT: mux CELL.IMUX_IO_O1[1] bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_IO_O1[1]-0">INT: mux CELL.IMUX_IO_O1[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[1]-1">INT: mux CELL.LONG_H[1] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[1]-4">INT: mux CELL.IMUX_TBUF_I[1] bit 4</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[1]-1">INT: mux CELL.IMUX_TBUF_I[1] bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[1]-2">INT: mux CELL.IMUX_TBUF_I[1] bit 2</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_T[0]-3">INT: mux CELL.IMUX_TBUF_T[0] bit 3</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_T[0]-2">INT: mux CELL.IMUX_TBUF_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[0]-1">INT: mux CELL.IMUX_TBUF_I[0] bit 1</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[0]-0">INT: mux CELL.IMUX_TBUF_I[0] bit 0</a>
</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.IMUX_TBUF_I[0]-3">INT: mux CELL.IMUX_TBUF_I[0] bit 3</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#spartanxl-IO_W0_N-INT-mux-CELL.LONG_H[0]-0">INT: mux CELL.LONG_H[0] bit 0</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W0_N rect MAIN_S</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="26">Frame</th></tr>

<tr>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_W0_N-bit-MAIN_S[0][7]" title="MAIN_S[0][7]">
<a href="#spartanxl-IO_W0_N-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_w1"><a class="header" href="#tile-io_w1">Tile IO_W1</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-2"><a class="header" href="#switchbox-int-2">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H_BUF[2]</td><td>CELL.LONG_H[2]</td></tr>

<tr><td>CELL.LONG_H_BUF[3]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_WE_I2_S1"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_W1-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_IO_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_IO_V[0]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_IO_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_IO_V[1]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_WE_I1[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_WE_I1_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_W1-bit-MAIN[10][8]">!MAIN[10][8]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_WE_I2_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_W1-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_IO_V[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.LONG_IO_V[2]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[6][4]">!MAIN[6][4]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_H[5]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_IO_V[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.LONG_IO_V[3]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[8][8]">!MAIN[8][8]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_IO_WE_I1[0]"><td>CELL.SINGLE_H[6]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[1][8]">!MAIN[1][8]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_IO_WE_I1_S1"><td>CELL.SINGLE_H[7]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_W1-bit-MAIN[0][8]">!MAIN[0][8]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_IO_WE_I1_S1"><td>CELL.DOUBLE_H0[0]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_W1-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_WE_I2[0]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_IO_WE_I1[0]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_WE_I2_S1"><td>CELL.DOUBLE_H1[1]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_W1-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.DOUBLE_IO_W0[0]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_W0[0]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[10][5]">!MAIN[10][5]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.DOUBLE_IO_W0[1]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_W0[1]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.DOUBLE_IO_W0[2]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_W0[2]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.DOUBLE_IO_W0[3]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_W0[3]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.DOUBLE_IO_W2[0]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_W2[0]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.DOUBLE_IO_W2[1]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_W2[1]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.DOUBLE_IO_W2[2]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_W2[2]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-pass-CELL.DOUBLE_IO_W2[3]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_W2[3]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_W1[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.DOUBLE_IO_W1[0]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_W0[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.DOUBLE_IO_W0[0]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_W2[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.DOUBLE_IO_W2[0]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_W1[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.DOUBLE_IO_W1[1]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[13][9]">!MAIN[13][9]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_W0[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.DOUBLE_IO_W0[1]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[15][9]">!MAIN[15][9]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_W2[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.DOUBLE_IO_W2[1]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[9][9]">!MAIN[9][9]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_W1[2]"><td>CELL.SINGLE_H[4]</td><td>CELL.DOUBLE_IO_W1[2]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[11][4]">!MAIN[11][4]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_W0[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.DOUBLE_IO_W0[2]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_W2[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.DOUBLE_IO_W2[2]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[8][4]">!MAIN[8][4]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_W1[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.DOUBLE_IO_W1[3]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_W0[3]"><td>CELL.SINGLE_H[7]</td><td>CELL.DOUBLE_IO_W0[3]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[6][9]">!MAIN[6][9]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_W2[3]"><td>CELL.SINGLE_H[7]</td><td>CELL.DOUBLE_IO_W2[3]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[0][9]">!MAIN[0][9]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W0[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_W0[0]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[8][5]">!MAIN[8][5]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W1[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_W1[0]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_W2[0]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W0[3]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_W0[3]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[5][9]">!MAIN[5][9]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W1[3]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_W1[3]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[3][9]">!MAIN[3][9]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W2[3]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_W2[3]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[1][9]">!MAIN[1][9]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W0[1]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_W0[1]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[14][9]">!MAIN[14][9]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W1[1]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_W1[1]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[12][9]">!MAIN[12][9]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W2[1]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_W2[1]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[10][9]">!MAIN[10][9]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W0[2]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_W0[2]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W1[2]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_W1[2]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[10][3]">!MAIN[10][3]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W2[2]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_W2[2]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_IO_W0[0]-CELL.DOUBLE_IO_W2[0]"><td>CELL.DOUBLE_IO_W0[0]</td><td>CELL.DOUBLE_IO_W2[0]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_IO_W0[1]-CELL.DOUBLE_IO_W2[1]"><td>CELL.DOUBLE_IO_W0[1]</td><td>CELL.DOUBLE_IO_W2[1]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[11][9]">!MAIN[11][9]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_IO_W0[2]-CELL.DOUBLE_IO_W2[2]"><td>CELL.DOUBLE_IO_W0[2]</td><td>CELL.DOUBLE_IO_W2[2]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_IO_W0[3]-CELL.DOUBLE_IO_W2[3]"><td>CELL.DOUBLE_IO_W0[3]</td><td>CELL.DOUBLE_IO_W2[3]</td><td><a href="#spartanxl-IO_W1-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes DBUF_IO_V[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.DBUF_IO_V[0]-3"><a href="#spartanxl-IO_W1-bit-MAIN[1][2]">MAIN[1][2]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.DBUF_IO_V[0]-2"><a href="#spartanxl-IO_W1-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.DBUF_IO_V[0]-1"><a href="#spartanxl-IO_W1-bit-MAIN[4][3]">MAIN[4][3]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.DBUF_IO_V[0]-0"><a href="#spartanxl-IO_W1-bit-MAIN[3][3]">MAIN[3][3]</a></td><td>CELL.DBUF_IO_V[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W0[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_W0[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes DBUF_IO_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.DBUF_IO_V[1]-3"><a href="#spartanxl-IO_W1-bit-MAIN[14][8]">MAIN[14][8]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.DBUF_IO_V[1]-2"><a href="#spartanxl-IO_W1-bit-MAIN[17][8]">MAIN[17][8]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.DBUF_IO_V[1]-1"><a href="#spartanxl-IO_W1-bit-MAIN[18][8]">MAIN[18][8]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.DBUF_IO_V[1]-0"><a href="#spartanxl-IO_W1-bit-MAIN[15][8]">MAIN[15][8]</a></td><td>CELL.DBUF_IO_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W2[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_W2[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W2[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes LONG_H[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_H[0]-2"><a href="#spartanxl-IO_W1-bit-MAIN[1][1]">MAIN[1][1]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_H[0]-1"><a href="#spartanxl-IO_W1-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_H[0]-0"><a href="#spartanxl-IO_W1-bit-MAIN[0][0]">MAIN[0][0]</a></td><td>CELL.LONG_H[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes LONG_H[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_H[1]-2"><a href="#spartanxl-IO_W1-bit-MAIN[15][1]">MAIN[15][1]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_H[1]-1"><a href="#spartanxl-IO_W1-bit-MAIN[15][0]">MAIN[15][0]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_H[1]-0"><a href="#spartanxl-IO_W1-bit-MAIN[14][1]">MAIN[14][1]</a></td><td>CELL.LONG_H[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes LONG_H[4]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_H[4]-2"><a href="#spartanxl-IO_W1-bit-MAIN[1][6]">MAIN[1][6]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_H[4]-1"><a href="#spartanxl-IO_W1-bit-MAIN[3][7]">MAIN[3][7]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_H[4]-0"><a href="#spartanxl-IO_W1-bit-MAIN[0][6]">MAIN[0][6]</a></td><td>CELL.LONG_H[4]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes LONG_H[5]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_H[5]-2"><a href="#spartanxl-IO_W1-bit-MAIN[10][7]">MAIN[10][7]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_H[5]-1"><a href="#spartanxl-IO_W1-bit-MAIN[6][7]">MAIN[6][7]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_H[5]-0"><a href="#spartanxl-IO_W1-bit-MAIN[4][6]">MAIN[4][6]</a></td><td>CELL.LONG_H[5]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes LONG_IO_V[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[0]-1"><a href="#spartanxl-IO_W1-bit-MAIN[4][5]">MAIN[4][5]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[0]-0"><a href="#spartanxl-IO_W1-bit-MAIN[1][5]">MAIN[1][5]</a></td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes LONG_IO_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[1]-3"><a href="#spartanxl-IO_W1-bit-MAIN[13][8]">MAIN[13][8]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[1]-2"><a href="#spartanxl-IO_W1-bit-MAIN[11][8]">MAIN[11][8]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[1]-1"><a href="#spartanxl-IO_W1-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[1]-0"><a href="#spartanxl-IO_W1-bit-MAIN[17][9]">MAIN[17][9]</a></td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes LONG_IO_V[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[2]-3"><a href="#spartanxl-IO_W1-bit-MAIN[5][8]">MAIN[5][8]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[2]-2"><a href="#spartanxl-IO_W1-bit-MAIN[2][8]">MAIN[2][8]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[2]-1"><a href="#spartanxl-IO_W1-bit-MAIN[3][8]">MAIN[3][8]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[2]-0"><a href="#spartanxl-IO_W1-bit-MAIN[4][8]">MAIN[4][8]</a></td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes LONG_IO_V[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[3]-1"><a href="#spartanxl-IO_W1-bit-MAIN[6][8]">MAIN[6][8]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[3]-0"><a href="#spartanxl-IO_W1-bit-MAIN[9][8]">MAIN[9][8]</a></td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[0]-4"><a href="#spartanxl-IO_W1-bit-MAIN[2][1]">MAIN[2][1]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[0]-3"><a href="#spartanxl-IO_W1-bit-MAIN[2][0]">MAIN[2][0]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[0]-2"><a href="#spartanxl-IO_W1-bit-MAIN[4][1]">MAIN[4][1]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[0]-1"><a href="#spartanxl-IO_W1-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[0]-0"><a href="#spartanxl-IO_W1-bit-MAIN[3][0]">MAIN[3][0]</a></td><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W1[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W1[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[1]-5"><a href="#spartanxl-IO_W1-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[1]-4"><a href="#spartanxl-IO_W1-bit-MAIN[13][0]">MAIN[13][0]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[1]-3"><a href="#spartanxl-IO_W1-bit-MAIN[13][1]">MAIN[13][1]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[1]-2"><a href="#spartanxl-IO_W1-bit-MAIN[11][0]">MAIN[11][0]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[1]-1"><a href="#spartanxl-IO_W1-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[1]-0"><a href="#spartanxl-IO_W1-bit-MAIN[12][1]">MAIN[12][1]</a></td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_T[0]-4"><a href="#spartanxl-IO_W1-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_T[0]-3"><a href="#spartanxl-IO_W1-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_T[0]-2"><a href="#spartanxl-IO_W1-bit-MAIN[5][0]">MAIN[5][0]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#spartanxl-IO_W1-bit-MAIN[8][0]">MAIN[8][0]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#spartanxl-IO_W1-bit-MAIN[6][1]">MAIN[6][1]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_T[1]-4"><a href="#spartanxl-IO_W1-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_T[1]-3"><a href="#spartanxl-IO_W1-bit-MAIN[8][1]">MAIN[8][1]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_T[1]-2"><a href="#spartanxl-IO_W1-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#spartanxl-IO_W1-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#spartanxl-IO_W1-bit-MAIN[9][0]">MAIN[9][0]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes IMUX_IO_O1[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_O1[0]-5"><a href="#spartanxl-IO_W1-bit-MAIN[16][8]">MAIN[16][8]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_O1[0]-4"><a href="#spartanxl-IO_W1-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_O1[0]-3"><a href="#spartanxl-IO_W1-bit-MAIN[20][9]">MAIN[20][9]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_O1[0]-2"><a href="#spartanxl-IO_W1-bit-MAIN[19][9]">MAIN[19][9]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_O1[0]-1"><a href="#spartanxl-IO_W1-bit-MAIN[20][8]">MAIN[20][8]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_O1[0]-0"><a href="#spartanxl-IO_W1-bit-MAIN[18][9]">MAIN[18][9]</a></td><td>CELL.IMUX_IO_O1[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes IMUX_IO_O1[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_O1[1]-3"><a href="#spartanxl-IO_W1-bit-MAIN[16][1]">MAIN[16][1]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_O1[1]-2"><a href="#spartanxl-IO_W1-bit-MAIN[20][0]">MAIN[20][0]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_O1[1]-1"><a href="#spartanxl-IO_W1-bit-MAIN[19][0]">MAIN[19][0]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_O1[1]-0"><a href="#spartanxl-IO_W1-bit-MAIN[18][0]">MAIN[18][0]</a></td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_S.DOUBLE_H0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.DOUBLE_H1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes IMUX_IO_OK[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[0]-7"><a href="#spartanxl-IO_W1-bit-MAIN[9][6]">MAIN[9][6]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[0]-6"><a href="#spartanxl-IO_W1-bit-MAIN[17][5]">MAIN[17][5]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[0]-5"><a href="#spartanxl-IO_W1-bit-MAIN[18][6]">MAIN[18][6]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[0]-4"><a href="#spartanxl-IO_W1-bit-MAIN[12][6]">MAIN[12][6]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[0]-3"><a href="#spartanxl-IO_W1-bit-MAIN[15][6]">MAIN[15][6]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[0]-2"><a href="#spartanxl-IO_W1-bit-MAIN[14][6]">MAIN[14][6]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[0]-1"><a href="#spartanxl-IO_W1-bit-MAIN[11][6]">MAIN[11][6]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[0]-0"><a href="#spartanxl-IO_W1-bit-MAIN[16][6]">MAIN[16][6]</a></td><td>CELL.IMUX_IO_OK[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes IMUX_IO_OK[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[1]-7"><a href="#spartanxl-IO_W1-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[1]-6"><a href="#spartanxl-IO_W1-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[1]-5"><a href="#spartanxl-IO_W1-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[1]-4"><a href="#spartanxl-IO_W1-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[1]-3"><a href="#spartanxl-IO_W1-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[1]-2"><a href="#spartanxl-IO_W1-bit-MAIN[12][2]">MAIN[12][2]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[1]-1"><a href="#spartanxl-IO_W1-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[1]-0"><a href="#spartanxl-IO_W1-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_IO_OK[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_S.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_S.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes IMUX_IO_IK[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[0]-7"><a href="#spartanxl-IO_W1-bit-MAIN[13][7]">MAIN[13][7]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[0]-6"><a href="#spartanxl-IO_W1-bit-MAIN[20][7]">MAIN[20][7]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[0]-5"><a href="#spartanxl-IO_W1-bit-MAIN[14][7]">MAIN[14][7]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[0]-4"><a href="#spartanxl-IO_W1-bit-MAIN[16][7]">MAIN[16][7]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[0]-3"><a href="#spartanxl-IO_W1-bit-MAIN[18][7]">MAIN[18][7]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[0]-2"><a href="#spartanxl-IO_W1-bit-MAIN[17][7]">MAIN[17][7]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[0]-1"><a href="#spartanxl-IO_W1-bit-MAIN[15][7]">MAIN[15][7]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[0]-0"><a href="#spartanxl-IO_W1-bit-MAIN[19][7]">MAIN[19][7]</a></td><td>CELL.IMUX_IO_IK[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes IMUX_IO_IK[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[1]-7"><a href="#spartanxl-IO_W1-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[1]-6"><a href="#spartanxl-IO_W1-bit-MAIN[18][1]">MAIN[18][1]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[1]-5"><a href="#spartanxl-IO_W1-bit-MAIN[18][3]">MAIN[18][3]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[1]-4"><a href="#spartanxl-IO_W1-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[1]-3"><a href="#spartanxl-IO_W1-bit-MAIN[19][1]">MAIN[19][1]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[1]-2"><a href="#spartanxl-IO_W1-bit-MAIN[17][1]">MAIN[17][1]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[1]-1"><a href="#spartanxl-IO_W1-bit-MAIN[20][1]">MAIN[20][1]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[1]-0"><a href="#spartanxl-IO_W1-bit-MAIN[15][2]">MAIN[15][2]</a></td><td>CELL.IMUX_IO_IK[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_S.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes IMUX_IO_T[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[0]-7"><a href="#spartanxl-IO_W1-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[0]-6"><a href="#spartanxl-IO_W1-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[0]-5"><a href="#spartanxl-IO_W1-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[0]-4"><a href="#spartanxl-IO_W1-bit-MAIN[2][3]">MAIN[2][3]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[0]-3"><a href="#spartanxl-IO_W1-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[0]-2"><a href="#spartanxl-IO_W1-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[0]-1"><a href="#spartanxl-IO_W1-bit-MAIN[5][2]">MAIN[5][2]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[0]-0"><a href="#spartanxl-IO_W1-bit-MAIN[5][3]">MAIN[5][3]</a></td><td>CELL.IMUX_IO_T[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 switchbox INT muxes IMUX_IO_T[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[1]-7"><a href="#spartanxl-IO_W1-bit-MAIN[2][2]">MAIN[2][2]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[1]-6"><a href="#spartanxl-IO_W1-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[1]-5"><a href="#spartanxl-IO_W1-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[1]-4"><a href="#spartanxl-IO_W1-bit-MAIN[8][3]">MAIN[8][3]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[1]-3"><a href="#spartanxl-IO_W1-bit-MAIN[9][3]">MAIN[9][3]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[1]-2"><a href="#spartanxl-IO_W1-bit-MAIN[11][3]">MAIN[11][3]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[1]-1"><a href="#spartanxl-IO_W1-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[1]-0"><a href="#spartanxl-IO_W1-bit-MAIN[10][2]">MAIN[10][2]</a></td><td>CELL.IMUX_IO_T[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-2"><a class="header" href="#bels-tbuf-2">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[2]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 bel TBUF attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>DRIVE1</td><td id="spartanxl-IO_W1-TBUF[0]-DRIVE1"><a href="#spartanxl-IO_W1-bit-MAIN[0][3]">!MAIN[0][3]</a></td><td id="spartanxl-IO_W1-TBUF[1]-DRIVE1"><a href="#spartanxl-IO_W1-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-2"><a class="header" href="#bels-io-2">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>IK</td><td>in</td><td id="spartanxl-IO_W1-IO[0]-inpinv-IK">CELL.IMUX_IO_IK[0] invert by <a href="#spartanxl-IO_W1-bit-MAIN[23][6]">!MAIN[23][6]</a></td><td id="spartanxl-IO_W1-IO[1]-inpinv-IK">CELL.IMUX_IO_IK[1] invert by <a href="#spartanxl-IO_W1-bit-MAIN[23][3]">!MAIN[23][3]</a></td></tr>

<tr><td>OK</td><td>in</td><td id="spartanxl-IO_W1-IO[0]-inpinv-OK">CELL.IMUX_IO_OK[0] invert by <a href="#spartanxl-IO_W1-bit-MAIN[24][9]">!MAIN[24][9]</a></td><td id="spartanxl-IO_W1-IO[1]-inpinv-OK">CELL.IMUX_IO_OK[1] invert by <a href="#spartanxl-IO_W1-bit-MAIN[23][0]">!MAIN[23][0]</a></td></tr>

<tr><td>O1</td><td>in</td><td>CELL.IMUX_IO_O1[0]</td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><td>O2</td><td>in</td><td>CELL.IMUX_CLB_G3_W</td><td>CELL.IMUX_CLB_F3_W</td></tr>

<tr><td>T</td><td>in</td><td id="spartanxl-IO_W1-IO[0]-inpinv-T">CELL.IMUX_IO_T[0] invert by <a href="#spartanxl-IO_W1-bit-MAIN[25][9]">!MAIN[25][9]</a></td><td id="spartanxl-IO_W1-IO[1]-inpinv-T">CELL.IMUX_IO_T[1] invert by <a href="#spartanxl-IO_W1-bit-MAIN[24][0]">!MAIN[24][0]</a></td></tr>

<tr><td>I1</td><td>out</td><td>CELL.OUT_IO_WE_I1[0]</td><td>CELL.OUT_IO_WE_I1[1]</td></tr>

<tr><td>I2</td><td>out</td><td>CELL.OUT_IO_WE_I2[0]</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>SLEW</td><td><a href="#spartanxl-IO_W1-IO[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#spartanxl-IO_W1-IO[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>PULL</td><td><a href="#spartanxl-IO_W1-IO[0]-PULL">[enum: IO_PULL]</a></td><td><a href="#spartanxl-IO_W1-IO[1]-PULL">[enum: IO_PULL]</a></td></tr>

<tr><td>IFF_SRVAL bit 0</td><td id="spartanxl-IO_W1-IO[0]-IFF_SRVAL[0]"><a href="#spartanxl-IO_W1-bit-MAIN[22][6]">!MAIN[22][6]</a></td><td id="spartanxl-IO_W1-IO[1]-IFF_SRVAL[0]"><a href="#spartanxl-IO_W1-bit-MAIN[16][3]">!MAIN[16][3]</a></td></tr>

<tr><td>OFF_SRVAL bit 0</td><td id="spartanxl-IO_W1-IO[0]-OFF_SRVAL[0]"><a href="#spartanxl-IO_W1-bit-MAIN[24][7]">!MAIN[24][7]</a></td><td id="spartanxl-IO_W1-IO[1]-OFF_SRVAL[0]"><a href="#spartanxl-IO_W1-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

<tr><td>READBACK_I1 bit 0</td><td id="spartanxl-IO_W1-IO[0]-READBACK_I1[0]"><a href="#spartanxl-IO_W1-bit-MAIN[25][8]">!MAIN[25][8]</a></td><td id="spartanxl-IO_W1-IO[1]-READBACK_I1[0]"><a href="#spartanxl-IO_W1-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr><td>READBACK_I2 bit 0</td><td id="spartanxl-IO_W1-IO[0]-READBACK_I2[0]"><a href="#spartanxl-IO_W1-bit-MAIN[23][8]">!MAIN[23][8]</a></td><td id="spartanxl-IO_W1-IO[1]-READBACK_I2[0]"><a href="#spartanxl-IO_W1-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr><td>READBACK_OQ bit 0</td><td id="spartanxl-IO_W1-IO[0]-READBACK_OQ[0]"><a href="#spartanxl-IO_W1-bit-MAIN[22][8]">!MAIN[22][8]</a></td><td id="spartanxl-IO_W1-IO[1]-READBACK_OQ[0]"><a href="#spartanxl-IO_W1-bit-MAIN[23][2]">!MAIN[23][2]</a></td></tr>

<tr><td>MUX_I1</td><td><a href="#spartanxl-IO_W1-IO[0]-MUX_I1">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_W1-IO[1]-MUX_I1">[enum: IO_MUX_I]</a></td></tr>

<tr><td>MUX_I2</td><td><a href="#spartanxl-IO_W1-IO[0]-MUX_I2">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_W1-IO[1]-MUX_I2">[enum: IO_MUX_I]</a></td></tr>

<tr><td>IFF_D</td><td><a href="#spartanxl-IO_W1-IO[0]-IFF_D">[enum: IO_IFF_D]</a></td><td><a href="#spartanxl-IO_W1-IO[1]-IFF_D">[enum: IO_IFF_D]</a></td></tr>

<tr><td>OFF_D_INV</td><td id="spartanxl-IO_W1-IO[0]-OFF_D_INV"><a href="#spartanxl-IO_W1-bit-MAIN[22][7]">!MAIN[22][7]</a></td><td id="spartanxl-IO_W1-IO[1]-OFF_D_INV"><a href="#spartanxl-IO_W1-bit-MAIN[24][2]">!MAIN[24][2]</a></td></tr>

<tr><td>MUX_OFF_D</td><td><a href="#spartanxl-IO_W1-IO[0]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td><td><a href="#spartanxl-IO_W1-IO[1]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#spartanxl-IO_W1-IO[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#spartanxl-IO_W1-IO[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>OFF_USED</td><td id="spartanxl-IO_W1-IO[0]-OFF_USED"><a href="#spartanxl-IO_W1-bit-MAIN[21][7]">MAIN[21][7]</a></td><td id="spartanxl-IO_W1-IO[1]-OFF_USED"><a href="#spartanxl-IO_W1-bit-MAIN[22][2]">MAIN[22][2]</a></td></tr>

<tr><td>IFF_CE_ENABLE</td><td id="spartanxl-IO_W1-IO[0]-IFF_CE_ENABLE"><a href="#spartanxl-IO_W1-bit-MAIN[7][8]">!MAIN[7][8]</a></td><td id="spartanxl-IO_W1-IO[1]-IFF_CE_ENABLE"><a href="#spartanxl-IO_W1-bit-MAIN[7][7]">!MAIN[7][7]</a></td></tr>

<tr><td>OFF_CE_ENABLE</td><td id="spartanxl-IO_W1-IO[0]-OFF_CE_ENABLE"><a href="#spartanxl-IO_W1-bit-MAIN[7][9]">!MAIN[7][9]</a></td><td id="spartanxl-IO_W1-IO[1]-OFF_CE_ENABLE"><a href="#spartanxl-IO_W1-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr><td>SYNC_D</td><td><a href="#spartanxl-IO_W1-IO[0]-SYNC_D">[enum: IO_SYNC_D]</a></td><td><a href="#spartanxl-IO_W1-IO[1]-SYNC_D">[enum: IO_SYNC_D]</a></td></tr>

<tr><td>IFF_CE_ENABLE_NO_IQ</td><td id="spartanxl-IO_W1-IO[0]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_W1-bit-MAIN[20][6]">!MAIN[20][6]</a></td><td id="spartanxl-IO_W1-IO[1]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_W1-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr><td>MUX_T</td><td><a href="#spartanxl-IO_W1-IO[0]-MUX_T">[enum: IO_MUX_T]</a></td><td><a href="#spartanxl-IO_W1-IO[1]-MUX_T">[enum: IO_MUX_T]</a></td></tr>

<tr><td>DRIVE</td><td><a href="#spartanxl-IO_W1-IO[0]-DRIVE">[enum: IO_DRIVE]</a></td><td><a href="#spartanxl-IO_W1-IO[1]-DRIVE">[enum: IO_DRIVE]</a></td></tr>

<tr><td>_5V_TOLERANT</td><td id="spartanxl-IO_W1-IO[0]-_5V_TOLERANT"><a href="#spartanxl-IO_W1-bit-MAIN[19][5]">MAIN[19][5]</a></td><td id="spartanxl-IO_W1-IO[1]-_5V_TOLERANT"><a href="#spartanxl-IO_W1-bit-MAIN[20][4]">MAIN[20][4]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 enum IO_SLEW</caption>
<thead>
<tr id="spartanxl-IO_W1-IO[0]-SLEW"><th>IO[0].SLEW</th><td id="spartanxl-IO_W1-IO[0]-SLEW[0]"><a href="#spartanxl-IO_W1-bit-MAIN[23][9]">MAIN[23][9]</a></td></tr>

<tr id="spartanxl-IO_W1-IO[1]-SLEW"><th>IO[1].SLEW</th><td id="spartanxl-IO_W1-IO[1]-SLEW[0]"><a href="#spartanxl-IO_W1-bit-MAIN[25][0]">MAIN[25][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FAST</td><td>0</td></tr>

<tr><td>SLOW</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 enum IO_PULL</caption>
<thead>
<tr id="spartanxl-IO_W1-IO[0]-PULL"><th>IO[0].PULL</th><td id="spartanxl-IO_W1-IO[0]-PULL[1]"><a href="#spartanxl-IO_W1-bit-MAIN[17][6]">MAIN[17][6]</a></td><td id="spartanxl-IO_W1-IO[0]-PULL[0]"><a href="#spartanxl-IO_W1-bit-MAIN[23][7]">MAIN[23][7]</a></td></tr>

<tr id="spartanxl-IO_W1-IO[1]-PULL"><th>IO[1].PULL</th><td id="spartanxl-IO_W1-IO[1]-PULL[1]"><a href="#spartanxl-IO_W1-bit-MAIN[25][1]">MAIN[25][1]</a></td><td id="spartanxl-IO_W1-IO[1]-PULL[0]"><a href="#spartanxl-IO_W1-bit-MAIN[23][1]">MAIN[23][1]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 enum IO_MUX_I</caption>
<thead>
<tr id="spartanxl-IO_W1-IO[0]-MUX_I1"><th>IO[0].MUX_I1</th><td id="spartanxl-IO_W1-IO[0]-MUX_I1[1]"><a href="#spartanxl-IO_W1-bit-MAIN[23][5]">MAIN[23][5]</a></td><td id="spartanxl-IO_W1-IO[0]-MUX_I1[0]"><a href="#spartanxl-IO_W1-bit-MAIN[22][5]">MAIN[22][5]</a></td></tr>

<tr id="spartanxl-IO_W1-IO[1]-MUX_I1"><th>IO[1].MUX_I1</th><td id="spartanxl-IO_W1-IO[1]-MUX_I1[1]"><a href="#spartanxl-IO_W1-bit-MAIN[25][4]">MAIN[25][4]</a></td><td id="spartanxl-IO_W1-IO[1]-MUX_I1[0]"><a href="#spartanxl-IO_W1-bit-MAIN[22][4]">MAIN[22][4]</a></td></tr>

<tr id="spartanxl-IO_W1-IO[0]-MUX_I2"><th>IO[0].MUX_I2</th><td id="spartanxl-IO_W1-IO[0]-MUX_I2[1]"><a href="#spartanxl-IO_W1-bit-MAIN[25][5]">MAIN[25][5]</a></td><td id="spartanxl-IO_W1-IO[0]-MUX_I2[0]"><a href="#spartanxl-IO_W1-bit-MAIN[24][6]">MAIN[24][6]</a></td></tr>

<tr id="spartanxl-IO_W1-IO[1]-MUX_I2"><th>IO[1].MUX_I2</th><td id="spartanxl-IO_W1-IO[1]-MUX_I2[1]"><a href="#spartanxl-IO_W1-bit-MAIN[24][4]">MAIN[24][4]</a></td><td id="spartanxl-IO_W1-IO[1]-MUX_I2[0]"><a href="#spartanxl-IO_W1-bit-MAIN[24][3]">MAIN[24][3]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>0</td><td>1</td></tr>

<tr><td>IQ</td><td>1</td><td>1</td></tr>

<tr><td>IQL</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 enum IO_IFF_D</caption>
<thead>
<tr id="spartanxl-IO_W1-IO[0]-IFF_D"><th>IO[0].IFF_D</th><td id="spartanxl-IO_W1-IO[0]-IFF_D[1]"><a href="#spartanxl-IO_W1-bit-MAIN[24][5]">MAIN[24][5]</a></td><td id="spartanxl-IO_W1-IO[0]-IFF_D[0]"><a href="#spartanxl-IO_W1-bit-MAIN[25][6]">MAIN[25][6]</a></td></tr>

<tr id="spartanxl-IO_W1-IO[1]-IFF_D"><th>IO[1].IFF_D</th><td id="spartanxl-IO_W1-IO[1]-IFF_D[1]"><a href="#spartanxl-IO_W1-bit-MAIN[23][4]">MAIN[23][4]</a></td><td id="spartanxl-IO_W1-IO[1]-IFF_D[0]"><a href="#spartanxl-IO_W1-bit-MAIN[25][3]">MAIN[25][3]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td><td>0</td></tr>

<tr><td>MEDDELAY</td><td>0</td><td>1</td></tr>

<tr><td>SYNC</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 enum IO_MUX_OFF_D</caption>
<thead>
<tr id="spartanxl-IO_W1-IO[0]-MUX_OFF_D"><th>IO[0].MUX_OFF_D</th><td id="spartanxl-IO_W1-IO[0]-MUX_OFF_D[0]"><a href="#spartanxl-IO_W1-bit-MAIN[25][7]">MAIN[25][7]</a></td></tr>

<tr id="spartanxl-IO_W1-IO[1]-MUX_OFF_D"><th>IO[1].MUX_OFF_D</th><td id="spartanxl-IO_W1-IO[1]-MUX_OFF_D[0]"><a href="#spartanxl-IO_W1-bit-MAIN[25][2]">MAIN[25][2]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>1</td></tr>

<tr><td>O2</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 enum IO_MUX_O</caption>
<thead>
<tr id="spartanxl-IO_W1-IO[0]-MUX_O"><th>IO[0].MUX_O</th><td id="spartanxl-IO_W1-IO[0]-MUX_O[3]"><a href="#spartanxl-IO_W1-bit-MAIN[24][8]">MAIN[24][8]</a></td><td id="spartanxl-IO_W1-IO[0]-MUX_O[2]"><a href="#spartanxl-IO_W1-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="spartanxl-IO_W1-IO[0]-MUX_O[1]"><a href="#spartanxl-IO_W1-bit-MAIN[22][9]">MAIN[22][9]</a></td><td id="spartanxl-IO_W1-IO[0]-MUX_O[0]"><a href="#spartanxl-IO_W1-bit-MAIN[21][9]">MAIN[21][9]</a></td></tr>

<tr id="spartanxl-IO_W1-IO[1]-MUX_O"><th>IO[1].MUX_O</th><td id="spartanxl-IO_W1-IO[1]-MUX_O[3]"><a href="#spartanxl-IO_W1-bit-MAIN[22][1]">MAIN[22][1]</a></td><td id="spartanxl-IO_W1-IO[1]-MUX_O[2]"><a href="#spartanxl-IO_W1-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="spartanxl-IO_W1-IO[1]-MUX_O[1]"><a href="#spartanxl-IO_W1-bit-MAIN[22][0]">MAIN[22][0]</a></td><td id="spartanxl-IO_W1-IO[1]-MUX_O[0]"><a href="#spartanxl-IO_W1-bit-MAIN[21][0]">MAIN[21][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>O1_INV</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O2</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>O2_INV</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>MUX</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 enum IO_SYNC_D</caption>
<thead>
<tr id="spartanxl-IO_W1-IO[0]-SYNC_D"><th>IO[0].SYNC_D</th><td id="spartanxl-IO_W1-IO[0]-SYNC_D[0]"><a href="#spartanxl-IO_W1-bit-MAIN[21][6]">MAIN[21][6]</a></td></tr>

<tr id="spartanxl-IO_W1-IO[1]-SYNC_D"><th>IO[1].SYNC_D</th><td id="spartanxl-IO_W1-IO[1]-SYNC_D[0]"><a href="#spartanxl-IO_W1-bit-MAIN[21][2]">MAIN[21][2]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 enum IO_MUX_T</caption>
<thead>
<tr id="spartanxl-IO_W1-IO[0]-MUX_T"><th>IO[0].MUX_T</th><td id="spartanxl-IO_W1-IO[0]-MUX_T[0]"><a href="#spartanxl-IO_W1-bit-MAIN[21][5]">MAIN[21][5]</a></td></tr>

<tr id="spartanxl-IO_W1-IO[1]-MUX_T"><th>IO[1].MUX_T</th><td id="spartanxl-IO_W1-IO[1]-MUX_T[0]"><a href="#spartanxl-IO_W1-bit-MAIN[19][4]">MAIN[19][4]</a></td></tr>

</thead>

<tbody>
<tr><td>T</td><td>1</td></tr>

<tr><td>TQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 enum IO_DRIVE</caption>
<thead>
<tr id="spartanxl-IO_W1-IO[0]-DRIVE"><th>IO[0].DRIVE</th><td id="spartanxl-IO_W1-IO[0]-DRIVE[0]"><a href="#spartanxl-IO_W1-bit-MAIN[19][6]">MAIN[19][6]</a></td></tr>

<tr id="spartanxl-IO_W1-IO[1]-DRIVE"><th>IO[1].DRIVE</th><td id="spartanxl-IO_W1-IO[1]-DRIVE[0]"><a href="#spartanxl-IO_W1-bit-MAIN[20][3]">MAIN[20][3]</a></td></tr>

</thead>

<tbody>
<tr><td>_12</td><td>1</td></tr>

<tr><td>_24</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-2"><a class="header" href="#bels-pullup-2">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[2]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartanxl-IO_W1-PULLUP_TBUF[0]-ENABLE"><a href="#spartanxl-IO_W1-bit-MAIN_S[0][7]">!MAIN_S[0][7]</a></td><td id="spartanxl-IO_W1-PULLUP_TBUF[1]-ENABLE"><a href="#spartanxl-IO_W1-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[2]</td><td>TBUF[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[3]</td><td>TBUF[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_F3_W</td><td>IO[1].O2</td></tr>

<tr><td>CELL.IMUX_CLB_G3_W</td><td>IO[0].O2</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.IMUX_IO_O1[0]</td><td>IO[0].O1</td></tr>

<tr><td>CELL.IMUX_IO_O1[1]</td><td>IO[1].O1</td></tr>

<tr><td>CELL.IMUX_IO_OK[0]</td><td>IO[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_OK[1]</td><td>IO[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_IK[0]</td><td>IO[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_IK[1]</td><td>IO[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_T[0]</td><td>IO[0].T</td></tr>

<tr><td>CELL.IMUX_IO_T[1]</td><td>IO[1].T</td></tr>

<tr><td>CELL.OUT_IO_WE_I1[0]</td><td>IO[0].I1</td></tr>

<tr><td>CELL.OUT_IO_WE_I1[1]</td><td>IO[1].I1</td></tr>

<tr><td>CELL.OUT_IO_WE_I2[0]</td><td>IO[0].I2</td></tr>

<tr><td>CELL.OUT_IO_WE_I2[1]</td><td>IO[1].I2</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="26">Frame</th></tr>

<tr>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td id="spartanxl-IO_W1-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#spartanxl-IO_W1-IO[0]-inpinv-T">IO[0]: !invert T</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#spartanxl-IO_W1-IO[0]-inpinv-OK">IO[0]: !invert OK</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[23][9]" title="MAIN[23][9]">
<a href="#spartanxl-IO_W1-IO[0]-SLEW[0]">IO[0]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[22][9]" title="MAIN[22][9]">
<a href="#spartanxl-IO_W1-IO[0]-MUX_O[1]">IO[0]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#spartanxl-IO_W1-IO[0]-MUX_O[0]">IO[0]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_O1[0]-3">INT: mux CELL.IMUX_IO_O1[0] bit 3</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_O1[0]-2">INT: mux CELL.IMUX_IO_O1[0] bit 2</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_O1[0]-0">INT: mux CELL.IMUX_IO_O1[0] bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[1]-0">INT: mux CELL.LONG_IO_V[1] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_W0[1]">INT: !bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_W0[1]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W0[1]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W0[1]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_W1[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_W1[1]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W1[1]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W1[1]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_IO_W0[1]-CELL.DOUBLE_IO_W2[1]">INT: !bipass CELL.DOUBLE_IO_W0[1] = CELL.DOUBLE_IO_W2[1]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W2[1]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W2[1]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_W2[1]">INT: !bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_W2[1]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#spartanxl-IO_W1-IO[0]-OFF_CE_ENABLE">IO[0]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_W0[3]">INT: !bipass CELL.SINGLE_H[7] = CELL.DOUBLE_IO_W0[3]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W0[3]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W0[3]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_W1[3]">INT: !bipass CELL.SINGLE_H[6] = CELL.DOUBLE_IO_W1[3]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W1[3]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W1[3]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_IO_W0[3]-CELL.DOUBLE_IO_W2[3]">INT: !bipass CELL.DOUBLE_IO_W0[3] = CELL.DOUBLE_IO_W2[3]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W2[3]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W2[3]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_W2[3]">INT: !bipass CELL.SINGLE_H[7] = CELL.DOUBLE_IO_W2[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td id="spartanxl-IO_W1-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#spartanxl-IO_W1-IO[0]-READBACK_I1[0]">IO[0]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#spartanxl-IO_W1-IO[0]-MUX_O[3]">IO[0]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#spartanxl-IO_W1-IO[0]-READBACK_I2[0]">IO[0]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#spartanxl-IO_W1-IO[0]-READBACK_OQ[0]">IO[0]: ! READBACK_OQ bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#spartanxl-IO_W1-IO[0]-MUX_O[2]">IO[0]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_O1[0]-1">INT: mux CELL.IMUX_IO_O1[0] bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_O1[0]-4">INT: mux CELL.IMUX_IO_O1[0] bit 4</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.DBUF_IO_V[1]-1">INT: mux CELL.DBUF_IO_V[1] bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.DBUF_IO_V[1]-2">INT: mux CELL.DBUF_IO_V[1] bit 2</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_O1[0]-5">INT: mux CELL.IMUX_IO_O1[0] bit 5</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.DBUF_IO_V[1]-0">INT: mux CELL.DBUF_IO_V[1] bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.DBUF_IO_V[1]-3">INT: mux CELL.DBUF_IO_V[1] bit 3</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[1]-3">INT: mux CELL.LONG_IO_V[1] bit 3</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[1]-1">INT: mux CELL.LONG_IO_V[1] bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[1]-2">INT: mux CELL.LONG_IO_V[1] bit 2</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[3]-0">INT: mux CELL.LONG_IO_V[3] bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_IO_V[3]">INT: !pass CELL.SINGLE_H[6] ← CELL.LONG_IO_V[3]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#spartanxl-IO_W1-IO[0]-IFF_CE_ENABLE">IO[0]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[3]-1">INT: mux CELL.LONG_IO_V[3] bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[2]-3">INT: mux CELL.LONG_IO_V[2] bit 3</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[2]-0">INT: mux CELL.LONG_IO_V[2] bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[2]-1">INT: mux CELL.LONG_IO_V[2] bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[2]-2">INT: mux CELL.LONG_IO_V[2] bit 2</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.SINGLE_H[6] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.SINGLE_H[7] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
</tr>

<tr><td>B7</td>
<td id="spartanxl-IO_W1-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#spartanxl-IO_W1-IO[0]-MUX_OFF_D[0]">IO[0]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#spartanxl-IO_W1-IO[0]-OFF_SRVAL[0]">IO[0]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#spartanxl-IO_W1-IO[0]-PULL[0]">IO[0]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#spartanxl-IO_W1-IO[0]-OFF_D_INV">IO[0]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#spartanxl-IO_W1-IO[0]-OFF_USED">IO[0]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[0]-6">INT: mux CELL.IMUX_IO_IK[0] bit 6</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[0]-0">INT: mux CELL.IMUX_IO_IK[0] bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[0]-3">INT: mux CELL.IMUX_IO_IK[0] bit 3</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[0]-2">INT: mux CELL.IMUX_IO_IK[0] bit 2</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[0]-4">INT: mux CELL.IMUX_IO_IK[0] bit 4</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[0]-1">INT: mux CELL.IMUX_IO_IK[0] bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[0]-5">INT: mux CELL.IMUX_IO_IK[0] bit 5</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[0]-7">INT: mux CELL.IMUX_IO_IK[0] bit 7</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_IO_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_IO_V[1]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#spartanxl-IO_W1-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_H[5]-2">INT: mux CELL.LONG_H[5] bit 2</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.DOUBLE_IO_W2[1]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_W2[1] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.DOUBLE_IO_W2[3]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_W2[3] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#spartanxl-IO_W1-IO[1]-IFF_CE_ENABLE">IO[1]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_H[5]-1">INT: mux CELL.LONG_H[5] bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.DOUBLE_H1[0] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_H[4]-1">INT: mux CELL.LONG_H[4] bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.DOUBLE_H0[0] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="spartanxl-IO_W1-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#spartanxl-IO_W1-IO[0]-IFF_D[0]">IO[0]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#spartanxl-IO_W1-IO[0]-MUX_I2[0]">IO[0]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#spartanxl-IO_W1-IO[0]-inpinv-IK">IO[0]: !invert IK</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#spartanxl-IO_W1-IO[0]-IFF_SRVAL[0]">IO[0]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#spartanxl-IO_W1-IO[0]-SYNC_D[0]">IO[0]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#spartanxl-IO_W1-IO[0]-IFF_CE_ENABLE_NO_IQ">IO[0]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#spartanxl-IO_W1-IO[0]-DRIVE[0]">IO[0]:  DRIVE bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[0]-5">INT: mux CELL.IMUX_IO_OK[0] bit 5</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#spartanxl-IO_W1-IO[0]-PULL[1]">IO[0]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[0]-0">INT: mux CELL.IMUX_IO_OK[0] bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[0]-3">INT: mux CELL.IMUX_IO_OK[0] bit 3</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[0]-2">INT: mux CELL.IMUX_IO_OK[0] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[0]-4">INT: mux CELL.IMUX_IO_OK[0] bit 4</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[0]-1">INT: mux CELL.IMUX_IO_OK[0] bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.DOUBLE_IO_W0[1]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_W0[1] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[0]-7">INT: mux CELL.IMUX_IO_OK[0] bit 7</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.DOUBLE_IO_W2[2]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_W2[2] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#spartanxl-IO_W1-IO[1]-OFF_CE_ENABLE">IO[1]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.DOUBLE_IO_W2[0]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_W2[0] ← CELL.DBUF_IO_V[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_H[5]-0">INT: mux CELL.LONG_H[5] bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.DOUBLE_IO_W0[3]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_W0[3] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.DOUBLE_H0[1] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_H[4]-2">INT: mux CELL.LONG_H[4] bit 2</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_H[4]-0">INT: mux CELL.LONG_H[4] bit 0</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartanxl-IO_W1-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#spartanxl-IO_W1-IO[0]-MUX_I2[1]">IO[0]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#spartanxl-IO_W1-IO[0]-IFF_D[1]">IO[0]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#spartanxl-IO_W1-IO[0]-MUX_I1[1]">IO[0]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#spartanxl-IO_W1-IO[0]-MUX_I1[0]">IO[0]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#spartanxl-IO_W1-IO[0]-MUX_T[0]">IO[0]:  MUX_T bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#spartanxl-IO_W1-IO[0]-_5V_TOLERANT">IO[0]:  _5V_TOLERANT</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[0]-6">INT: mux CELL.IMUX_IO_OK[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_W0[2]">INT: !bipass CELL.SINGLE_H[5] = CELL.DOUBLE_IO_W0[2]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W0[2]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W0[2]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.DOUBLE_IO_W0[0]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_W0[0] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_W0[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_W0[0]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W0[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W0[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_W1[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_W1[0]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W1[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W1[0]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[0]-1">INT: mux CELL.LONG_IO_V[0] bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_IO_W0[0]-CELL.DOUBLE_IO_W2[0]">INT: !bipass CELL.DOUBLE_IO_W0[0] = CELL.DOUBLE_IO_W2[0]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W2[0]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_IO_V[0]-0">INT: mux CELL.LONG_IO_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_W2[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_W2[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartanxl-IO_W1-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#spartanxl-IO_W1-IO[1]-MUX_I1[1]">IO[1]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#spartanxl-IO_W1-IO[1]-MUX_I2[1]">IO[1]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#spartanxl-IO_W1-IO[1]-IFF_D[1]">IO[1]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#spartanxl-IO_W1-IO[1]-MUX_I1[0]">IO[1]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#spartanxl-IO_W1-IO[1]-IFF_CE_ENABLE_NO_IQ">IO[1]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#spartanxl-IO_W1-IO[1]-_5V_TOLERANT">IO[1]:  _5V_TOLERANT</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#spartanxl-IO_W1-IO[1]-MUX_T[0]">IO[1]:  MUX_T bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.DOUBLE_IO_W0[2]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_W0[2] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_W1[2]">INT: !bipass CELL.SINGLE_H[4] = CELL.DOUBLE_IO_W1[2]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_IO_W0[2]-CELL.DOUBLE_IO_W2[2]">INT: !bipass CELL.DOUBLE_IO_W0[2] = CELL.DOUBLE_IO_W2[2]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W2[2]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W2[2]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_W2[2]">INT: !bipass CELL.SINGLE_H[5] = CELL.DOUBLE_IO_W2[2]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[0]-5">INT: mux CELL.IMUX_IO_T[0] bit 5</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_IO_V[2]">INT: !pass CELL.SINGLE_H[5] ← CELL.LONG_IO_V[2]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_H[5] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_IO_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_IO_V[0]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.DOUBLE_H1[1] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartanxl-IO_W1-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartanxl-IO_W1-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#spartanxl-IO_W1-IO[1]-IFF_D[0]">IO[1]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#spartanxl-IO_W1-IO[1]-MUX_I2[0]">IO[1]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#spartanxl-IO_W1-IO[1]-inpinv-IK">IO[1]: !invert IK</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#spartanxl-IO_W1-IO[1]-READBACK_I2[0]">IO[1]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#spartanxl-IO_W1-IO[1]-READBACK_I1[0]">IO[1]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#spartanxl-IO_W1-IO[1]-DRIVE[0]">IO[1]:  DRIVE bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[1]-5">INT: mux CELL.IMUX_IO_IK[1] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#spartanxl-IO_W1-IO[1]-IFF_SRVAL[0]">IO[1]: ! IFF_SRVAL bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[1]-7">INT: mux CELL.IMUX_IO_IK[1] bit 7</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#spartanxl-IO_W1-TBUF[1]-DRIVE1">TBUF[1]: ! DRIVE1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[1]-2">INT: mux CELL.IMUX_IO_T[1] bit 2</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#spartanxl-IO_W1-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W1[2]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W1[2]</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[1]-3">INT: mux CELL.IMUX_IO_T[1] bit 3</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[1]-4">INT: mux CELL.IMUX_IO_T[1] bit 4</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[0]-2">INT: mux CELL.IMUX_IO_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[0]-0">INT: mux CELL.IMUX_IO_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.DBUF_IO_V[0]-1">INT: mux CELL.DBUF_IO_V[0] bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.DBUF_IO_V[0]-0">INT: mux CELL.DBUF_IO_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[0]-4">INT: mux CELL.IMUX_IO_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[0]-7">INT: mux CELL.IMUX_IO_T[0] bit 7</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartanxl-IO_W1-TBUF[0]-DRIVE1">TBUF[0]: ! DRIVE1</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartanxl-IO_W1-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#spartanxl-IO_W1-IO[1]-MUX_OFF_D[0]">IO[1]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#spartanxl-IO_W1-IO[1]-OFF_D_INV">IO[1]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#spartanxl-IO_W1-IO[1]-READBACK_OQ[0]">IO[1]: ! READBACK_OQ bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#spartanxl-IO_W1-IO[1]-OFF_USED">IO[1]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#spartanxl-IO_W1-IO[1]-SYNC_D[0]">IO[1]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[1]-0">INT: mux CELL.IMUX_IO_OK[1] bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[1]-3">INT: mux CELL.IMUX_IO_OK[1] bit 3</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[1]-6">INT: mux CELL.IMUX_IO_OK[1] bit 6</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[1]-5">INT: mux CELL.IMUX_IO_OK[1] bit 5</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[1]-1">INT: mux CELL.IMUX_IO_OK[1] bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[1]-0">INT: mux CELL.IMUX_IO_IK[1] bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[1]-4">INT: mux CELL.IMUX_IO_IK[1] bit 4</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[1]-4">INT: mux CELL.IMUX_IO_OK[1] bit 4</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[1]-2">INT: mux CELL.IMUX_IO_OK[1] bit 2</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_OK[1]-7">INT: mux CELL.IMUX_IO_OK[1] bit 7</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[1]-0">INT: mux CELL.IMUX_IO_T[1] bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[1]-1">INT: mux CELL.IMUX_IO_T[1] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[1]-5">INT: mux CELL.IMUX_IO_T[1] bit 5</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[0]-3">INT: mux CELL.IMUX_IO_T[0] bit 3</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[0]-1">INT: mux CELL.IMUX_IO_T[0] bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[0]-6">INT: mux CELL.IMUX_IO_T[0] bit 6</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.DBUF_IO_V[0]-2">INT: mux CELL.DBUF_IO_V[0] bit 2</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[1]-7">INT: mux CELL.IMUX_IO_T[1] bit 7</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.DBUF_IO_V[0]-3">INT: mux CELL.DBUF_IO_V[0] bit 3</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_T[1]-6">INT: mux CELL.IMUX_IO_T[1] bit 6</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartanxl-IO_W1-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#spartanxl-IO_W1-IO[1]-PULL[1]">IO[1]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#spartanxl-IO_W1-IO[1]-OFF_SRVAL[0]">IO[1]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#spartanxl-IO_W1-IO[1]-PULL[0]">IO[1]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#spartanxl-IO_W1-IO[1]-MUX_O[3]">IO[1]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#spartanxl-IO_W1-IO[1]-MUX_O[2]">IO[1]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[1]-1">INT: mux CELL.IMUX_IO_IK[1] bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[1]-3">INT: mux CELL.IMUX_IO_IK[1] bit 3</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[1]-6">INT: mux CELL.IMUX_IO_IK[1] bit 6</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_IK[1]-2">INT: mux CELL.IMUX_IO_IK[1] bit 2</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_O1[1]-3">INT: mux CELL.IMUX_IO_O1[1] bit 3</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_H[1]-2">INT: mux CELL.LONG_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_H[1]-0">INT: mux CELL.LONG_H[1] bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[1]-3">INT: mux CELL.IMUX_TBUF_I[1] bit 3</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[1]-0">INT: mux CELL.IMUX_TBUF_I[1] bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[1]-5">INT: mux CELL.IMUX_TBUF_I[1] bit 5</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_T[1]-2">INT: mux CELL.IMUX_TBUF_T[1] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_T[1]-3">INT: mux CELL.IMUX_TBUF_T[1] bit 3</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_T[1]-4">INT: mux CELL.IMUX_TBUF_T[1] bit 4</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_T[0]-4">INT: mux CELL.IMUX_TBUF_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[0]-2">INT: mux CELL.IMUX_TBUF_I[0] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[0]-4">INT: mux CELL.IMUX_TBUF_I[0] bit 4</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_H[0]-2">INT: mux CELL.LONG_H[0] bit 2</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_H[0]-1">INT: mux CELL.LONG_H[0] bit 1</a>
</td>
</tr>

<tr><td>B0</td>
<td id="spartanxl-IO_W1-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#spartanxl-IO_W1-IO[1]-SLEW[0]">IO[1]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#spartanxl-IO_W1-IO[1]-inpinv-T">IO[1]: !invert T</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#spartanxl-IO_W1-IO[1]-inpinv-OK">IO[1]: !invert OK</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#spartanxl-IO_W1-IO[1]-MUX_O[1]">IO[1]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#spartanxl-IO_W1-IO[1]-MUX_O[0]">IO[1]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_O1[1]-2">INT: mux CELL.IMUX_IO_O1[1] bit 2</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_O1[1]-1">INT: mux CELL.IMUX_IO_O1[1] bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_IO_O1[1]-0">INT: mux CELL.IMUX_IO_O1[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_H[1]-1">INT: mux CELL.LONG_H[1] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[1]-4">INT: mux CELL.IMUX_TBUF_I[1] bit 4</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[1]-1">INT: mux CELL.IMUX_TBUF_I[1] bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[1]-2">INT: mux CELL.IMUX_TBUF_I[1] bit 2</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_T[0]-3">INT: mux CELL.IMUX_TBUF_T[0] bit 3</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_T[0]-2">INT: mux CELL.IMUX_TBUF_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[0]-1">INT: mux CELL.IMUX_TBUF_I[0] bit 1</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[0]-0">INT: mux CELL.IMUX_TBUF_I[0] bit 0</a>
</td>
<td id="spartanxl-IO_W1-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.IMUX_TBUF_I[0]-3">INT: mux CELL.IMUX_TBUF_I[0] bit 3</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#spartanxl-IO_W1-INT-mux-CELL.LONG_H[0]-0">INT: mux CELL.LONG_H[0] bit 0</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1 rect MAIN_S</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="26">Frame</th></tr>

<tr>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_W1-bit-MAIN_S[0][7]" title="MAIN_S[0][7]">
<a href="#spartanxl-IO_W1-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_w1_s"><a class="header" href="#tile-io_w1_s">Tile IO_W1_S</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-3"><a class="header" href="#switchbox-int-3">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H_BUF[2]</td><td>CELL.LONG_H[2]</td></tr>

<tr><td>CELL.LONG_H_BUF[3]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_WE_I2_S1"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[1][4]">!MAIN[1][4]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_IO_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_IO_V[0]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[3][4]">!MAIN[3][4]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[4][4]">!MAIN[4][4]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_IO_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_IO_V[1]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[12][7]">!MAIN[12][7]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_WE_I1[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[4][7]">!MAIN[4][7]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_WE_I1_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[10][8]">!MAIN[10][8]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_WE_I2_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[0][4]">!MAIN[0][4]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_IO_V[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.LONG_IO_V[2]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[6][4]">!MAIN[6][4]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_H[5]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[5][4]">!MAIN[5][4]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_IO_V[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.LONG_IO_V[3]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[8][8]">!MAIN[8][8]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_IO_WE_I1[0]"><td>CELL.SINGLE_H[6]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[1][8]">!MAIN[1][8]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_IO_WE_I1_S1"><td>CELL.SINGLE_H[7]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[0][8]">!MAIN[0][8]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_IO_WE_I1_S1"><td>CELL.DOUBLE_H0[0]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[2][7]">!MAIN[2][7]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_WE_I2[0]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_IO_WE_I1[0]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[5][7]">!MAIN[5][7]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_WE_I2_S1"><td>CELL.DOUBLE_H1[1]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[2][4]">!MAIN[2][4]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_IO_W0[0]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_W0[0]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[10][5]">!MAIN[10][5]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_IO_W0[1]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_W0[1]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[10][6]">!MAIN[10][6]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_IO_W0[2]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_W0[2]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_IO_W0[3]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_W0[3]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[3][6]">!MAIN[3][6]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_IO_W2[0]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_W2[0]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[6][6]">!MAIN[6][6]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_IO_W2[1]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_W2[1]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[9][7]">!MAIN[9][7]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_IO_W2[2]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_W2[2]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[8][6]">!MAIN[8][6]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_IO_W2[3]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_W2[3]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[8][7]">!MAIN[8][7]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_W1[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.DOUBLE_IO_W1[0]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[6][5]">!MAIN[6][5]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_W0[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.DOUBLE_IO_W0[0]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_W2[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.DOUBLE_IO_W2[0]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[0][5]">!MAIN[0][5]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_W1[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.DOUBLE_IO_W1[1]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[13][9]">!MAIN[13][9]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_W0[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.DOUBLE_IO_W0[1]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[15][9]">!MAIN[15][9]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_W2[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.DOUBLE_IO_W2[1]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[9][9]">!MAIN[9][9]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_W1[2]"><td>CELL.SINGLE_H[4]</td><td>CELL.DOUBLE_IO_W1[2]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[11][4]">!MAIN[11][4]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_W0[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.DOUBLE_IO_W0[2]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_W2[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.DOUBLE_IO_W2[2]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[8][4]">!MAIN[8][4]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_W1[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.DOUBLE_IO_W1[3]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[4][9]">!MAIN[4][9]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_W0[3]"><td>CELL.SINGLE_H[7]</td><td>CELL.DOUBLE_IO_W0[3]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[6][9]">!MAIN[6][9]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_W2[3]"><td>CELL.SINGLE_H[7]</td><td>CELL.DOUBLE_IO_W2[3]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[0][9]">!MAIN[0][9]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W0[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_W0[0]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[8][5]">!MAIN[8][5]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W1[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_W1[0]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[5][5]">!MAIN[5][5]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_W2[0]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[2][5]">!MAIN[2][5]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W0[3]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_W0[3]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[5][9]">!MAIN[5][9]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W1[3]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_W1[3]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[3][9]">!MAIN[3][9]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W2[3]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_W2[3]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[1][9]">!MAIN[1][9]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W0[1]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_W0[1]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[14][9]">!MAIN[14][9]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W1[1]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_W1[1]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[12][9]">!MAIN[12][9]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W2[1]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_W2[1]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[10][9]">!MAIN[10][9]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W0[2]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_W0[2]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W1[2]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_W1[2]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[10][3]">!MAIN[10][3]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W2[2]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_W2[2]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_IO_W0[0]-CELL.DOUBLE_IO_W2[0]"><td>CELL.DOUBLE_IO_W0[0]</td><td>CELL.DOUBLE_IO_W2[0]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[3][5]">!MAIN[3][5]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_IO_W0[1]-CELL.DOUBLE_IO_W2[1]"><td>CELL.DOUBLE_IO_W0[1]</td><td>CELL.DOUBLE_IO_W2[1]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[11][9]">!MAIN[11][9]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_IO_W0[2]-CELL.DOUBLE_IO_W2[2]"><td>CELL.DOUBLE_IO_W0[2]</td><td>CELL.DOUBLE_IO_W2[2]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_IO_W0[3]-CELL.DOUBLE_IO_W2[3]"><td>CELL.DOUBLE_IO_W0[3]</td><td>CELL.DOUBLE_IO_W2[3]</td><td><a href="#spartanxl-IO_W1_S-bit-MAIN[2][9]">!MAIN[2][9]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes DBUF_IO_V[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.DBUF_IO_V[0]-3"><a href="#spartanxl-IO_W1_S-bit-MAIN[1][2]">MAIN[1][2]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.DBUF_IO_V[0]-2"><a href="#spartanxl-IO_W1_S-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.DBUF_IO_V[0]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[4][3]">MAIN[4][3]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.DBUF_IO_V[0]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[3][3]">MAIN[3][3]</a></td><td>CELL.DBUF_IO_V[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W0[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_W0[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes DBUF_IO_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.DBUF_IO_V[1]-3"><a href="#spartanxl-IO_W1_S-bit-MAIN[14][8]">MAIN[14][8]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.DBUF_IO_V[1]-2"><a href="#spartanxl-IO_W1_S-bit-MAIN[17][8]">MAIN[17][8]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.DBUF_IO_V[1]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[18][8]">MAIN[18][8]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.DBUF_IO_V[1]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[15][8]">MAIN[15][8]</a></td><td>CELL.DBUF_IO_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W2[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_W2[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W2[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes LONG_H[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[0]-2"><a href="#spartanxl-IO_W1_S-bit-MAIN[1][1]">MAIN[1][1]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[0]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[0]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[0][0]">MAIN[0][0]</a></td><td>CELL.LONG_H[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes LONG_H[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[1]-2"><a href="#spartanxl-IO_W1_S-bit-MAIN[15][1]">MAIN[15][1]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[1]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[15][0]">MAIN[15][0]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[1]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[14][1]">MAIN[14][1]</a></td><td>CELL.LONG_H[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes LONG_H[4]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[4]-2"><a href="#spartanxl-IO_W1_S-bit-MAIN[1][6]">MAIN[1][6]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[4]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[3][7]">MAIN[3][7]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[4]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[0][6]">MAIN[0][6]</a></td><td>CELL.LONG_H[4]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes LONG_H[5]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[5]-2"><a href="#spartanxl-IO_W1_S-bit-MAIN[10][7]">MAIN[10][7]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[5]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[6][7]">MAIN[6][7]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[5]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[4][6]">MAIN[4][6]</a></td><td>CELL.LONG_H[5]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes LONG_IO_V[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[0]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[4][5]">MAIN[4][5]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[0]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[1][5]">MAIN[1][5]</a></td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes LONG_IO_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[1]-3"><a href="#spartanxl-IO_W1_S-bit-MAIN[13][8]">MAIN[13][8]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[1]-2"><a href="#spartanxl-IO_W1_S-bit-MAIN[11][8]">MAIN[11][8]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[1]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[1]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[17][9]">MAIN[17][9]</a></td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes LONG_IO_V[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[2]-3"><a href="#spartanxl-IO_W1_S-bit-MAIN[5][8]">MAIN[5][8]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[2]-2"><a href="#spartanxl-IO_W1_S-bit-MAIN[2][8]">MAIN[2][8]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[2]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[3][8]">MAIN[3][8]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[2]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[4][8]">MAIN[4][8]</a></td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes LONG_IO_V[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[3]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[6][8]">MAIN[6][8]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[3]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[9][8]">MAIN[9][8]</a></td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[0]-4"><a href="#spartanxl-IO_W1_S-bit-MAIN[2][1]">MAIN[2][1]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[0]-3"><a href="#spartanxl-IO_W1_S-bit-MAIN[2][0]">MAIN[2][0]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[0]-2"><a href="#spartanxl-IO_W1_S-bit-MAIN[4][1]">MAIN[4][1]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[0]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[0]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[3][0]">MAIN[3][0]</a></td><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W1[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W1[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[1]-5"><a href="#spartanxl-IO_W1_S-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[1]-4"><a href="#spartanxl-IO_W1_S-bit-MAIN[13][0]">MAIN[13][0]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[1]-3"><a href="#spartanxl-IO_W1_S-bit-MAIN[13][1]">MAIN[13][1]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[1]-2"><a href="#spartanxl-IO_W1_S-bit-MAIN[11][0]">MAIN[11][0]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[1]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[1]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[12][1]">MAIN[12][1]</a></td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_T[0]-4"><a href="#spartanxl-IO_W1_S-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_T[0]-3"><a href="#spartanxl-IO_W1_S-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_T[0]-2"><a href="#spartanxl-IO_W1_S-bit-MAIN[5][0]">MAIN[5][0]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[8][0]">MAIN[8][0]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[6][1]">MAIN[6][1]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_T[1]-4"><a href="#spartanxl-IO_W1_S-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_T[1]-3"><a href="#spartanxl-IO_W1_S-bit-MAIN[8][1]">MAIN[8][1]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_T[1]-2"><a href="#spartanxl-IO_W1_S-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[9][0]">MAIN[9][0]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W1[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_W0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes IMUX_IO_O1[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_O1[0]-5"><a href="#spartanxl-IO_W1_S-bit-MAIN[16][8]">MAIN[16][8]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_O1[0]-4"><a href="#spartanxl-IO_W1_S-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_O1[0]-3"><a href="#spartanxl-IO_W1_S-bit-MAIN[20][9]">MAIN[20][9]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_O1[0]-2"><a href="#spartanxl-IO_W1_S-bit-MAIN[19][9]">MAIN[19][9]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_O1[0]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[20][8]">MAIN[20][8]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_O1[0]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[18][9]">MAIN[18][9]</a></td><td>CELL.IMUX_IO_O1[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes IMUX_IO_O1[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_O1[1]-3"><a href="#spartanxl-IO_W1_S-bit-MAIN[16][1]">MAIN[16][1]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_O1[1]-2"><a href="#spartanxl-IO_W1_S-bit-MAIN[20][0]">MAIN[20][0]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_O1[1]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[19][0]">MAIN[19][0]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_O1[1]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[18][0]">MAIN[18][0]</a></td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_S.DOUBLE_H0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.DOUBLE_H1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes IMUX_IO_OK[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[0]-7"><a href="#spartanxl-IO_W1_S-bit-MAIN[9][6]">MAIN[9][6]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[0]-6"><a href="#spartanxl-IO_W1_S-bit-MAIN[17][5]">MAIN[17][5]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[0]-5"><a href="#spartanxl-IO_W1_S-bit-MAIN[18][6]">MAIN[18][6]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[0]-4"><a href="#spartanxl-IO_W1_S-bit-MAIN[12][6]">MAIN[12][6]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[0]-3"><a href="#spartanxl-IO_W1_S-bit-MAIN[15][6]">MAIN[15][6]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[0]-2"><a href="#spartanxl-IO_W1_S-bit-MAIN[14][6]">MAIN[14][6]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[0]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[11][6]">MAIN[11][6]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[0]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[16][6]">MAIN[16][6]</a></td><td>CELL.IMUX_IO_OK[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes IMUX_IO_OK[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[1]-7"><a href="#spartanxl-IO_W1_S-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[1]-6"><a href="#spartanxl-IO_W1_S-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[1]-5"><a href="#spartanxl-IO_W1_S-bit-MAIN[17][2]">MAIN[17][2]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[1]-4"><a href="#spartanxl-IO_W1_S-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[1]-3"><a href="#spartanxl-IO_W1_S-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[1]-2"><a href="#spartanxl-IO_W1_S-bit-MAIN[12][2]">MAIN[12][2]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[1]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[1]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[20][2]">MAIN[20][2]</a></td><td>CELL.IMUX_IO_OK[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_S.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_S.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes IMUX_IO_IK[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[0]-7"><a href="#spartanxl-IO_W1_S-bit-MAIN[13][7]">MAIN[13][7]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[0]-6"><a href="#spartanxl-IO_W1_S-bit-MAIN[20][7]">MAIN[20][7]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[0]-5"><a href="#spartanxl-IO_W1_S-bit-MAIN[14][7]">MAIN[14][7]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[0]-4"><a href="#spartanxl-IO_W1_S-bit-MAIN[16][7]">MAIN[16][7]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[0]-3"><a href="#spartanxl-IO_W1_S-bit-MAIN[18][7]">MAIN[18][7]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[0]-2"><a href="#spartanxl-IO_W1_S-bit-MAIN[17][7]">MAIN[17][7]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[0]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[15][7]">MAIN[15][7]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[0]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[19][7]">MAIN[19][7]</a></td><td>CELL.IMUX_IO_IK[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes IMUX_IO_IK[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[1]-7"><a href="#spartanxl-IO_W1_S-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[1]-6"><a href="#spartanxl-IO_W1_S-bit-MAIN[18][1]">MAIN[18][1]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[1]-5"><a href="#spartanxl-IO_W1_S-bit-MAIN[18][3]">MAIN[18][3]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[1]-4"><a href="#spartanxl-IO_W1_S-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[1]-3"><a href="#spartanxl-IO_W1_S-bit-MAIN[19][1]">MAIN[19][1]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[1]-2"><a href="#spartanxl-IO_W1_S-bit-MAIN[17][1]">MAIN[17][1]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[1]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[20][1]">MAIN[20][1]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[1]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[15][2]">MAIN[15][2]</a></td><td>CELL.IMUX_IO_IK[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_S.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes IMUX_IO_T[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[0]-7"><a href="#spartanxl-IO_W1_S-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[0]-6"><a href="#spartanxl-IO_W1_S-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[0]-5"><a href="#spartanxl-IO_W1_S-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[0]-4"><a href="#spartanxl-IO_W1_S-bit-MAIN[2][3]">MAIN[2][3]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[0]-3"><a href="#spartanxl-IO_W1_S-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[0]-2"><a href="#spartanxl-IO_W1_S-bit-MAIN[6][3]">MAIN[6][3]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[0]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[5][2]">MAIN[5][2]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[0]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[5][3]">MAIN[5][3]</a></td><td>CELL.IMUX_IO_T[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S switchbox INT muxes IMUX_IO_T[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[1]-7"><a href="#spartanxl-IO_W1_S-bit-MAIN[2][2]">MAIN[2][2]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[1]-6"><a href="#spartanxl-IO_W1_S-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[1]-5"><a href="#spartanxl-IO_W1_S-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[1]-4"><a href="#spartanxl-IO_W1_S-bit-MAIN[8][3]">MAIN[8][3]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[1]-3"><a href="#spartanxl-IO_W1_S-bit-MAIN[9][3]">MAIN[9][3]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[1]-2"><a href="#spartanxl-IO_W1_S-bit-MAIN[11][3]">MAIN[11][3]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[1]-1"><a href="#spartanxl-IO_W1_S-bit-MAIN[9][2]">MAIN[9][2]</a></td><td id="spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[1]-0"><a href="#spartanxl-IO_W1_S-bit-MAIN[10][2]">MAIN[10][2]</a></td><td>CELL.IMUX_IO_T[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_W1[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-3"><a class="header" href="#bels-tbuf-3">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[2]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S bel TBUF attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>DRIVE1</td><td id="spartanxl-IO_W1_S-TBUF[0]-DRIVE1"><a href="#spartanxl-IO_W1_S-bit-MAIN[0][3]">!MAIN[0][3]</a></td><td id="spartanxl-IO_W1_S-TBUF[1]-DRIVE1"><a href="#spartanxl-IO_W1_S-bit-MAIN[12][3]">!MAIN[12][3]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-3"><a class="header" href="#bels-io-3">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>IK</td><td>in</td><td id="spartanxl-IO_W1_S-IO[0]-inpinv-IK">CELL.IMUX_IO_IK[0] invert by <a href="#spartanxl-IO_W1_S-bit-MAIN[23][6]">!MAIN[23][6]</a></td><td id="spartanxl-IO_W1_S-IO[1]-inpinv-IK">CELL.IMUX_IO_IK[1] invert by <a href="#spartanxl-IO_W1_S-bit-MAIN[23][3]">!MAIN[23][3]</a></td></tr>

<tr><td>OK</td><td>in</td><td id="spartanxl-IO_W1_S-IO[0]-inpinv-OK">CELL.IMUX_IO_OK[0] invert by <a href="#spartanxl-IO_W1_S-bit-MAIN[24][9]">!MAIN[24][9]</a></td><td id="spartanxl-IO_W1_S-IO[1]-inpinv-OK">CELL.IMUX_IO_OK[1] invert by <a href="#spartanxl-IO_W1_S-bit-MAIN[23][0]">!MAIN[23][0]</a></td></tr>

<tr><td>O1</td><td>in</td><td>CELL.IMUX_IO_O1[0]</td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><td>O2</td><td>in</td><td>CELL.IMUX_CLB_G3_W</td><td>CELL.IMUX_CLB_F3_W</td></tr>

<tr><td>T</td><td>in</td><td id="spartanxl-IO_W1_S-IO[0]-inpinv-T">CELL.IMUX_IO_T[0] invert by <a href="#spartanxl-IO_W1_S-bit-MAIN[25][9]">!MAIN[25][9]</a></td><td id="spartanxl-IO_W1_S-IO[1]-inpinv-T">CELL.IMUX_IO_T[1] invert by <a href="#spartanxl-IO_W1_S-bit-MAIN[24][0]">!MAIN[24][0]</a></td></tr>

<tr><td>I1</td><td>out</td><td>CELL.OUT_IO_WE_I1[0]</td><td>CELL.OUT_IO_WE_I1[1]</td></tr>

<tr><td>I2</td><td>out</td><td>CELL.OUT_IO_WE_I2[0]</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>CLKIN</td><td>out</td><td>-</td><td>CELL.OUT_IO_CLKIN</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>SLEW</td><td><a href="#spartanxl-IO_W1_S-IO[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#spartanxl-IO_W1_S-IO[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>PULL</td><td><a href="#spartanxl-IO_W1_S-IO[0]-PULL">[enum: IO_PULL]</a></td><td><a href="#spartanxl-IO_W1_S-IO[1]-PULL">[enum: IO_PULL]</a></td></tr>

<tr><td>IFF_SRVAL bit 0</td><td id="spartanxl-IO_W1_S-IO[0]-IFF_SRVAL[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[22][6]">!MAIN[22][6]</a></td><td id="spartanxl-IO_W1_S-IO[1]-IFF_SRVAL[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[16][3]">!MAIN[16][3]</a></td></tr>

<tr><td>OFF_SRVAL bit 0</td><td id="spartanxl-IO_W1_S-IO[0]-OFF_SRVAL[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[24][7]">!MAIN[24][7]</a></td><td id="spartanxl-IO_W1_S-IO[1]-OFF_SRVAL[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

<tr><td>READBACK_I1 bit 0</td><td id="spartanxl-IO_W1_S-IO[0]-READBACK_I1[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[25][8]">!MAIN[25][8]</a></td><td id="spartanxl-IO_W1_S-IO[1]-READBACK_I1[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr><td>READBACK_I2 bit 0</td><td id="spartanxl-IO_W1_S-IO[0]-READBACK_I2[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[23][8]">!MAIN[23][8]</a></td><td id="spartanxl-IO_W1_S-IO[1]-READBACK_I2[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[22][3]">!MAIN[22][3]</a></td></tr>

<tr><td>READBACK_OQ bit 0</td><td id="spartanxl-IO_W1_S-IO[0]-READBACK_OQ[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[22][8]">!MAIN[22][8]</a></td><td id="spartanxl-IO_W1_S-IO[1]-READBACK_OQ[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[23][2]">!MAIN[23][2]</a></td></tr>

<tr><td>MUX_I1</td><td><a href="#spartanxl-IO_W1_S-IO[0]-MUX_I1">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_W1_S-IO[1]-MUX_I1">[enum: IO_MUX_I]</a></td></tr>

<tr><td>MUX_I2</td><td><a href="#spartanxl-IO_W1_S-IO[0]-MUX_I2">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_W1_S-IO[1]-MUX_I2">[enum: IO_MUX_I]</a></td></tr>

<tr><td>IFF_D</td><td><a href="#spartanxl-IO_W1_S-IO[0]-IFF_D">[enum: IO_IFF_D]</a></td><td><a href="#spartanxl-IO_W1_S-IO[1]-IFF_D">[enum: IO_IFF_D]</a></td></tr>

<tr><td>OFF_D_INV</td><td id="spartanxl-IO_W1_S-IO[0]-OFF_D_INV"><a href="#spartanxl-IO_W1_S-bit-MAIN[22][7]">!MAIN[22][7]</a></td><td id="spartanxl-IO_W1_S-IO[1]-OFF_D_INV"><a href="#spartanxl-IO_W1_S-bit-MAIN[24][2]">!MAIN[24][2]</a></td></tr>

<tr><td>MUX_OFF_D</td><td><a href="#spartanxl-IO_W1_S-IO[0]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td><td><a href="#spartanxl-IO_W1_S-IO[1]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#spartanxl-IO_W1_S-IO[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#spartanxl-IO_W1_S-IO[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>OFF_USED</td><td id="spartanxl-IO_W1_S-IO[0]-OFF_USED"><a href="#spartanxl-IO_W1_S-bit-MAIN[21][7]">MAIN[21][7]</a></td><td id="spartanxl-IO_W1_S-IO[1]-OFF_USED"><a href="#spartanxl-IO_W1_S-bit-MAIN[22][2]">MAIN[22][2]</a></td></tr>

<tr><td>IFF_CE_ENABLE</td><td id="spartanxl-IO_W1_S-IO[0]-IFF_CE_ENABLE"><a href="#spartanxl-IO_W1_S-bit-MAIN[7][8]">!MAIN[7][8]</a></td><td id="spartanxl-IO_W1_S-IO[1]-IFF_CE_ENABLE"><a href="#spartanxl-IO_W1_S-bit-MAIN[7][7]">!MAIN[7][7]</a></td></tr>

<tr><td>OFF_CE_ENABLE</td><td id="spartanxl-IO_W1_S-IO[0]-OFF_CE_ENABLE"><a href="#spartanxl-IO_W1_S-bit-MAIN[7][9]">!MAIN[7][9]</a></td><td id="spartanxl-IO_W1_S-IO[1]-OFF_CE_ENABLE"><a href="#spartanxl-IO_W1_S-bit-MAIN[7][6]">!MAIN[7][6]</a></td></tr>

<tr><td>SYNC_D</td><td><a href="#spartanxl-IO_W1_S-IO[0]-SYNC_D">[enum: IO_SYNC_D]</a></td><td><a href="#spartanxl-IO_W1_S-IO[1]-SYNC_D">[enum: IO_SYNC_D]</a></td></tr>

<tr><td>IFF_CE_ENABLE_NO_IQ</td><td id="spartanxl-IO_W1_S-IO[0]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_W1_S-bit-MAIN[20][6]">!MAIN[20][6]</a></td><td id="spartanxl-IO_W1_S-IO[1]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_W1_S-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr><td>MUX_T</td><td><a href="#spartanxl-IO_W1_S-IO[0]-MUX_T">[enum: IO_MUX_T]</a></td><td><a href="#spartanxl-IO_W1_S-IO[1]-MUX_T">[enum: IO_MUX_T]</a></td></tr>

<tr><td>DRIVE</td><td><a href="#spartanxl-IO_W1_S-IO[0]-DRIVE">[enum: IO_DRIVE]</a></td><td><a href="#spartanxl-IO_W1_S-IO[1]-DRIVE">[enum: IO_DRIVE]</a></td></tr>

<tr><td>_5V_TOLERANT</td><td id="spartanxl-IO_W1_S-IO[0]-_5V_TOLERANT"><a href="#spartanxl-IO_W1_S-bit-MAIN[19][5]">MAIN[19][5]</a></td><td id="spartanxl-IO_W1_S-IO[1]-_5V_TOLERANT"><a href="#spartanxl-IO_W1_S-bit-MAIN[20][4]">MAIN[20][4]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S enum IO_SLEW</caption>
<thead>
<tr id="spartanxl-IO_W1_S-IO[0]-SLEW"><th>IO[0].SLEW</th><td id="spartanxl-IO_W1_S-IO[0]-SLEW[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[23][9]">MAIN[23][9]</a></td></tr>

<tr id="spartanxl-IO_W1_S-IO[1]-SLEW"><th>IO[1].SLEW</th><td id="spartanxl-IO_W1_S-IO[1]-SLEW[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[25][0]">MAIN[25][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FAST</td><td>0</td></tr>

<tr><td>SLOW</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S enum IO_PULL</caption>
<thead>
<tr id="spartanxl-IO_W1_S-IO[0]-PULL"><th>IO[0].PULL</th><td id="spartanxl-IO_W1_S-IO[0]-PULL[1]"><a href="#spartanxl-IO_W1_S-bit-MAIN[17][6]">MAIN[17][6]</a></td><td id="spartanxl-IO_W1_S-IO[0]-PULL[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[23][7]">MAIN[23][7]</a></td></tr>

<tr id="spartanxl-IO_W1_S-IO[1]-PULL"><th>IO[1].PULL</th><td id="spartanxl-IO_W1_S-IO[1]-PULL[1]"><a href="#spartanxl-IO_W1_S-bit-MAIN[25][1]">MAIN[25][1]</a></td><td id="spartanxl-IO_W1_S-IO[1]-PULL[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[23][1]">MAIN[23][1]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S enum IO_MUX_I</caption>
<thead>
<tr id="spartanxl-IO_W1_S-IO[0]-MUX_I1"><th>IO[0].MUX_I1</th><td id="spartanxl-IO_W1_S-IO[0]-MUX_I1[1]"><a href="#spartanxl-IO_W1_S-bit-MAIN[23][5]">MAIN[23][5]</a></td><td id="spartanxl-IO_W1_S-IO[0]-MUX_I1[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[22][5]">MAIN[22][5]</a></td></tr>

<tr id="spartanxl-IO_W1_S-IO[1]-MUX_I1"><th>IO[1].MUX_I1</th><td id="spartanxl-IO_W1_S-IO[1]-MUX_I1[1]"><a href="#spartanxl-IO_W1_S-bit-MAIN[25][4]">MAIN[25][4]</a></td><td id="spartanxl-IO_W1_S-IO[1]-MUX_I1[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[22][4]">MAIN[22][4]</a></td></tr>

<tr id="spartanxl-IO_W1_S-IO[0]-MUX_I2"><th>IO[0].MUX_I2</th><td id="spartanxl-IO_W1_S-IO[0]-MUX_I2[1]"><a href="#spartanxl-IO_W1_S-bit-MAIN[25][5]">MAIN[25][5]</a></td><td id="spartanxl-IO_W1_S-IO[0]-MUX_I2[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[24][6]">MAIN[24][6]</a></td></tr>

<tr id="spartanxl-IO_W1_S-IO[1]-MUX_I2"><th>IO[1].MUX_I2</th><td id="spartanxl-IO_W1_S-IO[1]-MUX_I2[1]"><a href="#spartanxl-IO_W1_S-bit-MAIN[24][4]">MAIN[24][4]</a></td><td id="spartanxl-IO_W1_S-IO[1]-MUX_I2[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[24][3]">MAIN[24][3]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>0</td><td>1</td></tr>

<tr><td>IQ</td><td>1</td><td>1</td></tr>

<tr><td>IQL</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S enum IO_IFF_D</caption>
<thead>
<tr id="spartanxl-IO_W1_S-IO[0]-IFF_D"><th>IO[0].IFF_D</th><td id="spartanxl-IO_W1_S-IO[0]-IFF_D[1]"><a href="#spartanxl-IO_W1_S-bit-MAIN[24][5]">MAIN[24][5]</a></td><td id="spartanxl-IO_W1_S-IO[0]-IFF_D[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[25][6]">MAIN[25][6]</a></td></tr>

<tr id="spartanxl-IO_W1_S-IO[1]-IFF_D"><th>IO[1].IFF_D</th><td id="spartanxl-IO_W1_S-IO[1]-IFF_D[1]"><a href="#spartanxl-IO_W1_S-bit-MAIN[23][4]">MAIN[23][4]</a></td><td id="spartanxl-IO_W1_S-IO[1]-IFF_D[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[25][3]">MAIN[25][3]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td><td>0</td></tr>

<tr><td>MEDDELAY</td><td>0</td><td>1</td></tr>

<tr><td>SYNC</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S enum IO_MUX_OFF_D</caption>
<thead>
<tr id="spartanxl-IO_W1_S-IO[0]-MUX_OFF_D"><th>IO[0].MUX_OFF_D</th><td id="spartanxl-IO_W1_S-IO[0]-MUX_OFF_D[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[25][7]">MAIN[25][7]</a></td></tr>

<tr id="spartanxl-IO_W1_S-IO[1]-MUX_OFF_D"><th>IO[1].MUX_OFF_D</th><td id="spartanxl-IO_W1_S-IO[1]-MUX_OFF_D[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[25][2]">MAIN[25][2]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>1</td></tr>

<tr><td>O2</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S enum IO_MUX_O</caption>
<thead>
<tr id="spartanxl-IO_W1_S-IO[0]-MUX_O"><th>IO[0].MUX_O</th><td id="spartanxl-IO_W1_S-IO[0]-MUX_O[3]"><a href="#spartanxl-IO_W1_S-bit-MAIN[24][8]">MAIN[24][8]</a></td><td id="spartanxl-IO_W1_S-IO[0]-MUX_O[2]"><a href="#spartanxl-IO_W1_S-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="spartanxl-IO_W1_S-IO[0]-MUX_O[1]"><a href="#spartanxl-IO_W1_S-bit-MAIN[22][9]">MAIN[22][9]</a></td><td id="spartanxl-IO_W1_S-IO[0]-MUX_O[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[21][9]">MAIN[21][9]</a></td></tr>

<tr id="spartanxl-IO_W1_S-IO[1]-MUX_O"><th>IO[1].MUX_O</th><td id="spartanxl-IO_W1_S-IO[1]-MUX_O[3]"><a href="#spartanxl-IO_W1_S-bit-MAIN[22][1]">MAIN[22][1]</a></td><td id="spartanxl-IO_W1_S-IO[1]-MUX_O[2]"><a href="#spartanxl-IO_W1_S-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="spartanxl-IO_W1_S-IO[1]-MUX_O[1]"><a href="#spartanxl-IO_W1_S-bit-MAIN[22][0]">MAIN[22][0]</a></td><td id="spartanxl-IO_W1_S-IO[1]-MUX_O[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[21][0]">MAIN[21][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>O1_INV</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O2</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>O2_INV</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>MUX</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S enum IO_SYNC_D</caption>
<thead>
<tr id="spartanxl-IO_W1_S-IO[0]-SYNC_D"><th>IO[0].SYNC_D</th><td id="spartanxl-IO_W1_S-IO[0]-SYNC_D[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[21][6]">MAIN[21][6]</a></td></tr>

<tr id="spartanxl-IO_W1_S-IO[1]-SYNC_D"><th>IO[1].SYNC_D</th><td id="spartanxl-IO_W1_S-IO[1]-SYNC_D[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[21][2]">MAIN[21][2]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S enum IO_MUX_T</caption>
<thead>
<tr id="spartanxl-IO_W1_S-IO[0]-MUX_T"><th>IO[0].MUX_T</th><td id="spartanxl-IO_W1_S-IO[0]-MUX_T[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[21][5]">MAIN[21][5]</a></td></tr>

<tr id="spartanxl-IO_W1_S-IO[1]-MUX_T"><th>IO[1].MUX_T</th><td id="spartanxl-IO_W1_S-IO[1]-MUX_T[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[19][4]">MAIN[19][4]</a></td></tr>

</thead>

<tbody>
<tr><td>T</td><td>1</td></tr>

<tr><td>TQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S enum IO_DRIVE</caption>
<thead>
<tr id="spartanxl-IO_W1_S-IO[0]-DRIVE"><th>IO[0].DRIVE</th><td id="spartanxl-IO_W1_S-IO[0]-DRIVE[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[19][6]">MAIN[19][6]</a></td></tr>

<tr id="spartanxl-IO_W1_S-IO[1]-DRIVE"><th>IO[1].DRIVE</th><td id="spartanxl-IO_W1_S-IO[1]-DRIVE[0]"><a href="#spartanxl-IO_W1_S-bit-MAIN[20][3]">MAIN[20][3]</a></td></tr>

</thead>

<tbody>
<tr><td>_12</td><td>1</td></tr>

<tr><td>_24</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-3"><a class="header" href="#bels-pullup-3">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[2]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartanxl-IO_W1_S-PULLUP_TBUF[0]-ENABLE"><a href="#spartanxl-IO_W1_S-bit-MAIN_S[0][10]">!MAIN_S[0][10]</a></td><td id="spartanxl-IO_W1_S-PULLUP_TBUF[1]-ENABLE"><a href="#spartanxl-IO_W1_S-bit-MAIN[11][7]">!MAIN[11][7]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[2]</td><td>TBUF[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[3]</td><td>TBUF[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_F3_W</td><td>IO[1].O2</td></tr>

<tr><td>CELL.IMUX_CLB_G3_W</td><td>IO[0].O2</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.IMUX_IO_O1[0]</td><td>IO[0].O1</td></tr>

<tr><td>CELL.IMUX_IO_O1[1]</td><td>IO[1].O1</td></tr>

<tr><td>CELL.IMUX_IO_OK[0]</td><td>IO[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_OK[1]</td><td>IO[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_IK[0]</td><td>IO[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_IK[1]</td><td>IO[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_T[0]</td><td>IO[0].T</td></tr>

<tr><td>CELL.IMUX_IO_T[1]</td><td>IO[1].T</td></tr>

<tr><td>CELL.OUT_IO_WE_I1[0]</td><td>IO[0].I1</td></tr>

<tr><td>CELL.OUT_IO_WE_I1[1]</td><td>IO[1].I1</td></tr>

<tr><td>CELL.OUT_IO_WE_I2[0]</td><td>IO[0].I2</td></tr>

<tr><td>CELL.OUT_IO_WE_I2[1]</td><td>IO[1].I2</td></tr>

<tr><td>CELL.OUT_IO_CLKIN</td><td>IO[1].CLKIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="26">Frame</th></tr>

<tr>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#spartanxl-IO_W1_S-IO[0]-inpinv-T">IO[0]: !invert T</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#spartanxl-IO_W1_S-IO[0]-inpinv-OK">IO[0]: !invert OK</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[23][9]" title="MAIN[23][9]">
<a href="#spartanxl-IO_W1_S-IO[0]-SLEW[0]">IO[0]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[22][9]" title="MAIN[22][9]">
<a href="#spartanxl-IO_W1_S-IO[0]-MUX_O[1]">IO[0]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#spartanxl-IO_W1_S-IO[0]-MUX_O[0]">IO[0]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_O1[0]-3">INT: mux CELL.IMUX_IO_O1[0] bit 3</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_O1[0]-2">INT: mux CELL.IMUX_IO_O1[0] bit 2</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_O1[0]-0">INT: mux CELL.IMUX_IO_O1[0] bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[1]-0">INT: mux CELL.LONG_IO_V[1] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_W0[1]">INT: !bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_W0[1]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W0[1]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W0[1]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_W1[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_W1[1]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W1[1]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W1[1]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_IO_W0[1]-CELL.DOUBLE_IO_W2[1]">INT: !bipass CELL.DOUBLE_IO_W0[1] = CELL.DOUBLE_IO_W2[1]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_W2[1]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_W2[1]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[9][9]" title="MAIN[9][9]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_W2[1]">INT: !bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_W2[1]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#spartanxl-IO_W1_S-IO[0]-OFF_CE_ENABLE">IO[0]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_W0[3]">INT: !bipass CELL.SINGLE_H[7] = CELL.DOUBLE_IO_W0[3]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W0[3]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W0[3]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_W1[3]">INT: !bipass CELL.SINGLE_H[6] = CELL.DOUBLE_IO_W1[3]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W1[3]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W1[3]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_IO_W0[3]-CELL.DOUBLE_IO_W2[3]">INT: !bipass CELL.DOUBLE_IO_W0[3] = CELL.DOUBLE_IO_W2[3]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_W2[3]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_W2[3]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_W2[3]">INT: !bipass CELL.SINGLE_H[7] = CELL.DOUBLE_IO_W2[3]</a>
</td>
</tr>

<tr><td>B8</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#spartanxl-IO_W1_S-IO[0]-READBACK_I1[0]">IO[0]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#spartanxl-IO_W1_S-IO[0]-MUX_O[3]">IO[0]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#spartanxl-IO_W1_S-IO[0]-READBACK_I2[0]">IO[0]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#spartanxl-IO_W1_S-IO[0]-READBACK_OQ[0]">IO[0]: ! READBACK_OQ bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#spartanxl-IO_W1_S-IO[0]-MUX_O[2]">IO[0]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_O1[0]-1">INT: mux CELL.IMUX_IO_O1[0] bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_O1[0]-4">INT: mux CELL.IMUX_IO_O1[0] bit 4</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.DBUF_IO_V[1]-1">INT: mux CELL.DBUF_IO_V[1] bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.DBUF_IO_V[1]-2">INT: mux CELL.DBUF_IO_V[1] bit 2</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_O1[0]-5">INT: mux CELL.IMUX_IO_O1[0] bit 5</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.DBUF_IO_V[1]-0">INT: mux CELL.DBUF_IO_V[1] bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.DBUF_IO_V[1]-3">INT: mux CELL.DBUF_IO_V[1] bit 3</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[1]-3">INT: mux CELL.LONG_IO_V[1] bit 3</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[1]-1">INT: mux CELL.LONG_IO_V[1] bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[1]-2">INT: mux CELL.LONG_IO_V[1] bit 2</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[3]-0">INT: mux CELL.LONG_IO_V[3] bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_IO_V[3]">INT: !pass CELL.SINGLE_H[6] ← CELL.LONG_IO_V[3]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#spartanxl-IO_W1_S-IO[0]-IFF_CE_ENABLE">IO[0]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[3]-1">INT: mux CELL.LONG_IO_V[3] bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[2]-3">INT: mux CELL.LONG_IO_V[2] bit 3</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[2]-0">INT: mux CELL.LONG_IO_V[2] bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[2]-1">INT: mux CELL.LONG_IO_V[2] bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[2]-2">INT: mux CELL.LONG_IO_V[2] bit 2</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.SINGLE_H[6] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.SINGLE_H[7] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
</tr>

<tr><td>B7</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[25][7]" title="MAIN[25][7]">
<a href="#spartanxl-IO_W1_S-IO[0]-MUX_OFF_D[0]">IO[0]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#spartanxl-IO_W1_S-IO[0]-OFF_SRVAL[0]">IO[0]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#spartanxl-IO_W1_S-IO[0]-PULL[0]">IO[0]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#spartanxl-IO_W1_S-IO[0]-OFF_D_INV">IO[0]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#spartanxl-IO_W1_S-IO[0]-OFF_USED">IO[0]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[0]-6">INT: mux CELL.IMUX_IO_IK[0] bit 6</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[0]-0">INT: mux CELL.IMUX_IO_IK[0] bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[0]-3">INT: mux CELL.IMUX_IO_IK[0] bit 3</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[0]-2">INT: mux CELL.IMUX_IO_IK[0] bit 2</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[0]-4">INT: mux CELL.IMUX_IO_IK[0] bit 4</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[0]-1">INT: mux CELL.IMUX_IO_IK[0] bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[0]-5">INT: mux CELL.IMUX_IO_IK[0] bit 5</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[0]-7">INT: mux CELL.IMUX_IO_IK[0] bit 7</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_IO_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_IO_V[1]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#spartanxl-IO_W1_S-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[5]-2">INT: mux CELL.LONG_H[5] bit 2</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_IO_W2[1]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_W2[1] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_IO_W2[3]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_W2[3] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#spartanxl-IO_W1_S-IO[1]-IFF_CE_ENABLE">IO[1]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[5]-1">INT: mux CELL.LONG_H[5] bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.DOUBLE_H1[0] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[4]-1">INT: mux CELL.LONG_H[4] bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.DOUBLE_H0[0] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#spartanxl-IO_W1_S-IO[0]-IFF_D[0]">IO[0]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#spartanxl-IO_W1_S-IO[0]-MUX_I2[0]">IO[0]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#spartanxl-IO_W1_S-IO[0]-inpinv-IK">IO[0]: !invert IK</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#spartanxl-IO_W1_S-IO[0]-IFF_SRVAL[0]">IO[0]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#spartanxl-IO_W1_S-IO[0]-SYNC_D[0]">IO[0]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#spartanxl-IO_W1_S-IO[0]-IFF_CE_ENABLE_NO_IQ">IO[0]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#spartanxl-IO_W1_S-IO[0]-DRIVE[0]">IO[0]:  DRIVE bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[0]-5">INT: mux CELL.IMUX_IO_OK[0] bit 5</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#spartanxl-IO_W1_S-IO[0]-PULL[1]">IO[0]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[0]-0">INT: mux CELL.IMUX_IO_OK[0] bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[0]-3">INT: mux CELL.IMUX_IO_OK[0] bit 3</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[0]-2">INT: mux CELL.IMUX_IO_OK[0] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[0]-4">INT: mux CELL.IMUX_IO_OK[0] bit 4</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[0]-1">INT: mux CELL.IMUX_IO_OK[0] bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_IO_W0[1]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_W0[1] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[0]-7">INT: mux CELL.IMUX_IO_OK[0] bit 7</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_IO_W2[2]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_W2[2] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#spartanxl-IO_W1_S-IO[1]-OFF_CE_ENABLE">IO[1]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_IO_W2[0]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_W2[0] ← CELL.DBUF_IO_V[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[5]-0">INT: mux CELL.LONG_H[5] bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_IO_W0[3]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_W0[3] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.DOUBLE_H0[1] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[4]-2">INT: mux CELL.LONG_H[4] bit 2</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[4]-0">INT: mux CELL.LONG_H[4] bit 0</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#spartanxl-IO_W1_S-IO[0]-MUX_I2[1]">IO[0]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#spartanxl-IO_W1_S-IO[0]-IFF_D[1]">IO[0]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#spartanxl-IO_W1_S-IO[0]-MUX_I1[1]">IO[0]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#spartanxl-IO_W1_S-IO[0]-MUX_I1[0]">IO[0]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#spartanxl-IO_W1_S-IO[0]-MUX_T[0]">IO[0]:  MUX_T bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#spartanxl-IO_W1_S-IO[0]-_5V_TOLERANT">IO[0]:  _5V_TOLERANT</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[0]-6">INT: mux CELL.IMUX_IO_OK[0] bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_W0[2]">INT: !bipass CELL.SINGLE_H[5] = CELL.DOUBLE_IO_W0[2]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W0[2]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W0[2]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_IO_W0[0]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_W0[0] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_W0[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_W0[0]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W0[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W0[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_W1[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_W1[0]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W1[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W1[0]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[0]-1">INT: mux CELL.LONG_IO_V[0] bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_IO_W0[0]-CELL.DOUBLE_IO_W2[0]">INT: !bipass CELL.DOUBLE_IO_W0[0] = CELL.DOUBLE_IO_W2[0]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_W2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_W2[0]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_IO_V[0]-0">INT: mux CELL.LONG_IO_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_W2[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_W2[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#spartanxl-IO_W1_S-IO[1]-MUX_I1[1]">IO[1]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#spartanxl-IO_W1_S-IO[1]-MUX_I2[1]">IO[1]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#spartanxl-IO_W1_S-IO[1]-IFF_D[1]">IO[1]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#spartanxl-IO_W1_S-IO[1]-MUX_I1[0]">IO[1]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#spartanxl-IO_W1_S-IO[1]-IFF_CE_ENABLE_NO_IQ">IO[1]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#spartanxl-IO_W1_S-IO[1]-_5V_TOLERANT">IO[1]:  _5V_TOLERANT</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#spartanxl-IO_W1_S-IO[1]-MUX_T[0]">IO[1]:  MUX_T bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_IO_W0[2]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_W0[2] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_W1[2]">INT: !bipass CELL.SINGLE_H[4] = CELL.DOUBLE_IO_W1[2]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_IO_W0[2]-CELL.DOUBLE_IO_W2[2]">INT: !bipass CELL.DOUBLE_IO_W0[2] = CELL.DOUBLE_IO_W2[2]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W2[2]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W2[2]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_W2[2]">INT: !bipass CELL.SINGLE_H[5] = CELL.DOUBLE_IO_W2[2]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[0]-5">INT: mux CELL.IMUX_IO_T[0] bit 5</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_IO_V[2]">INT: !pass CELL.SINGLE_H[5] ← CELL.LONG_IO_V[2]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_H[5] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_IO_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_IO_V[0]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.DOUBLE_H1[1] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartanxl-IO_W1_S-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#spartanxl-IO_W1_S-IO[1]-IFF_D[0]">IO[1]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#spartanxl-IO_W1_S-IO[1]-MUX_I2[0]">IO[1]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#spartanxl-IO_W1_S-IO[1]-inpinv-IK">IO[1]: !invert IK</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#spartanxl-IO_W1_S-IO[1]-READBACK_I2[0]">IO[1]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#spartanxl-IO_W1_S-IO[1]-READBACK_I1[0]">IO[1]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#spartanxl-IO_W1_S-IO[1]-DRIVE[0]">IO[1]:  DRIVE bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[1]-5">INT: mux CELL.IMUX_IO_IK[1] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#spartanxl-IO_W1_S-IO[1]-IFF_SRVAL[0]">IO[1]: ! IFF_SRVAL bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[1]-7">INT: mux CELL.IMUX_IO_IK[1] bit 7</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#spartanxl-IO_W1_S-TBUF[1]-DRIVE1">TBUF[1]: ! DRIVE1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[1]-2">INT: mux CELL.IMUX_IO_T[1] bit 2</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#spartanxl-IO_W1_S-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_W1[2]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_W1[2]</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[1]-3">INT: mux CELL.IMUX_IO_T[1] bit 3</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[1]-4">INT: mux CELL.IMUX_IO_T[1] bit 4</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[6][3]" title="MAIN[6][3]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[0]-2">INT: mux CELL.IMUX_IO_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[0]-0">INT: mux CELL.IMUX_IO_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.DBUF_IO_V[0]-1">INT: mux CELL.DBUF_IO_V[0] bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.DBUF_IO_V[0]-0">INT: mux CELL.DBUF_IO_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[0]-4">INT: mux CELL.IMUX_IO_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[0]-7">INT: mux CELL.IMUX_IO_T[0] bit 7</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartanxl-IO_W1_S-TBUF[0]-DRIVE1">TBUF[0]: ! DRIVE1</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#spartanxl-IO_W1_S-IO[1]-MUX_OFF_D[0]">IO[1]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#spartanxl-IO_W1_S-IO[1]-OFF_D_INV">IO[1]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#spartanxl-IO_W1_S-IO[1]-READBACK_OQ[0]">IO[1]: ! READBACK_OQ bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#spartanxl-IO_W1_S-IO[1]-OFF_USED">IO[1]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#spartanxl-IO_W1_S-IO[1]-SYNC_D[0]">IO[1]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[1]-0">INT: mux CELL.IMUX_IO_OK[1] bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[1]-3">INT: mux CELL.IMUX_IO_OK[1] bit 3</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[1]-6">INT: mux CELL.IMUX_IO_OK[1] bit 6</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[1]-5">INT: mux CELL.IMUX_IO_OK[1] bit 5</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[1]-1">INT: mux CELL.IMUX_IO_OK[1] bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[1]-0">INT: mux CELL.IMUX_IO_IK[1] bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[1]-4">INT: mux CELL.IMUX_IO_IK[1] bit 4</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[1]-4">INT: mux CELL.IMUX_IO_OK[1] bit 4</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[1]-2">INT: mux CELL.IMUX_IO_OK[1] bit 2</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_OK[1]-7">INT: mux CELL.IMUX_IO_OK[1] bit 7</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[1]-0">INT: mux CELL.IMUX_IO_T[1] bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[1]-1">INT: mux CELL.IMUX_IO_T[1] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[1]-5">INT: mux CELL.IMUX_IO_T[1] bit 5</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[0]-3">INT: mux CELL.IMUX_IO_T[0] bit 3</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[0]-1">INT: mux CELL.IMUX_IO_T[0] bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[0]-6">INT: mux CELL.IMUX_IO_T[0] bit 6</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.DBUF_IO_V[0]-2">INT: mux CELL.DBUF_IO_V[0] bit 2</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[1]-7">INT: mux CELL.IMUX_IO_T[1] bit 7</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.DBUF_IO_V[0]-3">INT: mux CELL.DBUF_IO_V[0] bit 3</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_T[1]-6">INT: mux CELL.IMUX_IO_T[1] bit 6</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#spartanxl-IO_W1_S-IO[1]-PULL[1]">IO[1]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#spartanxl-IO_W1_S-IO[1]-OFF_SRVAL[0]">IO[1]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#spartanxl-IO_W1_S-IO[1]-PULL[0]">IO[1]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#spartanxl-IO_W1_S-IO[1]-MUX_O[3]">IO[1]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#spartanxl-IO_W1_S-IO[1]-MUX_O[2]">IO[1]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[1]-1">INT: mux CELL.IMUX_IO_IK[1] bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[1]-3">INT: mux CELL.IMUX_IO_IK[1] bit 3</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[1]-6">INT: mux CELL.IMUX_IO_IK[1] bit 6</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_IK[1]-2">INT: mux CELL.IMUX_IO_IK[1] bit 2</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_O1[1]-3">INT: mux CELL.IMUX_IO_O1[1] bit 3</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[1]-2">INT: mux CELL.LONG_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[1]-0">INT: mux CELL.LONG_H[1] bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[1]-3">INT: mux CELL.IMUX_TBUF_I[1] bit 3</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[1]-0">INT: mux CELL.IMUX_TBUF_I[1] bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[1]-5">INT: mux CELL.IMUX_TBUF_I[1] bit 5</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_T[1]-2">INT: mux CELL.IMUX_TBUF_T[1] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_T[1]-3">INT: mux CELL.IMUX_TBUF_T[1] bit 3</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_T[1]-4">INT: mux CELL.IMUX_TBUF_T[1] bit 4</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_T[0]-4">INT: mux CELL.IMUX_TBUF_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[0]-2">INT: mux CELL.IMUX_TBUF_I[0] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[0]-4">INT: mux CELL.IMUX_TBUF_I[0] bit 4</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[0]-2">INT: mux CELL.LONG_H[0] bit 2</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[0]-1">INT: mux CELL.LONG_H[0] bit 1</a>
</td>
</tr>

<tr><td>B0</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#spartanxl-IO_W1_S-IO[1]-SLEW[0]">IO[1]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#spartanxl-IO_W1_S-IO[1]-inpinv-T">IO[1]: !invert T</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#spartanxl-IO_W1_S-IO[1]-inpinv-OK">IO[1]: !invert OK</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#spartanxl-IO_W1_S-IO[1]-MUX_O[1]">IO[1]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#spartanxl-IO_W1_S-IO[1]-MUX_O[0]">IO[1]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_O1[1]-2">INT: mux CELL.IMUX_IO_O1[1] bit 2</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_O1[1]-1">INT: mux CELL.IMUX_IO_O1[1] bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_IO_O1[1]-0">INT: mux CELL.IMUX_IO_O1[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[1]-1">INT: mux CELL.LONG_H[1] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[1]-4">INT: mux CELL.IMUX_TBUF_I[1] bit 4</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[1]-1">INT: mux CELL.IMUX_TBUF_I[1] bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[1]-2">INT: mux CELL.IMUX_TBUF_I[1] bit 2</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_T[0]-3">INT: mux CELL.IMUX_TBUF_T[0] bit 3</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_T[0]-2">INT: mux CELL.IMUX_TBUF_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[0]-1">INT: mux CELL.IMUX_TBUF_I[0] bit 1</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[0]-0">INT: mux CELL.IMUX_TBUF_I[0] bit 0</a>
</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.IMUX_TBUF_I[0]-3">INT: mux CELL.IMUX_TBUF_I[0] bit 3</a>
</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#spartanxl-IO_W1_S-INT-mux-CELL.LONG_H[0]-0">INT: mux CELL.LONG_H[0] bit 0</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_W1_S rect MAIN_S</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="26">Frame</th></tr>

<tr>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_W1_S-bit-MAIN_S[0][10]" title="MAIN_S[0][10]">
<a href="#spartanxl-IO_W1_S-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_e0"><a class="header" href="#tile-io_e0">Tile IO_E0</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-4"><a class="header" href="#switchbox-int-4">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H_BUF[2]</td><td>CELL.LONG_H[2]</td></tr>

<tr><td>CELL.LONG_H_BUF[3]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_E0-INT-progbuf-CELL.LONG_H[0]-CELL.SINGLE_V[1]"><td>CELL.LONG_H[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN_S[26][8]">!MAIN_S[26][8]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-progbuf-CELL.LONG_H[1]-CELL.SINGLE_V[2]"><td>CELL.LONG_H[1]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_E0-bit-MAIN_S[30][8]">!MAIN_S[30][8]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-progbuf-CELL.LONG_H[2]-CELL.SINGLE_V[3]"><td>CELL.LONG_H[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[27][4]">!MAIN[27][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-progbuf-CELL.LONG_H[3]-CELL.SINGLE_V[4]"><td>CELL.LONG_H[3]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-progbuf-CELL.LONG_H[4]-CELL.SINGLE_V[5]"><td>CELL.LONG_H[4]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[38][4]">!MAIN[38][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-progbuf-CELL.LONG_H[5]-CELL.SINGLE_V[6]"><td>CELL.LONG_H[5]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[40][6]">!MAIN[40][6]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H_E[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[32][4]">!MAIN[32][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H_E[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[38][8]">!MAIN[38][8]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-progbuf-CELL.LONG_V[2]-CELL.SINGLE_H_E[3]"><td>CELL.LONG_V[2]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[34][6]">!MAIN[34][6]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-progbuf-CELL.LONG_V[3]-CELL.SINGLE_H[4]"><td>CELL.LONG_V[3]</td><td>CELL.SINGLE_H[4]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[34][4]">!MAIN[34][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-progbuf-CELL.LONG_V[4]-CELL.SINGLE_H[5]"><td>CELL.LONG_V[4]</td><td>CELL.SINGLE_H[5]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[31][6]">!MAIN[31][6]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-progbuf-CELL.LONG_V[5]-CELL.SINGLE_H[6]"><td>CELL.LONG_V[5]</td><td>CELL.SINGLE_H[6]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[35][8]">!MAIN[35][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_WE_I2_S1"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_E0-bit-MAIN[24][4]">!MAIN[24][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_IO_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_IO_V[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[22][4]">!MAIN[22][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_IO_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_IO_V[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_WE_I1[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_WE_I1_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_E0-bit-MAIN[15][8]">!MAIN[15][8]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[4]-CELL.LONG_V[3]"><td>CELL.SINGLE_H[4]</td><td>CELL.LONG_V[3]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[33][4]">!MAIN[33][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_WE_I2_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_E0-bit-MAIN[25][4]">!MAIN[25][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_V[4]"><td>CELL.SINGLE_H[5]</td><td>CELL.LONG_V[4]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[27][3]">!MAIN[27][3]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_IO_V[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.LONG_IO_V[2]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[19][4]">!MAIN[19][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_H[5]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[20][4]">!MAIN[20][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_V[5]"><td>CELL.SINGLE_H[6]</td><td>CELL.LONG_V[5]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[34][9]">!MAIN[34][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_IO_V[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.LONG_IO_V[3]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[17][8]">!MAIN[17][8]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_IO_WE_I1[0]"><td>CELL.SINGLE_H[6]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[24][8]">!MAIN[24][8]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_IO_WE_I1_S1"><td>CELL.SINGLE_H[7]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_E0-bit-MAIN[25][8]">!MAIN[25][8]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_H_E[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.LONG_V[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[32][5]">!MAIN[32][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_H_E[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.LONG_V[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[40][9]">!MAIN[40][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_H_E[3]-CELL.LONG_V[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.LONG_V[2]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[39][7]">!MAIN[39][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[0]-CELL.TIE_0"><td>CELL.SINGLE_V[0]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_E0-bit-MAIN[26][6]">!MAIN[26][6]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[28][4]">!MAIN[28][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.LONG_H[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN_S[28][8]">!MAIN_S[28][8]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_WE_I2[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_WE_I2[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[29][4]">!MAIN[29][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN_S[34][8]">!MAIN_S[34][8]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#spartanxl-IO_E0-bit-MAIN[30][4]">!MAIN[30][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_H_BUF[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_H_BUF[2]</td><td><a href="#spartanxl-IO_E0-bit-MAIN_S[33][9]">!MAIN_S[33][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_YQ_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_YQ_E</td><td><a href="#spartanxl-IO_E0-bit-MAIN[35][4]">!MAIN[35][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[4]-CELL.LONG_H_BUF[3]"><td>CELL.SINGLE_V[4]</td><td>CELL.LONG_H_BUF[3]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[26][7]">!MAIN[26][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[39][3]">!MAIN[39][3]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_H[4]"><td>CELL.SINGLE_V[5]</td><td>CELL.LONG_H[4]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[40][5]">!MAIN[40][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_WE_I2[1]"><td>CELL.SINGLE_V[5]</td><td>CELL.OUT_IO_WE_I2[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[36][4]">!MAIN[36][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_H[5]"><td>CELL.SINGLE_V[6]</td><td>CELL.LONG_H[5]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[40][7]">!MAIN[40][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[6]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#spartanxl-IO_E0-bit-MAIN[39][4]">!MAIN[39][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[7]-CELL.TIE_0"><td>CELL.SINGLE_V[7]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_E0-bit-MAIN[26][9]">!MAIN[26][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_CLB_YQ_E"><td>CELL.SINGLE_V[7]</td><td>CELL.OUT_CLB_YQ_E</td><td><a href="#spartanxl-IO_E0-bit-MAIN[38][3]">!MAIN[38][3]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_IO_WE_I1[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_WE_I2_S1"><td>CELL.DOUBLE_H0[1]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_E0-bit-MAIN[23][4]">!MAIN[23][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_IO_WE_I1_S1"><td>CELL.DOUBLE_H1[0]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_E0-bit-MAIN[23][7]">!MAIN[23][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_WE_I2[0]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[23][6]">!MAIN[23][6]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_CLB_YQ_E"><td>CELL.DOUBLE_V0[0]</td><td>CELL.OUT_CLB_YQ_E</td><td><a href="#spartanxl-IO_E0-bit-MAIN[26][4]">!MAIN[26][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_WE_I2[1]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.OUT_IO_WE_I2[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[37][4]">!MAIN[37][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_CLB_Y_E"><td>CELL.DOUBLE_V1[0]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#spartanxl-IO_E0-bit-MAIN[31][4]">!MAIN[31][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_WE_I2[0]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[40][4]">!MAIN[40][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.DOUBLE_IO_E0[0]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_E0[0]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.DOUBLE_IO_E0[1]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_E0[1]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.DOUBLE_IO_E0[2]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_E0[2]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.DOUBLE_IO_E0[3]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_E0[3]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.DOUBLE_IO_E2[0]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_E2[0]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.DOUBLE_IO_E2[1]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_E2[1]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.DOUBLE_IO_E2[2]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_E2[2]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[13][4]">!MAIN[13][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-pass-CELL.DOUBLE_IO_E2[3]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_E2[3]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[22][6]">!MAIN[22][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[28][6]">!MAIN[28][6]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[27][5]">!MAIN[27][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[30][3]">!MAIN[30][3]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_E0[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.DOUBLE_IO_E0[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_E2[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.DOUBLE_IO_E2[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[30][5]">!MAIN[30][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[29][5]">!MAIN[29][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[29][3]">!MAIN[29][3]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_E1[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.DOUBLE_IO_E1[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[32][8]">!MAIN[32][8]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[31][8]">!MAIN[31][8]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[33][8]">!MAIN[33][8]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_E0[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.DOUBLE_IO_E0[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[16][9]">!MAIN[16][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_E2[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.DOUBLE_IO_E2[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[10][9]">!MAIN[10][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[31][7]">!MAIN[31][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[28][7]">!MAIN[28][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[30][7]">!MAIN[30][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_E1[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.DOUBLE_IO_E1[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[12][9]">!MAIN[12][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[36][6]">!MAIN[36][6]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[39][6]">!MAIN[39][6]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[35][6]">!MAIN[35][6]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_E0[2]"><td>CELL.SINGLE_H[4]</td><td>CELL.DOUBLE_IO_E0[2]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_E2[2]"><td>CELL.SINGLE_H[4]</td><td>CELL.DOUBLE_IO_E2[2]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[13][5]">!MAIN[13][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_H_E[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_H_E[5]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[35][5]">!MAIN[35][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[36][3]">!MAIN[36][3]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[37][5]">!MAIN[37][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_E1[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.DOUBLE_IO_E1[2]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[14][4]">!MAIN[14][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_H_E[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_H_E[6]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[35][7]">!MAIN[35][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[36][8]">!MAIN[36][8]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[36][7]">!MAIN[36][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_E0[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.DOUBLE_IO_E0[3]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[25][9]">!MAIN[25][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_E2[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.DOUBLE_IO_E2[3]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[19][9]">!MAIN[19][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_H_E[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_H_E[7]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[38][9]">!MAIN[38][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_V[7]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[35][9]">!MAIN[35][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[37][8]">!MAIN[37][8]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_E1[3]"><td>CELL.SINGLE_H[7]</td><td>CELL.DOUBLE_IO_E1[3]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[21][9]">!MAIN[21][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[26][5]">!MAIN[26][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[28][5]">!MAIN[28][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[30][6]">!MAIN[30][6]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[31][5]">!MAIN[31][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[31][9]">!MAIN[31][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[32][9]">!MAIN[32][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[32][7]">!MAIN[32][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[33][7]">!MAIN[33][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[39][8]">!MAIN[39][8]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[37][6]">!MAIN[37][6]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V[5]"><td>CELL.SINGLE_H_E[5]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[36][5]">!MAIN[36][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_H_E[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[38][5]">!MAIN[38][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V[6]"><td>CELL.SINGLE_H_E[6]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[34][7]">!MAIN[34][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_H_E[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[37][7]">!MAIN[37][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V[7]"><td>CELL.SINGLE_H_E[7]</td><td>CELL.SINGLE_V[7]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[37][9]">!MAIN[37][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_H_E[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[39][9]">!MAIN[39][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[29][6]">!MAIN[29][6]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[31][3]">!MAIN[31][3]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[30][9]">!MAIN[30][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[27][7]">!MAIN[27][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[38][6]">!MAIN[38][6]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_V[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_V[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[39][5]">!MAIN[39][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_V[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_V[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[38][7]">!MAIN[38][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.SINGLE_V[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_V[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[36][9]">!MAIN[36][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_H2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_H2[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[29][9]">!MAIN[29][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V0[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_V0[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[27][9]">!MAIN[27][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[28][9]">!MAIN[28][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E0[1]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_E0[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[15][9]">!MAIN[15][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E1[1]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_E1[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[13][9]">!MAIN[13][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E2[1]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_E2[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[11][9]">!MAIN[11][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_H2[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_H2[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[33][6]">!MAIN[33][6]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V0[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_V0[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[32][6]">!MAIN[32][6]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[33][3]">!MAIN[33][3]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E0[2]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_E0[2]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E1[2]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_E1[2]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[15][3]">!MAIN[15][3]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E2[2]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_E2[2]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E0[0]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_E0[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[23][5]">!MAIN[23][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E1[0]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_E1[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E2[0]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_E2[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E0[3]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_E0[3]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[24][9]">!MAIN[24][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E1[3]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_E1[3]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[22][9]">!MAIN[22][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E2[3]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_E2[3]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[20][9]">!MAIN[20][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V0[0]"><td>CELL.DOUBLE_H2[0]</td><td>CELL.DOUBLE_V0[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[29][7]">!MAIN[29][7]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_H2[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[29][8]">!MAIN[29][8]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V0[1]"><td>CELL.DOUBLE_H2[1]</td><td>CELL.DOUBLE_V0[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[33][5]">!MAIN[33][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_H2[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[34][5]">!MAIN[34][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[27][8]">!MAIN[27][8]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[34][3]">!MAIN[34][3]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_IO_E0[0]-CELL.DOUBLE_IO_E2[0]"><td>CELL.DOUBLE_IO_E0[0]</td><td>CELL.DOUBLE_IO_E2[0]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[22][5]">!MAIN[22][5]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_IO_E0[1]-CELL.DOUBLE_IO_E2[1]"><td>CELL.DOUBLE_IO_E0[1]</td><td>CELL.DOUBLE_IO_E2[1]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[14][9]">!MAIN[14][9]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_IO_E0[2]-CELL.DOUBLE_IO_E2[2]"><td>CELL.DOUBLE_IO_E0[2]</td><td>CELL.DOUBLE_IO_E2[2]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_IO_E0[3]-CELL.DOUBLE_IO_E2[3]"><td>CELL.DOUBLE_IO_E0[3]</td><td>CELL.DOUBLE_IO_E2[3]</td><td><a href="#spartanxl-IO_E0-bit-MAIN[23][9]">!MAIN[23][9]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes DBUF_IO_V[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.DBUF_IO_V[0]-3"><a href="#spartanxl-IO_E0-bit-MAIN[21][3]">MAIN[21][3]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.DBUF_IO_V[0]-2"><a href="#spartanxl-IO_E0-bit-MAIN[24][2]">MAIN[24][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.DBUF_IO_V[0]-1"><a href="#spartanxl-IO_E0-bit-MAIN[22][2]">MAIN[22][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.DBUF_IO_V[0]-0"><a href="#spartanxl-IO_E0-bit-MAIN[22][3]">MAIN[22][3]</a></td><td>CELL.DBUF_IO_V[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_E2[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes DBUF_IO_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.DBUF_IO_V[1]-3"><a href="#spartanxl-IO_E0-bit-MAIN[8][8]">MAIN[8][8]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.DBUF_IO_V[1]-2"><a href="#spartanxl-IO_E0-bit-MAIN[9][8]">MAIN[9][8]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.DBUF_IO_V[1]-1"><a href="#spartanxl-IO_E0-bit-MAIN[11][8]">MAIN[11][8]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.DBUF_IO_V[1]-0"><a href="#spartanxl-IO_E0-bit-MAIN[10][8]">MAIN[10][8]</a></td><td>CELL.DBUF_IO_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E0[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_E0[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes LONG_H[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_H[0]-2"><a href="#spartanxl-IO_E0-bit-MAIN[24][1]">MAIN[24][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_H[0]-1"><a href="#spartanxl-IO_E0-bit-MAIN[25][1]">MAIN[25][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_H[0]-0"><a href="#spartanxl-IO_E0-bit-MAIN[24][0]">MAIN[24][0]</a></td><td>CELL.LONG_H[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes LONG_H[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_H[1]-2"><a href="#spartanxl-IO_E0-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_H[1]-1"><a href="#spartanxl-IO_E0-bit-MAIN[11][0]">MAIN[11][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_H[1]-0"><a href="#spartanxl-IO_E0-bit-MAIN[10][0]">MAIN[10][0]</a></td><td>CELL.LONG_H[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes LONG_H[4]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_H[4]-2"><a href="#spartanxl-IO_E0-bit-MAIN[24][6]">MAIN[24][6]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_H[4]-1"><a href="#spartanxl-IO_E0-bit-MAIN[24][7]">MAIN[24][7]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_H[4]-0"><a href="#spartanxl-IO_E0-bit-MAIN[22][7]">MAIN[22][7]</a></td><td>CELL.LONG_H[4]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes LONG_H[5]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_H[5]-2"><a href="#spartanxl-IO_E0-bit-MAIN[15][7]">MAIN[15][7]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_H[5]-1"><a href="#spartanxl-IO_E0-bit-MAIN[21][6]">MAIN[21][6]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_H[5]-0"><a href="#spartanxl-IO_E0-bit-MAIN[19][7]">MAIN[19][7]</a></td><td>CELL.LONG_H[5]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes LONG_IO_V[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[0]-1"><a href="#spartanxl-IO_E0-bit-MAIN[21][5]">MAIN[21][5]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[0]-0"><a href="#spartanxl-IO_E0-bit-MAIN[24][5]">MAIN[24][5]</a></td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes LONG_IO_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[1]-3"><a href="#spartanxl-IO_E0-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[1]-2"><a href="#spartanxl-IO_E0-bit-MAIN[8][9]">MAIN[8][9]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[1]-1"><a href="#spartanxl-IO_E0-bit-MAIN[13][8]">MAIN[13][8]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[1]-0"><a href="#spartanxl-IO_E0-bit-MAIN[14][8]">MAIN[14][8]</a></td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes LONG_IO_V[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[2]-3"><a href="#spartanxl-IO_E0-bit-MAIN[20][8]">MAIN[20][8]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[2]-2"><a href="#spartanxl-IO_E0-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[2]-1"><a href="#spartanxl-IO_E0-bit-MAIN[22][8]">MAIN[22][8]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[2]-0"><a href="#spartanxl-IO_E0-bit-MAIN[23][8]">MAIN[23][8]</a></td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes LONG_IO_V[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[3]-1"><a href="#spartanxl-IO_E0-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[3]-0"><a href="#spartanxl-IO_E0-bit-MAIN[16][8]">MAIN[16][8]</a></td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes IMUX_CLB_F1</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F1-7"><a href="#spartanxl-IO_E0-bit-MAIN[31][2]">MAIN[31][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F1-6"><a href="#spartanxl-IO_E0-bit-MAIN[33][0]">MAIN[33][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F1-5"><a href="#spartanxl-IO_E0-bit-MAIN[32][1]">MAIN[32][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F1-4"><a href="#spartanxl-IO_E0-bit-MAIN[31][0]">MAIN[31][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F1-3"><a href="#spartanxl-IO_E0-bit-MAIN[32][3]">MAIN[32][3]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F1-2"><a href="#spartanxl-IO_E0-bit-MAIN[31][1]">MAIN[31][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F1-1"><a href="#spartanxl-IO_E0-bit-MAIN[32][0]">MAIN[32][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F1-0"><a href="#spartanxl-IO_E0-bit-MAIN[32][2]">MAIN[32][2]</a></td><td>CELL.IMUX_CLB_F1</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes IMUX_CLB_F3</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F3-8"><a href="#spartanxl-IO_E0-bit-MAIN[38][2]">MAIN[38][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F3-7"><a href="#spartanxl-IO_E0-bit-MAIN[40][0]">MAIN[40][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F3-6"><a href="#spartanxl-IO_E0-bit-MAIN[39][2]">MAIN[39][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F3-5"><a href="#spartanxl-IO_E0-bit-MAIN[40][1]">MAIN[40][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F3-4"><a href="#spartanxl-IO_E0-bit-MAIN[38][0]">MAIN[38][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F3-3"><a href="#spartanxl-IO_E0-bit-MAIN[39][1]">MAIN[39][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F3-2"><a href="#spartanxl-IO_E0-bit-MAIN[40][2]">MAIN[40][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F3-1"><a href="#spartanxl-IO_E0-bit-MAIN[39][0]">MAIN[39][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F3-0"><a href="#spartanxl-IO_E0-bit-MAIN[40][3]">MAIN[40][3]</a></td><td>CELL.IMUX_CLB_F3</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes IMUX_CLB_G1</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G1-7"><a href="#spartanxl-IO_E0-bit-MAIN[26][0]">MAIN[26][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G1-6"><a href="#spartanxl-IO_E0-bit-MAIN[26][3]">MAIN[26][3]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G1-5"><a href="#spartanxl-IO_E0-bit-MAIN[28][0]">MAIN[28][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G1-4"><a href="#spartanxl-IO_E0-bit-MAIN[28][1]">MAIN[28][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G1-3"><a href="#spartanxl-IO_E0-bit-MAIN[27][1]">MAIN[27][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G1-2"><a href="#spartanxl-IO_E0-bit-MAIN[26][1]">MAIN[26][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G1-1"><a href="#spartanxl-IO_E0-bit-MAIN[27][0]">MAIN[27][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G1-0"><a href="#spartanxl-IO_E0-bit-MAIN[26][2]">MAIN[26][2]</a></td><td>CELL.IMUX_CLB_G1</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_V1[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_V0[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes IMUX_CLB_G3</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G3-9"><a href="#spartanxl-IO_E0-bit-MAIN[34][0]">MAIN[34][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G3-8"><a href="#spartanxl-IO_E0-bit-MAIN[33][2]">MAIN[33][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G3-7"><a href="#spartanxl-IO_E0-bit-MAIN[35][1]">MAIN[35][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G3-6"><a href="#spartanxl-IO_E0-bit-MAIN[33][1]">MAIN[33][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G3-5"><a href="#spartanxl-IO_E0-bit-MAIN[34][2]">MAIN[34][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G3-4"><a href="#spartanxl-IO_E0-bit-MAIN[35][0]">MAIN[35][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G3-3"><a href="#spartanxl-IO_E0-bit-MAIN[34][1]">MAIN[34][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G3-2"><a href="#spartanxl-IO_E0-bit-MAIN[35][2]">MAIN[35][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G3-1"><a href="#spartanxl-IO_E0-bit-MAIN[35][3]">MAIN[35][3]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G3-0"><a href="#spartanxl-IO_E0-bit-MAIN[12][3]">MAIN[12][3]</a></td><td>CELL.IMUX_CLB_G3</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SPECIAL_CLB_CIN</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[7]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes IMUX_CLB_C3</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_C3-7"><a href="#spartanxl-IO_E0-bit-MAIN[36][0]">MAIN[36][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_C3-6"><a href="#spartanxl-IO_E0-bit-MAIN[36][1]">MAIN[36][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_C3-5"><a href="#spartanxl-IO_E0-bit-MAIN[37][1]">MAIN[37][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_C3-4"><a href="#spartanxl-IO_E0-bit-MAIN[37][0]">MAIN[37][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_C3-3"><a href="#spartanxl-IO_E0-bit-MAIN[36][2]">MAIN[36][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_C3-2"><a href="#spartanxl-IO_E0-bit-MAIN[37][2]">MAIN[37][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_C3-1"><a href="#spartanxl-IO_E0-bit-MAIN[37][3]">MAIN[37][3]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_C3-0"><a href="#spartanxl-IO_E0-bit-MAIN[38][1]">MAIN[38][1]</a></td><td>CELL.IMUX_CLB_C3</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_V1[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[0]-4"><a href="#spartanxl-IO_E0-bit-MAIN[23][1]">MAIN[23][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[0]-3"><a href="#spartanxl-IO_E0-bit-MAIN[21][0]">MAIN[21][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[0]-2"><a href="#spartanxl-IO_E0-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[0]-1"><a href="#spartanxl-IO_E0-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[0]-0"><a href="#spartanxl-IO_E0-bit-MAIN[22][0]">MAIN[22][0]</a></td><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E2[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[1]-5"><a href="#spartanxl-IO_E0-bit-MAIN[12][1]">MAIN[12][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[1]-4"><a href="#spartanxl-IO_E0-bit-MAIN[14][1]">MAIN[14][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[1]-3"><a href="#spartanxl-IO_E0-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[1]-2"><a href="#spartanxl-IO_E0-bit-MAIN[14][0]">MAIN[14][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[1]-1"><a href="#spartanxl-IO_E0-bit-MAIN[13][0]">MAIN[13][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[1]-0"><a href="#spartanxl-IO_E0-bit-MAIN[13][1]">MAIN[13][1]</a></td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_T[0]-4"><a href="#spartanxl-IO_E0-bit-MAIN[17][0]">MAIN[17][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_T[0]-3"><a href="#spartanxl-IO_E0-bit-MAIN[19][0]">MAIN[19][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_T[0]-2"><a href="#spartanxl-IO_E0-bit-MAIN[20][0]">MAIN[20][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#spartanxl-IO_E0-bit-MAIN[20][1]">MAIN[20][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#spartanxl-IO_E0-bit-MAIN[19][1]">MAIN[19][1]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_T[1]-4"><a href="#spartanxl-IO_E0-bit-MAIN[15][0]">MAIN[15][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_T[1]-3"><a href="#spartanxl-IO_E0-bit-MAIN[17][1]">MAIN[17][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_T[1]-2"><a href="#spartanxl-IO_E0-bit-MAIN[15][1]">MAIN[15][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#spartanxl-IO_E0-bit-MAIN[18][1]">MAIN[18][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#spartanxl-IO_E0-bit-MAIN[16][0]">MAIN[16][0]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes IMUX_IO_O1[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_O1[0]-5"><a href="#spartanxl-IO_E0-bit-MAIN[5][9]">MAIN[5][9]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_O1[0]-4"><a href="#spartanxl-IO_E0-bit-MAIN[5][8]">MAIN[5][8]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_O1[0]-3"><a href="#spartanxl-IO_E0-bit-MAIN[7][8]">MAIN[7][8]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_O1[0]-2"><a href="#spartanxl-IO_E0-bit-MAIN[6][9]">MAIN[6][9]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_O1[0]-1"><a href="#spartanxl-IO_E0-bit-MAIN[6][8]">MAIN[6][8]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_O1[0]-0"><a href="#spartanxl-IO_E0-bit-MAIN[7][9]">MAIN[7][9]</a></td><td>CELL.IMUX_IO_O1[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes IMUX_IO_O1[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_O1[1]-3"><a href="#spartanxl-IO_E0-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_O1[1]-2"><a href="#spartanxl-IO_E0-bit-MAIN[5][0]">MAIN[5][0]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_O1[1]-1"><a href="#spartanxl-IO_E0-bit-MAIN[9][1]">MAIN[9][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_O1[1]-0"><a href="#spartanxl-IO_E0-bit-MAIN[7][0]">MAIN[7][0]</a></td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_S.DOUBLE_H1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.DOUBLE_H0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes IMUX_IO_OK[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[0]-7"><a href="#spartanxl-IO_E0-bit-MAIN[7][6]">MAIN[7][6]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[0]-6"><a href="#spartanxl-IO_E0-bit-MAIN[16][6]">MAIN[16][6]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[0]-5"><a href="#spartanxl-IO_E0-bit-MAIN[8][5]">MAIN[8][5]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[0]-4"><a href="#spartanxl-IO_E0-bit-MAIN[13][6]">MAIN[13][6]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[0]-3"><a href="#spartanxl-IO_E0-bit-MAIN[10][6]">MAIN[10][6]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[0]-2"><a href="#spartanxl-IO_E0-bit-MAIN[11][6]">MAIN[11][6]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[0]-1"><a href="#spartanxl-IO_E0-bit-MAIN[14][6]">MAIN[14][6]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[0]-0"><a href="#spartanxl-IO_E0-bit-MAIN[9][6]">MAIN[9][6]</a></td><td>CELL.IMUX_IO_OK[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes IMUX_IO_OK[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[1]-7"><a href="#spartanxl-IO_E0-bit-MAIN[5][2]">MAIN[5][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[1]-6"><a href="#spartanxl-IO_E0-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[1]-5"><a href="#spartanxl-IO_E0-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[1]-4"><a href="#spartanxl-IO_E0-bit-MAIN[12][2]">MAIN[12][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[1]-3"><a href="#spartanxl-IO_E0-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[1]-2"><a href="#spartanxl-IO_E0-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[1]-1"><a href="#spartanxl-IO_E0-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[1]-0"><a href="#spartanxl-IO_E0-bit-MAIN[9][2]">MAIN[9][2]</a></td><td>CELL.IMUX_IO_OK[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_S.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes IMUX_IO_IK[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[0]-7"><a href="#spartanxl-IO_E0-bit-MAIN[5][7]">MAIN[5][7]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[0]-6"><a href="#spartanxl-IO_E0-bit-MAIN[11][7]">MAIN[11][7]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[0]-5"><a href="#spartanxl-IO_E0-bit-MAIN[12][7]">MAIN[12][7]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[0]-4"><a href="#spartanxl-IO_E0-bit-MAIN[9][7]">MAIN[9][7]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[0]-3"><a href="#spartanxl-IO_E0-bit-MAIN[7][7]">MAIN[7][7]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[0]-2"><a href="#spartanxl-IO_E0-bit-MAIN[8][7]">MAIN[8][7]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[0]-1"><a href="#spartanxl-IO_E0-bit-MAIN[10][7]">MAIN[10][7]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[0]-0"><a href="#spartanxl-IO_E0-bit-MAIN[6][7]">MAIN[6][7]</a></td><td>CELL.IMUX_IO_IK[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes IMUX_IO_IK[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[1]-7"><a href="#spartanxl-IO_E0-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[1]-6"><a href="#spartanxl-IO_E0-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[1]-5"><a href="#spartanxl-IO_E0-bit-MAIN[7][3]">MAIN[7][3]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[1]-4"><a href="#spartanxl-IO_E0-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[1]-3"><a href="#spartanxl-IO_E0-bit-MAIN[6][1]">MAIN[6][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[1]-2"><a href="#spartanxl-IO_E0-bit-MAIN[8][1]">MAIN[8][1]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[1]-1"><a href="#spartanxl-IO_E0-bit-MAIN[10][2]">MAIN[10][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[1]-0"><a href="#spartanxl-IO_E0-bit-MAIN[11][3]">MAIN[11][3]</a></td><td>CELL.IMUX_IO_IK[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_S.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_S.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes IMUX_IO_T[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[0]-7"><a href="#spartanxl-IO_E0-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[0]-6"><a href="#spartanxl-IO_E0-bit-MAIN[18][4]">MAIN[18][4]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[0]-5"><a href="#spartanxl-IO_E0-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[0]-4"><a href="#spartanxl-IO_E0-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[0]-3"><a href="#spartanxl-IO_E0-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[0]-2"><a href="#spartanxl-IO_E0-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[0]-1"><a href="#spartanxl-IO_E0-bit-MAIN[20][2]">MAIN[20][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[0]-0"><a href="#spartanxl-IO_E0-bit-MAIN[24][3]">MAIN[24][3]</a></td><td>CELL.IMUX_IO_T[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 switchbox INT muxes IMUX_IO_T[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[1]-7"><a href="#spartanxl-IO_E0-bit-MAIN[16][3]">MAIN[16][3]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[1]-6"><a href="#spartanxl-IO_E0-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[1]-5"><a href="#spartanxl-IO_E0-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[1]-4"><a href="#spartanxl-IO_E0-bit-MAIN[23][2]">MAIN[23][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[1]-3"><a href="#spartanxl-IO_E0-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[1]-2"><a href="#spartanxl-IO_E0-bit-MAIN[25][2]">MAIN[25][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[1]-1"><a href="#spartanxl-IO_E0-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[1]-0"><a href="#spartanxl-IO_E0-bit-MAIN[15][2]">MAIN[15][2]</a></td><td>CELL.IMUX_IO_T[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-4"><a class="header" href="#bels-tbuf-4">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[2]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 bel TBUF attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>DRIVE1</td><td id="spartanxl-IO_E0-TBUF[0]-DRIVE1"><a href="#spartanxl-IO_E0-bit-MAIN[25][3]">!MAIN[25][3]</a></td><td id="spartanxl-IO_E0-TBUF[1]-DRIVE1"><a href="#spartanxl-IO_E0-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-4"><a class="header" href="#bels-io-4">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>IK</td><td>in</td><td id="spartanxl-IO_E0-IO[0]-inpinv-IK">CELL.IMUX_IO_IK[0] invert by <a href="#spartanxl-IO_E0-bit-MAIN[2][6]">!MAIN[2][6]</a></td><td id="spartanxl-IO_E0-IO[1]-inpinv-IK">CELL.IMUX_IO_IK[1] invert by <a href="#spartanxl-IO_E0-bit-MAIN[2][3]">!MAIN[2][3]</a></td></tr>

<tr><td>OK</td><td>in</td><td id="spartanxl-IO_E0-IO[0]-inpinv-OK">CELL.IMUX_IO_OK[0] invert by <a href="#spartanxl-IO_E0-bit-MAIN[1][9]">!MAIN[1][9]</a></td><td id="spartanxl-IO_E0-IO[1]-inpinv-OK">CELL.IMUX_IO_OK[1] invert by <a href="#spartanxl-IO_E0-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>O1</td><td>in</td><td>CELL.IMUX_IO_O1[0]</td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><td>O2</td><td>in</td><td>CELL.IMUX_CLB_G1</td><td>CELL.IMUX_CLB_F1</td></tr>

<tr><td>T</td><td>in</td><td id="spartanxl-IO_E0-IO[0]-inpinv-T">CELL.IMUX_IO_T[0] invert by <a href="#spartanxl-IO_E0-bit-MAIN[0][9]">!MAIN[0][9]</a></td><td id="spartanxl-IO_E0-IO[1]-inpinv-T">CELL.IMUX_IO_T[1] invert by <a href="#spartanxl-IO_E0-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>I1</td><td>out</td><td>CELL.OUT_IO_WE_I1[0]</td><td>CELL.OUT_IO_WE_I1[1]</td></tr>

<tr><td>I2</td><td>out</td><td>CELL.OUT_IO_WE_I2[0]</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>SLEW</td><td><a href="#spartanxl-IO_E0-IO[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#spartanxl-IO_E0-IO[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>PULL</td><td><a href="#spartanxl-IO_E0-IO[0]-PULL">[enum: IO_PULL]</a></td><td><a href="#spartanxl-IO_E0-IO[1]-PULL">[enum: IO_PULL]</a></td></tr>

<tr><td>IFF_SRVAL bit 0</td><td id="spartanxl-IO_E0-IO[0]-IFF_SRVAL[0]"><a href="#spartanxl-IO_E0-bit-MAIN[3][6]">!MAIN[3][6]</a></td><td id="spartanxl-IO_E0-IO[1]-IFF_SRVAL[0]"><a href="#spartanxl-IO_E0-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr><td>OFF_SRVAL bit 0</td><td id="spartanxl-IO_E0-IO[0]-OFF_SRVAL[0]"><a href="#spartanxl-IO_E0-bit-MAIN[1][7]">!MAIN[1][7]</a></td><td id="spartanxl-IO_E0-IO[1]-OFF_SRVAL[0]"><a href="#spartanxl-IO_E0-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr><td>READBACK_I1 bit 0</td><td id="spartanxl-IO_E0-IO[0]-READBACK_I1[0]"><a href="#spartanxl-IO_E0-bit-MAIN[0][8]">!MAIN[0][8]</a></td><td id="spartanxl-IO_E0-IO[1]-READBACK_I1[0]"><a href="#spartanxl-IO_E0-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr><td>READBACK_I2 bit 0</td><td id="spartanxl-IO_E0-IO[0]-READBACK_I2[0]"><a href="#spartanxl-IO_E0-bit-MAIN[2][8]">!MAIN[2][8]</a></td><td id="spartanxl-IO_E0-IO[1]-READBACK_I2[0]"><a href="#spartanxl-IO_E0-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr><td>READBACK_OQ bit 0</td><td id="spartanxl-IO_E0-IO[0]-READBACK_OQ[0]"><a href="#spartanxl-IO_E0-bit-MAIN[3][8]">!MAIN[3][8]</a></td><td id="spartanxl-IO_E0-IO[1]-READBACK_OQ[0]"><a href="#spartanxl-IO_E0-bit-MAIN[2][2]">!MAIN[2][2]</a></td></tr>

<tr><td>MUX_I1</td><td><a href="#spartanxl-IO_E0-IO[0]-MUX_I1">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_E0-IO[1]-MUX_I1">[enum: IO_MUX_I]</a></td></tr>

<tr><td>MUX_I2</td><td><a href="#spartanxl-IO_E0-IO[0]-MUX_I2">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_E0-IO[1]-MUX_I2">[enum: IO_MUX_I]</a></td></tr>

<tr><td>IFF_D</td><td><a href="#spartanxl-IO_E0-IO[0]-IFF_D">[enum: IO_IFF_D]</a></td><td><a href="#spartanxl-IO_E0-IO[1]-IFF_D">[enum: IO_IFF_D]</a></td></tr>

<tr><td>OFF_D_INV</td><td id="spartanxl-IO_E0-IO[0]-OFF_D_INV"><a href="#spartanxl-IO_E0-bit-MAIN[3][7]">!MAIN[3][7]</a></td><td id="spartanxl-IO_E0-IO[1]-OFF_D_INV"><a href="#spartanxl-IO_E0-bit-MAIN[1][2]">!MAIN[1][2]</a></td></tr>

<tr><td>MUX_OFF_D</td><td><a href="#spartanxl-IO_E0-IO[0]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td><td><a href="#spartanxl-IO_E0-IO[1]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#spartanxl-IO_E0-IO[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#spartanxl-IO_E0-IO[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>OFF_USED</td><td id="spartanxl-IO_E0-IO[0]-OFF_USED"><a href="#spartanxl-IO_E0-bit-MAIN[4][7]">MAIN[4][7]</a></td><td id="spartanxl-IO_E0-IO[1]-OFF_USED"><a href="#spartanxl-IO_E0-bit-MAIN[3][2]">MAIN[3][2]</a></td></tr>

<tr><td>IFF_CE_ENABLE</td><td id="spartanxl-IO_E0-IO[0]-IFF_CE_ENABLE"><a href="#spartanxl-IO_E0-bit-MAIN[18][8]">!MAIN[18][8]</a></td><td id="spartanxl-IO_E0-IO[1]-IFF_CE_ENABLE"><a href="#spartanxl-IO_E0-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr><td>OFF_CE_ENABLE</td><td id="spartanxl-IO_E0-IO[0]-OFF_CE_ENABLE"><a href="#spartanxl-IO_E0-bit-MAIN[18][9]">!MAIN[18][9]</a></td><td id="spartanxl-IO_E0-IO[1]-OFF_CE_ENABLE"><a href="#spartanxl-IO_E0-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr><td>SYNC_D</td><td><a href="#spartanxl-IO_E0-IO[0]-SYNC_D">[enum: IO_SYNC_D]</a></td><td><a href="#spartanxl-IO_E0-IO[1]-SYNC_D">[enum: IO_SYNC_D]</a></td></tr>

<tr><td>IFF_CE_ENABLE_NO_IQ</td><td id="spartanxl-IO_E0-IO[0]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_E0-bit-MAIN[5][5]">!MAIN[5][5]</a></td><td id="spartanxl-IO_E0-IO[1]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_E0-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr><td>MUX_T</td><td><a href="#spartanxl-IO_E0-IO[0]-MUX_T">[enum: IO_MUX_T]</a></td><td><a href="#spartanxl-IO_E0-IO[1]-MUX_T">[enum: IO_MUX_T]</a></td></tr>

<tr><td>DRIVE</td><td><a href="#spartanxl-IO_E0-IO[0]-DRIVE">[enum: IO_DRIVE]</a></td><td><a href="#spartanxl-IO_E0-IO[1]-DRIVE">[enum: IO_DRIVE]</a></td></tr>

<tr><td>_5V_TOLERANT</td><td id="spartanxl-IO_E0-IO[0]-_5V_TOLERANT"><a href="#spartanxl-IO_E0-bit-MAIN[6][6]">MAIN[6][6]</a></td><td id="spartanxl-IO_E0-IO[1]-_5V_TOLERANT"><a href="#spartanxl-IO_E0-bit-MAIN[5][6]">MAIN[5][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 enum IO_SLEW</caption>
<thead>
<tr id="spartanxl-IO_E0-IO[0]-SLEW"><th>IO[0].SLEW</th><td id="spartanxl-IO_E0-IO[0]-SLEW[0]"><a href="#spartanxl-IO_E0-bit-MAIN[2][9]">MAIN[2][9]</a></td></tr>

<tr id="spartanxl-IO_E0-IO[1]-SLEW"><th>IO[1].SLEW</th><td id="spartanxl-IO_E0-IO[1]-SLEW[0]"><a href="#spartanxl-IO_E0-bit-MAIN[0][0]">MAIN[0][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FAST</td><td>0</td></tr>

<tr><td>SLOW</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 enum IO_PULL</caption>
<thead>
<tr id="spartanxl-IO_E0-IO[0]-PULL"><th>IO[0].PULL</th><td id="spartanxl-IO_E0-IO[0]-PULL[1]"><a href="#spartanxl-IO_E0-bit-MAIN[8][6]">MAIN[8][6]</a></td><td id="spartanxl-IO_E0-IO[0]-PULL[0]"><a href="#spartanxl-IO_E0-bit-MAIN[2][7]">MAIN[2][7]</a></td></tr>

<tr id="spartanxl-IO_E0-IO[1]-PULL"><th>IO[1].PULL</th><td id="spartanxl-IO_E0-IO[1]-PULL[1]"><a href="#spartanxl-IO_E0-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="spartanxl-IO_E0-IO[1]-PULL[0]"><a href="#spartanxl-IO_E0-bit-MAIN[2][1]">MAIN[2][1]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 enum IO_MUX_I</caption>
<thead>
<tr id="spartanxl-IO_E0-IO[0]-MUX_I1"><th>IO[0].MUX_I1</th><td id="spartanxl-IO_E0-IO[0]-MUX_I1[1]"><a href="#spartanxl-IO_E0-bit-MAIN[2][5]">MAIN[2][5]</a></td><td id="spartanxl-IO_E0-IO[0]-MUX_I1[0]"><a href="#spartanxl-IO_E0-bit-MAIN[1][5]">MAIN[1][5]</a></td></tr>

<tr id="spartanxl-IO_E0-IO[1]-MUX_I1"><th>IO[1].MUX_I1</th><td id="spartanxl-IO_E0-IO[1]-MUX_I1[1]"><a href="#spartanxl-IO_E0-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="spartanxl-IO_E0-IO[1]-MUX_I1[0]"><a href="#spartanxl-IO_E0-bit-MAIN[0][4]">MAIN[0][4]</a></td></tr>

<tr id="spartanxl-IO_E0-IO[0]-MUX_I2"><th>IO[0].MUX_I2</th><td id="spartanxl-IO_E0-IO[0]-MUX_I2[1]"><a href="#spartanxl-IO_E0-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="spartanxl-IO_E0-IO[0]-MUX_I2[0]"><a href="#spartanxl-IO_E0-bit-MAIN[0][6]">MAIN[0][6]</a></td></tr>

<tr id="spartanxl-IO_E0-IO[1]-MUX_I2"><th>IO[1].MUX_I2</th><td id="spartanxl-IO_E0-IO[1]-MUX_I2[1]"><a href="#spartanxl-IO_E0-bit-MAIN[1][4]">MAIN[1][4]</a></td><td id="spartanxl-IO_E0-IO[1]-MUX_I2[0]"><a href="#spartanxl-IO_E0-bit-MAIN[0][3]">MAIN[0][3]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>0</td><td>1</td></tr>

<tr><td>IQ</td><td>1</td><td>1</td></tr>

<tr><td>IQL</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 enum IO_IFF_D</caption>
<thead>
<tr id="spartanxl-IO_E0-IO[0]-IFF_D"><th>IO[0].IFF_D</th><td id="spartanxl-IO_E0-IO[0]-IFF_D[1]"><a href="#spartanxl-IO_E0-bit-MAIN[3][5]">MAIN[3][5]</a></td><td id="spartanxl-IO_E0-IO[0]-IFF_D[0]"><a href="#spartanxl-IO_E0-bit-MAIN[1][6]">MAIN[1][6]</a></td></tr>

<tr id="spartanxl-IO_E0-IO[1]-IFF_D"><th>IO[1].IFF_D</th><td id="spartanxl-IO_E0-IO[1]-IFF_D[1]"><a href="#spartanxl-IO_E0-bit-MAIN[3][4]">MAIN[3][4]</a></td><td id="spartanxl-IO_E0-IO[1]-IFF_D[0]"><a href="#spartanxl-IO_E0-bit-MAIN[1][3]">MAIN[1][3]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td><td>0</td></tr>

<tr><td>MEDDELAY</td><td>0</td><td>1</td></tr>

<tr><td>SYNC</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 enum IO_MUX_OFF_D</caption>
<thead>
<tr id="spartanxl-IO_E0-IO[0]-MUX_OFF_D"><th>IO[0].MUX_OFF_D</th><td id="spartanxl-IO_E0-IO[0]-MUX_OFF_D[0]"><a href="#spartanxl-IO_E0-bit-MAIN[0][7]">MAIN[0][7]</a></td></tr>

<tr id="spartanxl-IO_E0-IO[1]-MUX_OFF_D"><th>IO[1].MUX_OFF_D</th><td id="spartanxl-IO_E0-IO[1]-MUX_OFF_D[0]"><a href="#spartanxl-IO_E0-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>1</td></tr>

<tr><td>O2</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 enum IO_MUX_O</caption>
<thead>
<tr id="spartanxl-IO_E0-IO[0]-MUX_O"><th>IO[0].MUX_O</th><td id="spartanxl-IO_E0-IO[0]-MUX_O[3]"><a href="#spartanxl-IO_E0-bit-MAIN[4][8]">MAIN[4][8]</a></td><td id="spartanxl-IO_E0-IO[0]-MUX_O[2]"><a href="#spartanxl-IO_E0-bit-MAIN[1][8]">MAIN[1][8]</a></td><td id="spartanxl-IO_E0-IO[0]-MUX_O[1]"><a href="#spartanxl-IO_E0-bit-MAIN[3][9]">MAIN[3][9]</a></td><td id="spartanxl-IO_E0-IO[0]-MUX_O[0]"><a href="#spartanxl-IO_E0-bit-MAIN[4][9]">MAIN[4][9]</a></td></tr>

<tr id="spartanxl-IO_E0-IO[1]-MUX_O"><th>IO[1].MUX_O</th><td id="spartanxl-IO_E0-IO[1]-MUX_O[3]"><a href="#spartanxl-IO_E0-bit-MAIN[4][1]">MAIN[4][1]</a></td><td id="spartanxl-IO_E0-IO[1]-MUX_O[2]"><a href="#spartanxl-IO_E0-bit-MAIN[3][1]">MAIN[3][1]</a></td><td id="spartanxl-IO_E0-IO[1]-MUX_O[1]"><a href="#spartanxl-IO_E0-bit-MAIN[3][0]">MAIN[3][0]</a></td><td id="spartanxl-IO_E0-IO[1]-MUX_O[0]"><a href="#spartanxl-IO_E0-bit-MAIN[4][0]">MAIN[4][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>O1_INV</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O2</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>O2_INV</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>MUX</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 enum IO_SYNC_D</caption>
<thead>
<tr id="spartanxl-IO_E0-IO[0]-SYNC_D"><th>IO[0].SYNC_D</th><td id="spartanxl-IO_E0-IO[0]-SYNC_D[0]"><a href="#spartanxl-IO_E0-bit-MAIN[4][6]">MAIN[4][6]</a></td></tr>

<tr id="spartanxl-IO_E0-IO[1]-SYNC_D"><th>IO[1].SYNC_D</th><td id="spartanxl-IO_E0-IO[1]-SYNC_D[0]"><a href="#spartanxl-IO_E0-bit-MAIN[4][2]">MAIN[4][2]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 enum IO_MUX_T</caption>
<thead>
<tr id="spartanxl-IO_E0-IO[0]-MUX_T"><th>IO[0].MUX_T</th><td id="spartanxl-IO_E0-IO[0]-MUX_T[0]"><a href="#spartanxl-IO_E0-bit-MAIN[17][2]">MAIN[17][2]</a></td></tr>

<tr id="spartanxl-IO_E0-IO[1]-MUX_T"><th>IO[1].MUX_T</th><td id="spartanxl-IO_E0-IO[1]-MUX_T[0]"><a href="#spartanxl-IO_E0-bit-MAIN[18][3]">MAIN[18][3]</a></td></tr>

</thead>

<tbody>
<tr><td>T</td><td>1</td></tr>

<tr><td>TQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 enum IO_DRIVE</caption>
<thead>
<tr id="spartanxl-IO_E0-IO[0]-DRIVE"><th>IO[0].DRIVE</th><td id="spartanxl-IO_E0-IO[0]-DRIVE[0]"><a href="#spartanxl-IO_E0-bit-MAIN[6][5]">MAIN[6][5]</a></td></tr>

<tr id="spartanxl-IO_E0-IO[1]-DRIVE"><th>IO[1].DRIVE</th><td id="spartanxl-IO_E0-IO[1]-DRIVE[0]"><a href="#spartanxl-IO_E0-bit-MAIN[5][3]">MAIN[5][3]</a></td></tr>

</thead>

<tbody>
<tr><td>_12</td><td>1</td></tr>

<tr><td>_24</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-4"><a class="header" href="#bels-pullup-4">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[2]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartanxl-IO_E0-PULLUP_TBUF[0]-ENABLE"><a href="#spartanxl-IO_E0-bit-MAIN_S[25][7]">!MAIN_S[25][7]</a></td><td id="spartanxl-IO_E0-PULLUP_TBUF[1]-ENABLE"><a href="#spartanxl-IO_E0-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-4"><a class="header" href="#bel-wires-4">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[2]</td><td>TBUF[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[3]</td><td>TBUF[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_F1</td><td>IO[1].O2</td></tr>

<tr><td>CELL.IMUX_CLB_G1</td><td>IO[0].O2</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.IMUX_IO_O1[0]</td><td>IO[0].O1</td></tr>

<tr><td>CELL.IMUX_IO_O1[1]</td><td>IO[1].O1</td></tr>

<tr><td>CELL.IMUX_IO_OK[0]</td><td>IO[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_OK[1]</td><td>IO[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_IK[0]</td><td>IO[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_IK[1]</td><td>IO[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_T[0]</td><td>IO[0].T</td></tr>

<tr><td>CELL.IMUX_IO_T[1]</td><td>IO[1].T</td></tr>

<tr><td>CELL.OUT_IO_WE_I1[0]</td><td>IO[0].I1</td></tr>

<tr><td>CELL.OUT_IO_WE_I1[1]</td><td>IO[1].I1</td></tr>

<tr><td>CELL.OUT_IO_WE_I2[0]</td><td>IO[0].I2</td></tr>

<tr><td>CELL.OUT_IO_WE_I2[1]</td><td>IO[1].I2</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-4"><a class="header" href="#bitstream-4">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="41">Frame</th></tr>

<tr>
<th>F40</th>
<th>F39</th>
<th>F38</th>
<th>F37</th>
<th>F36</th>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td id="spartanxl-IO_E0-bit-MAIN[40][9]" title="MAIN[40][9]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_H_E[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H_E[2] ← CELL.LONG_V[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[39][9]" title="MAIN[39][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_H_E[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[38][9]" title="MAIN[38][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_H_E[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_H_E[7]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[37][9]" title="MAIN[37][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V[7]">INT: !bipass CELL.SINGLE_H_E[7] = CELL.SINGLE_V[7]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[36][9]" title="MAIN[36][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_V[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_V[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[35][9]" title="MAIN[35][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_V[7]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[34][9]" title="MAIN[34][9]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_V[5]">INT: !pass CELL.SINGLE_H[6] ← CELL.LONG_V[5]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[32][9]" title="MAIN[32][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[31][9]" title="MAIN[31][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[30][9]" title="MAIN[30][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[29][9]" title="MAIN[29][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_H2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[28][9]" title="MAIN[28][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V0[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[7]-CELL.TIE_0">INT: !pass CELL.SINGLE_V[7] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_E0[3]">INT: !bipass CELL.SINGLE_H[6] = CELL.DOUBLE_IO_E0[3]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E0[3]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E0[3]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[23][9]" title="MAIN[23][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_IO_E0[3]-CELL.DOUBLE_IO_E2[3]">INT: !bipass CELL.DOUBLE_IO_E0[3] = CELL.DOUBLE_IO_E2[3]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[22][9]" title="MAIN[22][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E1[3]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E1[3]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_E1[3]">INT: !bipass CELL.SINGLE_H[7] = CELL.DOUBLE_IO_E1[3]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E2[3]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E2[3]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_E2[3]">INT: !bipass CELL.SINGLE_H[6] = CELL.DOUBLE_IO_E2[3]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#spartanxl-IO_E0-IO[0]-OFF_CE_ENABLE">IO[0]: ! OFF_CE_ENABLE</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_E0[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_E0[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E0[1]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E0[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_IO_E0[1]-CELL.DOUBLE_IO_E2[1]">INT: !bipass CELL.DOUBLE_IO_E0[1] = CELL.DOUBLE_IO_E2[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E1[1]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E1[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_E1[1]">INT: !bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_E1[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E2[1]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E2[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_E2[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_E2[1]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[1]-2">INT: mux CELL.LONG_IO_V[1] bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_O1[0]-0">INT: mux CELL.IMUX_IO_O1[0] bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_O1[0]-2">INT: mux CELL.IMUX_IO_O1[0] bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_O1[0]-5">INT: mux CELL.IMUX_IO_O1[0] bit 5</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#spartanxl-IO_E0-IO[0]-MUX_O[0]">IO[0]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#spartanxl-IO_E0-IO[0]-MUX_O[1]">IO[0]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#spartanxl-IO_E0-IO[0]-SLEW[0]">IO[0]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#spartanxl-IO_E0-IO[0]-inpinv-OK">IO[0]: !invert OK</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartanxl-IO_E0-IO[0]-inpinv-T">IO[0]: !invert T</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[39][8]" title="MAIN[39][8]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[38][8]" title="MAIN[38][8]">
<a href="#spartanxl-IO_E0-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H_E[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H_E[2]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[37][8]" title="MAIN[37][8]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[36][8]" title="MAIN[36][8]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[35][8]" title="MAIN[35][8]">
<a href="#spartanxl-IO_E0-INT-progbuf-CELL.LONG_V[5]-CELL.SINGLE_H[6]">INT: !buffer CELL.LONG_V[5] ← CELL.SINGLE_H[6]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[33][8]" title="MAIN[33][8]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[32][8]" title="MAIN[32][8]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[31][8]" title="MAIN[31][8]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[29][8]" title="MAIN[29][8]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[27][8]" title="MAIN[27][8]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.SINGLE_H[7] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.SINGLE_H[6] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[2]-0">INT: mux CELL.LONG_IO_V[2] bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[2]-1">INT: mux CELL.LONG_IO_V[2] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[2]-2">INT: mux CELL.LONG_IO_V[2] bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[2]-3">INT: mux CELL.LONG_IO_V[2] bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[3]-1">INT: mux CELL.LONG_IO_V[3] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#spartanxl-IO_E0-IO[0]-IFF_CE_ENABLE">IO[0]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_IO_V[3]">INT: !pass CELL.SINGLE_H[6] ← CELL.LONG_IO_V[3]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[3]-0">INT: mux CELL.LONG_IO_V[3] bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[1]-0">INT: mux CELL.LONG_IO_V[1] bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[1]-1">INT: mux CELL.LONG_IO_V[1] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[1]-3">INT: mux CELL.LONG_IO_V[1] bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.DBUF_IO_V[1]-1">INT: mux CELL.DBUF_IO_V[1] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.DBUF_IO_V[1]-0">INT: mux CELL.DBUF_IO_V[1] bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.DBUF_IO_V[1]-2">INT: mux CELL.DBUF_IO_V[1] bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.DBUF_IO_V[1]-3">INT: mux CELL.DBUF_IO_V[1] bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_O1[0]-3">INT: mux CELL.IMUX_IO_O1[0] bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_O1[0]-1">INT: mux CELL.IMUX_IO_O1[0] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_O1[0]-4">INT: mux CELL.IMUX_IO_O1[0] bit 4</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#spartanxl-IO_E0-IO[0]-MUX_O[3]">IO[0]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#spartanxl-IO_E0-IO[0]-READBACK_OQ[0]">IO[0]: ! READBACK_OQ bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#spartanxl-IO_E0-IO[0]-READBACK_I2[0]">IO[0]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#spartanxl-IO_E0-IO[0]-MUX_O[2]">IO[0]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#spartanxl-IO_E0-IO[0]-READBACK_I1[0]">IO[0]: ! READBACK_I1 bit 0</a>
</td>
</tr>

<tr><td>B7</td>
<td id="spartanxl-IO_E0-bit-MAIN[40][7]" title="MAIN[40][7]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_H[5]">INT: !pass CELL.SINGLE_V[6] ← CELL.LONG_H[5]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[39][7]" title="MAIN[39][7]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_H_E[3]-CELL.LONG_V[2]">INT: !pass CELL.SINGLE_H_E[3] ← CELL.LONG_V[2]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[38][7]" title="MAIN[38][7]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_V[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_V[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[37][7]" title="MAIN[37][7]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_H_E[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[36][7]" title="MAIN[36][7]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[35][7]" title="MAIN[35][7]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_H_E[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_H_E[6]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[34][7]" title="MAIN[34][7]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V[6]">INT: !bipass CELL.SINGLE_H_E[6] = CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[33][7]" title="MAIN[33][7]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[32][7]" title="MAIN[32][7]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[31][7]" title="MAIN[31][7]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[30][7]" title="MAIN[30][7]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[29][7]" title="MAIN[29][7]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V0[0]">INT: !bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[4]-CELL.LONG_H_BUF[3]">INT: !pass CELL.SINGLE_V[4] ← CELL.LONG_H_BUF[3]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_H[4]-1">INT: mux CELL.LONG_H[4] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.DOUBLE_H1[0] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_H[4]-0">INT: mux CELL.LONG_H[4] bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.DOUBLE_H0[0] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_H[5]-0">INT: mux CELL.LONG_H[5] bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#spartanxl-IO_E0-IO[1]-IFF_CE_ENABLE">IO[1]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.DOUBLE_IO_E0[3]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_E0[3] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.DOUBLE_IO_E0[1]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_E0[1] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_H[5]-2">INT: mux CELL.LONG_H[5] bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#spartanxl-IO_E0-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_IO_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_IO_V[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[0]-5">INT: mux CELL.IMUX_IO_IK[0] bit 5</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[0]-6">INT: mux CELL.IMUX_IO_IK[0] bit 6</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[0]-1">INT: mux CELL.IMUX_IO_IK[0] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[0]-4">INT: mux CELL.IMUX_IO_IK[0] bit 4</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[0]-2">INT: mux CELL.IMUX_IO_IK[0] bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[0]-3">INT: mux CELL.IMUX_IO_IK[0] bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[0]-0">INT: mux CELL.IMUX_IO_IK[0] bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[0]-7">INT: mux CELL.IMUX_IO_IK[0] bit 7</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#spartanxl-IO_E0-IO[0]-OFF_USED">IO[0]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#spartanxl-IO_E0-IO[0]-OFF_D_INV">IO[0]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#spartanxl-IO_E0-IO[0]-PULL[0]">IO[0]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#spartanxl-IO_E0-IO[0]-OFF_SRVAL[0]">IO[0]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#spartanxl-IO_E0-IO[0]-MUX_OFF_D[0]">IO[0]:  MUX_OFF_D bit 0</a>
</td>
</tr>

<tr><td>B6</td>
<td id="spartanxl-IO_E0-bit-MAIN[40][6]" title="MAIN[40][6]">
<a href="#spartanxl-IO_E0-INT-progbuf-CELL.LONG_H[5]-CELL.SINGLE_V[6]">INT: !buffer CELL.LONG_H[5] ← CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[39][6]" title="MAIN[39][6]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[38][6]" title="MAIN[38][6]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[37][6]" title="MAIN[37][6]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[36][6]" title="MAIN[36][6]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#spartanxl-IO_E0-INT-progbuf-CELL.LONG_V[2]-CELL.SINGLE_H_E[3]">INT: !buffer CELL.LONG_V[2] ← CELL.SINGLE_H_E[3]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_H2[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V0[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#spartanxl-IO_E0-INT-progbuf-CELL.LONG_V[4]-CELL.SINGLE_H[5]">INT: !buffer CELL.LONG_V[4] ← CELL.SINGLE_H[5]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[0]-CELL.TIE_0">INT: !pass CELL.SINGLE_V[0] ← CELL.TIE_0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_H[4]-2">INT: mux CELL.LONG_H[4] bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.DOUBLE_H1[1] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.DOUBLE_IO_E2[3]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_E2[3] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_H[5]-1">INT: mux CELL.LONG_H[5] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.DOUBLE_IO_E0[0]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_E0[0] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#spartanxl-IO_E0-IO[1]-OFF_CE_ENABLE">IO[1]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.DOUBLE_IO_E0[2]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_E0[2] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[0]-6">INT: mux CELL.IMUX_IO_OK[0] bit 6</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.DOUBLE_IO_E2[1]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_E2[1] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[0]-1">INT: mux CELL.IMUX_IO_OK[0] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[0]-4">INT: mux CELL.IMUX_IO_OK[0] bit 4</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[0]-2">INT: mux CELL.IMUX_IO_OK[0] bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[0]-3">INT: mux CELL.IMUX_IO_OK[0] bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[0]-0">INT: mux CELL.IMUX_IO_OK[0] bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#spartanxl-IO_E0-IO[0]-PULL[1]">IO[0]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[0]-7">INT: mux CELL.IMUX_IO_OK[0] bit 7</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#spartanxl-IO_E0-IO[0]-_5V_TOLERANT">IO[0]:  _5V_TOLERANT</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#spartanxl-IO_E0-IO[1]-_5V_TOLERANT">IO[1]:  _5V_TOLERANT</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#spartanxl-IO_E0-IO[0]-SYNC_D[0]">IO[0]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#spartanxl-IO_E0-IO[0]-IFF_SRVAL[0]">IO[0]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#spartanxl-IO_E0-IO[0]-inpinv-IK">IO[0]: !invert IK</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#spartanxl-IO_E0-IO[0]-IFF_D[0]">IO[0]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartanxl-IO_E0-IO[0]-MUX_I2[0]">IO[0]:  MUX_I2 bit 0</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartanxl-IO_E0-bit-MAIN[40][5]" title="MAIN[40][5]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_H[4]">INT: !pass CELL.SINGLE_V[5] ← CELL.LONG_H[4]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[39][5]" title="MAIN[39][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_V[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_V[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[38][5]" title="MAIN[38][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_H_E[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[37][5]" title="MAIN[37][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[36][5]" title="MAIN[36][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V[5]">INT: !bipass CELL.SINGLE_H_E[5] = CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_H_E[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_H_E[5]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[33][5]" title="MAIN[33][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V0[1]">INT: !bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[32][5]" title="MAIN[32][5]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_H_E[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H_E[1] ← CELL.LONG_V[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_E0[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_E0[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[0]-0">INT: mux CELL.LONG_IO_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E0[0]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E0[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_IO_E0[0]-CELL.DOUBLE_IO_E2[0]">INT: !bipass CELL.DOUBLE_IO_E0[0] = CELL.DOUBLE_IO_E2[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_IO_V[0]-1">INT: mux CELL.LONG_IO_V[0] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E1[0]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E1[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_E1[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_E1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E2[0]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E2[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_E2[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_E2[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.DOUBLE_IO_E2[0]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_E2[0] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E2[2]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E2[2]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_E2[2]">INT: !bipass CELL.SINGLE_H[4] = CELL.DOUBLE_IO_E2[2]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#spartanxl-IO_E0-INT-progbuf-CELL.LONG_H[3]-CELL.SINGLE_V[4]">INT: !buffer CELL.LONG_H[3] ← CELL.SINGLE_V[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[0]-5">INT: mux CELL.IMUX_IO_OK[0] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#spartanxl-IO_E0-IO[0]-DRIVE[0]">IO[0]:  DRIVE bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#spartanxl-IO_E0-IO[0]-IFF_CE_ENABLE_NO_IQ">IO[0]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#spartanxl-IO_E0-IO[1]-IFF_CE_ENABLE_NO_IQ">IO[1]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#spartanxl-IO_E0-IO[0]-IFF_D[1]">IO[0]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#spartanxl-IO_E0-IO[0]-MUX_I1[1]">IO[0]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#spartanxl-IO_E0-IO[0]-MUX_I1[0]">IO[0]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartanxl-IO_E0-IO[0]-MUX_I2[1]">IO[0]:  MUX_I2 bit 1</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartanxl-IO_E0-bit-MAIN[40][4]" title="MAIN[40][4]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.DOUBLE_V1[1] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[39][4]" title="MAIN[39][4]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[6] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[38][4]" title="MAIN[38][4]">
<a href="#spartanxl-IO_E0-INT-progbuf-CELL.LONG_H[4]-CELL.SINGLE_V[5]">INT: !buffer CELL.LONG_H[4] ← CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[37][4]" title="MAIN[37][4]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_WE_I2[1]">INT: !pass CELL.DOUBLE_V0[1] ← CELL.OUT_IO_WE_I2[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[36][4]" title="MAIN[36][4]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_WE_I2[1]">INT: !pass CELL.SINGLE_V[5] ← CELL.OUT_IO_WE_I2[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_YQ_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_YQ_E</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[34][4]" title="MAIN[34][4]">
<a href="#spartanxl-IO_E0-INT-progbuf-CELL.LONG_V[3]-CELL.SINGLE_H[4]">INT: !buffer CELL.LONG_V[3] ← CELL.SINGLE_H[4]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[33][4]" title="MAIN[33][4]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[4]-CELL.LONG_V[3]">INT: !pass CELL.SINGLE_H[4] ← CELL.LONG_V[3]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[32][4]" title="MAIN[32][4]">
<a href="#spartanxl-IO_E0-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H_E[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H_E[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[31][4]" title="MAIN[31][4]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_CLB_Y_E">INT: !pass CELL.DOUBLE_V1[0] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_WE_I2[1]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_WE_I2[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#spartanxl-IO_E0-INT-progbuf-CELL.LONG_H[2]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_H[2] ← CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_CLB_YQ_E">INT: !pass CELL.DOUBLE_V0[0] ← CELL.OUT_CLB_YQ_E</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.DOUBLE_H0[1] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_IO_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_IO_V[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_H[5] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_IO_V[2]">INT: !pass CELL.SINGLE_H[5] ← CELL.LONG_IO_V[2]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[0]-6">INT: mux CELL.IMUX_IO_T[0] bit 6</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_E0[2]">INT: !bipass CELL.SINGLE_H[4] = CELL.DOUBLE_IO_E0[2]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E0[2]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E0[2]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_IO_E0[2]-CELL.DOUBLE_IO_E2[2]">INT: !bipass CELL.DOUBLE_IO_E0[2] = CELL.DOUBLE_IO_E2[2]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_E1[2]">INT: !bipass CELL.SINGLE_H[5] = CELL.DOUBLE_IO_E1[2]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.DOUBLE_IO_E2[2]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_E2[2] ← CELL.DBUF_IO_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#spartanxl-IO_E0-IO[1]-IFF_D[1]">IO[1]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#spartanxl-IO_E0-IO[1]-MUX_I1[1]">IO[1]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#spartanxl-IO_E0-IO[1]-MUX_I2[1]">IO[1]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartanxl-IO_E0-IO[1]-MUX_I1[0]">IO[1]:  MUX_I1 bit 0</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartanxl-IO_E0-bit-MAIN[40][3]" title="MAIN[40][3]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F3-0">INT: mux CELL.IMUX_CLB_F3 bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[39][3]" title="MAIN[39][3]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[38][3]" title="MAIN[38][3]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_CLB_YQ_E">INT: !pass CELL.SINGLE_V[7] ← CELL.OUT_CLB_YQ_E</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[37][3]" title="MAIN[37][3]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_C3-1">INT: mux CELL.IMUX_CLB_C3 bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[36][3]" title="MAIN[36][3]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G3-1">INT: mux CELL.IMUX_CLB_G3 bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F1-3">INT: mux CELL.IMUX_CLB_F1 bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_V[4]">INT: !pass CELL.SINGLE_H[5] ← CELL.LONG_V[4]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G1-6">INT: mux CELL.IMUX_CLB_G1 bit 6</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#spartanxl-IO_E0-TBUF[0]-DRIVE1">TBUF[0]: ! DRIVE1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[0]-0">INT: mux CELL.IMUX_IO_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[0]-2">INT: mux CELL.IMUX_IO_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.DBUF_IO_V[0]-0">INT: mux CELL.DBUF_IO_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.DBUF_IO_V[0]-3">INT: mux CELL.DBUF_IO_V[0] bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[0]-7">INT: mux CELL.IMUX_IO_T[0] bit 7</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[0]-3">INT: mux CELL.IMUX_IO_T[0] bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#spartanxl-IO_E0-IO[1]-MUX_T[0]">IO[1]:  MUX_T bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[1]-3">INT: mux CELL.IMUX_IO_T[1] bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[1]-7">INT: mux CELL.IMUX_IO_T[1] bit 7</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#spartanxl-IO_E0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E1[2]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E1[2]</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[1]-6">INT: mux CELL.IMUX_IO_T[1] bit 6</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#spartanxl-IO_E0-TBUF[1]-DRIVE1">TBUF[1]: ! DRIVE1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G3-0">INT: mux CELL.IMUX_CLB_G3 bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[1]-0">INT: mux CELL.IMUX_IO_IK[1] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#spartanxl-IO_E0-IO[1]-IFF_SRVAL[0]">IO[1]: ! IFF_SRVAL bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[1]-5">INT: mux CELL.IMUX_IO_IK[1] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#spartanxl-IO_E0-IO[1]-DRIVE[0]">IO[1]:  DRIVE bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#spartanxl-IO_E0-IO[1]-READBACK_I1[0]">IO[1]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#spartanxl-IO_E0-IO[1]-READBACK_I2[0]">IO[1]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#spartanxl-IO_E0-IO[1]-inpinv-IK">IO[1]: !invert IK</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#spartanxl-IO_E0-IO[1]-IFF_D[0]">IO[1]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartanxl-IO_E0-IO[1]-MUX_I2[0]">IO[1]:  MUX_I2 bit 0</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartanxl-IO_E0-bit-MAIN[40][2]" title="MAIN[40][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F3-2">INT: mux CELL.IMUX_CLB_F3 bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[39][2]" title="MAIN[39][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F3-6">INT: mux CELL.IMUX_CLB_F3 bit 6</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[38][2]" title="MAIN[38][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F3-8">INT: mux CELL.IMUX_CLB_F3 bit 8</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[37][2]" title="MAIN[37][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_C3-2">INT: mux CELL.IMUX_CLB_C3 bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[36][2]" title="MAIN[36][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_C3-3">INT: mux CELL.IMUX_CLB_C3 bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G3-2">INT: mux CELL.IMUX_CLB_G3 bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G3-5">INT: mux CELL.IMUX_CLB_G3 bit 5</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G3-8">INT: mux CELL.IMUX_CLB_G3 bit 8</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F1-0">INT: mux CELL.IMUX_CLB_F1 bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F1-7">INT: mux CELL.IMUX_CLB_F1 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G1-0">INT: mux CELL.IMUX_CLB_G1 bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[1]-2">INT: mux CELL.IMUX_IO_T[1] bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.DBUF_IO_V[0]-2">INT: mux CELL.DBUF_IO_V[0] bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[1]-4">INT: mux CELL.IMUX_IO_T[1] bit 4</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.DBUF_IO_V[0]-1">INT: mux CELL.DBUF_IO_V[0] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[0]-4">INT: mux CELL.IMUX_IO_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[0]-1">INT: mux CELL.IMUX_IO_T[0] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[0]-5">INT: mux CELL.IMUX_IO_T[0] bit 5</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[1]-5">INT: mux CELL.IMUX_IO_T[1] bit 5</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#spartanxl-IO_E0-IO[0]-MUX_T[0]">IO[0]:  MUX_T bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[1]-1">INT: mux CELL.IMUX_IO_T[1] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_T[1]-0">INT: mux CELL.IMUX_IO_T[1] bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[1]-1">INT: mux CELL.IMUX_IO_OK[1] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[1]-2">INT: mux CELL.IMUX_IO_OK[1] bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[1]-4">INT: mux CELL.IMUX_IO_OK[1] bit 4</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[1]-4">INT: mux CELL.IMUX_IO_IK[1] bit 4</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[1]-1">INT: mux CELL.IMUX_IO_IK[1] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[1]-0">INT: mux CELL.IMUX_IO_OK[1] bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[1]-5">INT: mux CELL.IMUX_IO_OK[1] bit 5</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[1]-6">INT: mux CELL.IMUX_IO_OK[1] bit 6</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[1]-3">INT: mux CELL.IMUX_IO_OK[1] bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_OK[1]-7">INT: mux CELL.IMUX_IO_OK[1] bit 7</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#spartanxl-IO_E0-IO[1]-SYNC_D[0]">IO[1]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#spartanxl-IO_E0-IO[1]-OFF_USED">IO[1]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#spartanxl-IO_E0-IO[1]-READBACK_OQ[0]">IO[1]: ! READBACK_OQ bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#spartanxl-IO_E0-IO[1]-OFF_D_INV">IO[1]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartanxl-IO_E0-IO[1]-MUX_OFF_D[0]">IO[1]:  MUX_OFF_D bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartanxl-IO_E0-bit-MAIN[40][1]" title="MAIN[40][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F3-5">INT: mux CELL.IMUX_CLB_F3 bit 5</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[39][1]" title="MAIN[39][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F3-3">INT: mux CELL.IMUX_CLB_F3 bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[38][1]" title="MAIN[38][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_C3-0">INT: mux CELL.IMUX_CLB_C3 bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[37][1]" title="MAIN[37][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_C3-5">INT: mux CELL.IMUX_CLB_C3 bit 5</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[36][1]" title="MAIN[36][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_C3-6">INT: mux CELL.IMUX_CLB_C3 bit 6</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G3-7">INT: mux CELL.IMUX_CLB_G3 bit 7</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G3-3">INT: mux CELL.IMUX_CLB_G3 bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G3-6">INT: mux CELL.IMUX_CLB_G3 bit 6</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F1-5">INT: mux CELL.IMUX_CLB_F1 bit 5</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F1-2">INT: mux CELL.IMUX_CLB_F1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G1-4">INT: mux CELL.IMUX_CLB_G1 bit 4</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G1-3">INT: mux CELL.IMUX_CLB_G1 bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G1-2">INT: mux CELL.IMUX_CLB_G1 bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_H[0]-1">INT: mux CELL.LONG_H[0] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_H[0]-2">INT: mux CELL.LONG_H[0] bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[0]-4">INT: mux CELL.IMUX_TBUF_I[0] bit 4</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[0]-1">INT: mux CELL.IMUX_TBUF_I[0] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_T[1]-3">INT: mux CELL.IMUX_TBUF_T[1] bit 3</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_T[1]-2">INT: mux CELL.IMUX_TBUF_T[1] bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[1]-4">INT: mux CELL.IMUX_TBUF_I[1] bit 4</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[1]-0">INT: mux CELL.IMUX_TBUF_I[1] bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[1]-5">INT: mux CELL.IMUX_TBUF_I[1] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_H[1]-2">INT: mux CELL.LONG_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_O1[1]-1">INT: mux CELL.IMUX_IO_O1[1] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[1]-2">INT: mux CELL.IMUX_IO_IK[1] bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[1]-6">INT: mux CELL.IMUX_IO_IK[1] bit 6</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[1]-3">INT: mux CELL.IMUX_IO_IK[1] bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_IK[1]-7">INT: mux CELL.IMUX_IO_IK[1] bit 7</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#spartanxl-IO_E0-IO[1]-MUX_O[3]">IO[1]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#spartanxl-IO_E0-IO[1]-MUX_O[2]">IO[1]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#spartanxl-IO_E0-IO[1]-PULL[0]">IO[1]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#spartanxl-IO_E0-IO[1]-OFF_SRVAL[0]">IO[1]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#spartanxl-IO_E0-IO[1]-PULL[1]">IO[1]:  PULL bit 1</a>
</td>
</tr>

<tr><td>B0</td>
<td id="spartanxl-IO_E0-bit-MAIN[40][0]" title="MAIN[40][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F3-7">INT: mux CELL.IMUX_CLB_F3 bit 7</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[39][0]" title="MAIN[39][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F3-1">INT: mux CELL.IMUX_CLB_F3 bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[38][0]" title="MAIN[38][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F3-4">INT: mux CELL.IMUX_CLB_F3 bit 4</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[37][0]" title="MAIN[37][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_C3-4">INT: mux CELL.IMUX_CLB_C3 bit 4</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[36][0]" title="MAIN[36][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_C3-7">INT: mux CELL.IMUX_CLB_C3 bit 7</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G3-4">INT: mux CELL.IMUX_CLB_G3 bit 4</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G3-9">INT: mux CELL.IMUX_CLB_G3 bit 9</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F1-6">INT: mux CELL.IMUX_CLB_F1 bit 6</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F1-1">INT: mux CELL.IMUX_CLB_F1 bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_F1-4">INT: mux CELL.IMUX_CLB_F1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G1-5">INT: mux CELL.IMUX_CLB_G1 bit 5</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G1-1">INT: mux CELL.IMUX_CLB_G1 bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_CLB_G1-7">INT: mux CELL.IMUX_CLB_G1 bit 7</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_H[0]-0">INT: mux CELL.LONG_H[0] bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[0]-2">INT: mux CELL.IMUX_TBUF_I[0] bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[0]-0">INT: mux CELL.IMUX_TBUF_I[0] bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[0]-3">INT: mux CELL.IMUX_TBUF_I[0] bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_T[0]-2">INT: mux CELL.IMUX_TBUF_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_T[0]-3">INT: mux CELL.IMUX_TBUF_T[0] bit 3</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_T[0]-4">INT: mux CELL.IMUX_TBUF_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_T[1]-4">INT: mux CELL.IMUX_TBUF_T[1] bit 4</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[1]-2">INT: mux CELL.IMUX_TBUF_I[1] bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[1]-1">INT: mux CELL.IMUX_TBUF_I[1] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_TBUF_I[1]-3">INT: mux CELL.IMUX_TBUF_I[1] bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_H[1]-1">INT: mux CELL.LONG_H[1] bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.LONG_H[1]-0">INT: mux CELL.LONG_H[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_O1[1]-0">INT: mux CELL.IMUX_IO_O1[1] bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_O1[1]-3">INT: mux CELL.IMUX_IO_O1[1] bit 3</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#spartanxl-IO_E0-INT-mux-CELL.IMUX_IO_O1[1]-2">INT: mux CELL.IMUX_IO_O1[1] bit 2</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#spartanxl-IO_E0-IO[1]-MUX_O[0]">IO[1]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#spartanxl-IO_E0-IO[1]-MUX_O[1]">IO[1]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#spartanxl-IO_E0-IO[1]-inpinv-OK">IO[1]: !invert OK</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#spartanxl-IO_E0-IO[1]-inpinv-T">IO[1]: !invert T</a>
</td>
<td id="spartanxl-IO_E0-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#spartanxl-IO_E0-IO[1]-SLEW[0]">IO[1]:  SLEW bit 0</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 rect MAIN_S</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="41">Frame</th></tr>

<tr>
<th>F40</th>
<th>F39</th>
<th>F38</th>
<th>F37</th>
<th>F36</th>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN_S[33][9]" title="MAIN_S[33][9]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_H_BUF[2]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_H_BUF[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN_S[34][8]" title="MAIN_S[34][8]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN_S[30][8]" title="MAIN_S[30][8]">
<a href="#spartanxl-IO_E0-INT-progbuf-CELL.LONG_H[1]-CELL.SINGLE_V[2]">INT: !buffer CELL.LONG_H[1] ← CELL.SINGLE_V[2]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN_S[28][8]" title="MAIN_S[28][8]">
<a href="#spartanxl-IO_E0-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.LONG_H[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN_S[26][8]" title="MAIN_S[26][8]">
<a href="#spartanxl-IO_E0-INT-progbuf-CELL.LONG_H[0]-CELL.SINGLE_V[1]">INT: !buffer CELL.LONG_H[0] ← CELL.SINGLE_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E0-bit-MAIN_S[25][7]" title="MAIN_S[25][7]">
<a href="#spartanxl-IO_E0-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0 rect MAIN_W</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_e0_n"><a class="header" href="#tile-io_e0_n">Tile IO_E0_N</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-5"><a class="header" href="#switchbox-int-5">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H_BUF[2]</td><td>CELL.LONG_H[2]</td></tr>

<tr><td>CELL.LONG_H_BUF[3]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_H[0]-CELL.SINGLE_V[1]"><td>CELL.LONG_H[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN_S[26][8]">!MAIN_S[26][8]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_H[1]-CELL.SINGLE_V[2]"><td>CELL.LONG_H[1]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN_S[30][8]">!MAIN_S[30][8]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_H[2]-CELL.SINGLE_V[3]"><td>CELL.LONG_H[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[27][4]">!MAIN[27][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_H[3]-CELL.SINGLE_V[4]"><td>CELL.LONG_H[3]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_H[4]-CELL.SINGLE_V[5]"><td>CELL.LONG_H[4]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[38][4]">!MAIN[38][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_H[5]-CELL.SINGLE_V[6]"><td>CELL.LONG_H[5]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[40][6]">!MAIN[40][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H_E[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[32][4]">!MAIN[32][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H_E[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[38][8]">!MAIN[38][8]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_V[2]-CELL.SINGLE_H_E[3]"><td>CELL.LONG_V[2]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[34][6]">!MAIN[34][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_V[3]-CELL.SINGLE_H[4]"><td>CELL.LONG_V[3]</td><td>CELL.SINGLE_H[4]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[34][4]">!MAIN[34][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_V[4]-CELL.SINGLE_H[5]"><td>CELL.LONG_V[4]</td><td>CELL.SINGLE_H[5]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[31][6]">!MAIN[31][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_V[5]-CELL.SINGLE_H[6]"><td>CELL.LONG_V[5]</td><td>CELL.SINGLE_H[6]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[35][8]">!MAIN[35][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_WE_I2_S1"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[24][4]">!MAIN[24][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_IO_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_IO_V[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[22][4]">!MAIN[22][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_IO_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_IO_V[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_WE_I1[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_WE_I1_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[15][8]">!MAIN[15][8]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[4]-CELL.LONG_V[3]"><td>CELL.SINGLE_H[4]</td><td>CELL.LONG_V[3]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[33][4]">!MAIN[33][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_WE_I2_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[25][4]">!MAIN[25][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_V[4]"><td>CELL.SINGLE_H[5]</td><td>CELL.LONG_V[4]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[27][3]">!MAIN[27][3]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_IO_V[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.LONG_IO_V[2]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[19][4]">!MAIN[19][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_H[5]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[20][4]">!MAIN[20][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_V[5]"><td>CELL.SINGLE_H[6]</td><td>CELL.LONG_V[5]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[34][9]">!MAIN[34][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_IO_V[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.LONG_IO_V[3]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[17][8]">!MAIN[17][8]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_IO_WE_I1[0]"><td>CELL.SINGLE_H[6]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[24][8]">!MAIN[24][8]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_IO_WE_I1_S1"><td>CELL.SINGLE_H[7]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[25][8]">!MAIN[25][8]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H_E[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.LONG_V[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[32][5]">!MAIN[32][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H_E[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.LONG_V[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[40][9]">!MAIN[40][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H_E[3]-CELL.LONG_V[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.LONG_V[2]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[39][7]">!MAIN[39][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[0]-CELL.TIE_0"><td>CELL.SINGLE_V[0]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[26][6]">!MAIN[26][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[28][4]">!MAIN[28][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.LONG_H[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN_S[28][8]">!MAIN_S[28][8]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_WE_I2[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_WE_I2[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[29][4]">!MAIN[29][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN_S[34][8]">!MAIN_S[34][8]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[30][4]">!MAIN[30][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_H_BUF[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_H_BUF[2]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN_S[33][9]">!MAIN_S[33][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_YQ_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_YQ_E</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[35][4]">!MAIN[35][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[4]-CELL.LONG_H_BUF[3]"><td>CELL.SINGLE_V[4]</td><td>CELL.LONG_H_BUF[3]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[26][7]">!MAIN[26][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[39][3]">!MAIN[39][3]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_H[4]"><td>CELL.SINGLE_V[5]</td><td>CELL.LONG_H[4]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[40][5]">!MAIN[40][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_WE_I2[1]"><td>CELL.SINGLE_V[5]</td><td>CELL.OUT_IO_WE_I2[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[36][4]">!MAIN[36][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_H[5]"><td>CELL.SINGLE_V[6]</td><td>CELL.LONG_H[5]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[40][7]">!MAIN[40][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[6]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[39][4]">!MAIN[39][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[7]-CELL.TIE_0"><td>CELL.SINGLE_V[7]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[26][9]">!MAIN[26][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_CLB_YQ_E"><td>CELL.SINGLE_V[7]</td><td>CELL.OUT_CLB_YQ_E</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[38][3]">!MAIN[38][3]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_IO_WE_I1[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_WE_I2_S1"><td>CELL.DOUBLE_H0[1]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[23][4]">!MAIN[23][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_IO_WE_I1_S1"><td>CELL.DOUBLE_H1[0]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[23][7]">!MAIN[23][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_WE_I2[0]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[23][6]">!MAIN[23][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_CLB_YQ_E"><td>CELL.DOUBLE_V0[0]</td><td>CELL.OUT_CLB_YQ_E</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[26][4]">!MAIN[26][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_WE_I2[1]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.OUT_IO_WE_I2[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[37][4]">!MAIN[37][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_CLB_Y_E"><td>CELL.DOUBLE_V1[0]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[31][4]">!MAIN[31][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_WE_I2[0]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[40][4]">!MAIN[40][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_IO_E0[0]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_E0[0]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_IO_E0[1]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_E0[1]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_IO_E0[2]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_E0[2]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_IO_E0[3]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_E0[3]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_IO_E2[0]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_E2[0]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_IO_E2[1]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_E2[1]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_IO_E2[2]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_E2[2]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[13][4]">!MAIN[13][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_IO_E2[3]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_E2[3]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[22][6]">!MAIN[22][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[28][6]">!MAIN[28][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[27][5]">!MAIN[27][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[30][3]">!MAIN[30][3]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_E0[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.DOUBLE_IO_E0[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_E2[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.DOUBLE_IO_E2[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[30][5]">!MAIN[30][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[29][5]">!MAIN[29][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[29][3]">!MAIN[29][3]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_E1[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.DOUBLE_IO_E1[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[32][8]">!MAIN[32][8]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[31][8]">!MAIN[31][8]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[33][8]">!MAIN[33][8]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_E0[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.DOUBLE_IO_E0[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[16][9]">!MAIN[16][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_E2[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.DOUBLE_IO_E2[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[10][9]">!MAIN[10][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[31][7]">!MAIN[31][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[28][7]">!MAIN[28][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[30][7]">!MAIN[30][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_E1[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.DOUBLE_IO_E1[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[12][9]">!MAIN[12][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[36][6]">!MAIN[36][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[39][6]">!MAIN[39][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[35][6]">!MAIN[35][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_E0[2]"><td>CELL.SINGLE_H[4]</td><td>CELL.DOUBLE_IO_E0[2]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_E2[2]"><td>CELL.SINGLE_H[4]</td><td>CELL.DOUBLE_IO_E2[2]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[13][5]">!MAIN[13][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_H_E[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_H_E[5]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[35][5]">!MAIN[35][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[36][3]">!MAIN[36][3]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[37][5]">!MAIN[37][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_E1[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.DOUBLE_IO_E1[2]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[14][4]">!MAIN[14][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_H_E[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_H_E[6]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[35][7]">!MAIN[35][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[36][8]">!MAIN[36][8]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[36][7]">!MAIN[36][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_E0[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.DOUBLE_IO_E0[3]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[25][9]">!MAIN[25][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_E2[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.DOUBLE_IO_E2[3]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[19][9]">!MAIN[19][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_H_E[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_H_E[7]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[38][9]">!MAIN[38][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_V[7]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[35][9]">!MAIN[35][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[37][8]">!MAIN[37][8]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_E1[3]"><td>CELL.SINGLE_H[7]</td><td>CELL.DOUBLE_IO_E1[3]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[21][9]">!MAIN[21][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[26][5]">!MAIN[26][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[28][5]">!MAIN[28][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[30][6]">!MAIN[30][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[31][5]">!MAIN[31][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[31][9]">!MAIN[31][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[32][9]">!MAIN[32][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[32][7]">!MAIN[32][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[33][7]">!MAIN[33][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[39][8]">!MAIN[39][8]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[37][6]">!MAIN[37][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V[5]"><td>CELL.SINGLE_H_E[5]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[36][5]">!MAIN[36][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_H_E[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[38][5]">!MAIN[38][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V[6]"><td>CELL.SINGLE_H_E[6]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[34][7]">!MAIN[34][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_H_E[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[37][7]">!MAIN[37][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V[7]"><td>CELL.SINGLE_H_E[7]</td><td>CELL.SINGLE_V[7]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[37][9]">!MAIN[37][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_H_E[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[39][9]">!MAIN[39][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[29][6]">!MAIN[29][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[31][3]">!MAIN[31][3]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[30][9]">!MAIN[30][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[27][7]">!MAIN[27][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[38][6]">!MAIN[38][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_V[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_V[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[39][5]">!MAIN[39][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_V[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_V[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[38][7]">!MAIN[38][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_V[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_V[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[36][9]">!MAIN[36][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_H2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_H2[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[29][9]">!MAIN[29][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V0[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_V0[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[27][9]">!MAIN[27][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[28][9]">!MAIN[28][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E0[1]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_E0[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[15][9]">!MAIN[15][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E1[1]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_E1[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[13][9]">!MAIN[13][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E2[1]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_E2[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[11][9]">!MAIN[11][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_H2[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_H2[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[33][6]">!MAIN[33][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V0[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_V0[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[32][6]">!MAIN[32][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[33][3]">!MAIN[33][3]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E0[2]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_E0[2]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E1[2]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_E1[2]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[15][3]">!MAIN[15][3]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E2[2]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_E2[2]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E0[0]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_E0[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[23][5]">!MAIN[23][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E1[0]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_E1[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E2[0]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_E2[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E0[3]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_E0[3]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[24][9]">!MAIN[24][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E1[3]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_E1[3]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[22][9]">!MAIN[22][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E2[3]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_E2[3]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[20][9]">!MAIN[20][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V0[0]"><td>CELL.DOUBLE_H2[0]</td><td>CELL.DOUBLE_V0[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[29][7]">!MAIN[29][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_H2[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[29][8]">!MAIN[29][8]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V0[1]"><td>CELL.DOUBLE_H2[1]</td><td>CELL.DOUBLE_V0[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[33][5]">!MAIN[33][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_H2[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[34][5]">!MAIN[34][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[27][8]">!MAIN[27][8]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[34][3]">!MAIN[34][3]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_IO_E0[0]-CELL.DOUBLE_IO_E2[0]"><td>CELL.DOUBLE_IO_E0[0]</td><td>CELL.DOUBLE_IO_E2[0]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[22][5]">!MAIN[22][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_IO_E0[1]-CELL.DOUBLE_IO_E2[1]"><td>CELL.DOUBLE_IO_E0[1]</td><td>CELL.DOUBLE_IO_E2[1]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[14][9]">!MAIN[14][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_IO_E0[2]-CELL.DOUBLE_IO_E2[2]"><td>CELL.DOUBLE_IO_E0[2]</td><td>CELL.DOUBLE_IO_E2[2]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_IO_E0[3]-CELL.DOUBLE_IO_E2[3]"><td>CELL.DOUBLE_IO_E0[3]</td><td>CELL.DOUBLE_IO_E2[3]</td><td><a href="#spartanxl-IO_E0_N-bit-MAIN[23][9]">!MAIN[23][9]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes DBUF_IO_V[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.DBUF_IO_V[0]-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[21][3]">MAIN[21][3]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.DBUF_IO_V[0]-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[24][2]">MAIN[24][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.DBUF_IO_V[0]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[22][2]">MAIN[22][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.DBUF_IO_V[0]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[22][3]">MAIN[22][3]</a></td><td>CELL.DBUF_IO_V[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_E2[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes DBUF_IO_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.DBUF_IO_V[1]-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[8][8]">MAIN[8][8]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.DBUF_IO_V[1]-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[9][8]">MAIN[9][8]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.DBUF_IO_V[1]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[11][8]">MAIN[11][8]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.DBUF_IO_V[1]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[10][8]">MAIN[10][8]</a></td><td>CELL.DBUF_IO_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E0[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_E0[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes LONG_H[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[0]-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[24][1]">MAIN[24][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[0]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[25][1]">MAIN[25][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[0]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[24][0]">MAIN[24][0]</a></td><td>CELL.LONG_H[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes LONG_H[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[1]-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[1]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[11][0]">MAIN[11][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[1]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[10][0]">MAIN[10][0]</a></td><td>CELL.LONG_H[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes LONG_H[4]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[4]-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[24][6]">MAIN[24][6]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[4]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[24][7]">MAIN[24][7]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[4]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[22][7]">MAIN[22][7]</a></td><td>CELL.LONG_H[4]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes LONG_H[5]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[5]-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[15][7]">MAIN[15][7]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[5]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[21][6]">MAIN[21][6]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[5]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[19][7]">MAIN[19][7]</a></td><td>CELL.LONG_H[5]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes LONG_IO_V[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[0]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[21][5]">MAIN[21][5]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[0]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[24][5]">MAIN[24][5]</a></td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes LONG_IO_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[1]-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[1]-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[8][9]">MAIN[8][9]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[1]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[13][8]">MAIN[13][8]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[1]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[14][8]">MAIN[14][8]</a></td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes LONG_IO_V[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[2]-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[20][8]">MAIN[20][8]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[2]-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[2]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[22][8]">MAIN[22][8]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[2]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[23][8]">MAIN[23][8]</a></td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes LONG_IO_V[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[3]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[3]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[16][8]">MAIN[16][8]</a></td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes IMUX_CLB_F1</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F1-7"><a href="#spartanxl-IO_E0_N-bit-MAIN[31][2]">MAIN[31][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F1-6"><a href="#spartanxl-IO_E0_N-bit-MAIN[33][0]">MAIN[33][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F1-5"><a href="#spartanxl-IO_E0_N-bit-MAIN[32][1]">MAIN[32][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F1-4"><a href="#spartanxl-IO_E0_N-bit-MAIN[31][0]">MAIN[31][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F1-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[32][3]">MAIN[32][3]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F1-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[31][1]">MAIN[31][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F1-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[32][0]">MAIN[32][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F1-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[32][2]">MAIN[32][2]</a></td><td>CELL.IMUX_CLB_F1</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes IMUX_CLB_F3</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F3-8"><a href="#spartanxl-IO_E0_N-bit-MAIN[38][2]">MAIN[38][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F3-7"><a href="#spartanxl-IO_E0_N-bit-MAIN[40][0]">MAIN[40][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F3-6"><a href="#spartanxl-IO_E0_N-bit-MAIN[39][2]">MAIN[39][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F3-5"><a href="#spartanxl-IO_E0_N-bit-MAIN[40][1]">MAIN[40][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F3-4"><a href="#spartanxl-IO_E0_N-bit-MAIN[38][0]">MAIN[38][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F3-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[39][1]">MAIN[39][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F3-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[40][2]">MAIN[40][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F3-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[39][0]">MAIN[39][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F3-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[40][3]">MAIN[40][3]</a></td><td>CELL.IMUX_CLB_F3</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes IMUX_CLB_G1</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G1-7"><a href="#spartanxl-IO_E0_N-bit-MAIN[26][0]">MAIN[26][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G1-6"><a href="#spartanxl-IO_E0_N-bit-MAIN[26][3]">MAIN[26][3]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G1-5"><a href="#spartanxl-IO_E0_N-bit-MAIN[28][0]">MAIN[28][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G1-4"><a href="#spartanxl-IO_E0_N-bit-MAIN[28][1]">MAIN[28][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G1-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[27][1]">MAIN[27][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G1-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[26][1]">MAIN[26][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G1-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[27][0]">MAIN[27][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G1-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[26][2]">MAIN[26][2]</a></td><td>CELL.IMUX_CLB_G1</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_V1[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_V0[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes IMUX_CLB_G3</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G3-9"><a href="#spartanxl-IO_E0_N-bit-MAIN[34][0]">MAIN[34][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G3-8"><a href="#spartanxl-IO_E0_N-bit-MAIN[33][2]">MAIN[33][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G3-7"><a href="#spartanxl-IO_E0_N-bit-MAIN[35][1]">MAIN[35][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G3-6"><a href="#spartanxl-IO_E0_N-bit-MAIN[33][1]">MAIN[33][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G3-5"><a href="#spartanxl-IO_E0_N-bit-MAIN[34][2]">MAIN[34][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G3-4"><a href="#spartanxl-IO_E0_N-bit-MAIN[35][0]">MAIN[35][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G3-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[34][1]">MAIN[34][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G3-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[35][2]">MAIN[35][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G3-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[35][3]">MAIN[35][3]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G3-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[12][3]">MAIN[12][3]</a></td><td>CELL.IMUX_CLB_G3</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SPECIAL_CLB_CIN</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[7]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes IMUX_CLB_C3</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_C3-7"><a href="#spartanxl-IO_E0_N-bit-MAIN[36][0]">MAIN[36][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_C3-6"><a href="#spartanxl-IO_E0_N-bit-MAIN[36][1]">MAIN[36][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_C3-5"><a href="#spartanxl-IO_E0_N-bit-MAIN[37][1]">MAIN[37][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_C3-4"><a href="#spartanxl-IO_E0_N-bit-MAIN[37][0]">MAIN[37][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_C3-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[36][2]">MAIN[36][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_C3-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[37][2]">MAIN[37][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_C3-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[37][3]">MAIN[37][3]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_C3-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[38][1]">MAIN[38][1]</a></td><td>CELL.IMUX_CLB_C3</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_V1[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[0]-4"><a href="#spartanxl-IO_E0_N-bit-MAIN[23][1]">MAIN[23][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[0]-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[21][0]">MAIN[21][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[0]-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[0]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[0]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[22][0]">MAIN[22][0]</a></td><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E2[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[1]-5"><a href="#spartanxl-IO_E0_N-bit-MAIN[12][1]">MAIN[12][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[1]-4"><a href="#spartanxl-IO_E0_N-bit-MAIN[14][1]">MAIN[14][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[1]-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[1]-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[14][0]">MAIN[14][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[1]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[13][0]">MAIN[13][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[1]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[13][1]">MAIN[13][1]</a></td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_T[0]-4"><a href="#spartanxl-IO_E0_N-bit-MAIN[17][0]">MAIN[17][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_T[0]-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[19][0]">MAIN[19][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_T[0]-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[20][0]">MAIN[20][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[20][1]">MAIN[20][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[19][1]">MAIN[19][1]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_T[1]-4"><a href="#spartanxl-IO_E0_N-bit-MAIN[15][0]">MAIN[15][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_T[1]-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[17][1]">MAIN[17][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_T[1]-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[15][1]">MAIN[15][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[18][1]">MAIN[18][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[16][0]">MAIN[16][0]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes IMUX_IO_O1[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_O1[0]-5"><a href="#spartanxl-IO_E0_N-bit-MAIN[5][9]">MAIN[5][9]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_O1[0]-4"><a href="#spartanxl-IO_E0_N-bit-MAIN[5][8]">MAIN[5][8]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_O1[0]-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[7][8]">MAIN[7][8]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_O1[0]-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[6][9]">MAIN[6][9]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_O1[0]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[6][8]">MAIN[6][8]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_O1[0]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[7][9]">MAIN[7][9]</a></td><td>CELL.IMUX_IO_O1[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes IMUX_IO_O1[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_O1[1]-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_O1[1]-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[5][0]">MAIN[5][0]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_O1[1]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[9][1]">MAIN[9][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_O1[1]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[7][0]">MAIN[7][0]</a></td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_S.DOUBLE_H1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.DOUBLE_H0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes IMUX_IO_OK[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[0]-7"><a href="#spartanxl-IO_E0_N-bit-MAIN[7][6]">MAIN[7][6]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[0]-6"><a href="#spartanxl-IO_E0_N-bit-MAIN[16][6]">MAIN[16][6]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[0]-5"><a href="#spartanxl-IO_E0_N-bit-MAIN[8][5]">MAIN[8][5]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[0]-4"><a href="#spartanxl-IO_E0_N-bit-MAIN[13][6]">MAIN[13][6]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[0]-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[10][6]">MAIN[10][6]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[0]-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[11][6]">MAIN[11][6]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[0]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[14][6]">MAIN[14][6]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[0]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[9][6]">MAIN[9][6]</a></td><td>CELL.IMUX_IO_OK[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes IMUX_IO_OK[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[1]-7"><a href="#spartanxl-IO_E0_N-bit-MAIN[5][2]">MAIN[5][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[1]-6"><a href="#spartanxl-IO_E0_N-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[1]-5"><a href="#spartanxl-IO_E0_N-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[1]-4"><a href="#spartanxl-IO_E0_N-bit-MAIN[12][2]">MAIN[12][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[1]-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[1]-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[1]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[1]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[9][2]">MAIN[9][2]</a></td><td>CELL.IMUX_IO_OK[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_S.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes IMUX_IO_IK[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[0]-7"><a href="#spartanxl-IO_E0_N-bit-MAIN[5][7]">MAIN[5][7]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[0]-6"><a href="#spartanxl-IO_E0_N-bit-MAIN[11][7]">MAIN[11][7]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[0]-5"><a href="#spartanxl-IO_E0_N-bit-MAIN[12][7]">MAIN[12][7]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[0]-4"><a href="#spartanxl-IO_E0_N-bit-MAIN[9][7]">MAIN[9][7]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[0]-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[7][7]">MAIN[7][7]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[0]-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[8][7]">MAIN[8][7]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[0]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[10][7]">MAIN[10][7]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[0]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[6][7]">MAIN[6][7]</a></td><td>CELL.IMUX_IO_IK[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes IMUX_IO_IK[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[1]-7"><a href="#spartanxl-IO_E0_N-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[1]-6"><a href="#spartanxl-IO_E0_N-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[1]-5"><a href="#spartanxl-IO_E0_N-bit-MAIN[7][3]">MAIN[7][3]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[1]-4"><a href="#spartanxl-IO_E0_N-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[1]-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[6][1]">MAIN[6][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[1]-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[8][1]">MAIN[8][1]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[1]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[10][2]">MAIN[10][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[1]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[11][3]">MAIN[11][3]</a></td><td>CELL.IMUX_IO_IK[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_S.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_S.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes IMUX_IO_T[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[0]-7"><a href="#spartanxl-IO_E0_N-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[0]-6"><a href="#spartanxl-IO_E0_N-bit-MAIN[18][4]">MAIN[18][4]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[0]-5"><a href="#spartanxl-IO_E0_N-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[0]-4"><a href="#spartanxl-IO_E0_N-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[0]-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[0]-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[0]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[20][2]">MAIN[20][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[0]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[24][3]">MAIN[24][3]</a></td><td>CELL.IMUX_IO_T[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N switchbox INT muxes IMUX_IO_T[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[1]-7"><a href="#spartanxl-IO_E0_N-bit-MAIN[16][3]">MAIN[16][3]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[1]-6"><a href="#spartanxl-IO_E0_N-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[1]-5"><a href="#spartanxl-IO_E0_N-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[1]-4"><a href="#spartanxl-IO_E0_N-bit-MAIN[23][2]">MAIN[23][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[1]-3"><a href="#spartanxl-IO_E0_N-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[1]-2"><a href="#spartanxl-IO_E0_N-bit-MAIN[25][2]">MAIN[25][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[1]-1"><a href="#spartanxl-IO_E0_N-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[1]-0"><a href="#spartanxl-IO_E0_N-bit-MAIN[15][2]">MAIN[15][2]</a></td><td>CELL.IMUX_IO_T[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-5"><a class="header" href="#bels-tbuf-5">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[2]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N bel TBUF attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>DRIVE1</td><td id="spartanxl-IO_E0_N-TBUF[0]-DRIVE1"><a href="#spartanxl-IO_E0_N-bit-MAIN[25][3]">!MAIN[25][3]</a></td><td id="spartanxl-IO_E0_N-TBUF[1]-DRIVE1"><a href="#spartanxl-IO_E0_N-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-5"><a class="header" href="#bels-io-5">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>IK</td><td>in</td><td id="spartanxl-IO_E0_N-IO[0]-inpinv-IK">CELL.IMUX_IO_IK[0] invert by <a href="#spartanxl-IO_E0_N-bit-MAIN[2][6]">!MAIN[2][6]</a></td><td id="spartanxl-IO_E0_N-IO[1]-inpinv-IK">CELL.IMUX_IO_IK[1] invert by <a href="#spartanxl-IO_E0_N-bit-MAIN[2][3]">!MAIN[2][3]</a></td></tr>

<tr><td>OK</td><td>in</td><td id="spartanxl-IO_E0_N-IO[0]-inpinv-OK">CELL.IMUX_IO_OK[0] invert by <a href="#spartanxl-IO_E0_N-bit-MAIN[1][9]">!MAIN[1][9]</a></td><td id="spartanxl-IO_E0_N-IO[1]-inpinv-OK">CELL.IMUX_IO_OK[1] invert by <a href="#spartanxl-IO_E0_N-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>O1</td><td>in</td><td>CELL.IMUX_IO_O1[0]</td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><td>O2</td><td>in</td><td>CELL.IMUX_CLB_G1</td><td>CELL.IMUX_CLB_F1</td></tr>

<tr><td>T</td><td>in</td><td id="spartanxl-IO_E0_N-IO[0]-inpinv-T">CELL.IMUX_IO_T[0] invert by <a href="#spartanxl-IO_E0_N-bit-MAIN[0][9]">!MAIN[0][9]</a></td><td id="spartanxl-IO_E0_N-IO[1]-inpinv-T">CELL.IMUX_IO_T[1] invert by <a href="#spartanxl-IO_E0_N-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>I1</td><td>out</td><td>CELL.OUT_IO_WE_I1[0]</td><td>CELL.OUT_IO_WE_I1[1]</td></tr>

<tr><td>I2</td><td>out</td><td>CELL.OUT_IO_WE_I2[0]</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>CLKIN</td><td>out</td><td>CELL.OUT_IO_CLKIN</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>SLEW</td><td><a href="#spartanxl-IO_E0_N-IO[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#spartanxl-IO_E0_N-IO[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>PULL</td><td><a href="#spartanxl-IO_E0_N-IO[0]-PULL">[enum: IO_PULL]</a></td><td><a href="#spartanxl-IO_E0_N-IO[1]-PULL">[enum: IO_PULL]</a></td></tr>

<tr><td>IFF_SRVAL bit 0</td><td id="spartanxl-IO_E0_N-IO[0]-IFF_SRVAL[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[3][6]">!MAIN[3][6]</a></td><td id="spartanxl-IO_E0_N-IO[1]-IFF_SRVAL[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr><td>OFF_SRVAL bit 0</td><td id="spartanxl-IO_E0_N-IO[0]-OFF_SRVAL[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[1][7]">!MAIN[1][7]</a></td><td id="spartanxl-IO_E0_N-IO[1]-OFF_SRVAL[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr><td>READBACK_I1 bit 0</td><td id="spartanxl-IO_E0_N-IO[0]-READBACK_I1[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[0][8]">!MAIN[0][8]</a></td><td id="spartanxl-IO_E0_N-IO[1]-READBACK_I1[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr><td>READBACK_I2 bit 0</td><td id="spartanxl-IO_E0_N-IO[0]-READBACK_I2[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[2][8]">!MAIN[2][8]</a></td><td id="spartanxl-IO_E0_N-IO[1]-READBACK_I2[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr><td>READBACK_OQ bit 0</td><td id="spartanxl-IO_E0_N-IO[0]-READBACK_OQ[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[3][8]">!MAIN[3][8]</a></td><td id="spartanxl-IO_E0_N-IO[1]-READBACK_OQ[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[2][2]">!MAIN[2][2]</a></td></tr>

<tr><td>MUX_I1</td><td><a href="#spartanxl-IO_E0_N-IO[0]-MUX_I1">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_E0_N-IO[1]-MUX_I1">[enum: IO_MUX_I]</a></td></tr>

<tr><td>MUX_I2</td><td><a href="#spartanxl-IO_E0_N-IO[0]-MUX_I2">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_E0_N-IO[1]-MUX_I2">[enum: IO_MUX_I]</a></td></tr>

<tr><td>IFF_D</td><td><a href="#spartanxl-IO_E0_N-IO[0]-IFF_D">[enum: IO_IFF_D]</a></td><td><a href="#spartanxl-IO_E0_N-IO[1]-IFF_D">[enum: IO_IFF_D]</a></td></tr>

<tr><td>OFF_D_INV</td><td id="spartanxl-IO_E0_N-IO[0]-OFF_D_INV"><a href="#spartanxl-IO_E0_N-bit-MAIN[3][7]">!MAIN[3][7]</a></td><td id="spartanxl-IO_E0_N-IO[1]-OFF_D_INV"><a href="#spartanxl-IO_E0_N-bit-MAIN[1][2]">!MAIN[1][2]</a></td></tr>

<tr><td>MUX_OFF_D</td><td><a href="#spartanxl-IO_E0_N-IO[0]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td><td><a href="#spartanxl-IO_E0_N-IO[1]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#spartanxl-IO_E0_N-IO[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#spartanxl-IO_E0_N-IO[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>OFF_USED</td><td id="spartanxl-IO_E0_N-IO[0]-OFF_USED"><a href="#spartanxl-IO_E0_N-bit-MAIN[4][7]">MAIN[4][7]</a></td><td id="spartanxl-IO_E0_N-IO[1]-OFF_USED"><a href="#spartanxl-IO_E0_N-bit-MAIN[3][2]">MAIN[3][2]</a></td></tr>

<tr><td>IFF_CE_ENABLE</td><td id="spartanxl-IO_E0_N-IO[0]-IFF_CE_ENABLE"><a href="#spartanxl-IO_E0_N-bit-MAIN[18][8]">!MAIN[18][8]</a></td><td id="spartanxl-IO_E0_N-IO[1]-IFF_CE_ENABLE"><a href="#spartanxl-IO_E0_N-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr><td>OFF_CE_ENABLE</td><td id="spartanxl-IO_E0_N-IO[0]-OFF_CE_ENABLE"><a href="#spartanxl-IO_E0_N-bit-MAIN[18][9]">!MAIN[18][9]</a></td><td id="spartanxl-IO_E0_N-IO[1]-OFF_CE_ENABLE"><a href="#spartanxl-IO_E0_N-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr><td>SYNC_D</td><td><a href="#spartanxl-IO_E0_N-IO[0]-SYNC_D">[enum: IO_SYNC_D]</a></td><td><a href="#spartanxl-IO_E0_N-IO[1]-SYNC_D">[enum: IO_SYNC_D]</a></td></tr>

<tr><td>IFF_CE_ENABLE_NO_IQ</td><td id="spartanxl-IO_E0_N-IO[0]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_E0_N-bit-MAIN[5][5]">!MAIN[5][5]</a></td><td id="spartanxl-IO_E0_N-IO[1]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_E0_N-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr><td>MUX_T</td><td><a href="#spartanxl-IO_E0_N-IO[0]-MUX_T">[enum: IO_MUX_T]</a></td><td><a href="#spartanxl-IO_E0_N-IO[1]-MUX_T">[enum: IO_MUX_T]</a></td></tr>

<tr><td>DRIVE</td><td><a href="#spartanxl-IO_E0_N-IO[0]-DRIVE">[enum: IO_DRIVE]</a></td><td><a href="#spartanxl-IO_E0_N-IO[1]-DRIVE">[enum: IO_DRIVE]</a></td></tr>

<tr><td>_5V_TOLERANT</td><td id="spartanxl-IO_E0_N-IO[0]-_5V_TOLERANT"><a href="#spartanxl-IO_E0_N-bit-MAIN[6][6]">MAIN[6][6]</a></td><td id="spartanxl-IO_E0_N-IO[1]-_5V_TOLERANT"><a href="#spartanxl-IO_E0_N-bit-MAIN[5][6]">MAIN[5][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N enum IO_SLEW</caption>
<thead>
<tr id="spartanxl-IO_E0_N-IO[0]-SLEW"><th>IO[0].SLEW</th><td id="spartanxl-IO_E0_N-IO[0]-SLEW[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[2][9]">MAIN[2][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-IO[1]-SLEW"><th>IO[1].SLEW</th><td id="spartanxl-IO_E0_N-IO[1]-SLEW[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[0][0]">MAIN[0][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FAST</td><td>0</td></tr>

<tr><td>SLOW</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N enum IO_PULL</caption>
<thead>
<tr id="spartanxl-IO_E0_N-IO[0]-PULL"><th>IO[0].PULL</th><td id="spartanxl-IO_E0_N-IO[0]-PULL[1]"><a href="#spartanxl-IO_E0_N-bit-MAIN[8][6]">MAIN[8][6]</a></td><td id="spartanxl-IO_E0_N-IO[0]-PULL[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[2][7]">MAIN[2][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-IO[1]-PULL"><th>IO[1].PULL</th><td id="spartanxl-IO_E0_N-IO[1]-PULL[1]"><a href="#spartanxl-IO_E0_N-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="spartanxl-IO_E0_N-IO[1]-PULL[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[2][1]">MAIN[2][1]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N enum IO_MUX_I</caption>
<thead>
<tr id="spartanxl-IO_E0_N-IO[0]-MUX_I1"><th>IO[0].MUX_I1</th><td id="spartanxl-IO_E0_N-IO[0]-MUX_I1[1]"><a href="#spartanxl-IO_E0_N-bit-MAIN[2][5]">MAIN[2][5]</a></td><td id="spartanxl-IO_E0_N-IO[0]-MUX_I1[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[1][5]">MAIN[1][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-IO[1]-MUX_I1"><th>IO[1].MUX_I1</th><td id="spartanxl-IO_E0_N-IO[1]-MUX_I1[1]"><a href="#spartanxl-IO_E0_N-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="spartanxl-IO_E0_N-IO[1]-MUX_I1[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[0][4]">MAIN[0][4]</a></td></tr>

<tr id="spartanxl-IO_E0_N-IO[0]-MUX_I2"><th>IO[0].MUX_I2</th><td id="spartanxl-IO_E0_N-IO[0]-MUX_I2[1]"><a href="#spartanxl-IO_E0_N-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="spartanxl-IO_E0_N-IO[0]-MUX_I2[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[0][6]">MAIN[0][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-IO[1]-MUX_I2"><th>IO[1].MUX_I2</th><td id="spartanxl-IO_E0_N-IO[1]-MUX_I2[1]"><a href="#spartanxl-IO_E0_N-bit-MAIN[1][4]">MAIN[1][4]</a></td><td id="spartanxl-IO_E0_N-IO[1]-MUX_I2[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[0][3]">MAIN[0][3]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>0</td><td>1</td></tr>

<tr><td>IQ</td><td>1</td><td>1</td></tr>

<tr><td>IQL</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N enum IO_IFF_D</caption>
<thead>
<tr id="spartanxl-IO_E0_N-IO[0]-IFF_D"><th>IO[0].IFF_D</th><td id="spartanxl-IO_E0_N-IO[0]-IFF_D[1]"><a href="#spartanxl-IO_E0_N-bit-MAIN[3][5]">MAIN[3][5]</a></td><td id="spartanxl-IO_E0_N-IO[0]-IFF_D[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[1][6]">MAIN[1][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-IO[1]-IFF_D"><th>IO[1].IFF_D</th><td id="spartanxl-IO_E0_N-IO[1]-IFF_D[1]"><a href="#spartanxl-IO_E0_N-bit-MAIN[3][4]">MAIN[3][4]</a></td><td id="spartanxl-IO_E0_N-IO[1]-IFF_D[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[1][3]">MAIN[1][3]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td><td>0</td></tr>

<tr><td>MEDDELAY</td><td>0</td><td>1</td></tr>

<tr><td>SYNC</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N enum IO_MUX_OFF_D</caption>
<thead>
<tr id="spartanxl-IO_E0_N-IO[0]-MUX_OFF_D"><th>IO[0].MUX_OFF_D</th><td id="spartanxl-IO_E0_N-IO[0]-MUX_OFF_D[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[0][7]">MAIN[0][7]</a></td></tr>

<tr id="spartanxl-IO_E0_N-IO[1]-MUX_OFF_D"><th>IO[1].MUX_OFF_D</th><td id="spartanxl-IO_E0_N-IO[1]-MUX_OFF_D[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>1</td></tr>

<tr><td>O2</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N enum IO_MUX_O</caption>
<thead>
<tr id="spartanxl-IO_E0_N-IO[0]-MUX_O"><th>IO[0].MUX_O</th><td id="spartanxl-IO_E0_N-IO[0]-MUX_O[3]"><a href="#spartanxl-IO_E0_N-bit-MAIN[4][8]">MAIN[4][8]</a></td><td id="spartanxl-IO_E0_N-IO[0]-MUX_O[2]"><a href="#spartanxl-IO_E0_N-bit-MAIN[1][8]">MAIN[1][8]</a></td><td id="spartanxl-IO_E0_N-IO[0]-MUX_O[1]"><a href="#spartanxl-IO_E0_N-bit-MAIN[3][9]">MAIN[3][9]</a></td><td id="spartanxl-IO_E0_N-IO[0]-MUX_O[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[4][9]">MAIN[4][9]</a></td></tr>

<tr id="spartanxl-IO_E0_N-IO[1]-MUX_O"><th>IO[1].MUX_O</th><td id="spartanxl-IO_E0_N-IO[1]-MUX_O[3]"><a href="#spartanxl-IO_E0_N-bit-MAIN[4][1]">MAIN[4][1]</a></td><td id="spartanxl-IO_E0_N-IO[1]-MUX_O[2]"><a href="#spartanxl-IO_E0_N-bit-MAIN[3][1]">MAIN[3][1]</a></td><td id="spartanxl-IO_E0_N-IO[1]-MUX_O[1]"><a href="#spartanxl-IO_E0_N-bit-MAIN[3][0]">MAIN[3][0]</a></td><td id="spartanxl-IO_E0_N-IO[1]-MUX_O[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[4][0]">MAIN[4][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>O1_INV</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O2</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>O2_INV</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>MUX</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N enum IO_SYNC_D</caption>
<thead>
<tr id="spartanxl-IO_E0_N-IO[0]-SYNC_D"><th>IO[0].SYNC_D</th><td id="spartanxl-IO_E0_N-IO[0]-SYNC_D[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[4][6]">MAIN[4][6]</a></td></tr>

<tr id="spartanxl-IO_E0_N-IO[1]-SYNC_D"><th>IO[1].SYNC_D</th><td id="spartanxl-IO_E0_N-IO[1]-SYNC_D[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[4][2]">MAIN[4][2]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N enum IO_MUX_T</caption>
<thead>
<tr id="spartanxl-IO_E0_N-IO[0]-MUX_T"><th>IO[0].MUX_T</th><td id="spartanxl-IO_E0_N-IO[0]-MUX_T[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[17][2]">MAIN[17][2]</a></td></tr>

<tr id="spartanxl-IO_E0_N-IO[1]-MUX_T"><th>IO[1].MUX_T</th><td id="spartanxl-IO_E0_N-IO[1]-MUX_T[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[18][3]">MAIN[18][3]</a></td></tr>

</thead>

<tbody>
<tr><td>T</td><td>1</td></tr>

<tr><td>TQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N enum IO_DRIVE</caption>
<thead>
<tr id="spartanxl-IO_E0_N-IO[0]-DRIVE"><th>IO[0].DRIVE</th><td id="spartanxl-IO_E0_N-IO[0]-DRIVE[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[6][5]">MAIN[6][5]</a></td></tr>

<tr id="spartanxl-IO_E0_N-IO[1]-DRIVE"><th>IO[1].DRIVE</th><td id="spartanxl-IO_E0_N-IO[1]-DRIVE[0]"><a href="#spartanxl-IO_E0_N-bit-MAIN[5][3]">MAIN[5][3]</a></td></tr>

</thead>

<tbody>
<tr><td>_12</td><td>1</td></tr>

<tr><td>_24</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-5"><a class="header" href="#bels-pullup-5">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[2]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartanxl-IO_E0_N-PULLUP_TBUF[0]-ENABLE"><a href="#spartanxl-IO_E0_N-bit-MAIN_S[25][7]">!MAIN_S[25][7]</a></td><td id="spartanxl-IO_E0_N-PULLUP_TBUF[1]-ENABLE"><a href="#spartanxl-IO_E0_N-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-5"><a class="header" href="#bel-wires-5">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[2]</td><td>TBUF[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[3]</td><td>TBUF[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_F1</td><td>IO[1].O2</td></tr>

<tr><td>CELL.IMUX_CLB_G1</td><td>IO[0].O2</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.IMUX_IO_O1[0]</td><td>IO[0].O1</td></tr>

<tr><td>CELL.IMUX_IO_O1[1]</td><td>IO[1].O1</td></tr>

<tr><td>CELL.IMUX_IO_OK[0]</td><td>IO[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_OK[1]</td><td>IO[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_IK[0]</td><td>IO[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_IK[1]</td><td>IO[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_T[0]</td><td>IO[0].T</td></tr>

<tr><td>CELL.IMUX_IO_T[1]</td><td>IO[1].T</td></tr>

<tr><td>CELL.OUT_IO_WE_I1[0]</td><td>IO[0].I1</td></tr>

<tr><td>CELL.OUT_IO_WE_I1[1]</td><td>IO[1].I1</td></tr>

<tr><td>CELL.OUT_IO_WE_I2[0]</td><td>IO[0].I2</td></tr>

<tr><td>CELL.OUT_IO_WE_I2[1]</td><td>IO[1].I2</td></tr>

<tr><td>CELL.OUT_IO_CLKIN</td><td>IO[0].CLKIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-5"><a class="header" href="#bitstream-5">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="41">Frame</th></tr>

<tr>
<th>F40</th>
<th>F39</th>
<th>F38</th>
<th>F37</th>
<th>F36</th>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[40][9]" title="MAIN[40][9]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H_E[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H_E[2] ← CELL.LONG_V[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[39][9]" title="MAIN[39][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_H_E[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[38][9]" title="MAIN[38][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_H_E[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_H_E[7]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[37][9]" title="MAIN[37][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V[7]">INT: !bipass CELL.SINGLE_H_E[7] = CELL.SINGLE_V[7]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[36][9]" title="MAIN[36][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_V[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_V[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[35][9]" title="MAIN[35][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_V[7]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[34][9]" title="MAIN[34][9]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_V[5]">INT: !pass CELL.SINGLE_H[6] ← CELL.LONG_V[5]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[32][9]" title="MAIN[32][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[31][9]" title="MAIN[31][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[30][9]" title="MAIN[30][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[29][9]" title="MAIN[29][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_H2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[28][9]" title="MAIN[28][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V0[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[7]-CELL.TIE_0">INT: !pass CELL.SINGLE_V[7] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_E0[3]">INT: !bipass CELL.SINGLE_H[6] = CELL.DOUBLE_IO_E0[3]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E0[3]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E0[3]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[23][9]" title="MAIN[23][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_IO_E0[3]-CELL.DOUBLE_IO_E2[3]">INT: !bipass CELL.DOUBLE_IO_E0[3] = CELL.DOUBLE_IO_E2[3]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[22][9]" title="MAIN[22][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E1[3]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E1[3]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_E1[3]">INT: !bipass CELL.SINGLE_H[7] = CELL.DOUBLE_IO_E1[3]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E2[3]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E2[3]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_E2[3]">INT: !bipass CELL.SINGLE_H[6] = CELL.DOUBLE_IO_E2[3]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#spartanxl-IO_E0_N-IO[0]-OFF_CE_ENABLE">IO[0]: ! OFF_CE_ENABLE</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_E0[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_E0[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E0[1]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E0[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_IO_E0[1]-CELL.DOUBLE_IO_E2[1]">INT: !bipass CELL.DOUBLE_IO_E0[1] = CELL.DOUBLE_IO_E2[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E1[1]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E1[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_E1[1]">INT: !bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_E1[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E2[1]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E2[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_E2[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_E2[1]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[1]-2">INT: mux CELL.LONG_IO_V[1] bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_O1[0]-0">INT: mux CELL.IMUX_IO_O1[0] bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_O1[0]-2">INT: mux CELL.IMUX_IO_O1[0] bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_O1[0]-5">INT: mux CELL.IMUX_IO_O1[0] bit 5</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#spartanxl-IO_E0_N-IO[0]-MUX_O[0]">IO[0]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#spartanxl-IO_E0_N-IO[0]-MUX_O[1]">IO[0]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#spartanxl-IO_E0_N-IO[0]-SLEW[0]">IO[0]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#spartanxl-IO_E0_N-IO[0]-inpinv-OK">IO[0]: !invert OK</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartanxl-IO_E0_N-IO[0]-inpinv-T">IO[0]: !invert T</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[39][8]" title="MAIN[39][8]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[38][8]" title="MAIN[38][8]">
<a href="#spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H_E[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H_E[2]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[37][8]" title="MAIN[37][8]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[36][8]" title="MAIN[36][8]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[35][8]" title="MAIN[35][8]">
<a href="#spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_V[5]-CELL.SINGLE_H[6]">INT: !buffer CELL.LONG_V[5] ← CELL.SINGLE_H[6]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[33][8]" title="MAIN[33][8]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[32][8]" title="MAIN[32][8]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[31][8]" title="MAIN[31][8]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[29][8]" title="MAIN[29][8]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[27][8]" title="MAIN[27][8]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.SINGLE_H[7] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.SINGLE_H[6] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[2]-0">INT: mux CELL.LONG_IO_V[2] bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[2]-1">INT: mux CELL.LONG_IO_V[2] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[2]-2">INT: mux CELL.LONG_IO_V[2] bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[2]-3">INT: mux CELL.LONG_IO_V[2] bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[3]-1">INT: mux CELL.LONG_IO_V[3] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#spartanxl-IO_E0_N-IO[0]-IFF_CE_ENABLE">IO[0]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_IO_V[3]">INT: !pass CELL.SINGLE_H[6] ← CELL.LONG_IO_V[3]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[3]-0">INT: mux CELL.LONG_IO_V[3] bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[1]-0">INT: mux CELL.LONG_IO_V[1] bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[1]-1">INT: mux CELL.LONG_IO_V[1] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[1]-3">INT: mux CELL.LONG_IO_V[1] bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.DBUF_IO_V[1]-1">INT: mux CELL.DBUF_IO_V[1] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.DBUF_IO_V[1]-0">INT: mux CELL.DBUF_IO_V[1] bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.DBUF_IO_V[1]-2">INT: mux CELL.DBUF_IO_V[1] bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.DBUF_IO_V[1]-3">INT: mux CELL.DBUF_IO_V[1] bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_O1[0]-3">INT: mux CELL.IMUX_IO_O1[0] bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_O1[0]-1">INT: mux CELL.IMUX_IO_O1[0] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_O1[0]-4">INT: mux CELL.IMUX_IO_O1[0] bit 4</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#spartanxl-IO_E0_N-IO[0]-MUX_O[3]">IO[0]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#spartanxl-IO_E0_N-IO[0]-READBACK_OQ[0]">IO[0]: ! READBACK_OQ bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#spartanxl-IO_E0_N-IO[0]-READBACK_I2[0]">IO[0]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#spartanxl-IO_E0_N-IO[0]-MUX_O[2]">IO[0]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#spartanxl-IO_E0_N-IO[0]-READBACK_I1[0]">IO[0]: ! READBACK_I1 bit 0</a>
</td>
</tr>

<tr><td>B7</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[40][7]" title="MAIN[40][7]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_H[5]">INT: !pass CELL.SINGLE_V[6] ← CELL.LONG_H[5]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[39][7]" title="MAIN[39][7]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H_E[3]-CELL.LONG_V[2]">INT: !pass CELL.SINGLE_H_E[3] ← CELL.LONG_V[2]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[38][7]" title="MAIN[38][7]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_V[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_V[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[37][7]" title="MAIN[37][7]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_H_E[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[36][7]" title="MAIN[36][7]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[35][7]" title="MAIN[35][7]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_H_E[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_H_E[6]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[34][7]" title="MAIN[34][7]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V[6]">INT: !bipass CELL.SINGLE_H_E[6] = CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[33][7]" title="MAIN[33][7]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[32][7]" title="MAIN[32][7]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[31][7]" title="MAIN[31][7]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[30][7]" title="MAIN[30][7]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[29][7]" title="MAIN[29][7]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V0[0]">INT: !bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[4]-CELL.LONG_H_BUF[3]">INT: !pass CELL.SINGLE_V[4] ← CELL.LONG_H_BUF[3]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[4]-1">INT: mux CELL.LONG_H[4] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.DOUBLE_H1[0] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[4]-0">INT: mux CELL.LONG_H[4] bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.DOUBLE_H0[0] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[5]-0">INT: mux CELL.LONG_H[5] bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#spartanxl-IO_E0_N-IO[1]-IFF_CE_ENABLE">IO[1]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_IO_E0[3]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_E0[3] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_IO_E0[1]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_E0[1] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[5]-2">INT: mux CELL.LONG_H[5] bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#spartanxl-IO_E0_N-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_IO_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_IO_V[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[0]-5">INT: mux CELL.IMUX_IO_IK[0] bit 5</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[0]-6">INT: mux CELL.IMUX_IO_IK[0] bit 6</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[0]-1">INT: mux CELL.IMUX_IO_IK[0] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[0]-4">INT: mux CELL.IMUX_IO_IK[0] bit 4</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[0]-2">INT: mux CELL.IMUX_IO_IK[0] bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[0]-3">INT: mux CELL.IMUX_IO_IK[0] bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[0]-0">INT: mux CELL.IMUX_IO_IK[0] bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[0]-7">INT: mux CELL.IMUX_IO_IK[0] bit 7</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#spartanxl-IO_E0_N-IO[0]-OFF_USED">IO[0]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#spartanxl-IO_E0_N-IO[0]-OFF_D_INV">IO[0]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#spartanxl-IO_E0_N-IO[0]-PULL[0]">IO[0]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#spartanxl-IO_E0_N-IO[0]-OFF_SRVAL[0]">IO[0]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#spartanxl-IO_E0_N-IO[0]-MUX_OFF_D[0]">IO[0]:  MUX_OFF_D bit 0</a>
</td>
</tr>

<tr><td>B6</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[40][6]" title="MAIN[40][6]">
<a href="#spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_H[5]-CELL.SINGLE_V[6]">INT: !buffer CELL.LONG_H[5] ← CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[39][6]" title="MAIN[39][6]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[38][6]" title="MAIN[38][6]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[37][6]" title="MAIN[37][6]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[36][6]" title="MAIN[36][6]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_V[2]-CELL.SINGLE_H_E[3]">INT: !buffer CELL.LONG_V[2] ← CELL.SINGLE_H_E[3]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_H2[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V0[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_V[4]-CELL.SINGLE_H[5]">INT: !buffer CELL.LONG_V[4] ← CELL.SINGLE_H[5]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[0]-CELL.TIE_0">INT: !pass CELL.SINGLE_V[0] ← CELL.TIE_0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[4]-2">INT: mux CELL.LONG_H[4] bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.DOUBLE_H1[1] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_IO_E2[3]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_E2[3] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[5]-1">INT: mux CELL.LONG_H[5] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_IO_E0[0]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_E0[0] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#spartanxl-IO_E0_N-IO[1]-OFF_CE_ENABLE">IO[1]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_IO_E0[2]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_E0[2] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[0]-6">INT: mux CELL.IMUX_IO_OK[0] bit 6</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_IO_E2[1]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_E2[1] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[0]-1">INT: mux CELL.IMUX_IO_OK[0] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[0]-4">INT: mux CELL.IMUX_IO_OK[0] bit 4</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[0]-2">INT: mux CELL.IMUX_IO_OK[0] bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[0]-3">INT: mux CELL.IMUX_IO_OK[0] bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[0]-0">INT: mux CELL.IMUX_IO_OK[0] bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#spartanxl-IO_E0_N-IO[0]-PULL[1]">IO[0]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[0]-7">INT: mux CELL.IMUX_IO_OK[0] bit 7</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#spartanxl-IO_E0_N-IO[0]-_5V_TOLERANT">IO[0]:  _5V_TOLERANT</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#spartanxl-IO_E0_N-IO[1]-_5V_TOLERANT">IO[1]:  _5V_TOLERANT</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#spartanxl-IO_E0_N-IO[0]-SYNC_D[0]">IO[0]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#spartanxl-IO_E0_N-IO[0]-IFF_SRVAL[0]">IO[0]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#spartanxl-IO_E0_N-IO[0]-inpinv-IK">IO[0]: !invert IK</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#spartanxl-IO_E0_N-IO[0]-IFF_D[0]">IO[0]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartanxl-IO_E0_N-IO[0]-MUX_I2[0]">IO[0]:  MUX_I2 bit 0</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[40][5]" title="MAIN[40][5]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_H[4]">INT: !pass CELL.SINGLE_V[5] ← CELL.LONG_H[4]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[39][5]" title="MAIN[39][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_V[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_V[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[38][5]" title="MAIN[38][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_H_E[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[37][5]" title="MAIN[37][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[36][5]" title="MAIN[36][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V[5]">INT: !bipass CELL.SINGLE_H_E[5] = CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_H_E[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_H_E[5]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[33][5]" title="MAIN[33][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V0[1]">INT: !bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[32][5]" title="MAIN[32][5]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H_E[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H_E[1] ← CELL.LONG_V[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_E0[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_E0[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[0]-0">INT: mux CELL.LONG_IO_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E0[0]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E0[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_IO_E0[0]-CELL.DOUBLE_IO_E2[0]">INT: !bipass CELL.DOUBLE_IO_E0[0] = CELL.DOUBLE_IO_E2[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_IO_V[0]-1">INT: mux CELL.LONG_IO_V[0] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E1[0]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E1[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_E1[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_E1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E2[0]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E2[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_E2[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_E2[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_IO_E2[0]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_E2[0] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E2[2]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E2[2]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_E2[2]">INT: !bipass CELL.SINGLE_H[4] = CELL.DOUBLE_IO_E2[2]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_H[3]-CELL.SINGLE_V[4]">INT: !buffer CELL.LONG_H[3] ← CELL.SINGLE_V[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[0]-5">INT: mux CELL.IMUX_IO_OK[0] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#spartanxl-IO_E0_N-IO[0]-DRIVE[0]">IO[0]:  DRIVE bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#spartanxl-IO_E0_N-IO[0]-IFF_CE_ENABLE_NO_IQ">IO[0]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#spartanxl-IO_E0_N-IO[1]-IFF_CE_ENABLE_NO_IQ">IO[1]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#spartanxl-IO_E0_N-IO[0]-IFF_D[1]">IO[0]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#spartanxl-IO_E0_N-IO[0]-MUX_I1[1]">IO[0]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#spartanxl-IO_E0_N-IO[0]-MUX_I1[0]">IO[0]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartanxl-IO_E0_N-IO[0]-MUX_I2[1]">IO[0]:  MUX_I2 bit 1</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[40][4]" title="MAIN[40][4]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.DOUBLE_V1[1] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[39][4]" title="MAIN[39][4]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[6] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[38][4]" title="MAIN[38][4]">
<a href="#spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_H[4]-CELL.SINGLE_V[5]">INT: !buffer CELL.LONG_H[4] ← CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[37][4]" title="MAIN[37][4]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_WE_I2[1]">INT: !pass CELL.DOUBLE_V0[1] ← CELL.OUT_IO_WE_I2[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[36][4]" title="MAIN[36][4]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_WE_I2[1]">INT: !pass CELL.SINGLE_V[5] ← CELL.OUT_IO_WE_I2[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_YQ_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_YQ_E</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[34][4]" title="MAIN[34][4]">
<a href="#spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_V[3]-CELL.SINGLE_H[4]">INT: !buffer CELL.LONG_V[3] ← CELL.SINGLE_H[4]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[33][4]" title="MAIN[33][4]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[4]-CELL.LONG_V[3]">INT: !pass CELL.SINGLE_H[4] ← CELL.LONG_V[3]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[32][4]" title="MAIN[32][4]">
<a href="#spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H_E[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H_E[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[31][4]" title="MAIN[31][4]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_CLB_Y_E">INT: !pass CELL.DOUBLE_V1[0] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_WE_I2[1]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_WE_I2[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_H[2]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_H[2] ← CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_CLB_YQ_E">INT: !pass CELL.DOUBLE_V0[0] ← CELL.OUT_CLB_YQ_E</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.DOUBLE_H0[1] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_IO_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_IO_V[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_H[5] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_IO_V[2]">INT: !pass CELL.SINGLE_H[5] ← CELL.LONG_IO_V[2]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[0]-6">INT: mux CELL.IMUX_IO_T[0] bit 6</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_E0[2]">INT: !bipass CELL.SINGLE_H[4] = CELL.DOUBLE_IO_E0[2]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E0[2]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E0[2]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_IO_E0[2]-CELL.DOUBLE_IO_E2[2]">INT: !bipass CELL.DOUBLE_IO_E0[2] = CELL.DOUBLE_IO_E2[2]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_E1[2]">INT: !bipass CELL.SINGLE_H[5] = CELL.DOUBLE_IO_E1[2]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.DOUBLE_IO_E2[2]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_E2[2] ← CELL.DBUF_IO_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#spartanxl-IO_E0_N-IO[1]-IFF_D[1]">IO[1]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#spartanxl-IO_E0_N-IO[1]-MUX_I1[1]">IO[1]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#spartanxl-IO_E0_N-IO[1]-MUX_I2[1]">IO[1]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartanxl-IO_E0_N-IO[1]-MUX_I1[0]">IO[1]:  MUX_I1 bit 0</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[40][3]" title="MAIN[40][3]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F3-0">INT: mux CELL.IMUX_CLB_F3 bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[39][3]" title="MAIN[39][3]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[38][3]" title="MAIN[38][3]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_CLB_YQ_E">INT: !pass CELL.SINGLE_V[7] ← CELL.OUT_CLB_YQ_E</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[37][3]" title="MAIN[37][3]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_C3-1">INT: mux CELL.IMUX_CLB_C3 bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[36][3]" title="MAIN[36][3]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G3-1">INT: mux CELL.IMUX_CLB_G3 bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F1-3">INT: mux CELL.IMUX_CLB_F1 bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_V[4]">INT: !pass CELL.SINGLE_H[5] ← CELL.LONG_V[4]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G1-6">INT: mux CELL.IMUX_CLB_G1 bit 6</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#spartanxl-IO_E0_N-TBUF[0]-DRIVE1">TBUF[0]: ! DRIVE1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[0]-0">INT: mux CELL.IMUX_IO_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[0]-2">INT: mux CELL.IMUX_IO_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.DBUF_IO_V[0]-0">INT: mux CELL.DBUF_IO_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.DBUF_IO_V[0]-3">INT: mux CELL.DBUF_IO_V[0] bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[0]-7">INT: mux CELL.IMUX_IO_T[0] bit 7</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[0]-3">INT: mux CELL.IMUX_IO_T[0] bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#spartanxl-IO_E0_N-IO[1]-MUX_T[0]">IO[1]:  MUX_T bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[1]-3">INT: mux CELL.IMUX_IO_T[1] bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[1]-7">INT: mux CELL.IMUX_IO_T[1] bit 7</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#spartanxl-IO_E0_N-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E1[2]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E1[2]</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[1]-6">INT: mux CELL.IMUX_IO_T[1] bit 6</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#spartanxl-IO_E0_N-TBUF[1]-DRIVE1">TBUF[1]: ! DRIVE1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G3-0">INT: mux CELL.IMUX_CLB_G3 bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[1]-0">INT: mux CELL.IMUX_IO_IK[1] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#spartanxl-IO_E0_N-IO[1]-IFF_SRVAL[0]">IO[1]: ! IFF_SRVAL bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[1]-5">INT: mux CELL.IMUX_IO_IK[1] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#spartanxl-IO_E0_N-IO[1]-DRIVE[0]">IO[1]:  DRIVE bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#spartanxl-IO_E0_N-IO[1]-READBACK_I1[0]">IO[1]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#spartanxl-IO_E0_N-IO[1]-READBACK_I2[0]">IO[1]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#spartanxl-IO_E0_N-IO[1]-inpinv-IK">IO[1]: !invert IK</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#spartanxl-IO_E0_N-IO[1]-IFF_D[0]">IO[1]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartanxl-IO_E0_N-IO[1]-MUX_I2[0]">IO[1]:  MUX_I2 bit 0</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[40][2]" title="MAIN[40][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F3-2">INT: mux CELL.IMUX_CLB_F3 bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[39][2]" title="MAIN[39][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F3-6">INT: mux CELL.IMUX_CLB_F3 bit 6</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[38][2]" title="MAIN[38][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F3-8">INT: mux CELL.IMUX_CLB_F3 bit 8</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[37][2]" title="MAIN[37][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_C3-2">INT: mux CELL.IMUX_CLB_C3 bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[36][2]" title="MAIN[36][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_C3-3">INT: mux CELL.IMUX_CLB_C3 bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G3-2">INT: mux CELL.IMUX_CLB_G3 bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G3-5">INT: mux CELL.IMUX_CLB_G3 bit 5</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G3-8">INT: mux CELL.IMUX_CLB_G3 bit 8</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F1-0">INT: mux CELL.IMUX_CLB_F1 bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F1-7">INT: mux CELL.IMUX_CLB_F1 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G1-0">INT: mux CELL.IMUX_CLB_G1 bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[1]-2">INT: mux CELL.IMUX_IO_T[1] bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.DBUF_IO_V[0]-2">INT: mux CELL.DBUF_IO_V[0] bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[1]-4">INT: mux CELL.IMUX_IO_T[1] bit 4</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.DBUF_IO_V[0]-1">INT: mux CELL.DBUF_IO_V[0] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[0]-4">INT: mux CELL.IMUX_IO_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[0]-1">INT: mux CELL.IMUX_IO_T[0] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[0]-5">INT: mux CELL.IMUX_IO_T[0] bit 5</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[1]-5">INT: mux CELL.IMUX_IO_T[1] bit 5</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#spartanxl-IO_E0_N-IO[0]-MUX_T[0]">IO[0]:  MUX_T bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[1]-1">INT: mux CELL.IMUX_IO_T[1] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_T[1]-0">INT: mux CELL.IMUX_IO_T[1] bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[1]-1">INT: mux CELL.IMUX_IO_OK[1] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[1]-2">INT: mux CELL.IMUX_IO_OK[1] bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[1]-4">INT: mux CELL.IMUX_IO_OK[1] bit 4</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[1]-4">INT: mux CELL.IMUX_IO_IK[1] bit 4</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[1]-1">INT: mux CELL.IMUX_IO_IK[1] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[1]-0">INT: mux CELL.IMUX_IO_OK[1] bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[1]-5">INT: mux CELL.IMUX_IO_OK[1] bit 5</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[1]-6">INT: mux CELL.IMUX_IO_OK[1] bit 6</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[1]-3">INT: mux CELL.IMUX_IO_OK[1] bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_OK[1]-7">INT: mux CELL.IMUX_IO_OK[1] bit 7</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#spartanxl-IO_E0_N-IO[1]-SYNC_D[0]">IO[1]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#spartanxl-IO_E0_N-IO[1]-OFF_USED">IO[1]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#spartanxl-IO_E0_N-IO[1]-READBACK_OQ[0]">IO[1]: ! READBACK_OQ bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#spartanxl-IO_E0_N-IO[1]-OFF_D_INV">IO[1]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartanxl-IO_E0_N-IO[1]-MUX_OFF_D[0]">IO[1]:  MUX_OFF_D bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[40][1]" title="MAIN[40][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F3-5">INT: mux CELL.IMUX_CLB_F3 bit 5</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[39][1]" title="MAIN[39][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F3-3">INT: mux CELL.IMUX_CLB_F3 bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[38][1]" title="MAIN[38][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_C3-0">INT: mux CELL.IMUX_CLB_C3 bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[37][1]" title="MAIN[37][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_C3-5">INT: mux CELL.IMUX_CLB_C3 bit 5</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[36][1]" title="MAIN[36][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_C3-6">INT: mux CELL.IMUX_CLB_C3 bit 6</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G3-7">INT: mux CELL.IMUX_CLB_G3 bit 7</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G3-3">INT: mux CELL.IMUX_CLB_G3 bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G3-6">INT: mux CELL.IMUX_CLB_G3 bit 6</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F1-5">INT: mux CELL.IMUX_CLB_F1 bit 5</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F1-2">INT: mux CELL.IMUX_CLB_F1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G1-4">INT: mux CELL.IMUX_CLB_G1 bit 4</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G1-3">INT: mux CELL.IMUX_CLB_G1 bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G1-2">INT: mux CELL.IMUX_CLB_G1 bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[0]-1">INT: mux CELL.LONG_H[0] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[0]-2">INT: mux CELL.LONG_H[0] bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[0]-4">INT: mux CELL.IMUX_TBUF_I[0] bit 4</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[0]-1">INT: mux CELL.IMUX_TBUF_I[0] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_T[1]-3">INT: mux CELL.IMUX_TBUF_T[1] bit 3</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_T[1]-2">INT: mux CELL.IMUX_TBUF_T[1] bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[1]-4">INT: mux CELL.IMUX_TBUF_I[1] bit 4</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[1]-0">INT: mux CELL.IMUX_TBUF_I[1] bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[1]-5">INT: mux CELL.IMUX_TBUF_I[1] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[1]-2">INT: mux CELL.LONG_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_O1[1]-1">INT: mux CELL.IMUX_IO_O1[1] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[1]-2">INT: mux CELL.IMUX_IO_IK[1] bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[1]-6">INT: mux CELL.IMUX_IO_IK[1] bit 6</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[1]-3">INT: mux CELL.IMUX_IO_IK[1] bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_IK[1]-7">INT: mux CELL.IMUX_IO_IK[1] bit 7</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#spartanxl-IO_E0_N-IO[1]-MUX_O[3]">IO[1]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#spartanxl-IO_E0_N-IO[1]-MUX_O[2]">IO[1]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#spartanxl-IO_E0_N-IO[1]-PULL[0]">IO[1]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#spartanxl-IO_E0_N-IO[1]-OFF_SRVAL[0]">IO[1]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#spartanxl-IO_E0_N-IO[1]-PULL[1]">IO[1]:  PULL bit 1</a>
</td>
</tr>

<tr><td>B0</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[40][0]" title="MAIN[40][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F3-7">INT: mux CELL.IMUX_CLB_F3 bit 7</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[39][0]" title="MAIN[39][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F3-1">INT: mux CELL.IMUX_CLB_F3 bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[38][0]" title="MAIN[38][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F3-4">INT: mux CELL.IMUX_CLB_F3 bit 4</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[37][0]" title="MAIN[37][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_C3-4">INT: mux CELL.IMUX_CLB_C3 bit 4</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[36][0]" title="MAIN[36][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_C3-7">INT: mux CELL.IMUX_CLB_C3 bit 7</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G3-4">INT: mux CELL.IMUX_CLB_G3 bit 4</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G3-9">INT: mux CELL.IMUX_CLB_G3 bit 9</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F1-6">INT: mux CELL.IMUX_CLB_F1 bit 6</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F1-1">INT: mux CELL.IMUX_CLB_F1 bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_F1-4">INT: mux CELL.IMUX_CLB_F1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G1-5">INT: mux CELL.IMUX_CLB_G1 bit 5</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G1-1">INT: mux CELL.IMUX_CLB_G1 bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_CLB_G1-7">INT: mux CELL.IMUX_CLB_G1 bit 7</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[0]-0">INT: mux CELL.LONG_H[0] bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[0]-2">INT: mux CELL.IMUX_TBUF_I[0] bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[0]-0">INT: mux CELL.IMUX_TBUF_I[0] bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[0]-3">INT: mux CELL.IMUX_TBUF_I[0] bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_T[0]-2">INT: mux CELL.IMUX_TBUF_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_T[0]-3">INT: mux CELL.IMUX_TBUF_T[0] bit 3</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_T[0]-4">INT: mux CELL.IMUX_TBUF_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_T[1]-4">INT: mux CELL.IMUX_TBUF_T[1] bit 4</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[1]-2">INT: mux CELL.IMUX_TBUF_I[1] bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[1]-1">INT: mux CELL.IMUX_TBUF_I[1] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_TBUF_I[1]-3">INT: mux CELL.IMUX_TBUF_I[1] bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[1]-1">INT: mux CELL.LONG_H[1] bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.LONG_H[1]-0">INT: mux CELL.LONG_H[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_O1[1]-0">INT: mux CELL.IMUX_IO_O1[1] bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_O1[1]-3">INT: mux CELL.IMUX_IO_O1[1] bit 3</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#spartanxl-IO_E0_N-INT-mux-CELL.IMUX_IO_O1[1]-2">INT: mux CELL.IMUX_IO_O1[1] bit 2</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#spartanxl-IO_E0_N-IO[1]-MUX_O[0]">IO[1]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#spartanxl-IO_E0_N-IO[1]-MUX_O[1]">IO[1]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#spartanxl-IO_E0_N-IO[1]-inpinv-OK">IO[1]: !invert OK</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#spartanxl-IO_E0_N-IO[1]-inpinv-T">IO[1]: !invert T</a>
</td>
<td id="spartanxl-IO_E0_N-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#spartanxl-IO_E0_N-IO[1]-SLEW[0]">IO[1]:  SLEW bit 0</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N rect MAIN_S</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="41">Frame</th></tr>

<tr>
<th>F40</th>
<th>F39</th>
<th>F38</th>
<th>F37</th>
<th>F36</th>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN_S[33][9]" title="MAIN_S[33][9]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_H_BUF[2]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_H_BUF[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN_S[34][8]" title="MAIN_S[34][8]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN_S[30][8]" title="MAIN_S[30][8]">
<a href="#spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_H[1]-CELL.SINGLE_V[2]">INT: !buffer CELL.LONG_H[1] ← CELL.SINGLE_V[2]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN_S[28][8]" title="MAIN_S[28][8]">
<a href="#spartanxl-IO_E0_N-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.LONG_H[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN_S[26][8]" title="MAIN_S[26][8]">
<a href="#spartanxl-IO_E0_N-INT-progbuf-CELL.LONG_H[0]-CELL.SINGLE_V[1]">INT: !buffer CELL.LONG_H[0] ← CELL.SINGLE_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E0_N-bit-MAIN_S[25][7]" title="MAIN_S[25][7]">
<a href="#spartanxl-IO_E0_N-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E0_N rect MAIN_W</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_e1"><a class="header" href="#tile-io_e1">Tile IO_E1</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-6"><a class="header" href="#switchbox-int-6">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H_BUF[2]</td><td>CELL.LONG_H[2]</td></tr>

<tr><td>CELL.LONG_H_BUF[3]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_E1-INT-progbuf-CELL.LONG_H[0]-CELL.SINGLE_V[1]"><td>CELL.LONG_H[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN_S[26][8]">!MAIN_S[26][8]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-progbuf-CELL.LONG_H[1]-CELL.SINGLE_V[2]"><td>CELL.LONG_H[1]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_E1-bit-MAIN_S[30][8]">!MAIN_S[30][8]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-progbuf-CELL.LONG_H[2]-CELL.SINGLE_V[3]"><td>CELL.LONG_H[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[27][4]">!MAIN[27][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-progbuf-CELL.LONG_H[3]-CELL.SINGLE_V[4]"><td>CELL.LONG_H[3]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-progbuf-CELL.LONG_H[4]-CELL.SINGLE_V[5]"><td>CELL.LONG_H[4]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[38][4]">!MAIN[38][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-progbuf-CELL.LONG_H[5]-CELL.SINGLE_V[6]"><td>CELL.LONG_H[5]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[40][6]">!MAIN[40][6]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H_E[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[32][4]">!MAIN[32][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H_E[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[38][8]">!MAIN[38][8]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-progbuf-CELL.LONG_V[2]-CELL.SINGLE_H_E[3]"><td>CELL.LONG_V[2]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[34][6]">!MAIN[34][6]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-progbuf-CELL.LONG_V[3]-CELL.SINGLE_H[4]"><td>CELL.LONG_V[3]</td><td>CELL.SINGLE_H[4]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[34][4]">!MAIN[34][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-progbuf-CELL.LONG_V[4]-CELL.SINGLE_H[5]"><td>CELL.LONG_V[4]</td><td>CELL.SINGLE_H[5]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[31][6]">!MAIN[31][6]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-progbuf-CELL.LONG_V[5]-CELL.SINGLE_H[6]"><td>CELL.LONG_V[5]</td><td>CELL.SINGLE_H[6]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[35][8]">!MAIN[35][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_WE_I2_S1"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_E1-bit-MAIN[24][4]">!MAIN[24][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_IO_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_IO_V[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[22][4]">!MAIN[22][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_IO_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_IO_V[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_WE_I1[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_WE_I1_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_E1-bit-MAIN[15][8]">!MAIN[15][8]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[4]-CELL.LONG_V[3]"><td>CELL.SINGLE_H[4]</td><td>CELL.LONG_V[3]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[33][4]">!MAIN[33][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_WE_I2_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_E1-bit-MAIN[25][4]">!MAIN[25][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_V[4]"><td>CELL.SINGLE_H[5]</td><td>CELL.LONG_V[4]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[27][3]">!MAIN[27][3]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_IO_V[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.LONG_IO_V[2]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[19][4]">!MAIN[19][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_H[5]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[20][4]">!MAIN[20][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_V[5]"><td>CELL.SINGLE_H[6]</td><td>CELL.LONG_V[5]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[34][9]">!MAIN[34][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_IO_V[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.LONG_IO_V[3]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[17][8]">!MAIN[17][8]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_IO_WE_I1[0]"><td>CELL.SINGLE_H[6]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[24][8]">!MAIN[24][8]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_IO_WE_I1_S1"><td>CELL.SINGLE_H[7]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_E1-bit-MAIN[25][8]">!MAIN[25][8]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_H_E[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.LONG_V[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[32][5]">!MAIN[32][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_H_E[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.LONG_V[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[40][9]">!MAIN[40][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_H_E[3]-CELL.LONG_V[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.LONG_V[2]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[39][7]">!MAIN[39][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[0]-CELL.TIE_0"><td>CELL.SINGLE_V[0]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_E1-bit-MAIN[26][6]">!MAIN[26][6]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[28][4]">!MAIN[28][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.LONG_H[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN_S[28][8]">!MAIN_S[28][8]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_WE_I2[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_WE_I2[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[29][4]">!MAIN[29][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN_S[34][8]">!MAIN_S[34][8]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#spartanxl-IO_E1-bit-MAIN[30][4]">!MAIN[30][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_H_BUF[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_H_BUF[2]</td><td><a href="#spartanxl-IO_E1-bit-MAIN_S[33][9]">!MAIN_S[33][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_YQ_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_YQ_E</td><td><a href="#spartanxl-IO_E1-bit-MAIN[35][4]">!MAIN[35][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[4]-CELL.LONG_H_BUF[3]"><td>CELL.SINGLE_V[4]</td><td>CELL.LONG_H_BUF[3]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[26][7]">!MAIN[26][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[39][3]">!MAIN[39][3]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_H[4]"><td>CELL.SINGLE_V[5]</td><td>CELL.LONG_H[4]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[40][5]">!MAIN[40][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_WE_I2[1]"><td>CELL.SINGLE_V[5]</td><td>CELL.OUT_IO_WE_I2[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[36][4]">!MAIN[36][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_H[5]"><td>CELL.SINGLE_V[6]</td><td>CELL.LONG_H[5]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[40][7]">!MAIN[40][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[6]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#spartanxl-IO_E1-bit-MAIN[39][4]">!MAIN[39][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[7]-CELL.TIE_0"><td>CELL.SINGLE_V[7]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_E1-bit-MAIN[26][9]">!MAIN[26][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_CLB_YQ_E"><td>CELL.SINGLE_V[7]</td><td>CELL.OUT_CLB_YQ_E</td><td><a href="#spartanxl-IO_E1-bit-MAIN[38][3]">!MAIN[38][3]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_IO_WE_I1[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_WE_I2_S1"><td>CELL.DOUBLE_H0[1]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_E1-bit-MAIN[23][4]">!MAIN[23][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_IO_WE_I1_S1"><td>CELL.DOUBLE_H1[0]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_E1-bit-MAIN[23][7]">!MAIN[23][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_WE_I2[0]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[23][6]">!MAIN[23][6]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_CLB_YQ_E"><td>CELL.DOUBLE_V0[0]</td><td>CELL.OUT_CLB_YQ_E</td><td><a href="#spartanxl-IO_E1-bit-MAIN[26][4]">!MAIN[26][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_WE_I2[1]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.OUT_IO_WE_I2[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[37][4]">!MAIN[37][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_CLB_Y_E"><td>CELL.DOUBLE_V1[0]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#spartanxl-IO_E1-bit-MAIN[31][4]">!MAIN[31][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_WE_I2[0]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[40][4]">!MAIN[40][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.DOUBLE_IO_E0[0]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_E0[0]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.DOUBLE_IO_E0[1]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_E0[1]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.DOUBLE_IO_E0[2]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_E0[2]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.DOUBLE_IO_E0[3]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_E0[3]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.DOUBLE_IO_E2[0]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_E2[0]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.DOUBLE_IO_E2[1]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_E2[1]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.DOUBLE_IO_E2[2]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_E2[2]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[13][4]">!MAIN[13][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-pass-CELL.DOUBLE_IO_E2[3]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_E2[3]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[22][6]">!MAIN[22][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[28][6]">!MAIN[28][6]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[27][5]">!MAIN[27][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[30][3]">!MAIN[30][3]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_E1[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.DOUBLE_IO_E1[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[30][5]">!MAIN[30][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[29][5]">!MAIN[29][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[29][3]">!MAIN[29][3]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_E0[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.DOUBLE_IO_E0[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_E2[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.DOUBLE_IO_E2[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[32][8]">!MAIN[32][8]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[31][8]">!MAIN[31][8]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[33][8]">!MAIN[33][8]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_E1[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.DOUBLE_IO_E1[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[12][9]">!MAIN[12][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[31][7]">!MAIN[31][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[28][7]">!MAIN[28][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[30][7]">!MAIN[30][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_E0[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.DOUBLE_IO_E0[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[16][9]">!MAIN[16][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_E2[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.DOUBLE_IO_E2[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[10][9]">!MAIN[10][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[36][6]">!MAIN[36][6]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[39][6]">!MAIN[39][6]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[35][6]">!MAIN[35][6]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_E1[2]"><td>CELL.SINGLE_H[4]</td><td>CELL.DOUBLE_IO_E1[2]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[14][4]">!MAIN[14][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_H_E[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_H_E[5]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[35][5]">!MAIN[35][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[36][3]">!MAIN[36][3]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[37][5]">!MAIN[37][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_E0[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.DOUBLE_IO_E0[2]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_E2[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.DOUBLE_IO_E2[2]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[13][5]">!MAIN[13][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_H_E[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_H_E[6]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[35][7]">!MAIN[35][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[36][8]">!MAIN[36][8]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[36][7]">!MAIN[36][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_E1[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.DOUBLE_IO_E1[3]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[21][9]">!MAIN[21][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_H_E[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_H_E[7]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[38][9]">!MAIN[38][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_V[7]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[35][9]">!MAIN[35][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[37][8]">!MAIN[37][8]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_E0[3]"><td>CELL.SINGLE_H[7]</td><td>CELL.DOUBLE_IO_E0[3]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[25][9]">!MAIN[25][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_E2[3]"><td>CELL.SINGLE_H[7]</td><td>CELL.DOUBLE_IO_E2[3]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[19][9]">!MAIN[19][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[26][5]">!MAIN[26][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[28][5]">!MAIN[28][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[30][6]">!MAIN[30][6]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[31][5]">!MAIN[31][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[31][9]">!MAIN[31][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[32][9]">!MAIN[32][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[32][7]">!MAIN[32][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[33][7]">!MAIN[33][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[39][8]">!MAIN[39][8]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[37][6]">!MAIN[37][6]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V[5]"><td>CELL.SINGLE_H_E[5]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[36][5]">!MAIN[36][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_H_E[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[38][5]">!MAIN[38][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V[6]"><td>CELL.SINGLE_H_E[6]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[34][7]">!MAIN[34][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_H_E[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[37][7]">!MAIN[37][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V[7]"><td>CELL.SINGLE_H_E[7]</td><td>CELL.SINGLE_V[7]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[37][9]">!MAIN[37][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_H_E[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[39][9]">!MAIN[39][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[29][6]">!MAIN[29][6]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[31][3]">!MAIN[31][3]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[30][9]">!MAIN[30][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[27][7]">!MAIN[27][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[38][6]">!MAIN[38][6]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_V[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_V[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[39][5]">!MAIN[39][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_V[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_V[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[38][7]">!MAIN[38][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.SINGLE_V[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_V[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[36][9]">!MAIN[36][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_H2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_H2[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[29][9]">!MAIN[29][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V0[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_V0[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[27][9]">!MAIN[27][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[28][9]">!MAIN[28][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E0[1]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_E0[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[15][9]">!MAIN[15][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E1[1]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_E1[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[13][9]">!MAIN[13][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E2[1]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_E2[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[11][9]">!MAIN[11][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_H2[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_H2[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[33][6]">!MAIN[33][6]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V0[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_V0[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[32][6]">!MAIN[32][6]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[33][3]">!MAIN[33][3]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E0[2]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_E0[2]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E1[2]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_E1[2]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[15][3]">!MAIN[15][3]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E2[2]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_E2[2]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E0[0]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_E0[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[23][5]">!MAIN[23][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E1[0]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_E1[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E2[0]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_E2[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E0[3]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_E0[3]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[24][9]">!MAIN[24][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E1[3]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_E1[3]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[22][9]">!MAIN[22][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E2[3]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_E2[3]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[20][9]">!MAIN[20][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V0[0]"><td>CELL.DOUBLE_H2[0]</td><td>CELL.DOUBLE_V0[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[29][7]">!MAIN[29][7]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_H2[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[29][8]">!MAIN[29][8]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V0[1]"><td>CELL.DOUBLE_H2[1]</td><td>CELL.DOUBLE_V0[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[33][5]">!MAIN[33][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_H2[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[34][5]">!MAIN[34][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[27][8]">!MAIN[27][8]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[34][3]">!MAIN[34][3]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_IO_E0[0]-CELL.DOUBLE_IO_E2[0]"><td>CELL.DOUBLE_IO_E0[0]</td><td>CELL.DOUBLE_IO_E2[0]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[22][5]">!MAIN[22][5]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_IO_E0[1]-CELL.DOUBLE_IO_E2[1]"><td>CELL.DOUBLE_IO_E0[1]</td><td>CELL.DOUBLE_IO_E2[1]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[14][9]">!MAIN[14][9]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_IO_E0[2]-CELL.DOUBLE_IO_E2[2]"><td>CELL.DOUBLE_IO_E0[2]</td><td>CELL.DOUBLE_IO_E2[2]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_IO_E0[3]-CELL.DOUBLE_IO_E2[3]"><td>CELL.DOUBLE_IO_E0[3]</td><td>CELL.DOUBLE_IO_E2[3]</td><td><a href="#spartanxl-IO_E1-bit-MAIN[23][9]">!MAIN[23][9]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes DBUF_IO_V[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.DBUF_IO_V[0]-3"><a href="#spartanxl-IO_E1-bit-MAIN[21][3]">MAIN[21][3]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.DBUF_IO_V[0]-2"><a href="#spartanxl-IO_E1-bit-MAIN[24][2]">MAIN[24][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.DBUF_IO_V[0]-1"><a href="#spartanxl-IO_E1-bit-MAIN[22][2]">MAIN[22][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.DBUF_IO_V[0]-0"><a href="#spartanxl-IO_E1-bit-MAIN[22][3]">MAIN[22][3]</a></td><td>CELL.DBUF_IO_V[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_E2[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes DBUF_IO_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.DBUF_IO_V[1]-3"><a href="#spartanxl-IO_E1-bit-MAIN[8][8]">MAIN[8][8]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.DBUF_IO_V[1]-2"><a href="#spartanxl-IO_E1-bit-MAIN[9][8]">MAIN[9][8]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.DBUF_IO_V[1]-1"><a href="#spartanxl-IO_E1-bit-MAIN[11][8]">MAIN[11][8]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.DBUF_IO_V[1]-0"><a href="#spartanxl-IO_E1-bit-MAIN[10][8]">MAIN[10][8]</a></td><td>CELL.DBUF_IO_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E0[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_E0[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes LONG_H[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_H[0]-2"><a href="#spartanxl-IO_E1-bit-MAIN[24][1]">MAIN[24][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_H[0]-1"><a href="#spartanxl-IO_E1-bit-MAIN[25][1]">MAIN[25][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_H[0]-0"><a href="#spartanxl-IO_E1-bit-MAIN[24][0]">MAIN[24][0]</a></td><td>CELL.LONG_H[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes LONG_H[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_H[1]-2"><a href="#spartanxl-IO_E1-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_H[1]-1"><a href="#spartanxl-IO_E1-bit-MAIN[11][0]">MAIN[11][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_H[1]-0"><a href="#spartanxl-IO_E1-bit-MAIN[10][0]">MAIN[10][0]</a></td><td>CELL.LONG_H[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes LONG_H[4]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_H[4]-2"><a href="#spartanxl-IO_E1-bit-MAIN[24][6]">MAIN[24][6]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_H[4]-1"><a href="#spartanxl-IO_E1-bit-MAIN[24][7]">MAIN[24][7]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_H[4]-0"><a href="#spartanxl-IO_E1-bit-MAIN[22][7]">MAIN[22][7]</a></td><td>CELL.LONG_H[4]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes LONG_H[5]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_H[5]-2"><a href="#spartanxl-IO_E1-bit-MAIN[15][7]">MAIN[15][7]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_H[5]-1"><a href="#spartanxl-IO_E1-bit-MAIN[21][6]">MAIN[21][6]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_H[5]-0"><a href="#spartanxl-IO_E1-bit-MAIN[19][7]">MAIN[19][7]</a></td><td>CELL.LONG_H[5]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes LONG_IO_V[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[0]-1"><a href="#spartanxl-IO_E1-bit-MAIN[21][5]">MAIN[21][5]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[0]-0"><a href="#spartanxl-IO_E1-bit-MAIN[24][5]">MAIN[24][5]</a></td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes LONG_IO_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[1]-3"><a href="#spartanxl-IO_E1-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[1]-2"><a href="#spartanxl-IO_E1-bit-MAIN[8][9]">MAIN[8][9]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[1]-1"><a href="#spartanxl-IO_E1-bit-MAIN[13][8]">MAIN[13][8]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[1]-0"><a href="#spartanxl-IO_E1-bit-MAIN[14][8]">MAIN[14][8]</a></td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes LONG_IO_V[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[2]-3"><a href="#spartanxl-IO_E1-bit-MAIN[20][8]">MAIN[20][8]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[2]-2"><a href="#spartanxl-IO_E1-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[2]-1"><a href="#spartanxl-IO_E1-bit-MAIN[22][8]">MAIN[22][8]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[2]-0"><a href="#spartanxl-IO_E1-bit-MAIN[23][8]">MAIN[23][8]</a></td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes LONG_IO_V[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[3]-1"><a href="#spartanxl-IO_E1-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[3]-0"><a href="#spartanxl-IO_E1-bit-MAIN[16][8]">MAIN[16][8]</a></td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes IMUX_CLB_F1</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F1-7"><a href="#spartanxl-IO_E1-bit-MAIN[31][2]">MAIN[31][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F1-6"><a href="#spartanxl-IO_E1-bit-MAIN[33][0]">MAIN[33][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F1-5"><a href="#spartanxl-IO_E1-bit-MAIN[32][1]">MAIN[32][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F1-4"><a href="#spartanxl-IO_E1-bit-MAIN[31][0]">MAIN[31][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F1-3"><a href="#spartanxl-IO_E1-bit-MAIN[32][3]">MAIN[32][3]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F1-2"><a href="#spartanxl-IO_E1-bit-MAIN[31][1]">MAIN[31][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F1-1"><a href="#spartanxl-IO_E1-bit-MAIN[32][0]">MAIN[32][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F1-0"><a href="#spartanxl-IO_E1-bit-MAIN[32][2]">MAIN[32][2]</a></td><td>CELL.IMUX_CLB_F1</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes IMUX_CLB_F3</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F3-8"><a href="#spartanxl-IO_E1-bit-MAIN[38][2]">MAIN[38][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F3-7"><a href="#spartanxl-IO_E1-bit-MAIN[40][0]">MAIN[40][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F3-6"><a href="#spartanxl-IO_E1-bit-MAIN[39][2]">MAIN[39][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F3-5"><a href="#spartanxl-IO_E1-bit-MAIN[40][1]">MAIN[40][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F3-4"><a href="#spartanxl-IO_E1-bit-MAIN[38][0]">MAIN[38][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F3-3"><a href="#spartanxl-IO_E1-bit-MAIN[39][1]">MAIN[39][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F3-2"><a href="#spartanxl-IO_E1-bit-MAIN[40][2]">MAIN[40][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F3-1"><a href="#spartanxl-IO_E1-bit-MAIN[39][0]">MAIN[39][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F3-0"><a href="#spartanxl-IO_E1-bit-MAIN[40][3]">MAIN[40][3]</a></td><td>CELL.IMUX_CLB_F3</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes IMUX_CLB_G1</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G1-7"><a href="#spartanxl-IO_E1-bit-MAIN[26][0]">MAIN[26][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G1-6"><a href="#spartanxl-IO_E1-bit-MAIN[26][3]">MAIN[26][3]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G1-5"><a href="#spartanxl-IO_E1-bit-MAIN[28][0]">MAIN[28][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G1-4"><a href="#spartanxl-IO_E1-bit-MAIN[28][1]">MAIN[28][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G1-3"><a href="#spartanxl-IO_E1-bit-MAIN[27][1]">MAIN[27][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G1-2"><a href="#spartanxl-IO_E1-bit-MAIN[26][1]">MAIN[26][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G1-1"><a href="#spartanxl-IO_E1-bit-MAIN[27][0]">MAIN[27][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G1-0"><a href="#spartanxl-IO_E1-bit-MAIN[26][2]">MAIN[26][2]</a></td><td>CELL.IMUX_CLB_G1</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_V1[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_V0[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes IMUX_CLB_G3</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G3-9"><a href="#spartanxl-IO_E1-bit-MAIN[34][0]">MAIN[34][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G3-8"><a href="#spartanxl-IO_E1-bit-MAIN[33][2]">MAIN[33][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G3-7"><a href="#spartanxl-IO_E1-bit-MAIN[35][1]">MAIN[35][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G3-6"><a href="#spartanxl-IO_E1-bit-MAIN[33][1]">MAIN[33][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G3-5"><a href="#spartanxl-IO_E1-bit-MAIN[34][2]">MAIN[34][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G3-4"><a href="#spartanxl-IO_E1-bit-MAIN[35][0]">MAIN[35][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G3-3"><a href="#spartanxl-IO_E1-bit-MAIN[34][1]">MAIN[34][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G3-2"><a href="#spartanxl-IO_E1-bit-MAIN[35][2]">MAIN[35][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G3-1"><a href="#spartanxl-IO_E1-bit-MAIN[35][3]">MAIN[35][3]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G3-0"><a href="#spartanxl-IO_E1-bit-MAIN[12][3]">MAIN[12][3]</a></td><td>CELL.IMUX_CLB_G3</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SPECIAL_CLB_CIN</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[7]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes IMUX_CLB_C3</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_C3-7"><a href="#spartanxl-IO_E1-bit-MAIN[36][0]">MAIN[36][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_C3-6"><a href="#spartanxl-IO_E1-bit-MAIN[36][1]">MAIN[36][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_C3-5"><a href="#spartanxl-IO_E1-bit-MAIN[37][1]">MAIN[37][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_C3-4"><a href="#spartanxl-IO_E1-bit-MAIN[37][0]">MAIN[37][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_C3-3"><a href="#spartanxl-IO_E1-bit-MAIN[36][2]">MAIN[36][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_C3-2"><a href="#spartanxl-IO_E1-bit-MAIN[37][2]">MAIN[37][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_C3-1"><a href="#spartanxl-IO_E1-bit-MAIN[37][3]">MAIN[37][3]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_C3-0"><a href="#spartanxl-IO_E1-bit-MAIN[38][1]">MAIN[38][1]</a></td><td>CELL.IMUX_CLB_C3</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_V1[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[0]-4"><a href="#spartanxl-IO_E1-bit-MAIN[23][1]">MAIN[23][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[0]-3"><a href="#spartanxl-IO_E1-bit-MAIN[21][0]">MAIN[21][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[0]-2"><a href="#spartanxl-IO_E1-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[0]-1"><a href="#spartanxl-IO_E1-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[0]-0"><a href="#spartanxl-IO_E1-bit-MAIN[22][0]">MAIN[22][0]</a></td><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E2[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[1]-5"><a href="#spartanxl-IO_E1-bit-MAIN[12][1]">MAIN[12][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[1]-4"><a href="#spartanxl-IO_E1-bit-MAIN[14][1]">MAIN[14][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[1]-3"><a href="#spartanxl-IO_E1-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[1]-2"><a href="#spartanxl-IO_E1-bit-MAIN[14][0]">MAIN[14][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[1]-1"><a href="#spartanxl-IO_E1-bit-MAIN[13][0]">MAIN[13][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[1]-0"><a href="#spartanxl-IO_E1-bit-MAIN[13][1]">MAIN[13][1]</a></td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_T[0]-4"><a href="#spartanxl-IO_E1-bit-MAIN[17][0]">MAIN[17][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_T[0]-3"><a href="#spartanxl-IO_E1-bit-MAIN[19][0]">MAIN[19][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_T[0]-2"><a href="#spartanxl-IO_E1-bit-MAIN[20][0]">MAIN[20][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#spartanxl-IO_E1-bit-MAIN[20][1]">MAIN[20][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#spartanxl-IO_E1-bit-MAIN[19][1]">MAIN[19][1]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_T[1]-4"><a href="#spartanxl-IO_E1-bit-MAIN[15][0]">MAIN[15][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_T[1]-3"><a href="#spartanxl-IO_E1-bit-MAIN[17][1]">MAIN[17][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_T[1]-2"><a href="#spartanxl-IO_E1-bit-MAIN[15][1]">MAIN[15][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#spartanxl-IO_E1-bit-MAIN[18][1]">MAIN[18][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#spartanxl-IO_E1-bit-MAIN[16][0]">MAIN[16][0]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes IMUX_IO_O1[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_O1[0]-5"><a href="#spartanxl-IO_E1-bit-MAIN[5][9]">MAIN[5][9]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_O1[0]-4"><a href="#spartanxl-IO_E1-bit-MAIN[5][8]">MAIN[5][8]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_O1[0]-3"><a href="#spartanxl-IO_E1-bit-MAIN[7][8]">MAIN[7][8]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_O1[0]-2"><a href="#spartanxl-IO_E1-bit-MAIN[6][9]">MAIN[6][9]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_O1[0]-1"><a href="#spartanxl-IO_E1-bit-MAIN[6][8]">MAIN[6][8]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_O1[0]-0"><a href="#spartanxl-IO_E1-bit-MAIN[7][9]">MAIN[7][9]</a></td><td>CELL.IMUX_IO_O1[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes IMUX_IO_O1[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_O1[1]-3"><a href="#spartanxl-IO_E1-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_O1[1]-2"><a href="#spartanxl-IO_E1-bit-MAIN[5][0]">MAIN[5][0]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_O1[1]-1"><a href="#spartanxl-IO_E1-bit-MAIN[9][1]">MAIN[9][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_O1[1]-0"><a href="#spartanxl-IO_E1-bit-MAIN[7][0]">MAIN[7][0]</a></td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_S.DOUBLE_H1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.DOUBLE_H0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes IMUX_IO_OK[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[0]-7"><a href="#spartanxl-IO_E1-bit-MAIN[7][6]">MAIN[7][6]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[0]-6"><a href="#spartanxl-IO_E1-bit-MAIN[16][6]">MAIN[16][6]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[0]-5"><a href="#spartanxl-IO_E1-bit-MAIN[8][5]">MAIN[8][5]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[0]-4"><a href="#spartanxl-IO_E1-bit-MAIN[13][6]">MAIN[13][6]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[0]-3"><a href="#spartanxl-IO_E1-bit-MAIN[10][6]">MAIN[10][6]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[0]-2"><a href="#spartanxl-IO_E1-bit-MAIN[11][6]">MAIN[11][6]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[0]-1"><a href="#spartanxl-IO_E1-bit-MAIN[14][6]">MAIN[14][6]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[0]-0"><a href="#spartanxl-IO_E1-bit-MAIN[9][6]">MAIN[9][6]</a></td><td>CELL.IMUX_IO_OK[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes IMUX_IO_OK[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[1]-7"><a href="#spartanxl-IO_E1-bit-MAIN[5][2]">MAIN[5][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[1]-6"><a href="#spartanxl-IO_E1-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[1]-5"><a href="#spartanxl-IO_E1-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[1]-4"><a href="#spartanxl-IO_E1-bit-MAIN[12][2]">MAIN[12][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[1]-3"><a href="#spartanxl-IO_E1-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[1]-2"><a href="#spartanxl-IO_E1-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[1]-1"><a href="#spartanxl-IO_E1-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[1]-0"><a href="#spartanxl-IO_E1-bit-MAIN[9][2]">MAIN[9][2]</a></td><td>CELL.IMUX_IO_OK[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_S.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes IMUX_IO_IK[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[0]-7"><a href="#spartanxl-IO_E1-bit-MAIN[5][7]">MAIN[5][7]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[0]-6"><a href="#spartanxl-IO_E1-bit-MAIN[11][7]">MAIN[11][7]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[0]-5"><a href="#spartanxl-IO_E1-bit-MAIN[12][7]">MAIN[12][7]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[0]-4"><a href="#spartanxl-IO_E1-bit-MAIN[9][7]">MAIN[9][7]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[0]-3"><a href="#spartanxl-IO_E1-bit-MAIN[7][7]">MAIN[7][7]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[0]-2"><a href="#spartanxl-IO_E1-bit-MAIN[8][7]">MAIN[8][7]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[0]-1"><a href="#spartanxl-IO_E1-bit-MAIN[10][7]">MAIN[10][7]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[0]-0"><a href="#spartanxl-IO_E1-bit-MAIN[6][7]">MAIN[6][7]</a></td><td>CELL.IMUX_IO_IK[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes IMUX_IO_IK[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[1]-7"><a href="#spartanxl-IO_E1-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[1]-6"><a href="#spartanxl-IO_E1-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[1]-5"><a href="#spartanxl-IO_E1-bit-MAIN[7][3]">MAIN[7][3]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[1]-4"><a href="#spartanxl-IO_E1-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[1]-3"><a href="#spartanxl-IO_E1-bit-MAIN[6][1]">MAIN[6][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[1]-2"><a href="#spartanxl-IO_E1-bit-MAIN[8][1]">MAIN[8][1]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[1]-1"><a href="#spartanxl-IO_E1-bit-MAIN[10][2]">MAIN[10][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[1]-0"><a href="#spartanxl-IO_E1-bit-MAIN[11][3]">MAIN[11][3]</a></td><td>CELL.IMUX_IO_IK[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_S.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_S.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes IMUX_IO_T[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[0]-7"><a href="#spartanxl-IO_E1-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[0]-6"><a href="#spartanxl-IO_E1-bit-MAIN[18][4]">MAIN[18][4]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[0]-5"><a href="#spartanxl-IO_E1-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[0]-4"><a href="#spartanxl-IO_E1-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[0]-3"><a href="#spartanxl-IO_E1-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[0]-2"><a href="#spartanxl-IO_E1-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[0]-1"><a href="#spartanxl-IO_E1-bit-MAIN[20][2]">MAIN[20][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[0]-0"><a href="#spartanxl-IO_E1-bit-MAIN[24][3]">MAIN[24][3]</a></td><td>CELL.IMUX_IO_T[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 switchbox INT muxes IMUX_IO_T[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[1]-7"><a href="#spartanxl-IO_E1-bit-MAIN[16][3]">MAIN[16][3]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[1]-6"><a href="#spartanxl-IO_E1-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[1]-5"><a href="#spartanxl-IO_E1-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[1]-4"><a href="#spartanxl-IO_E1-bit-MAIN[23][2]">MAIN[23][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[1]-3"><a href="#spartanxl-IO_E1-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[1]-2"><a href="#spartanxl-IO_E1-bit-MAIN[25][2]">MAIN[25][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[1]-1"><a href="#spartanxl-IO_E1-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[1]-0"><a href="#spartanxl-IO_E1-bit-MAIN[15][2]">MAIN[15][2]</a></td><td>CELL.IMUX_IO_T[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-6"><a class="header" href="#bels-tbuf-6">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[2]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 bel TBUF attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>DRIVE1</td><td id="spartanxl-IO_E1-TBUF[0]-DRIVE1"><a href="#spartanxl-IO_E1-bit-MAIN[25][3]">!MAIN[25][3]</a></td><td id="spartanxl-IO_E1-TBUF[1]-DRIVE1"><a href="#spartanxl-IO_E1-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-6"><a class="header" href="#bels-io-6">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>IK</td><td>in</td><td id="spartanxl-IO_E1-IO[0]-inpinv-IK">CELL.IMUX_IO_IK[0] invert by <a href="#spartanxl-IO_E1-bit-MAIN[2][6]">!MAIN[2][6]</a></td><td id="spartanxl-IO_E1-IO[1]-inpinv-IK">CELL.IMUX_IO_IK[1] invert by <a href="#spartanxl-IO_E1-bit-MAIN[2][3]">!MAIN[2][3]</a></td></tr>

<tr><td>OK</td><td>in</td><td id="spartanxl-IO_E1-IO[0]-inpinv-OK">CELL.IMUX_IO_OK[0] invert by <a href="#spartanxl-IO_E1-bit-MAIN[1][9]">!MAIN[1][9]</a></td><td id="spartanxl-IO_E1-IO[1]-inpinv-OK">CELL.IMUX_IO_OK[1] invert by <a href="#spartanxl-IO_E1-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>O1</td><td>in</td><td>CELL.IMUX_IO_O1[0]</td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><td>O2</td><td>in</td><td>CELL.IMUX_CLB_G1</td><td>CELL.IMUX_CLB_F1</td></tr>

<tr><td>T</td><td>in</td><td id="spartanxl-IO_E1-IO[0]-inpinv-T">CELL.IMUX_IO_T[0] invert by <a href="#spartanxl-IO_E1-bit-MAIN[0][9]">!MAIN[0][9]</a></td><td id="spartanxl-IO_E1-IO[1]-inpinv-T">CELL.IMUX_IO_T[1] invert by <a href="#spartanxl-IO_E1-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>I1</td><td>out</td><td>CELL.OUT_IO_WE_I1[0]</td><td>CELL.OUT_IO_WE_I1[1]</td></tr>

<tr><td>I2</td><td>out</td><td>CELL.OUT_IO_WE_I2[0]</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>SLEW</td><td><a href="#spartanxl-IO_E1-IO[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#spartanxl-IO_E1-IO[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>PULL</td><td><a href="#spartanxl-IO_E1-IO[0]-PULL">[enum: IO_PULL]</a></td><td><a href="#spartanxl-IO_E1-IO[1]-PULL">[enum: IO_PULL]</a></td></tr>

<tr><td>IFF_SRVAL bit 0</td><td id="spartanxl-IO_E1-IO[0]-IFF_SRVAL[0]"><a href="#spartanxl-IO_E1-bit-MAIN[3][6]">!MAIN[3][6]</a></td><td id="spartanxl-IO_E1-IO[1]-IFF_SRVAL[0]"><a href="#spartanxl-IO_E1-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr><td>OFF_SRVAL bit 0</td><td id="spartanxl-IO_E1-IO[0]-OFF_SRVAL[0]"><a href="#spartanxl-IO_E1-bit-MAIN[1][7]">!MAIN[1][7]</a></td><td id="spartanxl-IO_E1-IO[1]-OFF_SRVAL[0]"><a href="#spartanxl-IO_E1-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr><td>READBACK_I1 bit 0</td><td id="spartanxl-IO_E1-IO[0]-READBACK_I1[0]"><a href="#spartanxl-IO_E1-bit-MAIN[0][8]">!MAIN[0][8]</a></td><td id="spartanxl-IO_E1-IO[1]-READBACK_I1[0]"><a href="#spartanxl-IO_E1-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr><td>READBACK_I2 bit 0</td><td id="spartanxl-IO_E1-IO[0]-READBACK_I2[0]"><a href="#spartanxl-IO_E1-bit-MAIN[2][8]">!MAIN[2][8]</a></td><td id="spartanxl-IO_E1-IO[1]-READBACK_I2[0]"><a href="#spartanxl-IO_E1-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr><td>READBACK_OQ bit 0</td><td id="spartanxl-IO_E1-IO[0]-READBACK_OQ[0]"><a href="#spartanxl-IO_E1-bit-MAIN[3][8]">!MAIN[3][8]</a></td><td id="spartanxl-IO_E1-IO[1]-READBACK_OQ[0]"><a href="#spartanxl-IO_E1-bit-MAIN[2][2]">!MAIN[2][2]</a></td></tr>

<tr><td>MUX_I1</td><td><a href="#spartanxl-IO_E1-IO[0]-MUX_I1">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_E1-IO[1]-MUX_I1">[enum: IO_MUX_I]</a></td></tr>

<tr><td>MUX_I2</td><td><a href="#spartanxl-IO_E1-IO[0]-MUX_I2">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_E1-IO[1]-MUX_I2">[enum: IO_MUX_I]</a></td></tr>

<tr><td>IFF_D</td><td><a href="#spartanxl-IO_E1-IO[0]-IFF_D">[enum: IO_IFF_D]</a></td><td><a href="#spartanxl-IO_E1-IO[1]-IFF_D">[enum: IO_IFF_D]</a></td></tr>

<tr><td>OFF_D_INV</td><td id="spartanxl-IO_E1-IO[0]-OFF_D_INV"><a href="#spartanxl-IO_E1-bit-MAIN[3][7]">!MAIN[3][7]</a></td><td id="spartanxl-IO_E1-IO[1]-OFF_D_INV"><a href="#spartanxl-IO_E1-bit-MAIN[1][2]">!MAIN[1][2]</a></td></tr>

<tr><td>MUX_OFF_D</td><td><a href="#spartanxl-IO_E1-IO[0]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td><td><a href="#spartanxl-IO_E1-IO[1]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#spartanxl-IO_E1-IO[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#spartanxl-IO_E1-IO[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>OFF_USED</td><td id="spartanxl-IO_E1-IO[0]-OFF_USED"><a href="#spartanxl-IO_E1-bit-MAIN[4][7]">MAIN[4][7]</a></td><td id="spartanxl-IO_E1-IO[1]-OFF_USED"><a href="#spartanxl-IO_E1-bit-MAIN[3][2]">MAIN[3][2]</a></td></tr>

<tr><td>IFF_CE_ENABLE</td><td id="spartanxl-IO_E1-IO[0]-IFF_CE_ENABLE"><a href="#spartanxl-IO_E1-bit-MAIN[18][8]">!MAIN[18][8]</a></td><td id="spartanxl-IO_E1-IO[1]-IFF_CE_ENABLE"><a href="#spartanxl-IO_E1-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr><td>OFF_CE_ENABLE</td><td id="spartanxl-IO_E1-IO[0]-OFF_CE_ENABLE"><a href="#spartanxl-IO_E1-bit-MAIN[18][9]">!MAIN[18][9]</a></td><td id="spartanxl-IO_E1-IO[1]-OFF_CE_ENABLE"><a href="#spartanxl-IO_E1-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr><td>SYNC_D</td><td><a href="#spartanxl-IO_E1-IO[0]-SYNC_D">[enum: IO_SYNC_D]</a></td><td><a href="#spartanxl-IO_E1-IO[1]-SYNC_D">[enum: IO_SYNC_D]</a></td></tr>

<tr><td>IFF_CE_ENABLE_NO_IQ</td><td id="spartanxl-IO_E1-IO[0]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_E1-bit-MAIN[5][5]">!MAIN[5][5]</a></td><td id="spartanxl-IO_E1-IO[1]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_E1-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr><td>MUX_T</td><td><a href="#spartanxl-IO_E1-IO[0]-MUX_T">[enum: IO_MUX_T]</a></td><td><a href="#spartanxl-IO_E1-IO[1]-MUX_T">[enum: IO_MUX_T]</a></td></tr>

<tr><td>DRIVE</td><td><a href="#spartanxl-IO_E1-IO[0]-DRIVE">[enum: IO_DRIVE]</a></td><td><a href="#spartanxl-IO_E1-IO[1]-DRIVE">[enum: IO_DRIVE]</a></td></tr>

<tr><td>_5V_TOLERANT</td><td id="spartanxl-IO_E1-IO[0]-_5V_TOLERANT"><a href="#spartanxl-IO_E1-bit-MAIN[6][6]">MAIN[6][6]</a></td><td id="spartanxl-IO_E1-IO[1]-_5V_TOLERANT"><a href="#spartanxl-IO_E1-bit-MAIN[5][6]">MAIN[5][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 enum IO_SLEW</caption>
<thead>
<tr id="spartanxl-IO_E1-IO[0]-SLEW"><th>IO[0].SLEW</th><td id="spartanxl-IO_E1-IO[0]-SLEW[0]"><a href="#spartanxl-IO_E1-bit-MAIN[2][9]">MAIN[2][9]</a></td></tr>

<tr id="spartanxl-IO_E1-IO[1]-SLEW"><th>IO[1].SLEW</th><td id="spartanxl-IO_E1-IO[1]-SLEW[0]"><a href="#spartanxl-IO_E1-bit-MAIN[0][0]">MAIN[0][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FAST</td><td>0</td></tr>

<tr><td>SLOW</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 enum IO_PULL</caption>
<thead>
<tr id="spartanxl-IO_E1-IO[0]-PULL"><th>IO[0].PULL</th><td id="spartanxl-IO_E1-IO[0]-PULL[1]"><a href="#spartanxl-IO_E1-bit-MAIN[8][6]">MAIN[8][6]</a></td><td id="spartanxl-IO_E1-IO[0]-PULL[0]"><a href="#spartanxl-IO_E1-bit-MAIN[2][7]">MAIN[2][7]</a></td></tr>

<tr id="spartanxl-IO_E1-IO[1]-PULL"><th>IO[1].PULL</th><td id="spartanxl-IO_E1-IO[1]-PULL[1]"><a href="#spartanxl-IO_E1-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="spartanxl-IO_E1-IO[1]-PULL[0]"><a href="#spartanxl-IO_E1-bit-MAIN[2][1]">MAIN[2][1]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 enum IO_MUX_I</caption>
<thead>
<tr id="spartanxl-IO_E1-IO[0]-MUX_I1"><th>IO[0].MUX_I1</th><td id="spartanxl-IO_E1-IO[0]-MUX_I1[1]"><a href="#spartanxl-IO_E1-bit-MAIN[2][5]">MAIN[2][5]</a></td><td id="spartanxl-IO_E1-IO[0]-MUX_I1[0]"><a href="#spartanxl-IO_E1-bit-MAIN[1][5]">MAIN[1][5]</a></td></tr>

<tr id="spartanxl-IO_E1-IO[1]-MUX_I1"><th>IO[1].MUX_I1</th><td id="spartanxl-IO_E1-IO[1]-MUX_I1[1]"><a href="#spartanxl-IO_E1-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="spartanxl-IO_E1-IO[1]-MUX_I1[0]"><a href="#spartanxl-IO_E1-bit-MAIN[0][4]">MAIN[0][4]</a></td></tr>

<tr id="spartanxl-IO_E1-IO[0]-MUX_I2"><th>IO[0].MUX_I2</th><td id="spartanxl-IO_E1-IO[0]-MUX_I2[1]"><a href="#spartanxl-IO_E1-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="spartanxl-IO_E1-IO[0]-MUX_I2[0]"><a href="#spartanxl-IO_E1-bit-MAIN[0][6]">MAIN[0][6]</a></td></tr>

<tr id="spartanxl-IO_E1-IO[1]-MUX_I2"><th>IO[1].MUX_I2</th><td id="spartanxl-IO_E1-IO[1]-MUX_I2[1]"><a href="#spartanxl-IO_E1-bit-MAIN[1][4]">MAIN[1][4]</a></td><td id="spartanxl-IO_E1-IO[1]-MUX_I2[0]"><a href="#spartanxl-IO_E1-bit-MAIN[0][3]">MAIN[0][3]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>0</td><td>1</td></tr>

<tr><td>IQ</td><td>1</td><td>1</td></tr>

<tr><td>IQL</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 enum IO_IFF_D</caption>
<thead>
<tr id="spartanxl-IO_E1-IO[0]-IFF_D"><th>IO[0].IFF_D</th><td id="spartanxl-IO_E1-IO[0]-IFF_D[1]"><a href="#spartanxl-IO_E1-bit-MAIN[3][5]">MAIN[3][5]</a></td><td id="spartanxl-IO_E1-IO[0]-IFF_D[0]"><a href="#spartanxl-IO_E1-bit-MAIN[1][6]">MAIN[1][6]</a></td></tr>

<tr id="spartanxl-IO_E1-IO[1]-IFF_D"><th>IO[1].IFF_D</th><td id="spartanxl-IO_E1-IO[1]-IFF_D[1]"><a href="#spartanxl-IO_E1-bit-MAIN[3][4]">MAIN[3][4]</a></td><td id="spartanxl-IO_E1-IO[1]-IFF_D[0]"><a href="#spartanxl-IO_E1-bit-MAIN[1][3]">MAIN[1][3]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td><td>0</td></tr>

<tr><td>MEDDELAY</td><td>0</td><td>1</td></tr>

<tr><td>SYNC</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 enum IO_MUX_OFF_D</caption>
<thead>
<tr id="spartanxl-IO_E1-IO[0]-MUX_OFF_D"><th>IO[0].MUX_OFF_D</th><td id="spartanxl-IO_E1-IO[0]-MUX_OFF_D[0]"><a href="#spartanxl-IO_E1-bit-MAIN[0][7]">MAIN[0][7]</a></td></tr>

<tr id="spartanxl-IO_E1-IO[1]-MUX_OFF_D"><th>IO[1].MUX_OFF_D</th><td id="spartanxl-IO_E1-IO[1]-MUX_OFF_D[0]"><a href="#spartanxl-IO_E1-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>1</td></tr>

<tr><td>O2</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 enum IO_MUX_O</caption>
<thead>
<tr id="spartanxl-IO_E1-IO[0]-MUX_O"><th>IO[0].MUX_O</th><td id="spartanxl-IO_E1-IO[0]-MUX_O[3]"><a href="#spartanxl-IO_E1-bit-MAIN[4][8]">MAIN[4][8]</a></td><td id="spartanxl-IO_E1-IO[0]-MUX_O[2]"><a href="#spartanxl-IO_E1-bit-MAIN[1][8]">MAIN[1][8]</a></td><td id="spartanxl-IO_E1-IO[0]-MUX_O[1]"><a href="#spartanxl-IO_E1-bit-MAIN[3][9]">MAIN[3][9]</a></td><td id="spartanxl-IO_E1-IO[0]-MUX_O[0]"><a href="#spartanxl-IO_E1-bit-MAIN[4][9]">MAIN[4][9]</a></td></tr>

<tr id="spartanxl-IO_E1-IO[1]-MUX_O"><th>IO[1].MUX_O</th><td id="spartanxl-IO_E1-IO[1]-MUX_O[3]"><a href="#spartanxl-IO_E1-bit-MAIN[4][1]">MAIN[4][1]</a></td><td id="spartanxl-IO_E1-IO[1]-MUX_O[2]"><a href="#spartanxl-IO_E1-bit-MAIN[3][1]">MAIN[3][1]</a></td><td id="spartanxl-IO_E1-IO[1]-MUX_O[1]"><a href="#spartanxl-IO_E1-bit-MAIN[3][0]">MAIN[3][0]</a></td><td id="spartanxl-IO_E1-IO[1]-MUX_O[0]"><a href="#spartanxl-IO_E1-bit-MAIN[4][0]">MAIN[4][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>O1_INV</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O2</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>O2_INV</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>MUX</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 enum IO_SYNC_D</caption>
<thead>
<tr id="spartanxl-IO_E1-IO[0]-SYNC_D"><th>IO[0].SYNC_D</th><td id="spartanxl-IO_E1-IO[0]-SYNC_D[0]"><a href="#spartanxl-IO_E1-bit-MAIN[4][6]">MAIN[4][6]</a></td></tr>

<tr id="spartanxl-IO_E1-IO[1]-SYNC_D"><th>IO[1].SYNC_D</th><td id="spartanxl-IO_E1-IO[1]-SYNC_D[0]"><a href="#spartanxl-IO_E1-bit-MAIN[4][2]">MAIN[4][2]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 enum IO_MUX_T</caption>
<thead>
<tr id="spartanxl-IO_E1-IO[0]-MUX_T"><th>IO[0].MUX_T</th><td id="spartanxl-IO_E1-IO[0]-MUX_T[0]"><a href="#spartanxl-IO_E1-bit-MAIN[17][2]">MAIN[17][2]</a></td></tr>

<tr id="spartanxl-IO_E1-IO[1]-MUX_T"><th>IO[1].MUX_T</th><td id="spartanxl-IO_E1-IO[1]-MUX_T[0]"><a href="#spartanxl-IO_E1-bit-MAIN[18][3]">MAIN[18][3]</a></td></tr>

</thead>

<tbody>
<tr><td>T</td><td>1</td></tr>

<tr><td>TQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 enum IO_DRIVE</caption>
<thead>
<tr id="spartanxl-IO_E1-IO[0]-DRIVE"><th>IO[0].DRIVE</th><td id="spartanxl-IO_E1-IO[0]-DRIVE[0]"><a href="#spartanxl-IO_E1-bit-MAIN[6][5]">MAIN[6][5]</a></td></tr>

<tr id="spartanxl-IO_E1-IO[1]-DRIVE"><th>IO[1].DRIVE</th><td id="spartanxl-IO_E1-IO[1]-DRIVE[0]"><a href="#spartanxl-IO_E1-bit-MAIN[5][3]">MAIN[5][3]</a></td></tr>

</thead>

<tbody>
<tr><td>_12</td><td>1</td></tr>

<tr><td>_24</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-6"><a class="header" href="#bels-pullup-6">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[2]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartanxl-IO_E1-PULLUP_TBUF[0]-ENABLE"><a href="#spartanxl-IO_E1-bit-MAIN_S[25][7]">!MAIN_S[25][7]</a></td><td id="spartanxl-IO_E1-PULLUP_TBUF[1]-ENABLE"><a href="#spartanxl-IO_E1-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-6"><a class="header" href="#bel-wires-6">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[2]</td><td>TBUF[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[3]</td><td>TBUF[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_F1</td><td>IO[1].O2</td></tr>

<tr><td>CELL.IMUX_CLB_G1</td><td>IO[0].O2</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.IMUX_IO_O1[0]</td><td>IO[0].O1</td></tr>

<tr><td>CELL.IMUX_IO_O1[1]</td><td>IO[1].O1</td></tr>

<tr><td>CELL.IMUX_IO_OK[0]</td><td>IO[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_OK[1]</td><td>IO[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_IK[0]</td><td>IO[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_IK[1]</td><td>IO[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_T[0]</td><td>IO[0].T</td></tr>

<tr><td>CELL.IMUX_IO_T[1]</td><td>IO[1].T</td></tr>

<tr><td>CELL.OUT_IO_WE_I1[0]</td><td>IO[0].I1</td></tr>

<tr><td>CELL.OUT_IO_WE_I1[1]</td><td>IO[1].I1</td></tr>

<tr><td>CELL.OUT_IO_WE_I2[0]</td><td>IO[0].I2</td></tr>

<tr><td>CELL.OUT_IO_WE_I2[1]</td><td>IO[1].I2</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-6"><a class="header" href="#bitstream-6">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="41">Frame</th></tr>

<tr>
<th>F40</th>
<th>F39</th>
<th>F38</th>
<th>F37</th>
<th>F36</th>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td id="spartanxl-IO_E1-bit-MAIN[40][9]" title="MAIN[40][9]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_H_E[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H_E[2] ← CELL.LONG_V[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[39][9]" title="MAIN[39][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_H_E[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[38][9]" title="MAIN[38][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_H_E[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_H_E[7]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[37][9]" title="MAIN[37][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V[7]">INT: !bipass CELL.SINGLE_H_E[7] = CELL.SINGLE_V[7]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[36][9]" title="MAIN[36][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_V[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_V[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[35][9]" title="MAIN[35][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_V[7]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[34][9]" title="MAIN[34][9]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_V[5]">INT: !pass CELL.SINGLE_H[6] ← CELL.LONG_V[5]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[32][9]" title="MAIN[32][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[31][9]" title="MAIN[31][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[30][9]" title="MAIN[30][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[29][9]" title="MAIN[29][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_H2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[28][9]" title="MAIN[28][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V0[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[7]-CELL.TIE_0">INT: !pass CELL.SINGLE_V[7] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_E0[3]">INT: !bipass CELL.SINGLE_H[7] = CELL.DOUBLE_IO_E0[3]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E0[3]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E0[3]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[23][9]" title="MAIN[23][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_IO_E0[3]-CELL.DOUBLE_IO_E2[3]">INT: !bipass CELL.DOUBLE_IO_E0[3] = CELL.DOUBLE_IO_E2[3]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[22][9]" title="MAIN[22][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E1[3]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E1[3]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_E1[3]">INT: !bipass CELL.SINGLE_H[6] = CELL.DOUBLE_IO_E1[3]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E2[3]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E2[3]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_E2[3]">INT: !bipass CELL.SINGLE_H[7] = CELL.DOUBLE_IO_E2[3]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#spartanxl-IO_E1-IO[0]-OFF_CE_ENABLE">IO[0]: ! OFF_CE_ENABLE</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_E0[1]">INT: !bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_E0[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E0[1]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E0[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_IO_E0[1]-CELL.DOUBLE_IO_E2[1]">INT: !bipass CELL.DOUBLE_IO_E0[1] = CELL.DOUBLE_IO_E2[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E1[1]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E1[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_E1[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_E1[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E2[1]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E2[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_E2[1]">INT: !bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_E2[1]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[1]-2">INT: mux CELL.LONG_IO_V[1] bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_O1[0]-0">INT: mux CELL.IMUX_IO_O1[0] bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_O1[0]-2">INT: mux CELL.IMUX_IO_O1[0] bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_O1[0]-5">INT: mux CELL.IMUX_IO_O1[0] bit 5</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#spartanxl-IO_E1-IO[0]-MUX_O[0]">IO[0]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#spartanxl-IO_E1-IO[0]-MUX_O[1]">IO[0]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#spartanxl-IO_E1-IO[0]-SLEW[0]">IO[0]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#spartanxl-IO_E1-IO[0]-inpinv-OK">IO[0]: !invert OK</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartanxl-IO_E1-IO[0]-inpinv-T">IO[0]: !invert T</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[39][8]" title="MAIN[39][8]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[38][8]" title="MAIN[38][8]">
<a href="#spartanxl-IO_E1-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H_E[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H_E[2]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[37][8]" title="MAIN[37][8]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[36][8]" title="MAIN[36][8]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[35][8]" title="MAIN[35][8]">
<a href="#spartanxl-IO_E1-INT-progbuf-CELL.LONG_V[5]-CELL.SINGLE_H[6]">INT: !buffer CELL.LONG_V[5] ← CELL.SINGLE_H[6]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[33][8]" title="MAIN[33][8]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[32][8]" title="MAIN[32][8]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[31][8]" title="MAIN[31][8]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[29][8]" title="MAIN[29][8]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[27][8]" title="MAIN[27][8]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.SINGLE_H[7] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.SINGLE_H[6] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[2]-0">INT: mux CELL.LONG_IO_V[2] bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[2]-1">INT: mux CELL.LONG_IO_V[2] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[2]-2">INT: mux CELL.LONG_IO_V[2] bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[2]-3">INT: mux CELL.LONG_IO_V[2] bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[3]-1">INT: mux CELL.LONG_IO_V[3] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#spartanxl-IO_E1-IO[0]-IFF_CE_ENABLE">IO[0]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_IO_V[3]">INT: !pass CELL.SINGLE_H[6] ← CELL.LONG_IO_V[3]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[3]-0">INT: mux CELL.LONG_IO_V[3] bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[1]-0">INT: mux CELL.LONG_IO_V[1] bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[1]-1">INT: mux CELL.LONG_IO_V[1] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[1]-3">INT: mux CELL.LONG_IO_V[1] bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.DBUF_IO_V[1]-1">INT: mux CELL.DBUF_IO_V[1] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.DBUF_IO_V[1]-0">INT: mux CELL.DBUF_IO_V[1] bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.DBUF_IO_V[1]-2">INT: mux CELL.DBUF_IO_V[1] bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.DBUF_IO_V[1]-3">INT: mux CELL.DBUF_IO_V[1] bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_O1[0]-3">INT: mux CELL.IMUX_IO_O1[0] bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_O1[0]-1">INT: mux CELL.IMUX_IO_O1[0] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_O1[0]-4">INT: mux CELL.IMUX_IO_O1[0] bit 4</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#spartanxl-IO_E1-IO[0]-MUX_O[3]">IO[0]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#spartanxl-IO_E1-IO[0]-READBACK_OQ[0]">IO[0]: ! READBACK_OQ bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#spartanxl-IO_E1-IO[0]-READBACK_I2[0]">IO[0]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#spartanxl-IO_E1-IO[0]-MUX_O[2]">IO[0]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#spartanxl-IO_E1-IO[0]-READBACK_I1[0]">IO[0]: ! READBACK_I1 bit 0</a>
</td>
</tr>

<tr><td>B7</td>
<td id="spartanxl-IO_E1-bit-MAIN[40][7]" title="MAIN[40][7]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_H[5]">INT: !pass CELL.SINGLE_V[6] ← CELL.LONG_H[5]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[39][7]" title="MAIN[39][7]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_H_E[3]-CELL.LONG_V[2]">INT: !pass CELL.SINGLE_H_E[3] ← CELL.LONG_V[2]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[38][7]" title="MAIN[38][7]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_V[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_V[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[37][7]" title="MAIN[37][7]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_H_E[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[36][7]" title="MAIN[36][7]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[35][7]" title="MAIN[35][7]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_H_E[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_H_E[6]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[34][7]" title="MAIN[34][7]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V[6]">INT: !bipass CELL.SINGLE_H_E[6] = CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[33][7]" title="MAIN[33][7]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[32][7]" title="MAIN[32][7]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[31][7]" title="MAIN[31][7]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[30][7]" title="MAIN[30][7]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[29][7]" title="MAIN[29][7]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V0[0]">INT: !bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[4]-CELL.LONG_H_BUF[3]">INT: !pass CELL.SINGLE_V[4] ← CELL.LONG_H_BUF[3]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_H[4]-1">INT: mux CELL.LONG_H[4] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.DOUBLE_H1[0] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_H[4]-0">INT: mux CELL.LONG_H[4] bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.DOUBLE_H0[0] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_H[5]-0">INT: mux CELL.LONG_H[5] bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#spartanxl-IO_E1-IO[1]-IFF_CE_ENABLE">IO[1]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.DOUBLE_IO_E0[3]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_E0[3] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.DOUBLE_IO_E0[1]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_E0[1] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_H[5]-2">INT: mux CELL.LONG_H[5] bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#spartanxl-IO_E1-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_IO_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_IO_V[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[0]-5">INT: mux CELL.IMUX_IO_IK[0] bit 5</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[0]-6">INT: mux CELL.IMUX_IO_IK[0] bit 6</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[0]-1">INT: mux CELL.IMUX_IO_IK[0] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[0]-4">INT: mux CELL.IMUX_IO_IK[0] bit 4</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[0]-2">INT: mux CELL.IMUX_IO_IK[0] bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[0]-3">INT: mux CELL.IMUX_IO_IK[0] bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[0]-0">INT: mux CELL.IMUX_IO_IK[0] bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[0]-7">INT: mux CELL.IMUX_IO_IK[0] bit 7</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#spartanxl-IO_E1-IO[0]-OFF_USED">IO[0]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#spartanxl-IO_E1-IO[0]-OFF_D_INV">IO[0]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#spartanxl-IO_E1-IO[0]-PULL[0]">IO[0]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#spartanxl-IO_E1-IO[0]-OFF_SRVAL[0]">IO[0]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#spartanxl-IO_E1-IO[0]-MUX_OFF_D[0]">IO[0]:  MUX_OFF_D bit 0</a>
</td>
</tr>

<tr><td>B6</td>
<td id="spartanxl-IO_E1-bit-MAIN[40][6]" title="MAIN[40][6]">
<a href="#spartanxl-IO_E1-INT-progbuf-CELL.LONG_H[5]-CELL.SINGLE_V[6]">INT: !buffer CELL.LONG_H[5] ← CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[39][6]" title="MAIN[39][6]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[38][6]" title="MAIN[38][6]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[37][6]" title="MAIN[37][6]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[36][6]" title="MAIN[36][6]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#spartanxl-IO_E1-INT-progbuf-CELL.LONG_V[2]-CELL.SINGLE_H_E[3]">INT: !buffer CELL.LONG_V[2] ← CELL.SINGLE_H_E[3]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_H2[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V0[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#spartanxl-IO_E1-INT-progbuf-CELL.LONG_V[4]-CELL.SINGLE_H[5]">INT: !buffer CELL.LONG_V[4] ← CELL.SINGLE_H[5]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[0]-CELL.TIE_0">INT: !pass CELL.SINGLE_V[0] ← CELL.TIE_0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_H[4]-2">INT: mux CELL.LONG_H[4] bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.DOUBLE_H1[1] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.DOUBLE_IO_E2[3]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_E2[3] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_H[5]-1">INT: mux CELL.LONG_H[5] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.DOUBLE_IO_E0[0]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_E0[0] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#spartanxl-IO_E1-IO[1]-OFF_CE_ENABLE">IO[1]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.DOUBLE_IO_E0[2]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_E0[2] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[0]-6">INT: mux CELL.IMUX_IO_OK[0] bit 6</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.DOUBLE_IO_E2[1]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_E2[1] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[0]-1">INT: mux CELL.IMUX_IO_OK[0] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[0]-4">INT: mux CELL.IMUX_IO_OK[0] bit 4</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[0]-2">INT: mux CELL.IMUX_IO_OK[0] bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[0]-3">INT: mux CELL.IMUX_IO_OK[0] bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[0]-0">INT: mux CELL.IMUX_IO_OK[0] bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#spartanxl-IO_E1-IO[0]-PULL[1]">IO[0]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[0]-7">INT: mux CELL.IMUX_IO_OK[0] bit 7</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#spartanxl-IO_E1-IO[0]-_5V_TOLERANT">IO[0]:  _5V_TOLERANT</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#spartanxl-IO_E1-IO[1]-_5V_TOLERANT">IO[1]:  _5V_TOLERANT</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#spartanxl-IO_E1-IO[0]-SYNC_D[0]">IO[0]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#spartanxl-IO_E1-IO[0]-IFF_SRVAL[0]">IO[0]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#spartanxl-IO_E1-IO[0]-inpinv-IK">IO[0]: !invert IK</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#spartanxl-IO_E1-IO[0]-IFF_D[0]">IO[0]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartanxl-IO_E1-IO[0]-MUX_I2[0]">IO[0]:  MUX_I2 bit 0</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartanxl-IO_E1-bit-MAIN[40][5]" title="MAIN[40][5]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_H[4]">INT: !pass CELL.SINGLE_V[5] ← CELL.LONG_H[4]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[39][5]" title="MAIN[39][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_V[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_V[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[38][5]" title="MAIN[38][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_H_E[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[37][5]" title="MAIN[37][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[36][5]" title="MAIN[36][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V[5]">INT: !bipass CELL.SINGLE_H_E[5] = CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_H_E[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_H_E[5]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[33][5]" title="MAIN[33][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V0[1]">INT: !bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[32][5]" title="MAIN[32][5]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_H_E[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H_E[1] ← CELL.LONG_V[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_E0[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_E0[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[0]-0">INT: mux CELL.LONG_IO_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E0[0]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E0[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_IO_E0[0]-CELL.DOUBLE_IO_E2[0]">INT: !bipass CELL.DOUBLE_IO_E0[0] = CELL.DOUBLE_IO_E2[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_IO_V[0]-1">INT: mux CELL.LONG_IO_V[0] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E1[0]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E1[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_E1[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_E1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E2[0]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E2[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_E2[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_E2[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.DOUBLE_IO_E2[0]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_E2[0] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E2[2]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E2[2]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_E2[2]">INT: !bipass CELL.SINGLE_H[5] = CELL.DOUBLE_IO_E2[2]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#spartanxl-IO_E1-INT-progbuf-CELL.LONG_H[3]-CELL.SINGLE_V[4]">INT: !buffer CELL.LONG_H[3] ← CELL.SINGLE_V[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[0]-5">INT: mux CELL.IMUX_IO_OK[0] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#spartanxl-IO_E1-IO[0]-DRIVE[0]">IO[0]:  DRIVE bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#spartanxl-IO_E1-IO[0]-IFF_CE_ENABLE_NO_IQ">IO[0]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#spartanxl-IO_E1-IO[1]-IFF_CE_ENABLE_NO_IQ">IO[1]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#spartanxl-IO_E1-IO[0]-IFF_D[1]">IO[0]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#spartanxl-IO_E1-IO[0]-MUX_I1[1]">IO[0]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#spartanxl-IO_E1-IO[0]-MUX_I1[0]">IO[0]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartanxl-IO_E1-IO[0]-MUX_I2[1]">IO[0]:  MUX_I2 bit 1</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartanxl-IO_E1-bit-MAIN[40][4]" title="MAIN[40][4]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.DOUBLE_V1[1] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[39][4]" title="MAIN[39][4]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[6] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[38][4]" title="MAIN[38][4]">
<a href="#spartanxl-IO_E1-INT-progbuf-CELL.LONG_H[4]-CELL.SINGLE_V[5]">INT: !buffer CELL.LONG_H[4] ← CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[37][4]" title="MAIN[37][4]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_WE_I2[1]">INT: !pass CELL.DOUBLE_V0[1] ← CELL.OUT_IO_WE_I2[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[36][4]" title="MAIN[36][4]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_WE_I2[1]">INT: !pass CELL.SINGLE_V[5] ← CELL.OUT_IO_WE_I2[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_YQ_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_YQ_E</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[34][4]" title="MAIN[34][4]">
<a href="#spartanxl-IO_E1-INT-progbuf-CELL.LONG_V[3]-CELL.SINGLE_H[4]">INT: !buffer CELL.LONG_V[3] ← CELL.SINGLE_H[4]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[33][4]" title="MAIN[33][4]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[4]-CELL.LONG_V[3]">INT: !pass CELL.SINGLE_H[4] ← CELL.LONG_V[3]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[32][4]" title="MAIN[32][4]">
<a href="#spartanxl-IO_E1-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H_E[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H_E[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[31][4]" title="MAIN[31][4]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_CLB_Y_E">INT: !pass CELL.DOUBLE_V1[0] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_WE_I2[1]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_WE_I2[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#spartanxl-IO_E1-INT-progbuf-CELL.LONG_H[2]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_H[2] ← CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_CLB_YQ_E">INT: !pass CELL.DOUBLE_V0[0] ← CELL.OUT_CLB_YQ_E</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.DOUBLE_H0[1] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_IO_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_IO_V[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_H[5] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_IO_V[2]">INT: !pass CELL.SINGLE_H[5] ← CELL.LONG_IO_V[2]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[0]-6">INT: mux CELL.IMUX_IO_T[0] bit 6</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_E0[2]">INT: !bipass CELL.SINGLE_H[5] = CELL.DOUBLE_IO_E0[2]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E0[2]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E0[2]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_IO_E0[2]-CELL.DOUBLE_IO_E2[2]">INT: !bipass CELL.DOUBLE_IO_E0[2] = CELL.DOUBLE_IO_E2[2]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_E1[2]">INT: !bipass CELL.SINGLE_H[4] = CELL.DOUBLE_IO_E1[2]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.DOUBLE_IO_E2[2]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_E2[2] ← CELL.DBUF_IO_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#spartanxl-IO_E1-IO[1]-IFF_D[1]">IO[1]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#spartanxl-IO_E1-IO[1]-MUX_I1[1]">IO[1]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#spartanxl-IO_E1-IO[1]-MUX_I2[1]">IO[1]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartanxl-IO_E1-IO[1]-MUX_I1[0]">IO[1]:  MUX_I1 bit 0</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartanxl-IO_E1-bit-MAIN[40][3]" title="MAIN[40][3]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F3-0">INT: mux CELL.IMUX_CLB_F3 bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[39][3]" title="MAIN[39][3]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[38][3]" title="MAIN[38][3]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_CLB_YQ_E">INT: !pass CELL.SINGLE_V[7] ← CELL.OUT_CLB_YQ_E</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[37][3]" title="MAIN[37][3]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_C3-1">INT: mux CELL.IMUX_CLB_C3 bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[36][3]" title="MAIN[36][3]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G3-1">INT: mux CELL.IMUX_CLB_G3 bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F1-3">INT: mux CELL.IMUX_CLB_F1 bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_V[4]">INT: !pass CELL.SINGLE_H[5] ← CELL.LONG_V[4]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G1-6">INT: mux CELL.IMUX_CLB_G1 bit 6</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#spartanxl-IO_E1-TBUF[0]-DRIVE1">TBUF[0]: ! DRIVE1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[0]-0">INT: mux CELL.IMUX_IO_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[0]-2">INT: mux CELL.IMUX_IO_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.DBUF_IO_V[0]-0">INT: mux CELL.DBUF_IO_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.DBUF_IO_V[0]-3">INT: mux CELL.DBUF_IO_V[0] bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[0]-7">INT: mux CELL.IMUX_IO_T[0] bit 7</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[0]-3">INT: mux CELL.IMUX_IO_T[0] bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#spartanxl-IO_E1-IO[1]-MUX_T[0]">IO[1]:  MUX_T bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[1]-3">INT: mux CELL.IMUX_IO_T[1] bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[1]-7">INT: mux CELL.IMUX_IO_T[1] bit 7</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#spartanxl-IO_E1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E1[2]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E1[2]</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[1]-6">INT: mux CELL.IMUX_IO_T[1] bit 6</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#spartanxl-IO_E1-TBUF[1]-DRIVE1">TBUF[1]: ! DRIVE1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G3-0">INT: mux CELL.IMUX_CLB_G3 bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[1]-0">INT: mux CELL.IMUX_IO_IK[1] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#spartanxl-IO_E1-IO[1]-IFF_SRVAL[0]">IO[1]: ! IFF_SRVAL bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[1]-5">INT: mux CELL.IMUX_IO_IK[1] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#spartanxl-IO_E1-IO[1]-DRIVE[0]">IO[1]:  DRIVE bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#spartanxl-IO_E1-IO[1]-READBACK_I1[0]">IO[1]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#spartanxl-IO_E1-IO[1]-READBACK_I2[0]">IO[1]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#spartanxl-IO_E1-IO[1]-inpinv-IK">IO[1]: !invert IK</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#spartanxl-IO_E1-IO[1]-IFF_D[0]">IO[1]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartanxl-IO_E1-IO[1]-MUX_I2[0]">IO[1]:  MUX_I2 bit 0</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartanxl-IO_E1-bit-MAIN[40][2]" title="MAIN[40][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F3-2">INT: mux CELL.IMUX_CLB_F3 bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[39][2]" title="MAIN[39][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F3-6">INT: mux CELL.IMUX_CLB_F3 bit 6</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[38][2]" title="MAIN[38][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F3-8">INT: mux CELL.IMUX_CLB_F3 bit 8</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[37][2]" title="MAIN[37][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_C3-2">INT: mux CELL.IMUX_CLB_C3 bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[36][2]" title="MAIN[36][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_C3-3">INT: mux CELL.IMUX_CLB_C3 bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G3-2">INT: mux CELL.IMUX_CLB_G3 bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G3-5">INT: mux CELL.IMUX_CLB_G3 bit 5</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G3-8">INT: mux CELL.IMUX_CLB_G3 bit 8</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F1-0">INT: mux CELL.IMUX_CLB_F1 bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F1-7">INT: mux CELL.IMUX_CLB_F1 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G1-0">INT: mux CELL.IMUX_CLB_G1 bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[1]-2">INT: mux CELL.IMUX_IO_T[1] bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.DBUF_IO_V[0]-2">INT: mux CELL.DBUF_IO_V[0] bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[1]-4">INT: mux CELL.IMUX_IO_T[1] bit 4</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.DBUF_IO_V[0]-1">INT: mux CELL.DBUF_IO_V[0] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[0]-4">INT: mux CELL.IMUX_IO_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[0]-1">INT: mux CELL.IMUX_IO_T[0] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[0]-5">INT: mux CELL.IMUX_IO_T[0] bit 5</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[1]-5">INT: mux CELL.IMUX_IO_T[1] bit 5</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#spartanxl-IO_E1-IO[0]-MUX_T[0]">IO[0]:  MUX_T bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[1]-1">INT: mux CELL.IMUX_IO_T[1] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_T[1]-0">INT: mux CELL.IMUX_IO_T[1] bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[1]-1">INT: mux CELL.IMUX_IO_OK[1] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[1]-2">INT: mux CELL.IMUX_IO_OK[1] bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[1]-4">INT: mux CELL.IMUX_IO_OK[1] bit 4</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[1]-4">INT: mux CELL.IMUX_IO_IK[1] bit 4</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[1]-1">INT: mux CELL.IMUX_IO_IK[1] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[1]-0">INT: mux CELL.IMUX_IO_OK[1] bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[1]-5">INT: mux CELL.IMUX_IO_OK[1] bit 5</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[1]-6">INT: mux CELL.IMUX_IO_OK[1] bit 6</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[1]-3">INT: mux CELL.IMUX_IO_OK[1] bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_OK[1]-7">INT: mux CELL.IMUX_IO_OK[1] bit 7</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#spartanxl-IO_E1-IO[1]-SYNC_D[0]">IO[1]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#spartanxl-IO_E1-IO[1]-OFF_USED">IO[1]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#spartanxl-IO_E1-IO[1]-READBACK_OQ[0]">IO[1]: ! READBACK_OQ bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#spartanxl-IO_E1-IO[1]-OFF_D_INV">IO[1]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartanxl-IO_E1-IO[1]-MUX_OFF_D[0]">IO[1]:  MUX_OFF_D bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartanxl-IO_E1-bit-MAIN[40][1]" title="MAIN[40][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F3-5">INT: mux CELL.IMUX_CLB_F3 bit 5</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[39][1]" title="MAIN[39][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F3-3">INT: mux CELL.IMUX_CLB_F3 bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[38][1]" title="MAIN[38][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_C3-0">INT: mux CELL.IMUX_CLB_C3 bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[37][1]" title="MAIN[37][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_C3-5">INT: mux CELL.IMUX_CLB_C3 bit 5</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[36][1]" title="MAIN[36][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_C3-6">INT: mux CELL.IMUX_CLB_C3 bit 6</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G3-7">INT: mux CELL.IMUX_CLB_G3 bit 7</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G3-3">INT: mux CELL.IMUX_CLB_G3 bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G3-6">INT: mux CELL.IMUX_CLB_G3 bit 6</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F1-5">INT: mux CELL.IMUX_CLB_F1 bit 5</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F1-2">INT: mux CELL.IMUX_CLB_F1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G1-4">INT: mux CELL.IMUX_CLB_G1 bit 4</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G1-3">INT: mux CELL.IMUX_CLB_G1 bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G1-2">INT: mux CELL.IMUX_CLB_G1 bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_H[0]-1">INT: mux CELL.LONG_H[0] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_H[0]-2">INT: mux CELL.LONG_H[0] bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[0]-4">INT: mux CELL.IMUX_TBUF_I[0] bit 4</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[0]-1">INT: mux CELL.IMUX_TBUF_I[0] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_T[1]-3">INT: mux CELL.IMUX_TBUF_T[1] bit 3</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_T[1]-2">INT: mux CELL.IMUX_TBUF_T[1] bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[1]-4">INT: mux CELL.IMUX_TBUF_I[1] bit 4</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[1]-0">INT: mux CELL.IMUX_TBUF_I[1] bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[1]-5">INT: mux CELL.IMUX_TBUF_I[1] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_H[1]-2">INT: mux CELL.LONG_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_O1[1]-1">INT: mux CELL.IMUX_IO_O1[1] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[1]-2">INT: mux CELL.IMUX_IO_IK[1] bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[1]-6">INT: mux CELL.IMUX_IO_IK[1] bit 6</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[1]-3">INT: mux CELL.IMUX_IO_IK[1] bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_IK[1]-7">INT: mux CELL.IMUX_IO_IK[1] bit 7</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#spartanxl-IO_E1-IO[1]-MUX_O[3]">IO[1]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#spartanxl-IO_E1-IO[1]-MUX_O[2]">IO[1]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#spartanxl-IO_E1-IO[1]-PULL[0]">IO[1]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#spartanxl-IO_E1-IO[1]-OFF_SRVAL[0]">IO[1]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#spartanxl-IO_E1-IO[1]-PULL[1]">IO[1]:  PULL bit 1</a>
</td>
</tr>

<tr><td>B0</td>
<td id="spartanxl-IO_E1-bit-MAIN[40][0]" title="MAIN[40][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F3-7">INT: mux CELL.IMUX_CLB_F3 bit 7</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[39][0]" title="MAIN[39][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F3-1">INT: mux CELL.IMUX_CLB_F3 bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[38][0]" title="MAIN[38][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F3-4">INT: mux CELL.IMUX_CLB_F3 bit 4</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[37][0]" title="MAIN[37][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_C3-4">INT: mux CELL.IMUX_CLB_C3 bit 4</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[36][0]" title="MAIN[36][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_C3-7">INT: mux CELL.IMUX_CLB_C3 bit 7</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G3-4">INT: mux CELL.IMUX_CLB_G3 bit 4</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G3-9">INT: mux CELL.IMUX_CLB_G3 bit 9</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F1-6">INT: mux CELL.IMUX_CLB_F1 bit 6</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F1-1">INT: mux CELL.IMUX_CLB_F1 bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_F1-4">INT: mux CELL.IMUX_CLB_F1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G1-5">INT: mux CELL.IMUX_CLB_G1 bit 5</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G1-1">INT: mux CELL.IMUX_CLB_G1 bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_CLB_G1-7">INT: mux CELL.IMUX_CLB_G1 bit 7</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_H[0]-0">INT: mux CELL.LONG_H[0] bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[0]-2">INT: mux CELL.IMUX_TBUF_I[0] bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[0]-0">INT: mux CELL.IMUX_TBUF_I[0] bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[0]-3">INT: mux CELL.IMUX_TBUF_I[0] bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_T[0]-2">INT: mux CELL.IMUX_TBUF_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_T[0]-3">INT: mux CELL.IMUX_TBUF_T[0] bit 3</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_T[0]-4">INT: mux CELL.IMUX_TBUF_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_T[1]-4">INT: mux CELL.IMUX_TBUF_T[1] bit 4</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[1]-2">INT: mux CELL.IMUX_TBUF_I[1] bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[1]-1">INT: mux CELL.IMUX_TBUF_I[1] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_TBUF_I[1]-3">INT: mux CELL.IMUX_TBUF_I[1] bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_H[1]-1">INT: mux CELL.LONG_H[1] bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.LONG_H[1]-0">INT: mux CELL.LONG_H[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_O1[1]-0">INT: mux CELL.IMUX_IO_O1[1] bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_O1[1]-3">INT: mux CELL.IMUX_IO_O1[1] bit 3</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#spartanxl-IO_E1-INT-mux-CELL.IMUX_IO_O1[1]-2">INT: mux CELL.IMUX_IO_O1[1] bit 2</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#spartanxl-IO_E1-IO[1]-MUX_O[0]">IO[1]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#spartanxl-IO_E1-IO[1]-MUX_O[1]">IO[1]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#spartanxl-IO_E1-IO[1]-inpinv-OK">IO[1]: !invert OK</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#spartanxl-IO_E1-IO[1]-inpinv-T">IO[1]: !invert T</a>
</td>
<td id="spartanxl-IO_E1-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#spartanxl-IO_E1-IO[1]-SLEW[0]">IO[1]:  SLEW bit 0</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 rect MAIN_S</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="41">Frame</th></tr>

<tr>
<th>F40</th>
<th>F39</th>
<th>F38</th>
<th>F37</th>
<th>F36</th>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN_S[33][9]" title="MAIN_S[33][9]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_H_BUF[2]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_H_BUF[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN_S[34][8]" title="MAIN_S[34][8]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN_S[30][8]" title="MAIN_S[30][8]">
<a href="#spartanxl-IO_E1-INT-progbuf-CELL.LONG_H[1]-CELL.SINGLE_V[2]">INT: !buffer CELL.LONG_H[1] ← CELL.SINGLE_V[2]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN_S[28][8]" title="MAIN_S[28][8]">
<a href="#spartanxl-IO_E1-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.LONG_H[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN_S[26][8]" title="MAIN_S[26][8]">
<a href="#spartanxl-IO_E1-INT-progbuf-CELL.LONG_H[0]-CELL.SINGLE_V[1]">INT: !buffer CELL.LONG_H[0] ← CELL.SINGLE_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E1-bit-MAIN_S[25][7]" title="MAIN_S[25][7]">
<a href="#spartanxl-IO_E1-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1 rect MAIN_W</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_e1_s"><a class="header" href="#tile-io_e1_s">Tile IO_E1_S</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-7"><a class="header" href="#switchbox-int-7">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H_BUF[2]</td><td>CELL.LONG_H[2]</td></tr>

<tr><td>CELL.LONG_H_BUF[3]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_H[0]-CELL.SINGLE_V[1]"><td>CELL.LONG_H[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN_S[26][11]">!MAIN_S[26][11]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_H[1]-CELL.SINGLE_V[2]"><td>CELL.LONG_H[1]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN_S[30][11]">!MAIN_S[30][11]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_H[2]-CELL.SINGLE_V[3]"><td>CELL.LONG_H[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[27][4]">!MAIN[27][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_H[3]-CELL.SINGLE_V[4]"><td>CELL.LONG_H[3]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[12][5]">!MAIN[12][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_H[4]-CELL.SINGLE_V[5]"><td>CELL.LONG_H[4]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[38][4]">!MAIN[38][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_H[5]-CELL.SINGLE_V[6]"><td>CELL.LONG_H[5]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[40][6]">!MAIN[40][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H_E[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[32][4]">!MAIN[32][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H_E[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[38][8]">!MAIN[38][8]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_V[2]-CELL.SINGLE_H_E[3]"><td>CELL.LONG_V[2]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[34][6]">!MAIN[34][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_V[3]-CELL.SINGLE_H[4]"><td>CELL.LONG_V[3]</td><td>CELL.SINGLE_H[4]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[34][4]">!MAIN[34][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_V[4]-CELL.SINGLE_H[5]"><td>CELL.LONG_V[4]</td><td>CELL.SINGLE_H[5]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[31][6]">!MAIN[31][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_V[5]-CELL.SINGLE_H[6]"><td>CELL.LONG_V[5]</td><td>CELL.SINGLE_H[6]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[35][8]">!MAIN[35][8]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_WE_I2_S1"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[24][4]">!MAIN[24][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_IO_V[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.LONG_IO_V[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[22][4]">!MAIN[22][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_IO_V[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.LONG_IO_V[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[13][7]">!MAIN[13][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_WE_I1[0]"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[21][7]">!MAIN[21][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_WE_I1_S1"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[15][8]">!MAIN[15][8]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[4]-CELL.LONG_V[3]"><td>CELL.SINGLE_H[4]</td><td>CELL.LONG_V[3]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[33][4]">!MAIN[33][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_WE_I2_S1"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[25][4]">!MAIN[25][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_V[4]"><td>CELL.SINGLE_H[5]</td><td>CELL.LONG_V[4]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[27][3]">!MAIN[27][3]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_IO_V[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.LONG_IO_V[2]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[19][4]">!MAIN[19][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_H[5]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[20][4]">!MAIN[20][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_V[5]"><td>CELL.SINGLE_H[6]</td><td>CELL.LONG_V[5]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[34][9]">!MAIN[34][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_IO_V[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.LONG_IO_V[3]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[17][8]">!MAIN[17][8]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_IO_WE_I1[0]"><td>CELL.SINGLE_H[6]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[24][8]">!MAIN[24][8]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_IO_WE_I1_S1"><td>CELL.SINGLE_H[7]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[25][8]">!MAIN[25][8]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H_E[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.LONG_V[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[32][5]">!MAIN[32][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H_E[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.LONG_V[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[40][9]">!MAIN[40][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H_E[3]-CELL.LONG_V[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.LONG_V[2]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[39][7]">!MAIN[39][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[0]-CELL.TIE_0"><td>CELL.SINGLE_V[0]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[26][6]">!MAIN[26][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[28][4]">!MAIN[28][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.LONG_H[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN_S[28][11]">!MAIN_S[28][11]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_WE_I2[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_WE_I2[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[29][4]">!MAIN[29][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN_S[34][11]">!MAIN_S[34][11]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[30][4]">!MAIN[30][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_H_BUF[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_H_BUF[2]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN_S[33][12]">!MAIN_S[33][12]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_YQ_E"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_CLB_YQ_E</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[35][4]">!MAIN[35][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[4]-CELL.LONG_H_BUF[3]"><td>CELL.SINGLE_V[4]</td><td>CELL.LONG_H_BUF[3]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[26][7]">!MAIN[26][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_WE_I2[0]"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[39][3]">!MAIN[39][3]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_H[4]"><td>CELL.SINGLE_V[5]</td><td>CELL.LONG_H[4]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[40][5]">!MAIN[40][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_WE_I2[1]"><td>CELL.SINGLE_V[5]</td><td>CELL.OUT_IO_WE_I2[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[36][4]">!MAIN[36][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_H[5]"><td>CELL.SINGLE_V[6]</td><td>CELL.LONG_H[5]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[40][7]">!MAIN[40][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_CLB_Y_E"><td>CELL.SINGLE_V[6]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[39][4]">!MAIN[39][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[7]-CELL.TIE_0"><td>CELL.SINGLE_V[7]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[26][9]">!MAIN[26][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_CLB_YQ_E"><td>CELL.SINGLE_V[7]</td><td>CELL.OUT_CLB_YQ_E</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[38][3]">!MAIN[38][3]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_IO_WE_I1[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.OUT_IO_WE_I1[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[20][7]">!MAIN[20][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_WE_I2_S1"><td>CELL.DOUBLE_H0[1]</td><td>CELL.OUT_IO_WE_I2_S1</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[23][4]">!MAIN[23][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_IO_WE_I1_S1"><td>CELL.DOUBLE_H1[0]</td><td>CELL.OUT_IO_WE_I1_S1</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[23][7]">!MAIN[23][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_WE_I2[0]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[23][6]">!MAIN[23][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_CLB_YQ_E"><td>CELL.DOUBLE_V0[0]</td><td>CELL.OUT_CLB_YQ_E</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[26][4]">!MAIN[26][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_WE_I2[1]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.OUT_IO_WE_I2[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[37][4]">!MAIN[37][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_CLB_Y_E"><td>CELL.DOUBLE_V1[0]</td><td>CELL.OUT_CLB_Y_E</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[31][4]">!MAIN[31][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_WE_I2[0]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.OUT_IO_WE_I2[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[40][4]">!MAIN[40][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_IO_E0[0]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_E0[0]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[19][6]">!MAIN[19][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_IO_E0[1]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_E0[1]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[16][7]">!MAIN[16][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_IO_E0[2]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_E0[2]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[17][6]">!MAIN[17][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_IO_E0[3]-CELL.DBUF_IO_V[0]"><td>CELL.DOUBLE_IO_E0[3]</td><td>CELL.DBUF_IO_V[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[17][7]">!MAIN[17][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_IO_E2[0]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_E2[0]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[15][5]">!MAIN[15][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_IO_E2[1]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_E2[1]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[15][6]">!MAIN[15][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_IO_E2[2]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_E2[2]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[13][4]">!MAIN[13][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_IO_E2[3]-CELL.DBUF_IO_V[1]"><td>CELL.DOUBLE_IO_E2[3]</td><td>CELL.DBUF_IO_V[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[22][6]">!MAIN[22][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[28][6]">!MAIN[28][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[27][5]">!MAIN[27][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[30][3]">!MAIN[30][3]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_E1[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.DOUBLE_IO_E1[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[19][5]">!MAIN[19][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[30][5]">!MAIN[30][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[29][5]">!MAIN[29][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[29][3]">!MAIN[29][3]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_E0[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.DOUBLE_IO_E0[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_E2[0]"><td>CELL.SINGLE_H[1]</td><td>CELL.DOUBLE_IO_E2[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[16][5]">!MAIN[16][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[32][8]">!MAIN[32][8]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[31][8]">!MAIN[31][8]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[33][8]">!MAIN[33][8]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_E1[1]"><td>CELL.SINGLE_H[2]</td><td>CELL.DOUBLE_IO_E1[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[12][9]">!MAIN[12][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[31][7]">!MAIN[31][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[28][7]">!MAIN[28][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[30][7]">!MAIN[30][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_E0[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.DOUBLE_IO_E0[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[16][9]">!MAIN[16][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_E2[1]"><td>CELL.SINGLE_H[3]</td><td>CELL.DOUBLE_IO_E2[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[10][9]">!MAIN[10][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[36][6]">!MAIN[36][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[39][6]">!MAIN[39][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[35][6]">!MAIN[35][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_E1[2]"><td>CELL.SINGLE_H[4]</td><td>CELL.DOUBLE_IO_E1[2]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[14][4]">!MAIN[14][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_H_E[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_H_E[5]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[35][5]">!MAIN[35][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[36][3]">!MAIN[36][3]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[37][5]">!MAIN[37][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_E0[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.DOUBLE_IO_E0[2]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_E2[2]"><td>CELL.SINGLE_H[5]</td><td>CELL.DOUBLE_IO_E2[2]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[13][5]">!MAIN[13][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_H_E[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_H_E[6]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[35][7]">!MAIN[35][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[36][8]">!MAIN[36][8]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[36][7]">!MAIN[36][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_E1[3]"><td>CELL.SINGLE_H[6]</td><td>CELL.DOUBLE_IO_E1[3]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[21][9]">!MAIN[21][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_H_E[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_H_E[7]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[38][9]">!MAIN[38][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_V[7]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[35][9]">!MAIN[35][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[37][8]">!MAIN[37][8]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_E0[3]"><td>CELL.SINGLE_H[7]</td><td>CELL.DOUBLE_IO_E0[3]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[25][9]">!MAIN[25][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_E2[3]"><td>CELL.SINGLE_H[7]</td><td>CELL.DOUBLE_IO_E2[3]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[19][9]">!MAIN[19][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[26][5]">!MAIN[26][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[28][5]">!MAIN[28][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[30][6]">!MAIN[30][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[31][5]">!MAIN[31][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[31][9]">!MAIN[31][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[32][9]">!MAIN[32][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[32][7]">!MAIN[32][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[33][7]">!MAIN[33][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[39][8]">!MAIN[39][8]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[37][6]">!MAIN[37][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V[5]"><td>CELL.SINGLE_H_E[5]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[36][5]">!MAIN[36][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_H_E[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[38][5]">!MAIN[38][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V[6]"><td>CELL.SINGLE_H_E[6]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[34][7]">!MAIN[34][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_H_E[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[37][7]">!MAIN[37][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V[7]"><td>CELL.SINGLE_H_E[7]</td><td>CELL.SINGLE_V[7]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[37][9]">!MAIN[37][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_H_E[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[39][9]">!MAIN[39][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[29][6]">!MAIN[29][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[31][3]">!MAIN[31][3]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[30][9]">!MAIN[30][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[27][7]">!MAIN[27][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[38][6]">!MAIN[38][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_V[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_V[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[39][5]">!MAIN[39][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_V[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_V[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[38][7]">!MAIN[38][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_V[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_V[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[36][9]">!MAIN[36][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_H2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_H2[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[29][9]">!MAIN[29][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V0[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_V0[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[27][9]">!MAIN[27][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[28][9]">!MAIN[28][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E0[1]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_E0[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[15][9]">!MAIN[15][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E1[1]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_E1[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[13][9]">!MAIN[13][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E2[1]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_IO_E2[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[11][9]">!MAIN[11][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_H2[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_H2[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[33][6]">!MAIN[33][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V0[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_V0[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[32][6]">!MAIN[32][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[33][3]">!MAIN[33][3]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E0[2]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_E0[2]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E1[2]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_E1[2]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[15][3]">!MAIN[15][3]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E2[2]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_IO_E2[2]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[14][5]">!MAIN[14][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E0[0]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_E0[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[23][5]">!MAIN[23][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E1[0]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_E1[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[20][5]">!MAIN[20][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E2[0]"><td>CELL.DOUBLE_H1[0]</td><td>CELL.DOUBLE_IO_E2[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[17][5]">!MAIN[17][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E0[3]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_E0[3]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[24][9]">!MAIN[24][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E1[3]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_E1[3]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[22][9]">!MAIN[22][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E2[3]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.DOUBLE_IO_E2[3]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[20][9]">!MAIN[20][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V0[0]"><td>CELL.DOUBLE_H2[0]</td><td>CELL.DOUBLE_V0[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[29][7]">!MAIN[29][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_H2[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[29][8]">!MAIN[29][8]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V0[1]"><td>CELL.DOUBLE_H2[1]</td><td>CELL.DOUBLE_V0[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[33][5]">!MAIN[33][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_H2[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[34][5]">!MAIN[34][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[27][8]">!MAIN[27][8]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[34][3]">!MAIN[34][3]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_IO_E0[0]-CELL.DOUBLE_IO_E2[0]"><td>CELL.DOUBLE_IO_E0[0]</td><td>CELL.DOUBLE_IO_E2[0]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[22][5]">!MAIN[22][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_IO_E0[1]-CELL.DOUBLE_IO_E2[1]"><td>CELL.DOUBLE_IO_E0[1]</td><td>CELL.DOUBLE_IO_E2[1]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[14][9]">!MAIN[14][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_IO_E0[2]-CELL.DOUBLE_IO_E2[2]"><td>CELL.DOUBLE_IO_E0[2]</td><td>CELL.DOUBLE_IO_E2[2]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_IO_E0[3]-CELL.DOUBLE_IO_E2[3]"><td>CELL.DOUBLE_IO_E0[3]</td><td>CELL.DOUBLE_IO_E2[3]</td><td><a href="#spartanxl-IO_E1_S-bit-MAIN[23][9]">!MAIN[23][9]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes DBUF_IO_V[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.DBUF_IO_V[0]-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[21][3]">MAIN[21][3]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.DBUF_IO_V[0]-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[24][2]">MAIN[24][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.DBUF_IO_V[0]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[22][2]">MAIN[22][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.DBUF_IO_V[0]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[22][3]">MAIN[22][3]</a></td><td>CELL.DBUF_IO_V[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_E2[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes DBUF_IO_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.DBUF_IO_V[1]-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[8][8]">MAIN[8][8]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.DBUF_IO_V[1]-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[9][8]">MAIN[9][8]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.DBUF_IO_V[1]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[11][8]">MAIN[11][8]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.DBUF_IO_V[1]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[10][8]">MAIN[10][8]</a></td><td>CELL.DBUF_IO_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E0[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_E0[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes LONG_H[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[0]-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[24][1]">MAIN[24][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[0]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[25][1]">MAIN[25][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[0]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[24][0]">MAIN[24][0]</a></td><td>CELL.LONG_H[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes LONG_H[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[1]-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[1]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[11][0]">MAIN[11][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[1]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[10][0]">MAIN[10][0]</a></td><td>CELL.LONG_H[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes LONG_H[4]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[4]-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[24][6]">MAIN[24][6]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[4]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[24][7]">MAIN[24][7]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[4]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[22][7]">MAIN[22][7]</a></td><td>CELL.LONG_H[4]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes LONG_H[5]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[5]-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[15][7]">MAIN[15][7]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[5]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[21][6]">MAIN[21][6]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[5]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[19][7]">MAIN[19][7]</a></td><td>CELL.LONG_H[5]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes LONG_IO_V[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[0]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[21][5]">MAIN[21][5]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[0]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[24][5]">MAIN[24][5]</a></td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes LONG_IO_V[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[1]-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[12][8]">MAIN[12][8]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[1]-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[8][9]">MAIN[8][9]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[1]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[13][8]">MAIN[13][8]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[1]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[14][8]">MAIN[14][8]</a></td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes LONG_IO_V[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[2]-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[20][8]">MAIN[20][8]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[2]-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[2]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[22][8]">MAIN[22][8]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[2]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[23][8]">MAIN[23][8]</a></td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes LONG_IO_V[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[3]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[3]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[16][8]">MAIN[16][8]</a></td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes IMUX_CLB_F1</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F1-7"><a href="#spartanxl-IO_E1_S-bit-MAIN[31][2]">MAIN[31][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F1-6"><a href="#spartanxl-IO_E1_S-bit-MAIN[33][0]">MAIN[33][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F1-5"><a href="#spartanxl-IO_E1_S-bit-MAIN[32][1]">MAIN[32][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F1-4"><a href="#spartanxl-IO_E1_S-bit-MAIN[31][0]">MAIN[31][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F1-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[32][3]">MAIN[32][3]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F1-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[31][1]">MAIN[31][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F1-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[32][0]">MAIN[32][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F1-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[32][2]">MAIN[32][2]</a></td><td>CELL.IMUX_CLB_F1</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes IMUX_CLB_F3</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F3-8"><a href="#spartanxl-IO_E1_S-bit-MAIN[38][2]">MAIN[38][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F3-7"><a href="#spartanxl-IO_E1_S-bit-MAIN[40][0]">MAIN[40][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F3-6"><a href="#spartanxl-IO_E1_S-bit-MAIN[39][2]">MAIN[39][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F3-5"><a href="#spartanxl-IO_E1_S-bit-MAIN[40][1]">MAIN[40][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F3-4"><a href="#spartanxl-IO_E1_S-bit-MAIN[38][0]">MAIN[38][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F3-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[39][1]">MAIN[39][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F3-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[40][2]">MAIN[40][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F3-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[39][0]">MAIN[39][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F3-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[40][3]">MAIN[40][3]</a></td><td>CELL.IMUX_CLB_F3</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes IMUX_CLB_G1</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G1-7"><a href="#spartanxl-IO_E1_S-bit-MAIN[26][0]">MAIN[26][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G1-6"><a href="#spartanxl-IO_E1_S-bit-MAIN[26][3]">MAIN[26][3]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G1-5"><a href="#spartanxl-IO_E1_S-bit-MAIN[28][0]">MAIN[28][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G1-4"><a href="#spartanxl-IO_E1_S-bit-MAIN[28][1]">MAIN[28][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G1-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[27][1]">MAIN[27][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G1-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[26][1]">MAIN[26][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G1-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[27][0]">MAIN[27][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G1-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[26][2]">MAIN[26][2]</a></td><td>CELL.IMUX_CLB_G1</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_V1[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_V0[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes IMUX_CLB_G3</caption>
<thead>
<tr><th colspan="10">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G3-9"><a href="#spartanxl-IO_E1_S-bit-MAIN[34][0]">MAIN[34][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G3-8"><a href="#spartanxl-IO_E1_S-bit-MAIN[33][2]">MAIN[33][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G3-7"><a href="#spartanxl-IO_E1_S-bit-MAIN[35][1]">MAIN[35][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G3-6"><a href="#spartanxl-IO_E1_S-bit-MAIN[33][1]">MAIN[33][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G3-5"><a href="#spartanxl-IO_E1_S-bit-MAIN[34][2]">MAIN[34][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G3-4"><a href="#spartanxl-IO_E1_S-bit-MAIN[35][0]">MAIN[35][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G3-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[34][1]">MAIN[34][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G3-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[35][2]">MAIN[35][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G3-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[35][3]">MAIN[35][3]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G3-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[12][3]">MAIN[12][3]</a></td><td>CELL.IMUX_CLB_G3</td></tr>

<tr><th colspan="10"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SPECIAL_CLB_CIN</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[7]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes IMUX_CLB_C3</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_C3-7"><a href="#spartanxl-IO_E1_S-bit-MAIN[36][0]">MAIN[36][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_C3-6"><a href="#spartanxl-IO_E1_S-bit-MAIN[36][1]">MAIN[36][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_C3-5"><a href="#spartanxl-IO_E1_S-bit-MAIN[37][1]">MAIN[37][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_C3-4"><a href="#spartanxl-IO_E1_S-bit-MAIN[37][0]">MAIN[37][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_C3-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[36][2]">MAIN[36][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_C3-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[37][2]">MAIN[37][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_C3-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[37][3]">MAIN[37][3]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_C3-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[38][1]">MAIN[38][1]</a></td><td>CELL.IMUX_CLB_C3</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_V1[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes IMUX_TBUF_I[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[0]-4"><a href="#spartanxl-IO_E1_S-bit-MAIN[23][1]">MAIN[23][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[0]-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[21][0]">MAIN[21][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[0]-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[0]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[0]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[22][0]">MAIN[22][0]</a></td><td>CELL.IMUX_TBUF_I[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E2[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes IMUX_TBUF_I[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[1]-5"><a href="#spartanxl-IO_E1_S-bit-MAIN[12][1]">MAIN[12][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[1]-4"><a href="#spartanxl-IO_E1_S-bit-MAIN[14][1]">MAIN[14][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[1]-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[12][0]">MAIN[12][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[1]-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[14][0]">MAIN[14][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[1]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[13][0]">MAIN[13][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[1]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[13][1]">MAIN[13][1]</a></td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_WE_I2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes IMUX_TBUF_T[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_T[0]-4"><a href="#spartanxl-IO_E1_S-bit-MAIN[17][0]">MAIN[17][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_T[0]-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[19][0]">MAIN[19][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_T[0]-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[20][0]">MAIN[20][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_T[0]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[20][1]">MAIN[20][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_T[0]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[19][1]">MAIN[19][1]</a></td><td>CELL.IMUX_TBUF_T[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes IMUX_TBUF_T[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_T[1]-4"><a href="#spartanxl-IO_E1_S-bit-MAIN[15][0]">MAIN[15][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_T[1]-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[17][1]">MAIN[17][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_T[1]-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[15][1]">MAIN[15][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_T[1]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[18][1]">MAIN[18][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_T[1]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[16][0]">MAIN[16][0]</a></td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.TIE_1</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E1[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes IMUX_IO_O1[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_O1[0]-5"><a href="#spartanxl-IO_E1_S-bit-MAIN[5][9]">MAIN[5][9]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_O1[0]-4"><a href="#spartanxl-IO_E1_S-bit-MAIN[5][8]">MAIN[5][8]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_O1[0]-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[7][8]">MAIN[7][8]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_O1[0]-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[6][9]">MAIN[6][9]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_O1[0]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[6][8]">MAIN[6][8]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_O1[0]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[7][9]">MAIN[7][9]</a></td><td>CELL.IMUX_IO_O1[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes IMUX_IO_O1[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_O1[1]-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_O1[1]-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[5][0]">MAIN[5][0]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_O1[1]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[9][1]">MAIN[9][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_O1[1]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[7][0]">MAIN[7][0]</a></td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_S.DOUBLE_H1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H_BUF[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.DOUBLE_H0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes IMUX_IO_OK[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[0]-7"><a href="#spartanxl-IO_E1_S-bit-MAIN[7][6]">MAIN[7][6]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[0]-6"><a href="#spartanxl-IO_E1_S-bit-MAIN[16][6]">MAIN[16][6]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[0]-5"><a href="#spartanxl-IO_E1_S-bit-MAIN[8][5]">MAIN[8][5]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[0]-4"><a href="#spartanxl-IO_E1_S-bit-MAIN[13][6]">MAIN[13][6]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[0]-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[10][6]">MAIN[10][6]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[0]-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[11][6]">MAIN[11][6]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[0]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[14][6]">MAIN[14][6]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[0]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[9][6]">MAIN[9][6]</a></td><td>CELL.IMUX_IO_OK[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes IMUX_IO_OK[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[1]-7"><a href="#spartanxl-IO_E1_S-bit-MAIN[5][2]">MAIN[5][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[1]-6"><a href="#spartanxl-IO_E1_S-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[1]-5"><a href="#spartanxl-IO_E1_S-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[1]-4"><a href="#spartanxl-IO_E1_S-bit-MAIN[12][2]">MAIN[12][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[1]-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[1]-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[1]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[1]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[9][2]">MAIN[9][2]</a></td><td>CELL.IMUX_IO_OK[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_S.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_S.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes IMUX_IO_IK[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[0]-7"><a href="#spartanxl-IO_E1_S-bit-MAIN[5][7]">MAIN[5][7]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[0]-6"><a href="#spartanxl-IO_E1_S-bit-MAIN[11][7]">MAIN[11][7]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[0]-5"><a href="#spartanxl-IO_E1_S-bit-MAIN[12][7]">MAIN[12][7]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[0]-4"><a href="#spartanxl-IO_E1_S-bit-MAIN[9][7]">MAIN[9][7]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[0]-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[7][7]">MAIN[7][7]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[0]-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[8][7]">MAIN[8][7]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[0]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[10][7]">MAIN[10][7]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[0]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[6][7]">MAIN[6][7]</a></td><td>CELL.IMUX_IO_IK[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes IMUX_IO_IK[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[1]-7"><a href="#spartanxl-IO_E1_S-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[1]-6"><a href="#spartanxl-IO_E1_S-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[1]-5"><a href="#spartanxl-IO_E1_S-bit-MAIN[7][3]">MAIN[7][3]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[1]-4"><a href="#spartanxl-IO_E1_S-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[1]-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[6][1]">MAIN[6][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[1]-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[8][1]">MAIN[8][1]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[1]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[10][2]">MAIN[10][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[1]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[11][3]">MAIN[11][3]</a></td><td>CELL.IMUX_IO_IK[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_S.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_S.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_S.SINGLE_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes IMUX_IO_T[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[0]-7"><a href="#spartanxl-IO_E1_S-bit-MAIN[20][3]">MAIN[20][3]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[0]-6"><a href="#spartanxl-IO_E1_S-bit-MAIN[18][4]">MAIN[18][4]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[0]-5"><a href="#spartanxl-IO_E1_S-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[0]-4"><a href="#spartanxl-IO_E1_S-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[0]-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[0]-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[0]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[20][2]">MAIN[20][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[0]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[24][3]">MAIN[24][3]</a></td><td>CELL.IMUX_IO_T[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S switchbox INT muxes IMUX_IO_T[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[1]-7"><a href="#spartanxl-IO_E1_S-bit-MAIN[16][3]">MAIN[16][3]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[1]-6"><a href="#spartanxl-IO_E1_S-bit-MAIN[14][3]">MAIN[14][3]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[1]-5"><a href="#spartanxl-IO_E1_S-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[1]-4"><a href="#spartanxl-IO_E1_S-bit-MAIN[23][2]">MAIN[23][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[1]-3"><a href="#spartanxl-IO_E1_S-bit-MAIN[17][3]">MAIN[17][3]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[1]-2"><a href="#spartanxl-IO_E1_S-bit-MAIN[25][2]">MAIN[25][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[1]-1"><a href="#spartanxl-IO_E1_S-bit-MAIN[16][2]">MAIN[16][2]</a></td><td id="spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[1]-0"><a href="#spartanxl-IO_E1_S-bit-MAIN[15][2]">MAIN[15][2]</a></td><td>CELL.IMUX_IO_T[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E2[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_E1[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-tbuf-7"><a class="header" href="#bels-tbuf-7">Bels TBUF</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S bel TBUF pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_TBUF_I[0]</td><td>CELL.IMUX_TBUF_I[1]</td></tr>

<tr><td>T</td><td>in</td><td>CELL.IMUX_TBUF_T[0]</td><td>CELL.IMUX_TBUF_T[1]</td></tr>

<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[2]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S bel TBUF attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>TBUF[0]</th><th>TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>DRIVE1</td><td id="spartanxl-IO_E1_S-TBUF[0]-DRIVE1"><a href="#spartanxl-IO_E1_S-bit-MAIN[25][3]">!MAIN[25][3]</a></td><td id="spartanxl-IO_E1_S-TBUF[1]-DRIVE1"><a href="#spartanxl-IO_E1_S-bit-MAIN[13][3]">!MAIN[13][3]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-7"><a class="header" href="#bels-io-7">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>IK</td><td>in</td><td id="spartanxl-IO_E1_S-IO[0]-inpinv-IK">CELL.IMUX_IO_IK[0] invert by <a href="#spartanxl-IO_E1_S-bit-MAIN[2][6]">!MAIN[2][6]</a></td><td id="spartanxl-IO_E1_S-IO[1]-inpinv-IK">CELL.IMUX_IO_IK[1] invert by <a href="#spartanxl-IO_E1_S-bit-MAIN[2][3]">!MAIN[2][3]</a></td></tr>

<tr><td>OK</td><td>in</td><td id="spartanxl-IO_E1_S-IO[0]-inpinv-OK">CELL.IMUX_IO_OK[0] invert by <a href="#spartanxl-IO_E1_S-bit-MAIN[1][9]">!MAIN[1][9]</a></td><td id="spartanxl-IO_E1_S-IO[1]-inpinv-OK">CELL.IMUX_IO_OK[1] invert by <a href="#spartanxl-IO_E1_S-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>O1</td><td>in</td><td>CELL.IMUX_IO_O1[0]</td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><td>O2</td><td>in</td><td>CELL.IMUX_CLB_G1</td><td>CELL.IMUX_CLB_F1</td></tr>

<tr><td>T</td><td>in</td><td id="spartanxl-IO_E1_S-IO[0]-inpinv-T">CELL.IMUX_IO_T[0] invert by <a href="#spartanxl-IO_E1_S-bit-MAIN[0][9]">!MAIN[0][9]</a></td><td id="spartanxl-IO_E1_S-IO[1]-inpinv-T">CELL.IMUX_IO_T[1] invert by <a href="#spartanxl-IO_E1_S-bit-MAIN[1][0]">!MAIN[1][0]</a></td></tr>

<tr><td>I1</td><td>out</td><td>CELL.OUT_IO_WE_I1[0]</td><td>CELL.OUT_IO_WE_I1[1]</td></tr>

<tr><td>I2</td><td>out</td><td>CELL.OUT_IO_WE_I2[0]</td><td>CELL.OUT_IO_WE_I2[1]</td></tr>

<tr><td>CLKIN</td><td>out</td><td>CELL.OUT_IO_CLKIN</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>SLEW</td><td><a href="#spartanxl-IO_E1_S-IO[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#spartanxl-IO_E1_S-IO[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>PULL</td><td><a href="#spartanxl-IO_E1_S-IO[0]-PULL">[enum: IO_PULL]</a></td><td><a href="#spartanxl-IO_E1_S-IO[1]-PULL">[enum: IO_PULL]</a></td></tr>

<tr><td>IFF_SRVAL bit 0</td><td id="spartanxl-IO_E1_S-IO[0]-IFF_SRVAL[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[3][6]">!MAIN[3][6]</a></td><td id="spartanxl-IO_E1_S-IO[1]-IFF_SRVAL[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[9][3]">!MAIN[9][3]</a></td></tr>

<tr><td>OFF_SRVAL bit 0</td><td id="spartanxl-IO_E1_S-IO[0]-OFF_SRVAL[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[1][7]">!MAIN[1][7]</a></td><td id="spartanxl-IO_E1_S-IO[1]-OFF_SRVAL[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[1][1]">!MAIN[1][1]</a></td></tr>

<tr><td>READBACK_I1 bit 0</td><td id="spartanxl-IO_E1_S-IO[0]-READBACK_I1[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[0][8]">!MAIN[0][8]</a></td><td id="spartanxl-IO_E1_S-IO[1]-READBACK_I1[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[4][3]">!MAIN[4][3]</a></td></tr>

<tr><td>READBACK_I2 bit 0</td><td id="spartanxl-IO_E1_S-IO[0]-READBACK_I2[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[2][8]">!MAIN[2][8]</a></td><td id="spartanxl-IO_E1_S-IO[1]-READBACK_I2[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[3][3]">!MAIN[3][3]</a></td></tr>

<tr><td>READBACK_OQ bit 0</td><td id="spartanxl-IO_E1_S-IO[0]-READBACK_OQ[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[3][8]">!MAIN[3][8]</a></td><td id="spartanxl-IO_E1_S-IO[1]-READBACK_OQ[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[2][2]">!MAIN[2][2]</a></td></tr>

<tr><td>MUX_I1</td><td><a href="#spartanxl-IO_E1_S-IO[0]-MUX_I1">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_E1_S-IO[1]-MUX_I1">[enum: IO_MUX_I]</a></td></tr>

<tr><td>MUX_I2</td><td><a href="#spartanxl-IO_E1_S-IO[0]-MUX_I2">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_E1_S-IO[1]-MUX_I2">[enum: IO_MUX_I]</a></td></tr>

<tr><td>IFF_D</td><td><a href="#spartanxl-IO_E1_S-IO[0]-IFF_D">[enum: IO_IFF_D]</a></td><td><a href="#spartanxl-IO_E1_S-IO[1]-IFF_D">[enum: IO_IFF_D]</a></td></tr>

<tr><td>OFF_D_INV</td><td id="spartanxl-IO_E1_S-IO[0]-OFF_D_INV"><a href="#spartanxl-IO_E1_S-bit-MAIN[3][7]">!MAIN[3][7]</a></td><td id="spartanxl-IO_E1_S-IO[1]-OFF_D_INV"><a href="#spartanxl-IO_E1_S-bit-MAIN[1][2]">!MAIN[1][2]</a></td></tr>

<tr><td>MUX_OFF_D</td><td><a href="#spartanxl-IO_E1_S-IO[0]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td><td><a href="#spartanxl-IO_E1_S-IO[1]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#spartanxl-IO_E1_S-IO[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#spartanxl-IO_E1_S-IO[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>OFF_USED</td><td id="spartanxl-IO_E1_S-IO[0]-OFF_USED"><a href="#spartanxl-IO_E1_S-bit-MAIN[4][7]">MAIN[4][7]</a></td><td id="spartanxl-IO_E1_S-IO[1]-OFF_USED"><a href="#spartanxl-IO_E1_S-bit-MAIN[3][2]">MAIN[3][2]</a></td></tr>

<tr><td>IFF_CE_ENABLE</td><td id="spartanxl-IO_E1_S-IO[0]-IFF_CE_ENABLE"><a href="#spartanxl-IO_E1_S-bit-MAIN[18][8]">!MAIN[18][8]</a></td><td id="spartanxl-IO_E1_S-IO[1]-IFF_CE_ENABLE"><a href="#spartanxl-IO_E1_S-bit-MAIN[18][7]">!MAIN[18][7]</a></td></tr>

<tr><td>OFF_CE_ENABLE</td><td id="spartanxl-IO_E1_S-IO[0]-OFF_CE_ENABLE"><a href="#spartanxl-IO_E1_S-bit-MAIN[18][9]">!MAIN[18][9]</a></td><td id="spartanxl-IO_E1_S-IO[1]-OFF_CE_ENABLE"><a href="#spartanxl-IO_E1_S-bit-MAIN[18][6]">!MAIN[18][6]</a></td></tr>

<tr><td>SYNC_D</td><td><a href="#spartanxl-IO_E1_S-IO[0]-SYNC_D">[enum: IO_SYNC_D]</a></td><td><a href="#spartanxl-IO_E1_S-IO[1]-SYNC_D">[enum: IO_SYNC_D]</a></td></tr>

<tr><td>IFF_CE_ENABLE_NO_IQ</td><td id="spartanxl-IO_E1_S-IO[0]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_E1_S-bit-MAIN[5][5]">!MAIN[5][5]</a></td><td id="spartanxl-IO_E1_S-IO[1]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_E1_S-bit-MAIN[4][5]">!MAIN[4][5]</a></td></tr>

<tr><td>MUX_T</td><td><a href="#spartanxl-IO_E1_S-IO[0]-MUX_T">[enum: IO_MUX_T]</a></td><td><a href="#spartanxl-IO_E1_S-IO[1]-MUX_T">[enum: IO_MUX_T]</a></td></tr>

<tr><td>DRIVE</td><td><a href="#spartanxl-IO_E1_S-IO[0]-DRIVE">[enum: IO_DRIVE]</a></td><td><a href="#spartanxl-IO_E1_S-IO[1]-DRIVE">[enum: IO_DRIVE]</a></td></tr>

<tr><td>_5V_TOLERANT</td><td id="spartanxl-IO_E1_S-IO[0]-_5V_TOLERANT"><a href="#spartanxl-IO_E1_S-bit-MAIN[6][6]">MAIN[6][6]</a></td><td id="spartanxl-IO_E1_S-IO[1]-_5V_TOLERANT"><a href="#spartanxl-IO_E1_S-bit-MAIN[5][6]">MAIN[5][6]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S enum IO_SLEW</caption>
<thead>
<tr id="spartanxl-IO_E1_S-IO[0]-SLEW"><th>IO[0].SLEW</th><td id="spartanxl-IO_E1_S-IO[0]-SLEW[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[2][9]">MAIN[2][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-IO[1]-SLEW"><th>IO[1].SLEW</th><td id="spartanxl-IO_E1_S-IO[1]-SLEW[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[0][0]">MAIN[0][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FAST</td><td>0</td></tr>

<tr><td>SLOW</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S enum IO_PULL</caption>
<thead>
<tr id="spartanxl-IO_E1_S-IO[0]-PULL"><th>IO[0].PULL</th><td id="spartanxl-IO_E1_S-IO[0]-PULL[1]"><a href="#spartanxl-IO_E1_S-bit-MAIN[8][6]">MAIN[8][6]</a></td><td id="spartanxl-IO_E1_S-IO[0]-PULL[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[2][7]">MAIN[2][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-IO[1]-PULL"><th>IO[1].PULL</th><td id="spartanxl-IO_E1_S-IO[1]-PULL[1]"><a href="#spartanxl-IO_E1_S-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="spartanxl-IO_E1_S-IO[1]-PULL[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[2][1]">MAIN[2][1]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S enum IO_MUX_I</caption>
<thead>
<tr id="spartanxl-IO_E1_S-IO[0]-MUX_I1"><th>IO[0].MUX_I1</th><td id="spartanxl-IO_E1_S-IO[0]-MUX_I1[1]"><a href="#spartanxl-IO_E1_S-bit-MAIN[2][5]">MAIN[2][5]</a></td><td id="spartanxl-IO_E1_S-IO[0]-MUX_I1[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[1][5]">MAIN[1][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-IO[1]-MUX_I1"><th>IO[1].MUX_I1</th><td id="spartanxl-IO_E1_S-IO[1]-MUX_I1[1]"><a href="#spartanxl-IO_E1_S-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="spartanxl-IO_E1_S-IO[1]-MUX_I1[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[0][4]">MAIN[0][4]</a></td></tr>

<tr id="spartanxl-IO_E1_S-IO[0]-MUX_I2"><th>IO[0].MUX_I2</th><td id="spartanxl-IO_E1_S-IO[0]-MUX_I2[1]"><a href="#spartanxl-IO_E1_S-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="spartanxl-IO_E1_S-IO[0]-MUX_I2[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[0][6]">MAIN[0][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-IO[1]-MUX_I2"><th>IO[1].MUX_I2</th><td id="spartanxl-IO_E1_S-IO[1]-MUX_I2[1]"><a href="#spartanxl-IO_E1_S-bit-MAIN[1][4]">MAIN[1][4]</a></td><td id="spartanxl-IO_E1_S-IO[1]-MUX_I2[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[0][3]">MAIN[0][3]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>0</td><td>1</td></tr>

<tr><td>IQ</td><td>1</td><td>1</td></tr>

<tr><td>IQL</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S enum IO_IFF_D</caption>
<thead>
<tr id="spartanxl-IO_E1_S-IO[0]-IFF_D"><th>IO[0].IFF_D</th><td id="spartanxl-IO_E1_S-IO[0]-IFF_D[1]"><a href="#spartanxl-IO_E1_S-bit-MAIN[3][5]">MAIN[3][5]</a></td><td id="spartanxl-IO_E1_S-IO[0]-IFF_D[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[1][6]">MAIN[1][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-IO[1]-IFF_D"><th>IO[1].IFF_D</th><td id="spartanxl-IO_E1_S-IO[1]-IFF_D[1]"><a href="#spartanxl-IO_E1_S-bit-MAIN[3][4]">MAIN[3][4]</a></td><td id="spartanxl-IO_E1_S-IO[1]-IFF_D[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[1][3]">MAIN[1][3]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td><td>0</td></tr>

<tr><td>MEDDELAY</td><td>0</td><td>1</td></tr>

<tr><td>SYNC</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S enum IO_MUX_OFF_D</caption>
<thead>
<tr id="spartanxl-IO_E1_S-IO[0]-MUX_OFF_D"><th>IO[0].MUX_OFF_D</th><td id="spartanxl-IO_E1_S-IO[0]-MUX_OFF_D[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[0][7]">MAIN[0][7]</a></td></tr>

<tr id="spartanxl-IO_E1_S-IO[1]-MUX_OFF_D"><th>IO[1].MUX_OFF_D</th><td id="spartanxl-IO_E1_S-IO[1]-MUX_OFF_D[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>1</td></tr>

<tr><td>O2</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S enum IO_MUX_O</caption>
<thead>
<tr id="spartanxl-IO_E1_S-IO[0]-MUX_O"><th>IO[0].MUX_O</th><td id="spartanxl-IO_E1_S-IO[0]-MUX_O[3]"><a href="#spartanxl-IO_E1_S-bit-MAIN[4][8]">MAIN[4][8]</a></td><td id="spartanxl-IO_E1_S-IO[0]-MUX_O[2]"><a href="#spartanxl-IO_E1_S-bit-MAIN[1][8]">MAIN[1][8]</a></td><td id="spartanxl-IO_E1_S-IO[0]-MUX_O[1]"><a href="#spartanxl-IO_E1_S-bit-MAIN[3][9]">MAIN[3][9]</a></td><td id="spartanxl-IO_E1_S-IO[0]-MUX_O[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[4][9]">MAIN[4][9]</a></td></tr>

<tr id="spartanxl-IO_E1_S-IO[1]-MUX_O"><th>IO[1].MUX_O</th><td id="spartanxl-IO_E1_S-IO[1]-MUX_O[3]"><a href="#spartanxl-IO_E1_S-bit-MAIN[4][1]">MAIN[4][1]</a></td><td id="spartanxl-IO_E1_S-IO[1]-MUX_O[2]"><a href="#spartanxl-IO_E1_S-bit-MAIN[3][1]">MAIN[3][1]</a></td><td id="spartanxl-IO_E1_S-IO[1]-MUX_O[1]"><a href="#spartanxl-IO_E1_S-bit-MAIN[3][0]">MAIN[3][0]</a></td><td id="spartanxl-IO_E1_S-IO[1]-MUX_O[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[4][0]">MAIN[4][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>O1_INV</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O2</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>O2_INV</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>MUX</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S enum IO_SYNC_D</caption>
<thead>
<tr id="spartanxl-IO_E1_S-IO[0]-SYNC_D"><th>IO[0].SYNC_D</th><td id="spartanxl-IO_E1_S-IO[0]-SYNC_D[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[4][6]">MAIN[4][6]</a></td></tr>

<tr id="spartanxl-IO_E1_S-IO[1]-SYNC_D"><th>IO[1].SYNC_D</th><td id="spartanxl-IO_E1_S-IO[1]-SYNC_D[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[4][2]">MAIN[4][2]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S enum IO_MUX_T</caption>
<thead>
<tr id="spartanxl-IO_E1_S-IO[0]-MUX_T"><th>IO[0].MUX_T</th><td id="spartanxl-IO_E1_S-IO[0]-MUX_T[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[17][2]">MAIN[17][2]</a></td></tr>

<tr id="spartanxl-IO_E1_S-IO[1]-MUX_T"><th>IO[1].MUX_T</th><td id="spartanxl-IO_E1_S-IO[1]-MUX_T[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[18][3]">MAIN[18][3]</a></td></tr>

</thead>

<tbody>
<tr><td>T</td><td>1</td></tr>

<tr><td>TQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S enum IO_DRIVE</caption>
<thead>
<tr id="spartanxl-IO_E1_S-IO[0]-DRIVE"><th>IO[0].DRIVE</th><td id="spartanxl-IO_E1_S-IO[0]-DRIVE[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[6][5]">MAIN[6][5]</a></td></tr>

<tr id="spartanxl-IO_E1_S-IO[1]-DRIVE"><th>IO[1].DRIVE</th><td id="spartanxl-IO_E1_S-IO[1]-DRIVE[0]"><a href="#spartanxl-IO_E1_S-bit-MAIN[5][3]">MAIN[5][3]</a></td></tr>

</thead>

<tbody>
<tr><td>_12</td><td>1</td></tr>

<tr><td>_24</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-pullup-7"><a class="header" href="#bels-pullup-7">Bels PULLUP</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S bel PULLUP pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>bidir</td><td>CELL.LONG_H[2]</td><td>CELL.LONG_H[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S bel PULLUP attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>PULLUP_TBUF[0]</th><th>PULLUP_TBUF[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="spartanxl-IO_E1_S-PULLUP_TBUF[0]-ENABLE"><a href="#spartanxl-IO_E1_S-bit-MAIN_S[25][12]">!MAIN_S[25][12]</a></td><td id="spartanxl-IO_E1_S-PULLUP_TBUF[1]-ENABLE"><a href="#spartanxl-IO_E1_S-bit-MAIN[14][7]">!MAIN[14][7]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-7"><a class="header" href="#bel-wires-7">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.LONG_H[2]</td><td>TBUF[0].O, PULLUP_TBUF[0].O</td></tr>

<tr><td>CELL.LONG_H[3]</td><td>TBUF[1].O, PULLUP_TBUF[1].O</td></tr>

<tr><td>CELL.IMUX_CLB_F1</td><td>IO[1].O2</td></tr>

<tr><td>CELL.IMUX_CLB_G1</td><td>IO[0].O2</td></tr>

<tr><td>CELL.IMUX_TBUF_I[0]</td><td>TBUF[0].I</td></tr>

<tr><td>CELL.IMUX_TBUF_I[1]</td><td>TBUF[1].I</td></tr>

<tr><td>CELL.IMUX_TBUF_T[0]</td><td>TBUF[0].T</td></tr>

<tr><td>CELL.IMUX_TBUF_T[1]</td><td>TBUF[1].T</td></tr>

<tr><td>CELL.IMUX_IO_O1[0]</td><td>IO[0].O1</td></tr>

<tr><td>CELL.IMUX_IO_O1[1]</td><td>IO[1].O1</td></tr>

<tr><td>CELL.IMUX_IO_OK[0]</td><td>IO[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_OK[1]</td><td>IO[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_IK[0]</td><td>IO[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_IK[1]</td><td>IO[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_T[0]</td><td>IO[0].T</td></tr>

<tr><td>CELL.IMUX_IO_T[1]</td><td>IO[1].T</td></tr>

<tr><td>CELL.OUT_IO_WE_I1[0]</td><td>IO[0].I1</td></tr>

<tr><td>CELL.OUT_IO_WE_I1[1]</td><td>IO[1].I1</td></tr>

<tr><td>CELL.OUT_IO_WE_I2[0]</td><td>IO[0].I2</td></tr>

<tr><td>CELL.OUT_IO_WE_I2[1]</td><td>IO[1].I2</td></tr>

<tr><td>CELL.OUT_IO_CLKIN</td><td>IO[0].CLKIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-7"><a class="header" href="#bitstream-7">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="41">Frame</th></tr>

<tr>
<th>F40</th>
<th>F39</th>
<th>F38</th>
<th>F37</th>
<th>F36</th>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[40][9]" title="MAIN[40][9]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H_E[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H_E[2] ← CELL.LONG_V[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[39][9]" title="MAIN[39][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_H_E[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[38][9]" title="MAIN[38][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_H_E[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_H_E[7]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[37][9]" title="MAIN[37][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V[7]">INT: !bipass CELL.SINGLE_H_E[7] = CELL.SINGLE_V[7]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[36][9]" title="MAIN[36][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_V[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_V[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[35][9]" title="MAIN[35][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_V[7]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[34][9]" title="MAIN[34][9]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_V[5]">INT: !pass CELL.SINGLE_H[6] ← CELL.LONG_V[5]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[32][9]" title="MAIN[32][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[31][9]" title="MAIN[31][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[30][9]" title="MAIN[30][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[29][9]" title="MAIN[29][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_H2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[28][9]" title="MAIN[28][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V0[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[7]-CELL.TIE_0">INT: !pass CELL.SINGLE_V[7] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_E0[3]">INT: !bipass CELL.SINGLE_H[7] = CELL.DOUBLE_IO_E0[3]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E0[3]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E0[3]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[23][9]" title="MAIN[23][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_IO_E0[3]-CELL.DOUBLE_IO_E2[3]">INT: !bipass CELL.DOUBLE_IO_E0[3] = CELL.DOUBLE_IO_E2[3]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[22][9]" title="MAIN[22][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E1[3]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E1[3]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[6]-CELL.DOUBLE_IO_E1[3]">INT: !bipass CELL.SINGLE_H[6] = CELL.DOUBLE_IO_E1[3]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H1[1]-CELL.DOUBLE_IO_E2[3]">INT: !bipass CELL.DOUBLE_H1[1] = CELL.DOUBLE_IO_E2[3]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[7]-CELL.DOUBLE_IO_E2[3]">INT: !bipass CELL.SINGLE_H[7] = CELL.DOUBLE_IO_E2[3]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#spartanxl-IO_E1_S-IO[0]-OFF_CE_ENABLE">IO[0]: ! OFF_CE_ENABLE</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_E0[1]">INT: !bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_E0[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E0[1]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E0[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[14][9]" title="MAIN[14][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_IO_E0[1]-CELL.DOUBLE_IO_E2[1]">INT: !bipass CELL.DOUBLE_IO_E0[1] = CELL.DOUBLE_IO_E2[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E1[1]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E1[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[2]-CELL.DOUBLE_IO_E1[1]">INT: !bipass CELL.SINGLE_H[2] = CELL.DOUBLE_IO_E1[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_IO_E2[1]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_IO_E2[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[3]-CELL.DOUBLE_IO_E2[1]">INT: !bipass CELL.SINGLE_H[3] = CELL.DOUBLE_IO_E2[1]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[1]-2">INT: mux CELL.LONG_IO_V[1] bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[7][9]" title="MAIN[7][9]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_O1[0]-0">INT: mux CELL.IMUX_IO_O1[0] bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[6][9]" title="MAIN[6][9]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_O1[0]-2">INT: mux CELL.IMUX_IO_O1[0] bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_O1[0]-5">INT: mux CELL.IMUX_IO_O1[0] bit 5</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#spartanxl-IO_E1_S-IO[0]-MUX_O[0]">IO[0]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#spartanxl-IO_E1_S-IO[0]-MUX_O[1]">IO[0]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#spartanxl-IO_E1_S-IO[0]-SLEW[0]">IO[0]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#spartanxl-IO_E1_S-IO[0]-inpinv-OK">IO[0]: !invert OK</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartanxl-IO_E1_S-IO[0]-inpinv-T">IO[0]: !invert T</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[39][8]" title="MAIN[39][8]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[38][8]" title="MAIN[38][8]">
<a href="#spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H_E[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H_E[2]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[37][8]" title="MAIN[37][8]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[36][8]" title="MAIN[36][8]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[35][8]" title="MAIN[35][8]">
<a href="#spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_V[5]-CELL.SINGLE_H[6]">INT: !buffer CELL.LONG_V[5] ← CELL.SINGLE_H[6]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[33][8]" title="MAIN[33][8]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[32][8]" title="MAIN[32][8]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[31][8]" title="MAIN[31][8]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[29][8]" title="MAIN[29][8]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[27][8]" title="MAIN[27][8]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.SINGLE_H[7] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.SINGLE_H[6] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[2]-0">INT: mux CELL.LONG_IO_V[2] bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[2]-1">INT: mux CELL.LONG_IO_V[2] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[2]-2">INT: mux CELL.LONG_IO_V[2] bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[2]-3">INT: mux CELL.LONG_IO_V[2] bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[3]-1">INT: mux CELL.LONG_IO_V[3] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#spartanxl-IO_E1_S-IO[0]-IFF_CE_ENABLE">IO[0]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_IO_V[3]">INT: !pass CELL.SINGLE_H[6] ← CELL.LONG_IO_V[3]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[3]-0">INT: mux CELL.LONG_IO_V[3] bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[1]-0">INT: mux CELL.LONG_IO_V[1] bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[1]-1">INT: mux CELL.LONG_IO_V[1] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[1]-3">INT: mux CELL.LONG_IO_V[1] bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[11][8]" title="MAIN[11][8]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.DBUF_IO_V[1]-1">INT: mux CELL.DBUF_IO_V[1] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[10][8]" title="MAIN[10][8]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.DBUF_IO_V[1]-0">INT: mux CELL.DBUF_IO_V[1] bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[9][8]" title="MAIN[9][8]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.DBUF_IO_V[1]-2">INT: mux CELL.DBUF_IO_V[1] bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[8][8]" title="MAIN[8][8]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.DBUF_IO_V[1]-3">INT: mux CELL.DBUF_IO_V[1] bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[7][8]" title="MAIN[7][8]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_O1[0]-3">INT: mux CELL.IMUX_IO_O1[0] bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[6][8]" title="MAIN[6][8]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_O1[0]-1">INT: mux CELL.IMUX_IO_O1[0] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[5][8]" title="MAIN[5][8]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_O1[0]-4">INT: mux CELL.IMUX_IO_O1[0] bit 4</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[4][8]" title="MAIN[4][8]">
<a href="#spartanxl-IO_E1_S-IO[0]-MUX_O[3]">IO[0]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#spartanxl-IO_E1_S-IO[0]-READBACK_OQ[0]">IO[0]: ! READBACK_OQ bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#spartanxl-IO_E1_S-IO[0]-READBACK_I2[0]">IO[0]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#spartanxl-IO_E1_S-IO[0]-MUX_O[2]">IO[0]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#spartanxl-IO_E1_S-IO[0]-READBACK_I1[0]">IO[0]: ! READBACK_I1 bit 0</a>
</td>
</tr>

<tr><td>B7</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[40][7]" title="MAIN[40][7]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_H[5]">INT: !pass CELL.SINGLE_V[6] ← CELL.LONG_H[5]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[39][7]" title="MAIN[39][7]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H_E[3]-CELL.LONG_V[2]">INT: !pass CELL.SINGLE_H_E[3] ← CELL.LONG_V[2]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[38][7]" title="MAIN[38][7]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_V[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_V[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[37][7]" title="MAIN[37][7]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_H_E[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[36][7]" title="MAIN[36][7]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[35][7]" title="MAIN[35][7]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_H_E[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_H_E[6]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[34][7]" title="MAIN[34][7]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V[6]">INT: !bipass CELL.SINGLE_H_E[6] = CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[33][7]" title="MAIN[33][7]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[32][7]" title="MAIN[32][7]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[31][7]" title="MAIN[31][7]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[30][7]" title="MAIN[30][7]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[29][7]" title="MAIN[29][7]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V0[0]">INT: !bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[28][7]" title="MAIN[28][7]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[27][7]" title="MAIN[27][7]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[4]-CELL.LONG_H_BUF[3]">INT: !pass CELL.SINGLE_V[4] ← CELL.LONG_H_BUF[3]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[4]-1">INT: mux CELL.LONG_H[4] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[23][7]" title="MAIN[23][7]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_IO_WE_I1_S1">INT: !pass CELL.DOUBLE_H1[0] ← CELL.OUT_IO_WE_I1_S1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[22][7]" title="MAIN[22][7]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[4]-0">INT: mux CELL.LONG_H[4] bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_IO_WE_I1[0]">INT: !pass CELL.DOUBLE_H0[0] ← CELL.OUT_IO_WE_I1[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[5]-0">INT: mux CELL.LONG_H[5] bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#spartanxl-IO_E1_S-IO[1]-IFF_CE_ENABLE">IO[1]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[17][7]" title="MAIN[17][7]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_IO_E0[3]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_E0[3] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[16][7]" title="MAIN[16][7]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_IO_E0[1]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_E0[1] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[15][7]" title="MAIN[15][7]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[5]-2">INT: mux CELL.LONG_H[5] bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[14][7]" title="MAIN[14][7]">
<a href="#spartanxl-IO_E1_S-PULLUP_TBUF[1]-ENABLE">PULLUP_TBUF[1]: ! ENABLE</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[13][7]" title="MAIN[13][7]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[2]-CELL.LONG_IO_V[1]">INT: !pass CELL.SINGLE_H[2] ← CELL.LONG_IO_V[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[12][7]" title="MAIN[12][7]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[0]-5">INT: mux CELL.IMUX_IO_IK[0] bit 5</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[11][7]" title="MAIN[11][7]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[0]-6">INT: mux CELL.IMUX_IO_IK[0] bit 6</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[10][7]" title="MAIN[10][7]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[0]-1">INT: mux CELL.IMUX_IO_IK[0] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[9][7]" title="MAIN[9][7]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[0]-4">INT: mux CELL.IMUX_IO_IK[0] bit 4</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[8][7]" title="MAIN[8][7]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[0]-2">INT: mux CELL.IMUX_IO_IK[0] bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[7][7]" title="MAIN[7][7]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[0]-3">INT: mux CELL.IMUX_IO_IK[0] bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[6][7]" title="MAIN[6][7]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[0]-0">INT: mux CELL.IMUX_IO_IK[0] bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[5][7]" title="MAIN[5][7]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[0]-7">INT: mux CELL.IMUX_IO_IK[0] bit 7</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[4][7]" title="MAIN[4][7]">
<a href="#spartanxl-IO_E1_S-IO[0]-OFF_USED">IO[0]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#spartanxl-IO_E1_S-IO[0]-OFF_D_INV">IO[0]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#spartanxl-IO_E1_S-IO[0]-PULL[0]">IO[0]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#spartanxl-IO_E1_S-IO[0]-OFF_SRVAL[0]">IO[0]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#spartanxl-IO_E1_S-IO[0]-MUX_OFF_D[0]">IO[0]:  MUX_OFF_D bit 0</a>
</td>
</tr>

<tr><td>B6</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[40][6]" title="MAIN[40][6]">
<a href="#spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_H[5]-CELL.SINGLE_V[6]">INT: !buffer CELL.LONG_H[5] ← CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[39][6]" title="MAIN[39][6]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[38][6]" title="MAIN[38][6]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[37][6]" title="MAIN[37][6]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[36][6]" title="MAIN[36][6]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_V[2]-CELL.SINGLE_H_E[3]">INT: !buffer CELL.LONG_V[2] ← CELL.SINGLE_H_E[3]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_H2[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V0[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_V[4]-CELL.SINGLE_H[5]">INT: !buffer CELL.LONG_V[4] ← CELL.SINGLE_H[5]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[0]-CELL.TIE_0">INT: !pass CELL.SINGLE_V[0] ← CELL.TIE_0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[4]-2">INT: mux CELL.LONG_H[4] bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.DOUBLE_H1[1] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_IO_E2[3]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_E2[3] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[5]-1">INT: mux CELL.LONG_H[5] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_IO_E0[0]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_E0[0] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#spartanxl-IO_E1_S-IO[1]-OFF_CE_ENABLE">IO[1]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_IO_E0[2]-CELL.DBUF_IO_V[0]">INT: !pass CELL.DOUBLE_IO_E0[2] ← CELL.DBUF_IO_V[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[0]-6">INT: mux CELL.IMUX_IO_OK[0] bit 6</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_IO_E2[1]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_E2[1] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[0]-1">INT: mux CELL.IMUX_IO_OK[0] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[0]-4">INT: mux CELL.IMUX_IO_OK[0] bit 4</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[0]-2">INT: mux CELL.IMUX_IO_OK[0] bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[0]-3">INT: mux CELL.IMUX_IO_OK[0] bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[0]-0">INT: mux CELL.IMUX_IO_OK[0] bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#spartanxl-IO_E1_S-IO[0]-PULL[1]">IO[0]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[0]-7">INT: mux CELL.IMUX_IO_OK[0] bit 7</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#spartanxl-IO_E1_S-IO[0]-_5V_TOLERANT">IO[0]:  _5V_TOLERANT</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#spartanxl-IO_E1_S-IO[1]-_5V_TOLERANT">IO[1]:  _5V_TOLERANT</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#spartanxl-IO_E1_S-IO[0]-SYNC_D[0]">IO[0]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#spartanxl-IO_E1_S-IO[0]-IFF_SRVAL[0]">IO[0]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#spartanxl-IO_E1_S-IO[0]-inpinv-IK">IO[0]: !invert IK</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#spartanxl-IO_E1_S-IO[0]-IFF_D[0]">IO[0]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartanxl-IO_E1_S-IO[0]-MUX_I2[0]">IO[0]:  MUX_I2 bit 0</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[40][5]" title="MAIN[40][5]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_H[4]">INT: !pass CELL.SINGLE_V[5] ← CELL.LONG_H[4]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[39][5]" title="MAIN[39][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_V[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_V[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[38][5]" title="MAIN[38][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_H_E[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[37][5]" title="MAIN[37][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[36][5]" title="MAIN[36][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V[5]">INT: !bipass CELL.SINGLE_H_E[5] = CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_H_E[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_H_E[5]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[33][5]" title="MAIN[33][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V0[1]">INT: !bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[32][5]" title="MAIN[32][5]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H_E[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H_E[1] ← CELL.LONG_V[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_E0[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_E0[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[0]-0">INT: mux CELL.LONG_IO_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E0[0]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E0[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_IO_E0[0]-CELL.DOUBLE_IO_E2[0]">INT: !bipass CELL.DOUBLE_IO_E0[0] = CELL.DOUBLE_IO_E2[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_IO_V[0]-1">INT: mux CELL.LONG_IO_V[0] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E1[0]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E1[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[0]-CELL.DOUBLE_IO_E1[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.DOUBLE_IO_E1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H1[0]-CELL.DOUBLE_IO_E2[0]">INT: !bipass CELL.DOUBLE_H1[0] = CELL.DOUBLE_IO_E2[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[1]-CELL.DOUBLE_IO_E2[0]">INT: !bipass CELL.SINGLE_H[1] = CELL.DOUBLE_IO_E2[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_IO_E2[0]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_E2[0] ← CELL.DBUF_IO_V[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E2[2]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E2[2]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_E2[2]">INT: !bipass CELL.SINGLE_H[5] = CELL.DOUBLE_IO_E2[2]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_H[3]-CELL.SINGLE_V[4]">INT: !buffer CELL.LONG_H[3] ← CELL.SINGLE_V[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[0]-5">INT: mux CELL.IMUX_IO_OK[0] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#spartanxl-IO_E1_S-IO[0]-DRIVE[0]">IO[0]:  DRIVE bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#spartanxl-IO_E1_S-IO[0]-IFF_CE_ENABLE_NO_IQ">IO[0]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#spartanxl-IO_E1_S-IO[1]-IFF_CE_ENABLE_NO_IQ">IO[1]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#spartanxl-IO_E1_S-IO[0]-IFF_D[1]">IO[0]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#spartanxl-IO_E1_S-IO[0]-MUX_I1[1]">IO[0]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#spartanxl-IO_E1_S-IO[0]-MUX_I1[0]">IO[0]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartanxl-IO_E1_S-IO[0]-MUX_I2[1]">IO[0]:  MUX_I2 bit 1</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[40][4]" title="MAIN[40][4]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.DOUBLE_V1[1] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[39][4]" title="MAIN[39][4]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[6] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[38][4]" title="MAIN[38][4]">
<a href="#spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_H[4]-CELL.SINGLE_V[5]">INT: !buffer CELL.LONG_H[4] ← CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[37][4]" title="MAIN[37][4]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_WE_I2[1]">INT: !pass CELL.DOUBLE_V0[1] ← CELL.OUT_IO_WE_I2[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[36][4]" title="MAIN[36][4]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_WE_I2[1]">INT: !pass CELL.SINGLE_V[5] ← CELL.OUT_IO_WE_I2[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_CLB_YQ_E">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_CLB_YQ_E</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[34][4]" title="MAIN[34][4]">
<a href="#spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_V[3]-CELL.SINGLE_H[4]">INT: !buffer CELL.LONG_V[3] ← CELL.SINGLE_H[4]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[33][4]" title="MAIN[33][4]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[4]-CELL.LONG_V[3]">INT: !pass CELL.SINGLE_H[4] ← CELL.LONG_V[3]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[32][4]" title="MAIN[32][4]">
<a href="#spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H_E[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H_E[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[31][4]" title="MAIN[31][4]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_CLB_Y_E">INT: !pass CELL.DOUBLE_V1[0] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_CLB_Y_E">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_CLB_Y_E</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_WE_I2[1]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_WE_I2[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_H[2]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_H[2] ← CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_CLB_YQ_E">INT: !pass CELL.DOUBLE_V0[0] ← CELL.OUT_CLB_YQ_E</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_WE_I2_S1">INT: !pass CELL.DOUBLE_H0[1] ← CELL.OUT_IO_WE_I2_S1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[1]-CELL.LONG_IO_V[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.LONG_IO_V[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_H[5] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_IO_V[2]">INT: !pass CELL.SINGLE_H[5] ← CELL.LONG_IO_V[2]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[0]-6">INT: mux CELL.IMUX_IO_T[0] bit 6</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[5]-CELL.DOUBLE_IO_E0[2]">INT: !bipass CELL.SINGLE_H[5] = CELL.DOUBLE_IO_E0[2]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E0[2]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E0[2]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_IO_E0[2]-CELL.DOUBLE_IO_E2[2]">INT: !bipass CELL.DOUBLE_IO_E0[2] = CELL.DOUBLE_IO_E2[2]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[4]-CELL.DOUBLE_IO_E1[2]">INT: !bipass CELL.SINGLE_H[4] = CELL.DOUBLE_IO_E1[2]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.DOUBLE_IO_E2[2]-CELL.DBUF_IO_V[1]">INT: !pass CELL.DOUBLE_IO_E2[2] ← CELL.DBUF_IO_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#spartanxl-IO_E1_S-IO[1]-IFF_D[1]">IO[1]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#spartanxl-IO_E1_S-IO[1]-MUX_I1[1]">IO[1]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#spartanxl-IO_E1_S-IO[1]-MUX_I2[1]">IO[1]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartanxl-IO_E1_S-IO[1]-MUX_I1[0]">IO[1]:  MUX_I1 bit 0</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[40][3]" title="MAIN[40][3]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F3-0">INT: mux CELL.IMUX_CLB_F3 bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[39][3]" title="MAIN[39][3]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_WE_I2[0]">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_WE_I2[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[38][3]" title="MAIN[38][3]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_CLB_YQ_E">INT: !pass CELL.SINGLE_V[7] ← CELL.OUT_CLB_YQ_E</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[37][3]" title="MAIN[37][3]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_C3-1">INT: mux CELL.IMUX_CLB_C3 bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[36][3]" title="MAIN[36][3]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G3-1">INT: mux CELL.IMUX_CLB_G3 bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F1-3">INT: mux CELL.IMUX_CLB_F1 bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_V[4]">INT: !pass CELL.SINGLE_H[5] ← CELL.LONG_V[4]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G1-6">INT: mux CELL.IMUX_CLB_G1 bit 6</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#spartanxl-IO_E1_S-TBUF[0]-DRIVE1">TBUF[0]: ! DRIVE1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[0]-0">INT: mux CELL.IMUX_IO_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[0]-2">INT: mux CELL.IMUX_IO_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.DBUF_IO_V[0]-0">INT: mux CELL.DBUF_IO_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.DBUF_IO_V[0]-3">INT: mux CELL.DBUF_IO_V[0] bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[0]-7">INT: mux CELL.IMUX_IO_T[0] bit 7</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[0]-3">INT: mux CELL.IMUX_IO_T[0] bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#spartanxl-IO_E1_S-IO[1]-MUX_T[0]">IO[1]:  MUX_T bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[1]-3">INT: mux CELL.IMUX_IO_T[1] bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[1]-7">INT: mux CELL.IMUX_IO_T[1] bit 7</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[15][3]" title="MAIN[15][3]">
<a href="#spartanxl-IO_E1_S-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_IO_E1[2]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_IO_E1[2]</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[14][3]" title="MAIN[14][3]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[1]-6">INT: mux CELL.IMUX_IO_T[1] bit 6</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#spartanxl-IO_E1_S-TBUF[1]-DRIVE1">TBUF[1]: ! DRIVE1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G3-0">INT: mux CELL.IMUX_CLB_G3 bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[11][3]" title="MAIN[11][3]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[1]-0">INT: mux CELL.IMUX_IO_IK[1] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[9][3]" title="MAIN[9][3]">
<a href="#spartanxl-IO_E1_S-IO[1]-IFF_SRVAL[0]">IO[1]: ! IFF_SRVAL bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[7][3]" title="MAIN[7][3]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[1]-5">INT: mux CELL.IMUX_IO_IK[1] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[5][3]" title="MAIN[5][3]">
<a href="#spartanxl-IO_E1_S-IO[1]-DRIVE[0]">IO[1]:  DRIVE bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[4][3]" title="MAIN[4][3]">
<a href="#spartanxl-IO_E1_S-IO[1]-READBACK_I1[0]">IO[1]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#spartanxl-IO_E1_S-IO[1]-READBACK_I2[0]">IO[1]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#spartanxl-IO_E1_S-IO[1]-inpinv-IK">IO[1]: !invert IK</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#spartanxl-IO_E1_S-IO[1]-IFF_D[0]">IO[1]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartanxl-IO_E1_S-IO[1]-MUX_I2[0]">IO[1]:  MUX_I2 bit 0</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[40][2]" title="MAIN[40][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F3-2">INT: mux CELL.IMUX_CLB_F3 bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[39][2]" title="MAIN[39][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F3-6">INT: mux CELL.IMUX_CLB_F3 bit 6</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[38][2]" title="MAIN[38][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F3-8">INT: mux CELL.IMUX_CLB_F3 bit 8</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[37][2]" title="MAIN[37][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_C3-2">INT: mux CELL.IMUX_CLB_C3 bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[36][2]" title="MAIN[36][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_C3-3">INT: mux CELL.IMUX_CLB_C3 bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G3-2">INT: mux CELL.IMUX_CLB_G3 bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G3-5">INT: mux CELL.IMUX_CLB_G3 bit 5</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G3-8">INT: mux CELL.IMUX_CLB_G3 bit 8</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F1-0">INT: mux CELL.IMUX_CLB_F1 bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F1-7">INT: mux CELL.IMUX_CLB_F1 bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G1-0">INT: mux CELL.IMUX_CLB_G1 bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[1]-2">INT: mux CELL.IMUX_IO_T[1] bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.DBUF_IO_V[0]-2">INT: mux CELL.DBUF_IO_V[0] bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[1]-4">INT: mux CELL.IMUX_IO_T[1] bit 4</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.DBUF_IO_V[0]-1">INT: mux CELL.DBUF_IO_V[0] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[0]-4">INT: mux CELL.IMUX_IO_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[0]-1">INT: mux CELL.IMUX_IO_T[0] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[0]-5">INT: mux CELL.IMUX_IO_T[0] bit 5</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[1]-5">INT: mux CELL.IMUX_IO_T[1] bit 5</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#spartanxl-IO_E1_S-IO[0]-MUX_T[0]">IO[0]:  MUX_T bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[1]-1">INT: mux CELL.IMUX_IO_T[1] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_T[1]-0">INT: mux CELL.IMUX_IO_T[1] bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[1]-1">INT: mux CELL.IMUX_IO_OK[1] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[1]-2">INT: mux CELL.IMUX_IO_OK[1] bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[1]-4">INT: mux CELL.IMUX_IO_OK[1] bit 4</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[1]-4">INT: mux CELL.IMUX_IO_IK[1] bit 4</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[1]-1">INT: mux CELL.IMUX_IO_IK[1] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[1]-0">INT: mux CELL.IMUX_IO_OK[1] bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[1]-5">INT: mux CELL.IMUX_IO_OK[1] bit 5</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[1]-6">INT: mux CELL.IMUX_IO_OK[1] bit 6</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[1]-3">INT: mux CELL.IMUX_IO_OK[1] bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_OK[1]-7">INT: mux CELL.IMUX_IO_OK[1] bit 7</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#spartanxl-IO_E1_S-IO[1]-SYNC_D[0]">IO[1]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#spartanxl-IO_E1_S-IO[1]-OFF_USED">IO[1]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#spartanxl-IO_E1_S-IO[1]-READBACK_OQ[0]">IO[1]: ! READBACK_OQ bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#spartanxl-IO_E1_S-IO[1]-OFF_D_INV">IO[1]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartanxl-IO_E1_S-IO[1]-MUX_OFF_D[0]">IO[1]:  MUX_OFF_D bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[40][1]" title="MAIN[40][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F3-5">INT: mux CELL.IMUX_CLB_F3 bit 5</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[39][1]" title="MAIN[39][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F3-3">INT: mux CELL.IMUX_CLB_F3 bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[38][1]" title="MAIN[38][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_C3-0">INT: mux CELL.IMUX_CLB_C3 bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[37][1]" title="MAIN[37][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_C3-5">INT: mux CELL.IMUX_CLB_C3 bit 5</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[36][1]" title="MAIN[36][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_C3-6">INT: mux CELL.IMUX_CLB_C3 bit 6</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G3-7">INT: mux CELL.IMUX_CLB_G3 bit 7</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G3-3">INT: mux CELL.IMUX_CLB_G3 bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G3-6">INT: mux CELL.IMUX_CLB_G3 bit 6</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F1-5">INT: mux CELL.IMUX_CLB_F1 bit 5</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F1-2">INT: mux CELL.IMUX_CLB_F1 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G1-4">INT: mux CELL.IMUX_CLB_G1 bit 4</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G1-3">INT: mux CELL.IMUX_CLB_G1 bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G1-2">INT: mux CELL.IMUX_CLB_G1 bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[0]-1">INT: mux CELL.LONG_H[0] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[0]-2">INT: mux CELL.LONG_H[0] bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[0]-4">INT: mux CELL.IMUX_TBUF_I[0] bit 4</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[0]-1">INT: mux CELL.IMUX_TBUF_I[0] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_T[0]-1">INT: mux CELL.IMUX_TBUF_T[0] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_T[0]-0">INT: mux CELL.IMUX_TBUF_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_T[1]-1">INT: mux CELL.IMUX_TBUF_T[1] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_T[1]-3">INT: mux CELL.IMUX_TBUF_T[1] bit 3</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_T[1]-2">INT: mux CELL.IMUX_TBUF_T[1] bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[1]-4">INT: mux CELL.IMUX_TBUF_I[1] bit 4</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[1]-0">INT: mux CELL.IMUX_TBUF_I[1] bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[1]-5">INT: mux CELL.IMUX_TBUF_I[1] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[1]-2">INT: mux CELL.LONG_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_O1[1]-1">INT: mux CELL.IMUX_IO_O1[1] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[1]-2">INT: mux CELL.IMUX_IO_IK[1] bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[1]-6">INT: mux CELL.IMUX_IO_IK[1] bit 6</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[1]-3">INT: mux CELL.IMUX_IO_IK[1] bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_IK[1]-7">INT: mux CELL.IMUX_IO_IK[1] bit 7</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#spartanxl-IO_E1_S-IO[1]-MUX_O[3]">IO[1]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#spartanxl-IO_E1_S-IO[1]-MUX_O[2]">IO[1]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#spartanxl-IO_E1_S-IO[1]-PULL[0]">IO[1]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#spartanxl-IO_E1_S-IO[1]-OFF_SRVAL[0]">IO[1]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#spartanxl-IO_E1_S-IO[1]-PULL[1]">IO[1]:  PULL bit 1</a>
</td>
</tr>

<tr><td>B0</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[40][0]" title="MAIN[40][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F3-7">INT: mux CELL.IMUX_CLB_F3 bit 7</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[39][0]" title="MAIN[39][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F3-1">INT: mux CELL.IMUX_CLB_F3 bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[38][0]" title="MAIN[38][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F3-4">INT: mux CELL.IMUX_CLB_F3 bit 4</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[37][0]" title="MAIN[37][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_C3-4">INT: mux CELL.IMUX_CLB_C3 bit 4</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[36][0]" title="MAIN[36][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_C3-7">INT: mux CELL.IMUX_CLB_C3 bit 7</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G3-4">INT: mux CELL.IMUX_CLB_G3 bit 4</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G3-9">INT: mux CELL.IMUX_CLB_G3 bit 9</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F1-6">INT: mux CELL.IMUX_CLB_F1 bit 6</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F1-1">INT: mux CELL.IMUX_CLB_F1 bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_F1-4">INT: mux CELL.IMUX_CLB_F1 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G1-5">INT: mux CELL.IMUX_CLB_G1 bit 5</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G1-1">INT: mux CELL.IMUX_CLB_G1 bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_CLB_G1-7">INT: mux CELL.IMUX_CLB_G1 bit 7</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[0]-0">INT: mux CELL.LONG_H[0] bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[0]-2">INT: mux CELL.IMUX_TBUF_I[0] bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[0]-0">INT: mux CELL.IMUX_TBUF_I[0] bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[0]-3">INT: mux CELL.IMUX_TBUF_I[0] bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_T[0]-2">INT: mux CELL.IMUX_TBUF_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_T[0]-3">INT: mux CELL.IMUX_TBUF_T[0] bit 3</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_T[0]-4">INT: mux CELL.IMUX_TBUF_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_T[1]-0">INT: mux CELL.IMUX_TBUF_T[1] bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_T[1]-4">INT: mux CELL.IMUX_TBUF_T[1] bit 4</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[1]-2">INT: mux CELL.IMUX_TBUF_I[1] bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[1]-1">INT: mux CELL.IMUX_TBUF_I[1] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_TBUF_I[1]-3">INT: mux CELL.IMUX_TBUF_I[1] bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[1]-1">INT: mux CELL.LONG_H[1] bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.LONG_H[1]-0">INT: mux CELL.LONG_H[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_O1[1]-0">INT: mux CELL.IMUX_IO_O1[1] bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_O1[1]-3">INT: mux CELL.IMUX_IO_O1[1] bit 3</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#spartanxl-IO_E1_S-INT-mux-CELL.IMUX_IO_O1[1]-2">INT: mux CELL.IMUX_IO_O1[1] bit 2</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#spartanxl-IO_E1_S-IO[1]-MUX_O[0]">IO[1]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#spartanxl-IO_E1_S-IO[1]-MUX_O[1]">IO[1]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#spartanxl-IO_E1_S-IO[1]-inpinv-OK">IO[1]: !invert OK</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#spartanxl-IO_E1_S-IO[1]-inpinv-T">IO[1]: !invert T</a>
</td>
<td id="spartanxl-IO_E1_S-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#spartanxl-IO_E1_S-IO[1]-SLEW[0]">IO[1]:  SLEW bit 0</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S rect MAIN_S</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="41">Frame</th></tr>

<tr>
<th>F40</th>
<th>F39</th>
<th>F38</th>
<th>F37</th>
<th>F36</th>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN_S[33][12]" title="MAIN_S[33][12]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_H_BUF[2]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_H_BUF[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN_S[25][12]" title="MAIN_S[25][12]">
<a href="#spartanxl-IO_E1_S-PULLUP_TBUF[0]-ENABLE">PULLUP_TBUF[0]: ! ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN_S[34][11]" title="MAIN_S[34][11]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN_S[30][11]" title="MAIN_S[30][11]">
<a href="#spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_H[1]-CELL.SINGLE_V[2]">INT: !buffer CELL.LONG_H[1] ← CELL.SINGLE_V[2]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN_S[28][11]" title="MAIN_S[28][11]">
<a href="#spartanxl-IO_E1_S-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.LONG_H[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_E1_S-bit-MAIN_S[26][11]" title="MAIN_S[26][11]">
<a href="#spartanxl-IO_E1_S-INT-progbuf-CELL.LONG_H[0]-CELL.SINGLE_V[1]">INT: !buffer CELL.LONG_H[0] ← CELL.SINGLE_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_E1_S rect MAIN_W</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_s0"><a class="header" href="#tile-io_s0">Tile IO_S0</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-8"><a class="header" href="#switchbox-int-8">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_CIN</td><td>CELL.LONG_V[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_S0-INT-progbuf-CELL.LONG_H[3]-CELL.SINGLE_V[4]"><td>CELL.LONG_H[3]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[24][5]">!MAIN[24][5]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-progbuf-CELL.LONG_H[4]-CELL.SINGLE_V[5]"><td>CELL.LONG_H[4]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[20][9]">!MAIN[20][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-progbuf-CELL.LONG_H[5]-CELL.SINGLE_V[6]"><td>CELL.LONG_H[5]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[35][9]">!MAIN[35][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H_E[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[19][9]">!MAIN[19][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H_E[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[33][11]">!MAIN[33][11]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-progbuf-CELL.LONG_V[2]-CELL.SINGLE_H_E[3]"><td>CELL.LONG_V[2]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[29][9]">!MAIN[29][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-progbuf-CELL.LONG_V[3]-CELL.SINGLE_H[4]"><td>CELL.LONG_V[3]</td><td>CELL.SINGLE_H[4]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[19][12]">!MAIN[19][12]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-progbuf-CELL.LONG_V[4]-CELL.SINGLE_H[5]"><td>CELL.LONG_V[4]</td><td>CELL.SINGLE_H[5]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[26][9]">!MAIN[26][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-progbuf-CELL.LONG_V[5]-CELL.SINGLE_H[6]"><td>CELL.LONG_V[5]</td><td>CELL.SINGLE_H[6]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[30][11]">!MAIN[30][11]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[0]-CELL.TIE_0"><td>CELL.SINGLE_H[0]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S0-bit-MAIN[12][8]">!MAIN[12][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[14][8]">!MAIN[14][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_SN_I2[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_SN_I2[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[15][9]">!MAIN[15][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_CLB_XQ_S"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_CLB_XQ_S</td><td><a href="#spartanxl-IO_S0-bit-MAIN[14][10]">!MAIN[14][10]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[3]-CELL.TIE_0"><td>CELL.SINGLE_H[3]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S0-bit-MAIN[11][10]">!MAIN[11][10]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_X_S"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_CLB_X_S</td><td><a href="#spartanxl-IO_S0-bit-MAIN[13][12]">!MAIN[13][12]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[4]-CELL.LONG_V[3]"><td>CELL.SINGLE_H[4]</td><td>CELL.LONG_V[3]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[20][12]">!MAIN[20][12]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[15][8]">!MAIN[15][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_V[4]"><td>CELL.SINGLE_H[5]</td><td>CELL.LONG_V[4]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[22][9]">!MAIN[22][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_SN_I2[1]"><td>CELL.SINGLE_H[5]</td><td>CELL.OUT_IO_SN_I2[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[17][9]">!MAIN[17][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[6]-CELL.TIE_0"><td>CELL.SINGLE_H[6]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S0-bit-MAIN[13][9]">!MAIN[13][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_V[5]"><td>CELL.SINGLE_H[6]</td><td>CELL.LONG_V[5]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[29][12]">!MAIN[29][12]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_CLB_XQ_S"><td>CELL.SINGLE_H[6]</td><td>CELL.OUT_CLB_XQ_S</td><td><a href="#spartanxl-IO_S0-bit-MAIN[15][10]">!MAIN[15][10]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[7]-CELL.TIE_0"><td>CELL.SINGLE_H[7]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S0-bit-MAIN[12][12]">!MAIN[12][12]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_CLB_X_S"><td>CELL.SINGLE_H[7]</td><td>CELL.OUT_CLB_X_S</td><td><a href="#spartanxl-IO_S0-bit-MAIN[14][12]">!MAIN[14][12]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_H_E[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.LONG_V[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[18][9]">!MAIN[18][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_H_E[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.LONG_V[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[35][12]">!MAIN[35][12]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_H_E[3]-CELL.LONG_V[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.LONG_V[2]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[34][10]">!MAIN[34][10]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[0]-CELL.TIE_0"><td>CELL.SINGLE_V[0]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S0-bit-MAIN[22][8]">!MAIN[22][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_SN_I2_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_S0-bit-MAIN[22][5]">!MAIN[22][5]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_IO_H[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.LONG_IO_H[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[22][6]">!MAIN[22][6]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_IO_H[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_IO_H[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_IO_SN_I1[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[25][4]">!MAIN[25][4]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_SN_I1_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_S0-bit-MAIN[29][4]">!MAIN[29][4]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[4]-CELL.LONG_H[3]"><td>CELL.SINGLE_V[4]</td><td>CELL.LONG_H[3]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[21][10]">!MAIN[21][10]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_SN_I2_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_S0-bit-MAIN[35][6]">!MAIN[35][6]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_H[4]"><td>CELL.SINGLE_V[5]</td><td>CELL.LONG_H[4]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[21][9]">!MAIN[21][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_IO_H[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.LONG_IO_H[2]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[33][4]">!MAIN[33][4]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_V[5]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[32][6]">!MAIN[32][6]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_H[5]"><td>CELL.SINGLE_V[6]</td><td>CELL.LONG_H[5]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[35][10]">!MAIN[35][10]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_IO_H[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.LONG_IO_H[3]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[34][4]">!MAIN[34][4]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_IO_SN_I1[0]"><td>CELL.SINGLE_V[6]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[7]-CELL.TIE_0"><td>CELL.SINGLE_V[7]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S0-bit-MAIN[21][12]">!MAIN[21][12]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_IO_SN_I1_E1"><td>CELL.SINGLE_V[7]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_S0-bit-MAIN[32][4]">!MAIN[32][4]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_CLB_XQ_S"><td>CELL.DOUBLE_H0[0]</td><td>CELL.OUT_CLB_XQ_S</td><td><a href="#spartanxl-IO_S0-bit-MAIN[13][10]">!MAIN[13][10]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_SN_I2[0]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[13][8]">!MAIN[13][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_CLB_X_S"><td>CELL.DOUBLE_H1[0]</td><td>CELL.OUT_CLB_X_S</td><td><a href="#spartanxl-IO_S0-bit-MAIN[15][12]">!MAIN[15][12]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_SN_I2[1]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.OUT_IO_SN_I2[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[16][9]">!MAIN[16][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_IO_SN_I1_E1"><td>CELL.DOUBLE_V0[0]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_S0-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_SN_I2[0]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[31][6]">!MAIN[31][6]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_IO_SN_I1[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[20][3]">!MAIN[20][3]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_SN_I2_E1"><td>CELL.DOUBLE_V1[1]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_S0-bit-MAIN[30][6]">!MAIN[30][6]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.DOUBLE_IO_S0[0]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_S0[0]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[10][2]">!MAIN[10][2]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.DOUBLE_IO_S0[1]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_S0[1]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[9][2]">!MAIN[9][2]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.DOUBLE_IO_S0[2]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_S0[2]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[9][1]">!MAIN[9][1]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.DOUBLE_IO_S0[3]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_S0[3]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.DOUBLE_IO_S2[0]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_S2[0]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[35][2]">!MAIN[35][2]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.DOUBLE_IO_S2[1]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_S2[1]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[34][2]">!MAIN[34][2]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.DOUBLE_IO_S2[2]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_S2[2]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[34][1]">!MAIN[34][1]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-pass-CELL.DOUBLE_IO_S2[3]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_S2[3]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[35][1]">!MAIN[35][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[21][8]">!MAIN[21][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[17][8]">!MAIN[17][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[25][8]">!MAIN[25][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[24][8]">!MAIN[24][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[23][8]">!MAIN[23][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[27][11]">!MAIN[27][11]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[26][11]">!MAIN[26][11]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[28][11]">!MAIN[28][11]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[26][10]">!MAIN[26][10]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[23][10]">!MAIN[23][10]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[25][10]">!MAIN[25][10]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[31][9]">!MAIN[31][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[34][9]">!MAIN[34][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[30][9]">!MAIN[30][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_H_E[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_H_E[5]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[31][8]">!MAIN[31][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[30][8]">!MAIN[30][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[33][8]">!MAIN[33][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_H_E[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_H_E[6]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[30][10]">!MAIN[30][10]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[31][11]">!MAIN[31][11]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[31][10]">!MAIN[31][10]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_H_E[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_H_E[7]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[33][12]">!MAIN[33][12]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_V[7]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[30][12]">!MAIN[30][12]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[32][11]">!MAIN[32][11]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[20][8]">!MAIN[20][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[19][8]">!MAIN[19][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[24][9]">!MAIN[24][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[25][9]">!MAIN[25][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[26][12]">!MAIN[26][12]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[27][12]">!MAIN[27][12]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[27][10]">!MAIN[27][10]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[28][10]">!MAIN[28][10]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[34][11]">!MAIN[34][11]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[32][9]">!MAIN[32][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V[5]"><td>CELL.SINGLE_H_E[5]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[32][8]">!MAIN[32][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_H_E[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[34][8]">!MAIN[34][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V[6]"><td>CELL.SINGLE_H_E[6]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[29][10]">!MAIN[29][10]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_H_E[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[32][10]">!MAIN[32][10]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V[7]"><td>CELL.SINGLE_H_E[7]</td><td>CELL.SINGLE_V[7]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[32][12]">!MAIN[32][12]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_H_E[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[34][12]">!MAIN[34][12]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[16][8]">!MAIN[16][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_S0[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.DOUBLE_IO_S0[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[22][2]">!MAIN[22][2]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_S2[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.DOUBLE_IO_S2[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[24][2]">!MAIN[24][2]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[23][9]">!MAIN[23][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_S1[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.DOUBLE_IO_S1[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[25][12]">!MAIN[25][12]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_S0[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.DOUBLE_IO_S0[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[27][2]">!MAIN[27][2]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_S2[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.DOUBLE_IO_S2[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[26][1]">!MAIN[26][1]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[22][10]">!MAIN[22][10]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_S1[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.DOUBLE_IO_S1[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[25][3]">!MAIN[25][3]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[33][9]">!MAIN[33][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_S0[2]"><td>CELL.SINGLE_V[4]</td><td>CELL.DOUBLE_IO_S0[2]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[30][2]">!MAIN[30][2]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_S2[2]"><td>CELL.SINGLE_V[4]</td><td>CELL.DOUBLE_IO_S2[2]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[29][1]">!MAIN[29][1]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_V[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[35][8]">!MAIN[35][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_S1[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.DOUBLE_IO_S1[2]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[28][2]">!MAIN[28][2]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_V[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[33][10]">!MAIN[33][10]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_S0[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.DOUBLE_IO_S0[3]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[32][1]">!MAIN[32][1]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_S2[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.DOUBLE_IO_S2[3]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[32][2]">!MAIN[32][2]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_V[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[31][12]">!MAIN[31][12]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_S1[3]"><td>CELL.SINGLE_V[7]</td><td>CELL.DOUBLE_IO_S1[3]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[31][3]">!MAIN[31][3]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_H2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_H2[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[24][12]">!MAIN[24][12]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V0[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_V0[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[22][12]">!MAIN[22][12]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[23][12]">!MAIN[23][12]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_H2[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_H2[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[28][9]">!MAIN[28][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V0[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_V0[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[27][9]">!MAIN[27][9]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[26][8]">!MAIN[26][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V0[0]"><td>CELL.DOUBLE_H2[0]</td><td>CELL.DOUBLE_V0[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[24][10]">!MAIN[24][10]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_H2[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[24][11]">!MAIN[24][11]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V0[1]"><td>CELL.DOUBLE_H2[1]</td><td>CELL.DOUBLE_V0[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[28][8]">!MAIN[28][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_H2[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[29][8]">!MAIN[29][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[22][11]">!MAIN[22][11]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S0[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_S0[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[26][2]">!MAIN[26][2]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S1[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_S1[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[24][3]">!MAIN[24][3]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S2[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_S2[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[27][1]">!MAIN[27][1]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[27][8]">!MAIN[27][8]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S0[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_S0[2]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[28][1]">!MAIN[28][1]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S1[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_S1[2]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[29][2]">!MAIN[29][2]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S2[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_S2[2]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[30][1]">!MAIN[30][1]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S0[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_S0[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[21][2]">!MAIN[21][2]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S1[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_S1[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[20][2]">!MAIN[20][2]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S2[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_S2[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[25][2]">!MAIN[25][2]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S0[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_S0[3]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[31][2]">!MAIN[31][2]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S1[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_S1[3]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[31][1]">!MAIN[31][1]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S2[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_S2[3]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[33][2]">!MAIN[33][2]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_IO_S0[0]-CELL.DOUBLE_IO_S2[0]"><td>CELL.DOUBLE_IO_S0[0]</td><td>CELL.DOUBLE_IO_S2[0]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[23][2]">!MAIN[23][2]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_IO_S0[1]-CELL.DOUBLE_IO_S2[1]"><td>CELL.DOUBLE_IO_S0[1]</td><td>CELL.DOUBLE_IO_S2[1]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[25][1]">!MAIN[25][1]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_IO_S0[2]-CELL.DOUBLE_IO_S2[2]"><td>CELL.DOUBLE_IO_S0[2]</td><td>CELL.DOUBLE_IO_S2[2]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[30][3]">!MAIN[30][3]</a></td></tr>

<tr id="spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_IO_S0[3]-CELL.DOUBLE_IO_S2[3]"><td>CELL.DOUBLE_IO_S0[3]</td><td>CELL.DOUBLE_IO_S2[3]</td><td><a href="#spartanxl-IO_S0-bit-MAIN[32][3]">!MAIN[32][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes DBUF_IO_H[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.DBUF_IO_H[0]-3"><a href="#spartanxl-IO_S0-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.DBUF_IO_H[0]-2"><a href="#spartanxl-IO_S0-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.DBUF_IO_H[0]-1"><a href="#spartanxl-IO_S0-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.DBUF_IO_H[0]-0"><a href="#spartanxl-IO_S0-bit-MAIN[8][1]">MAIN[8][1]</a></td><td>CELL.DBUF_IO_H[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_S0[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_S0[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes DBUF_IO_H[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.DBUF_IO_H[1]-3"><a href="#spartanxl-IO_S0-bit-MAIN[33][3]">MAIN[33][3]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.DBUF_IO_H[1]-2"><a href="#spartanxl-IO_S0-bit-MAIN[34][3]">MAIN[34][3]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.DBUF_IO_H[1]-1"><a href="#spartanxl-IO_S0-bit-MAIN[35][3]">MAIN[35][3]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.DBUF_IO_H[1]-0"><a href="#spartanxl-IO_S0-bit-MAIN[33][1]">MAIN[33][1]</a></td><td>CELL.DBUF_IO_H[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S2[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_S2[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_S2[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S2[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes LONG_V[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_V[0]-2"><a href="#spartanxl-IO_S0-bit-MAIN[26][5]">MAIN[26][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_V[0]-1"><a href="#spartanxl-IO_S0-bit-MAIN[29][5]">MAIN[29][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_V[0]-0"><a href="#spartanxl-IO_S0-bit-MAIN[27][5]">MAIN[27][5]</a></td><td>CELL.LONG_V[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes LONG_V[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_V[1]-2"><a href="#spartanxl-IO_S0-bit-MAIN[35][5]">MAIN[35][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_V[1]-1"><a href="#spartanxl-IO_S0-bit-MAIN[34][6]">MAIN[34][6]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_V[1]-0"><a href="#spartanxl-IO_S0-bit-MAIN[33][5]">MAIN[33][5]</a></td><td>CELL.LONG_V[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes LONG_V[2]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_V[2]-2"><a href="#spartanxl-IO_S0-bit-MAIN[31][5]">MAIN[31][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_V[2]-1"><a href="#spartanxl-IO_S0-bit-MAIN[32][5]">MAIN[32][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_V[2]-0"><a href="#spartanxl-IO_S0-bit-MAIN[30][5]">MAIN[30][5]</a></td><td>CELL.LONG_V[2]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes LONG_V[3]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_V[3]-2"><a href="#spartanxl-IO_S0-bit-MAIN[6][5]">MAIN[6][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_V[3]-1"><a href="#spartanxl-IO_S0-bit-MAIN[7][6]">MAIN[7][6]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_V[3]-0"><a href="#spartanxl-IO_S0-bit-MAIN[6][6]">MAIN[6][6]</a></td><td>CELL.LONG_V[3]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes LONG_V[4]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_V[4]-2"><a href="#spartanxl-IO_S0-bit-MAIN[5][5]">MAIN[5][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_V[4]-1"><a href="#spartanxl-IO_S0-bit-MAIN[2][6]">MAIN[2][6]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_V[4]-0"><a href="#spartanxl-IO_S0-bit-MAIN[1][6]">MAIN[1][6]</a></td><td>CELL.LONG_V[4]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes LONG_V[5]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_V[5]-2"><a href="#spartanxl-IO_S0-bit-MAIN[8][5]">MAIN[8][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_V[5]-1"><a href="#spartanxl-IO_S0-bit-MAIN[9][5]">MAIN[9][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_V[5]-0"><a href="#spartanxl-IO_S0-bit-MAIN[8][6]">MAIN[8][6]</a></td><td>CELL.LONG_V[5]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes LONG_IO_H[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[0]-1"><a href="#spartanxl-IO_S0-bit-MAIN[4][6]">MAIN[4][6]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[0]-0"><a href="#spartanxl-IO_S0-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes LONG_IO_H[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[1]-3"><a href="#spartanxl-IO_S0-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[1]-2"><a href="#spartanxl-IO_S0-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[1]-1"><a href="#spartanxl-IO_S0-bit-MAIN[18][4]">MAIN[18][4]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[1]-0"><a href="#spartanxl-IO_S0-bit-MAIN[17][1]">MAIN[17][1]</a></td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes LONG_IO_H[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[2]-3"><a href="#spartanxl-IO_S0-bit-MAIN[22][3]">MAIN[22][3]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[2]-2"><a href="#spartanxl-IO_S0-bit-MAIN[20][4]">MAIN[20][4]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[2]-1"><a href="#spartanxl-IO_S0-bit-MAIN[21][4]">MAIN[21][4]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[2]-0"><a href="#spartanxl-IO_S0-bit-MAIN[22][4]">MAIN[22][4]</a></td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes LONG_IO_H[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[3]-1"><a href="#spartanxl-IO_S0-bit-MAIN[4][5]">MAIN[4][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[3]-0"><a href="#spartanxl-IO_S0-bit-MAIN[23][4]">MAIN[23][4]</a></td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes IMUX_CLB_F2</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F2-7"><a href="#spartanxl-IO_S0-bit-MAIN[10][12]">MAIN[10][12]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F2-6"><a href="#spartanxl-IO_S0-bit-MAIN[10][10]">MAIN[10][10]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F2-5"><a href="#spartanxl-IO_S0-bit-MAIN[11][9]">MAIN[11][9]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F2-4"><a href="#spartanxl-IO_S0-bit-MAIN[11][11]">MAIN[11][11]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F2-3"><a href="#spartanxl-IO_S0-bit-MAIN[11][12]">MAIN[11][12]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F2-2"><a href="#spartanxl-IO_S0-bit-MAIN[12][11]">MAIN[12][11]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F2-1"><a href="#spartanxl-IO_S0-bit-MAIN[12][10]">MAIN[12][10]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F2-0"><a href="#spartanxl-IO_S0-bit-MAIN[12][9]">MAIN[12][9]</a></td><td>CELL.IMUX_CLB_F2</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_N.LONG_H_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_N.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[7]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes IMUX_CLB_F4</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F4-7"><a href="#spartanxl-IO_S0-bit-MAIN[9][10]">MAIN[9][10]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F4-6"><a href="#spartanxl-IO_S0-bit-MAIN[9][11]">MAIN[9][11]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F4-5"><a href="#spartanxl-IO_S0-bit-MAIN[8][9]">MAIN[8][9]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F4-4"><a href="#spartanxl-IO_S0-bit-MAIN[8][10]">MAIN[8][10]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F4-3"><a href="#spartanxl-IO_S0-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F4-2"><a href="#spartanxl-IO_S0-bit-MAIN[8][12]">MAIN[8][12]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F4-1"><a href="#spartanxl-IO_S0-bit-MAIN[9][12]">MAIN[9][12]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F4-0"><a href="#spartanxl-IO_S0-bit-MAIN[10][11]">MAIN[10][11]</a></td><td>CELL.IMUX_CLB_F4</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_N.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_H[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL_N.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes IMUX_CLB_G2</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G2-8"><a href="#spartanxl-IO_S0-bit-MAIN[2][10]">MAIN[2][10]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G2-7"><a href="#spartanxl-IO_S0-bit-MAIN[3][10]">MAIN[3][10]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G2-6"><a href="#spartanxl-IO_S0-bit-MAIN[3][12]">MAIN[3][12]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G2-5"><a href="#spartanxl-IO_S0-bit-MAIN[2][9]">MAIN[2][9]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G2-4"><a href="#spartanxl-IO_S0-bit-MAIN[3][11]">MAIN[3][11]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G2-3"><a href="#spartanxl-IO_S0-bit-MAIN[2][11]">MAIN[2][11]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G2-2"><a href="#spartanxl-IO_S0-bit-MAIN[2][12]">MAIN[2][12]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G2-1"><a href="#spartanxl-IO_S0-bit-MAIN[3][9]">MAIN[3][9]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G2-0"><a href="#spartanxl-IO_S0-bit-MAIN[4][11]">MAIN[4][11]</a></td><td>CELL.IMUX_CLB_G2</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SPECIAL_CLB_COUT0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL_N.LONG_H_BUF[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL_N.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes IMUX_CLB_G4</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G4-7"><a href="#spartanxl-IO_S0-bit-MAIN[5][12]">MAIN[5][12]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G4-6"><a href="#spartanxl-IO_S0-bit-MAIN[4][12]">MAIN[4][12]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G4-5"><a href="#spartanxl-IO_S0-bit-MAIN[6][11]">MAIN[6][11]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G4-4"><a href="#spartanxl-IO_S0-bit-MAIN[4][9]">MAIN[4][9]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G4-3"><a href="#spartanxl-IO_S0-bit-MAIN[4][10]">MAIN[4][10]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G4-2"><a href="#spartanxl-IO_S0-bit-MAIN[5][10]">MAIN[5][10]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G4-1"><a href="#spartanxl-IO_S0-bit-MAIN[5][11]">MAIN[5][11]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G4-0"><a href="#spartanxl-IO_S0-bit-MAIN[5][9]">MAIN[5][9]</a></td><td>CELL.IMUX_CLB_G4</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_N.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_N.LONG_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes IMUX_CLB_C2</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_C2-7"><a href="#spartanxl-IO_S0-bit-MAIN[0][10]">MAIN[0][10]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_C2-6"><a href="#spartanxl-IO_S0-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_C2-5"><a href="#spartanxl-IO_S0-bit-MAIN[1][10]">MAIN[1][10]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_C2-4"><a href="#spartanxl-IO_S0-bit-MAIN[1][12]">MAIN[1][12]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_C2-3"><a href="#spartanxl-IO_S0-bit-MAIN[0][11]">MAIN[0][11]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_C2-2"><a href="#spartanxl-IO_S0-bit-MAIN[0][12]">MAIN[0][12]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_C2-1"><a href="#spartanxl-IO_S0-bit-MAIN[1][9]">MAIN[1][9]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_C2-0"><a href="#spartanxl-IO_S0-bit-MAIN[1][11]">MAIN[1][11]</a></td><td>CELL.IMUX_CLB_C2</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL_N.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_N.LONG_H_BUF[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes IMUX_IO_O1[0]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[0]-6"><a href="#spartanxl-IO_S0-bit-MAIN[26][4]">MAIN[26][4]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[0]-5"><a href="#spartanxl-IO_S0-bit-MAIN[26][3]">MAIN[26][3]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[0]-4"><a href="#spartanxl-IO_S0-bit-MAIN[29][3]">MAIN[29][3]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[0]-3"><a href="#spartanxl-IO_S0-bit-MAIN[28][4]">MAIN[28][4]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[0]-2"><a href="#spartanxl-IO_S0-bit-MAIN[27][3]">MAIN[27][3]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[0]-1"><a href="#spartanxl-IO_S0-bit-MAIN[28][3]">MAIN[28][3]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[0]-0"><a href="#spartanxl-IO_S0-bit-MAIN[27][4]">MAIN[27][4]</a></td><td>CELL.IMUX_IO_O1[0]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes IMUX_IO_O1[1]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[1]-6"><a href="#spartanxl-IO_S0-bit-MAIN[1][4]">MAIN[1][4]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[1]-5"><a href="#spartanxl-IO_S0-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[1]-4"><a href="#spartanxl-IO_S0-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[1]-3"><a href="#spartanxl-IO_S0-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[1]-2"><a href="#spartanxl-IO_S0-bit-MAIN[2][3]">MAIN[2][3]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[1]-1"><a href="#spartanxl-IO_S0-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[1]-0"><a href="#spartanxl-IO_S0-bit-MAIN[3][5]">MAIN[3][5]</a></td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_E.DOUBLE_V0[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_E.DOUBLE_V1[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_E.LONG_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL_E.LONG_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes IMUX_IO_OK[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[0]-5"><a href="#spartanxl-IO_S0-bit-MAIN[23][5]">MAIN[23][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[0]-4"><a href="#spartanxl-IO_S0-bit-MAIN[23][6]">MAIN[23][6]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[0]-3"><a href="#spartanxl-IO_S0-bit-MAIN[24][6]">MAIN[24][6]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[0]-2"><a href="#spartanxl-IO_S0-bit-MAIN[25][6]">MAIN[25][6]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[0]-1"><a href="#spartanxl-IO_S0-bit-MAIN[28][6]">MAIN[28][6]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[0]-0"><a href="#spartanxl-IO_S0-bit-MAIN[26][6]">MAIN[26][6]</a></td><td>CELL.IMUX_IO_OK[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes IMUX_IO_OK[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[1]-5"><a href="#spartanxl-IO_S0-bit-MAIN[11][6]">MAIN[11][6]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[1]-4"><a href="#spartanxl-IO_S0-bit-MAIN[10][6]">MAIN[10][6]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[1]-3"><a href="#spartanxl-IO_S0-bit-MAIN[10][5]">MAIN[10][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[1]-2"><a href="#spartanxl-IO_S0-bit-MAIN[12][5]">MAIN[12][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[1]-1"><a href="#spartanxl-IO_S0-bit-MAIN[11][5]">MAIN[11][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[1]-0"><a href="#spartanxl-IO_S0-bit-MAIN[13][5]">MAIN[13][5]</a></td><td>CELL.IMUX_IO_OK[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_E.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes IMUX_IO_IK[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[0]-5"><a href="#spartanxl-IO_S0-bit-MAIN[18][5]">MAIN[18][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[0]-4"><a href="#spartanxl-IO_S0-bit-MAIN[19][5]">MAIN[19][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[0]-3"><a href="#spartanxl-IO_S0-bit-MAIN[20][5]">MAIN[20][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[0]-2"><a href="#spartanxl-IO_S0-bit-MAIN[21][5]">MAIN[21][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[0]-1"><a href="#spartanxl-IO_S0-bit-MAIN[19][6]">MAIN[19][6]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[0]-0"><a href="#spartanxl-IO_S0-bit-MAIN[18][6]">MAIN[18][6]</a></td><td>CELL.IMUX_IO_IK[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes IMUX_IO_IK[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[1]-5"><a href="#spartanxl-IO_S0-bit-MAIN[16][6]">MAIN[16][6]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[1]-4"><a href="#spartanxl-IO_S0-bit-MAIN[14][6]">MAIN[14][6]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[1]-3"><a href="#spartanxl-IO_S0-bit-MAIN[14][5]">MAIN[14][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[1]-2"><a href="#spartanxl-IO_S0-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[1]-1"><a href="#spartanxl-IO_S0-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[1]-0"><a href="#spartanxl-IO_S0-bit-MAIN[17][5]">MAIN[17][5]</a></td><td>CELL.IMUX_IO_IK[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_E.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes IMUX_IO_T[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[0]-7"><a href="#spartanxl-IO_S0-bit-MAIN[5][2]">MAIN[5][2]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[0]-6"><a href="#spartanxl-IO_S0-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[0]-5"><a href="#spartanxl-IO_S0-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[0]-4"><a href="#spartanxl-IO_S0-bit-MAIN[6][1]">MAIN[6][1]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[0]-3"><a href="#spartanxl-IO_S0-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[0]-2"><a href="#spartanxl-IO_S0-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[0]-1"><a href="#spartanxl-IO_S0-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[0]-0"><a href="#spartanxl-IO_S0-bit-MAIN[4][1]">MAIN[4][1]</a></td><td>CELL.IMUX_IO_T[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 switchbox INT muxes IMUX_IO_T[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[1]-7"><a href="#spartanxl-IO_S0-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[1]-6"><a href="#spartanxl-IO_S0-bit-MAIN[1][2]">MAIN[1][2]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[1]-5"><a href="#spartanxl-IO_S0-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[1]-4"><a href="#spartanxl-IO_S0-bit-MAIN[2][1]">MAIN[2][1]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[1]-3"><a href="#spartanxl-IO_S0-bit-MAIN[2][2]">MAIN[2][2]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[1]-2"><a href="#spartanxl-IO_S0-bit-MAIN[3][1]">MAIN[3][1]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[1]-1"><a href="#spartanxl-IO_S0-bit-MAIN[1][1]">MAIN[1][1]</a></td><td id="spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[1]-0"><a href="#spartanxl-IO_S0-bit-MAIN[0][2]">MAIN[0][2]</a></td><td>CELL.IMUX_IO_T[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S1[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-8"><a class="header" href="#bels-io-8">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>IK</td><td>in</td><td id="spartanxl-IO_S0-IO[0]-inpinv-IK">CELL.IMUX_IO_IK[0] invert by <a href="#spartanxl-IO_S0-bit-MAIN[22][0]">!MAIN[22][0]</a></td><td id="spartanxl-IO_S0-IO[1]-inpinv-IK">CELL.IMUX_IO_IK[1] invert by <a href="#spartanxl-IO_S0-bit-MAIN[13][0]">!MAIN[13][0]</a></td></tr>

<tr><td>OK</td><td>in</td><td id="spartanxl-IO_S0-IO[0]-inpinv-OK">CELL.IMUX_IO_OK[0] invert by <a href="#spartanxl-IO_S0-bit-MAIN[32][0]">!MAIN[32][0]</a></td><td id="spartanxl-IO_S0-IO[1]-inpinv-OK">CELL.IMUX_IO_OK[1] invert by <a href="#spartanxl-IO_S0-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>O1</td><td>in</td><td>CELL.IMUX_IO_O1[0]</td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><td>O2</td><td>in</td><td>CELL.IMUX_CLB_F4</td><td>CELL.IMUX_CLB_G4</td></tr>

<tr><td>T</td><td>in</td><td id="spartanxl-IO_S0-IO[0]-inpinv-T">CELL.IMUX_IO_T[0] invert by <a href="#spartanxl-IO_S0-bit-MAIN[34][0]">!MAIN[34][0]</a></td><td id="spartanxl-IO_S0-IO[1]-inpinv-T">CELL.IMUX_IO_T[1] invert by <a href="#spartanxl-IO_S0-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>I1</td><td>out</td><td>CELL.OUT_IO_SN_I1[0]</td><td>CELL.OUT_IO_SN_I1[1]</td></tr>

<tr><td>I2</td><td>out</td><td>CELL.OUT_IO_SN_I2[0]</td><td>CELL.OUT_IO_SN_I2[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>SLEW</td><td><a href="#spartanxl-IO_S0-IO[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#spartanxl-IO_S0-IO[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>PULL</td><td><a href="#spartanxl-IO_S0-IO[0]-PULL">[enum: IO_PULL]</a></td><td><a href="#spartanxl-IO_S0-IO[1]-PULL">[enum: IO_PULL]</a></td></tr>

<tr><td>IFF_SRVAL bit 0</td><td id="spartanxl-IO_S0-IO[0]-IFF_SRVAL[0]"><a href="#spartanxl-IO_S0-bit-MAIN[23][0]">!MAIN[23][0]</a></td><td id="spartanxl-IO_S0-IO[1]-IFF_SRVAL[0]"><a href="#spartanxl-IO_S0-bit-MAIN[12][0]">!MAIN[12][0]</a></td></tr>

<tr><td>OFF_SRVAL bit 0</td><td id="spartanxl-IO_S0-IO[0]-OFF_SRVAL[0]"><a href="#spartanxl-IO_S0-bit-MAIN[24][1]">!MAIN[24][1]</a></td><td id="spartanxl-IO_S0-IO[1]-OFF_SRVAL[0]"><a href="#spartanxl-IO_S0-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>READBACK_I1 bit 0</td><td id="spartanxl-IO_S0-IO[0]-READBACK_I1[0]"><a href="#spartanxl-IO_S0-bit-MAIN[18][3]">!MAIN[18][3]</a></td><td id="spartanxl-IO_S0-IO[1]-READBACK_I1[0]"><a href="#spartanxl-IO_S0-bit-MAIN[17][2]">!MAIN[17][2]</a></td></tr>

<tr><td>READBACK_I2 bit 0</td><td id="spartanxl-IO_S0-IO[0]-READBACK_I2[0]"><a href="#spartanxl-IO_S0-bit-MAIN[18][2]">!MAIN[18][2]</a></td><td id="spartanxl-IO_S0-IO[1]-READBACK_I2[0]"><a href="#spartanxl-IO_S0-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr><td>READBACK_OQ bit 0</td><td id="spartanxl-IO_S0-IO[0]-READBACK_OQ[0]"><a href="#spartanxl-IO_S0-bit-MAIN[16][3]">!MAIN[16][3]</a></td><td id="spartanxl-IO_S0-IO[1]-READBACK_OQ[0]"><a href="#spartanxl-IO_S0-bit-MAIN[16][2]">!MAIN[16][2]</a></td></tr>

<tr><td>MUX_I1</td><td><a href="#spartanxl-IO_S0-IO[0]-MUX_I1">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_S0-IO[1]-MUX_I1">[enum: IO_MUX_I]</a></td></tr>

<tr><td>MUX_I2</td><td><a href="#spartanxl-IO_S0-IO[0]-MUX_I2">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_S0-IO[1]-MUX_I2">[enum: IO_MUX_I]</a></td></tr>

<tr><td>IFF_D</td><td><a href="#spartanxl-IO_S0-IO[0]-IFF_D">[enum: IO_IFF_D]</a></td><td><a href="#spartanxl-IO_S0-IO[1]-IFF_D">[enum: IO_IFF_D]</a></td></tr>

<tr><td>OFF_D_INV</td><td id="spartanxl-IO_S0-IO[0]-OFF_D_INV"><a href="#spartanxl-IO_S0-bit-MAIN[25][0]">!MAIN[25][0]</a></td><td id="spartanxl-IO_S0-IO[1]-OFF_D_INV"><a href="#spartanxl-IO_S0-bit-MAIN[9][0]">!MAIN[9][0]</a></td></tr>

<tr><td>MUX_OFF_D</td><td><a href="#spartanxl-IO_S0-IO[0]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td><td><a href="#spartanxl-IO_S0-IO[1]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#spartanxl-IO_S0-IO[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#spartanxl-IO_S0-IO[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>OFF_USED</td><td id="spartanxl-IO_S0-IO[0]-OFF_USED"><a href="#spartanxl-IO_S0-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="spartanxl-IO_S0-IO[1]-OFF_USED"><a href="#spartanxl-IO_S0-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

<tr><td>IFF_CE_ENABLE</td><td id="spartanxl-IO_S0-IO[0]-IFF_CE_ENABLE"><a href="#spartanxl-IO_S0-bit-MAIN[19][1]">!MAIN[19][1]</a></td><td id="spartanxl-IO_S0-IO[1]-IFF_CE_ENABLE"><a href="#spartanxl-IO_S0-bit-MAIN[13][2]">!MAIN[13][2]</a></td></tr>

<tr><td>OFF_CE_ENABLE</td><td id="spartanxl-IO_S0-IO[0]-OFF_CE_ENABLE"><a href="#spartanxl-IO_S0-bit-MAIN[30][0]">!MAIN[30][0]</a></td><td id="spartanxl-IO_S0-IO[1]-OFF_CE_ENABLE"><a href="#spartanxl-IO_S0-bit-MAIN[12][2]">!MAIN[12][2]</a></td></tr>

<tr><td>SYNC_D</td><td><a href="#spartanxl-IO_S0-IO[0]-SYNC_D">[enum: IO_SYNC_D]</a></td><td><a href="#spartanxl-IO_S0-IO[1]-SYNC_D">[enum: IO_SYNC_D]</a></td></tr>

<tr><td>IFF_CE_ENABLE_NO_IQ</td><td id="spartanxl-IO_S0-IO[0]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_S0-bit-MAIN[8][4]">!MAIN[8][4]</a></td><td id="spartanxl-IO_S0-IO[1]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_S0-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr><td>MUX_T</td><td><a href="#spartanxl-IO_S0-IO[0]-MUX_T">[enum: IO_MUX_T]</a></td><td><a href="#spartanxl-IO_S0-IO[1]-MUX_T">[enum: IO_MUX_T]</a></td></tr>

<tr><td>DRIVE</td><td><a href="#spartanxl-IO_S0-IO[0]-DRIVE">[enum: IO_DRIVE]</a></td><td><a href="#spartanxl-IO_S0-IO[1]-DRIVE">[enum: IO_DRIVE]</a></td></tr>

<tr><td>_5V_TOLERANT</td><td id="spartanxl-IO_S0-IO[0]-_5V_TOLERANT"><a href="#spartanxl-IO_S0-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="spartanxl-IO_S0-IO[1]-_5V_TOLERANT"><a href="#spartanxl-IO_S0-bit-MAIN[12][4]">MAIN[12][4]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 enum IO_SLEW</caption>
<thead>
<tr id="spartanxl-IO_S0-IO[0]-SLEW"><th>IO[0].SLEW</th><td id="spartanxl-IO_S0-IO[0]-SLEW[0]"><a href="#spartanxl-IO_S0-bit-MAIN[33][0]">MAIN[33][0]</a></td></tr>

<tr id="spartanxl-IO_S0-IO[1]-SLEW"><th>IO[1].SLEW</th><td id="spartanxl-IO_S0-IO[1]-SLEW[0]"><a href="#spartanxl-IO_S0-bit-MAIN[1][0]">MAIN[1][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FAST</td><td>0</td></tr>

<tr><td>SLOW</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 enum IO_PULL</caption>
<thead>
<tr id="spartanxl-IO_S0-IO[0]-PULL"><th>IO[0].PULL</th><td id="spartanxl-IO_S0-IO[0]-PULL[1]"><a href="#spartanxl-IO_S0-bit-MAIN[22][1]">MAIN[22][1]</a></td><td id="spartanxl-IO_S0-IO[0]-PULL[0]"><a href="#spartanxl-IO_S0-bit-MAIN[23][1]">MAIN[23][1]</a></td></tr>

<tr id="spartanxl-IO_S0-IO[1]-PULL"><th>IO[1].PULL</th><td id="spartanxl-IO_S0-IO[1]-PULL[1]"><a href="#spartanxl-IO_S0-bit-MAIN[13][1]">MAIN[13][1]</a></td><td id="spartanxl-IO_S0-IO[1]-PULL[0]"><a href="#spartanxl-IO_S0-bit-MAIN[12][1]">MAIN[12][1]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 enum IO_MUX_I</caption>
<thead>
<tr id="spartanxl-IO_S0-IO[0]-MUX_I1"><th>IO[0].MUX_I1</th><td id="spartanxl-IO_S0-IO[0]-MUX_I1[1]"><a href="#spartanxl-IO_S0-bit-MAIN[19][0]">MAIN[19][0]</a></td><td id="spartanxl-IO_S0-IO[0]-MUX_I1[0]"><a href="#spartanxl-IO_S0-bit-MAIN[17][0]">MAIN[17][0]</a></td></tr>

<tr id="spartanxl-IO_S0-IO[1]-MUX_I1"><th>IO[1].MUX_I1</th><td id="spartanxl-IO_S0-IO[1]-MUX_I1[1]"><a href="#spartanxl-IO_S0-bit-MAIN[16][0]">MAIN[16][0]</a></td><td id="spartanxl-IO_S0-IO[1]-MUX_I1[0]"><a href="#spartanxl-IO_S0-bit-MAIN[15][1]">MAIN[15][1]</a></td></tr>

<tr id="spartanxl-IO_S0-IO[0]-MUX_I2"><th>IO[0].MUX_I2</th><td id="spartanxl-IO_S0-IO[0]-MUX_I2[1]"><a href="#spartanxl-IO_S0-bit-MAIN[21][0]">MAIN[21][0]</a></td><td id="spartanxl-IO_S0-IO[0]-MUX_I2[0]"><a href="#spartanxl-IO_S0-bit-MAIN[20][0]">MAIN[20][0]</a></td></tr>

<tr id="spartanxl-IO_S0-IO[1]-MUX_I2"><th>IO[1].MUX_I2</th><td id="spartanxl-IO_S0-IO[1]-MUX_I2[1]"><a href="#spartanxl-IO_S0-bit-MAIN[15][0]">MAIN[15][0]</a></td><td id="spartanxl-IO_S0-IO[1]-MUX_I2[0]"><a href="#spartanxl-IO_S0-bit-MAIN[14][0]">MAIN[14][0]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>0</td><td>1</td></tr>

<tr><td>IQ</td><td>1</td><td>1</td></tr>

<tr><td>IQL</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 enum IO_IFF_D</caption>
<thead>
<tr id="spartanxl-IO_S0-IO[0]-IFF_D"><th>IO[0].IFF_D</th><td id="spartanxl-IO_S0-IO[0]-IFF_D[1]"><a href="#spartanxl-IO_S0-bit-MAIN[18][0]">MAIN[18][0]</a></td><td id="spartanxl-IO_S0-IO[0]-IFF_D[0]"><a href="#spartanxl-IO_S0-bit-MAIN[20][1]">MAIN[20][1]</a></td></tr>

<tr id="spartanxl-IO_S0-IO[1]-IFF_D"><th>IO[1].IFF_D</th><td id="spartanxl-IO_S0-IO[1]-IFF_D[1]"><a href="#spartanxl-IO_S0-bit-MAIN[16][1]">MAIN[16][1]</a></td><td id="spartanxl-IO_S0-IO[1]-IFF_D[0]"><a href="#spartanxl-IO_S0-bit-MAIN[14][1]">MAIN[14][1]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td><td>0</td></tr>

<tr><td>MEDDELAY</td><td>0</td><td>1</td></tr>

<tr><td>SYNC</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 enum IO_MUX_OFF_D</caption>
<thead>
<tr id="spartanxl-IO_S0-IO[0]-MUX_OFF_D"><th>IO[0].MUX_OFF_D</th><td id="spartanxl-IO_S0-IO[0]-MUX_OFF_D[0]"><a href="#spartanxl-IO_S0-bit-MAIN[26][0]">MAIN[26][0]</a></td></tr>

<tr id="spartanxl-IO_S0-IO[1]-MUX_OFF_D"><th>IO[1].MUX_OFF_D</th><td id="spartanxl-IO_S0-IO[1]-MUX_OFF_D[0]"><a href="#spartanxl-IO_S0-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>1</td></tr>

<tr><td>O2</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 enum IO_MUX_O</caption>
<thead>
<tr id="spartanxl-IO_S0-IO[0]-MUX_O"><th>IO[0].MUX_O</th><td id="spartanxl-IO_S0-IO[0]-MUX_O[3]"><a href="#spartanxl-IO_S0-bit-MAIN[28][0]">MAIN[28][0]</a></td><td id="spartanxl-IO_S0-IO[0]-MUX_O[2]"><a href="#spartanxl-IO_S0-bit-MAIN[27][0]">MAIN[27][0]</a></td><td id="spartanxl-IO_S0-IO[0]-MUX_O[1]"><a href="#spartanxl-IO_S0-bit-MAIN[29][0]">MAIN[29][0]</a></td><td id="spartanxl-IO_S0-IO[0]-MUX_O[0]"><a href="#spartanxl-IO_S0-bit-MAIN[31][0]">MAIN[31][0]</a></td></tr>

<tr id="spartanxl-IO_S0-IO[1]-MUX_O"><th>IO[1].MUX_O</th><td id="spartanxl-IO_S0-IO[1]-MUX_O[3]"><a href="#spartanxl-IO_S0-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="spartanxl-IO_S0-IO[1]-MUX_O[2]"><a href="#spartanxl-IO_S0-bit-MAIN[3][0]">MAIN[3][0]</a></td><td id="spartanxl-IO_S0-IO[1]-MUX_O[1]"><a href="#spartanxl-IO_S0-bit-MAIN[7][0]">MAIN[7][0]</a></td><td id="spartanxl-IO_S0-IO[1]-MUX_O[0]"><a href="#spartanxl-IO_S0-bit-MAIN[5][0]">MAIN[5][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>O1_INV</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O2</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>O2_INV</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>MUX</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 enum IO_SYNC_D</caption>
<thead>
<tr id="spartanxl-IO_S0-IO[0]-SYNC_D"><th>IO[0].SYNC_D</th><td id="spartanxl-IO_S0-IO[0]-SYNC_D[0]"><a href="#spartanxl-IO_S0-bit-MAIN[21][1]">MAIN[21][1]</a></td></tr>

<tr id="spartanxl-IO_S0-IO[1]-SYNC_D"><th>IO[1].SYNC_D</th><td id="spartanxl-IO_S0-IO[1]-SYNC_D[0]"><a href="#spartanxl-IO_S0-bit-MAIN[11][0]">MAIN[11][0]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 enum IO_MUX_T</caption>
<thead>
<tr id="spartanxl-IO_S0-IO[0]-MUX_T"><th>IO[0].MUX_T</th><td id="spartanxl-IO_S0-IO[0]-MUX_T[0]"><a href="#spartanxl-IO_S0-bit-MAIN[13][3]">MAIN[13][3]</a></td></tr>

<tr id="spartanxl-IO_S0-IO[1]-MUX_T"><th>IO[1].MUX_T</th><td id="spartanxl-IO_S0-IO[1]-MUX_T[0]"><a href="#spartanxl-IO_S0-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

</thead>

<tbody>
<tr><td>T</td><td>1</td></tr>

<tr><td>TQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 enum IO_DRIVE</caption>
<thead>
<tr id="spartanxl-IO_S0-IO[0]-DRIVE"><th>IO[0].DRIVE</th><td id="spartanxl-IO_S0-IO[0]-DRIVE[0]"><a href="#spartanxl-IO_S0-bit-MAIN[14][4]">MAIN[14][4]</a></td></tr>

<tr id="spartanxl-IO_S0-IO[1]-DRIVE"><th>IO[1].DRIVE</th><td id="spartanxl-IO_S0-IO[1]-DRIVE[0]"><a href="#spartanxl-IO_S0-bit-MAIN[12][3]">MAIN[12][3]</a></td></tr>

</thead>

<tbody>
<tr><td>_12</td><td>1</td></tr>

<tr><td>_24</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-cin"><a class="header" href="#bels-cin">Bels CIN</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 bel CIN pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CIN</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_CIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-8"><a class="header" href="#bel-wires-8">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_CLB_F4</td><td>IO[0].O2</td></tr>

<tr><td>CELL.IMUX_CLB_G4</td><td>IO[1].O2</td></tr>

<tr><td>CELL.IMUX_IO_O1[0]</td><td>IO[0].O1</td></tr>

<tr><td>CELL.IMUX_IO_O1[1]</td><td>IO[1].O1</td></tr>

<tr><td>CELL.IMUX_IO_OK[0]</td><td>IO[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_OK[1]</td><td>IO[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_IK[0]</td><td>IO[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_IK[1]</td><td>IO[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_T[0]</td><td>IO[0].T</td></tr>

<tr><td>CELL.IMUX_IO_T[1]</td><td>IO[1].T</td></tr>

<tr><td>CELL.IMUX_CIN</td><td>CIN.I</td></tr>

<tr><td>CELL.OUT_IO_SN_I1[0]</td><td>IO[0].I1</td></tr>

<tr><td>CELL.OUT_IO_SN_I1[1]</td><td>IO[1].I1</td></tr>

<tr><td>CELL.OUT_IO_SN_I2[0]</td><td>IO[0].I2</td></tr>

<tr><td>CELL.OUT_IO_SN_I2[1]</td><td>IO[1].I2</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-8"><a class="header" href="#bitstream-8">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td id="spartanxl-IO_S0-bit-MAIN[35][12]" title="MAIN[35][12]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_H_E[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H_E[2] ← CELL.LONG_V[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[34][12]" title="MAIN[34][12]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_H_E[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[33][12]" title="MAIN[33][12]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_H_E[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_H_E[7]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[32][12]" title="MAIN[32][12]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V[7]">INT: !bipass CELL.SINGLE_H_E[7] = CELL.SINGLE_V[7]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[31][12]" title="MAIN[31][12]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_V[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[30][12]" title="MAIN[30][12]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_V[7]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[29][12]" title="MAIN[29][12]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_V[5]">INT: !pass CELL.SINGLE_H[6] ← CELL.LONG_V[5]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[26][12]" title="MAIN[26][12]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[25][12]" title="MAIN[25][12]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[24][12]" title="MAIN[24][12]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_H2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[23][12]" title="MAIN[23][12]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[22][12]" title="MAIN[22][12]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V0[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[21][12]" title="MAIN[21][12]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[7]-CELL.TIE_0">INT: !pass CELL.SINGLE_V[7] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[20][12]" title="MAIN[20][12]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[4]-CELL.LONG_V[3]">INT: !pass CELL.SINGLE_H[4] ← CELL.LONG_V[3]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#spartanxl-IO_S0-INT-progbuf-CELL.LONG_V[3]-CELL.SINGLE_H[4]">INT: !buffer CELL.LONG_V[3] ← CELL.SINGLE_H[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_CLB_X_S">INT: !pass CELL.DOUBLE_H1[0] ← CELL.OUT_CLB_X_S</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_CLB_X_S">INT: !pass CELL.SINGLE_H[7] ← CELL.OUT_CLB_X_S</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_X_S">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_CLB_X_S</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[7]-CELL.TIE_0">INT: !pass CELL.SINGLE_H[7] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F2-3">INT: mux CELL.IMUX_CLB_F2 bit 3</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F2-7">INT: mux CELL.IMUX_CLB_F2 bit 7</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[9][12]" title="MAIN[9][12]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F4-1">INT: mux CELL.IMUX_CLB_F4 bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F4-2">INT: mux CELL.IMUX_CLB_F4 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G4-7">INT: mux CELL.IMUX_CLB_G4 bit 7</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G4-6">INT: mux CELL.IMUX_CLB_G4 bit 6</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G2-6">INT: mux CELL.IMUX_CLB_G2 bit 6</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G2-2">INT: mux CELL.IMUX_CLB_G2 bit 2</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_C2-4">INT: mux CELL.IMUX_CLB_C2 bit 4</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_C2-2">INT: mux CELL.IMUX_CLB_C2 bit 2</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[34][11]" title="MAIN[34][11]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[33][11]" title="MAIN[33][11]">
<a href="#spartanxl-IO_S0-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H_E[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H_E[2]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[32][11]" title="MAIN[32][11]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[31][11]" title="MAIN[31][11]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[30][11]" title="MAIN[30][11]">
<a href="#spartanxl-IO_S0-INT-progbuf-CELL.LONG_V[5]-CELL.SINGLE_H[6]">INT: !buffer CELL.LONG_V[5] ← CELL.SINGLE_H[6]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[28][11]" title="MAIN[28][11]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[27][11]" title="MAIN[27][11]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[26][11]" title="MAIN[26][11]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[24][11]" title="MAIN[24][11]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[22][11]" title="MAIN[22][11]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[12][11]" title="MAIN[12][11]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F2-2">INT: mux CELL.IMUX_CLB_F2 bit 2</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[11][11]" title="MAIN[11][11]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F2-4">INT: mux CELL.IMUX_CLB_F2 bit 4</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[10][11]" title="MAIN[10][11]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F4-0">INT: mux CELL.IMUX_CLB_F4 bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[9][11]" title="MAIN[9][11]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F4-6">INT: mux CELL.IMUX_CLB_F4 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[6][11]" title="MAIN[6][11]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G4-5">INT: mux CELL.IMUX_CLB_G4 bit 5</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[5][11]" title="MAIN[5][11]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G4-1">INT: mux CELL.IMUX_CLB_G4 bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[4][11]" title="MAIN[4][11]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G2-0">INT: mux CELL.IMUX_CLB_G2 bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G2-4">INT: mux CELL.IMUX_CLB_G2 bit 4</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[2][11]" title="MAIN[2][11]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G2-3">INT: mux CELL.IMUX_CLB_G2 bit 3</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[1][11]" title="MAIN[1][11]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_C2-0">INT: mux CELL.IMUX_CLB_C2 bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_C2-3">INT: mux CELL.IMUX_CLB_C2 bit 3</a>
</td>
</tr>

<tr><td>B10</td>
<td id="spartanxl-IO_S0-bit-MAIN[35][10]" title="MAIN[35][10]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_H[5]">INT: !pass CELL.SINGLE_V[6] ← CELL.LONG_H[5]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[34][10]" title="MAIN[34][10]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_H_E[3]-CELL.LONG_V[2]">INT: !pass CELL.SINGLE_H_E[3] ← CELL.LONG_V[2]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[33][10]" title="MAIN[33][10]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_V[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[32][10]" title="MAIN[32][10]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_H_E[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[31][10]" title="MAIN[31][10]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[30][10]" title="MAIN[30][10]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_H_E[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_H_E[6]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[29][10]" title="MAIN[29][10]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V[6]">INT: !bipass CELL.SINGLE_H_E[6] = CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[28][10]" title="MAIN[28][10]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[27][10]" title="MAIN[27][10]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[26][10]" title="MAIN[26][10]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[25][10]" title="MAIN[25][10]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[24][10]" title="MAIN[24][10]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V0[0]">INT: !bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[23][10]" title="MAIN[23][10]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[22][10]" title="MAIN[22][10]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[21][10]" title="MAIN[21][10]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[4]-CELL.LONG_H[3]">INT: !pass CELL.SINGLE_V[4] ← CELL.LONG_H[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[15][10]" title="MAIN[15][10]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_CLB_XQ_S">INT: !pass CELL.SINGLE_H[6] ← CELL.OUT_CLB_XQ_S</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[14][10]" title="MAIN[14][10]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_CLB_XQ_S">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_CLB_XQ_S</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[13][10]" title="MAIN[13][10]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_CLB_XQ_S">INT: !pass CELL.DOUBLE_H0[0] ← CELL.OUT_CLB_XQ_S</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[12][10]" title="MAIN[12][10]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F2-1">INT: mux CELL.IMUX_CLB_F2 bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[11][10]" title="MAIN[11][10]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[3]-CELL.TIE_0">INT: !pass CELL.SINGLE_H[3] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[10][10]" title="MAIN[10][10]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F2-6">INT: mux CELL.IMUX_CLB_F2 bit 6</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[9][10]" title="MAIN[9][10]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F4-7">INT: mux CELL.IMUX_CLB_F4 bit 7</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[8][10]" title="MAIN[8][10]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F4-4">INT: mux CELL.IMUX_CLB_F4 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[5][10]" title="MAIN[5][10]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G4-2">INT: mux CELL.IMUX_CLB_G4 bit 2</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[4][10]" title="MAIN[4][10]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G4-3">INT: mux CELL.IMUX_CLB_G4 bit 3</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G2-7">INT: mux CELL.IMUX_CLB_G2 bit 7</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[2][10]" title="MAIN[2][10]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G2-8">INT: mux CELL.IMUX_CLB_G2 bit 8</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[1][10]" title="MAIN[1][10]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_C2-5">INT: mux CELL.IMUX_CLB_C2 bit 5</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_C2-7">INT: mux CELL.IMUX_CLB_C2 bit 7</a>
</td>
</tr>

<tr><td>B9</td>
<td id="spartanxl-IO_S0-bit-MAIN[35][9]" title="MAIN[35][9]">
<a href="#spartanxl-IO_S0-INT-progbuf-CELL.LONG_H[5]-CELL.SINGLE_V[6]">INT: !buffer CELL.LONG_H[5] ← CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[34][9]" title="MAIN[34][9]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[33][9]" title="MAIN[33][9]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[32][9]" title="MAIN[32][9]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[31][9]" title="MAIN[31][9]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[30][9]" title="MAIN[30][9]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[29][9]" title="MAIN[29][9]">
<a href="#spartanxl-IO_S0-INT-progbuf-CELL.LONG_V[2]-CELL.SINGLE_H_E[3]">INT: !buffer CELL.LONG_V[2] ← CELL.SINGLE_H_E[3]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[28][9]" title="MAIN[28][9]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_H2[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V0[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#spartanxl-IO_S0-INT-progbuf-CELL.LONG_V[4]-CELL.SINGLE_H[5]">INT: !buffer CELL.LONG_V[4] ← CELL.SINGLE_H[5]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[23][9]" title="MAIN[23][9]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[22][9]" title="MAIN[22][9]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_V[4]">INT: !pass CELL.SINGLE_H[5] ← CELL.LONG_V[4]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_H[4]">INT: !pass CELL.SINGLE_V[5] ← CELL.LONG_H[4]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#spartanxl-IO_S0-INT-progbuf-CELL.LONG_H[4]-CELL.SINGLE_V[5]">INT: !buffer CELL.LONG_H[4] ← CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#spartanxl-IO_S0-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H_E[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H_E[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_H_E[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H_E[1] ← CELL.LONG_V[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_SN_I2[1]">INT: !pass CELL.SINGLE_H[5] ← CELL.OUT_IO_SN_I2[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_SN_I2[1]">INT: !pass CELL.DOUBLE_H1[1] ← CELL.OUT_IO_SN_I2[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_SN_I2[1]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_SN_I2[1]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[6]-CELL.TIE_0">INT: !pass CELL.SINGLE_H[6] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F2-0">INT: mux CELL.IMUX_CLB_F2 bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F2-5">INT: mux CELL.IMUX_CLB_F2 bit 5</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F4-3">INT: mux CELL.IMUX_CLB_F4 bit 3</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_F4-5">INT: mux CELL.IMUX_CLB_F4 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G4-0">INT: mux CELL.IMUX_CLB_G4 bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G4-4">INT: mux CELL.IMUX_CLB_G4 bit 4</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G2-1">INT: mux CELL.IMUX_CLB_G2 bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_G2-5">INT: mux CELL.IMUX_CLB_G2 bit 5</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_C2-1">INT: mux CELL.IMUX_CLB_C2 bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_CLB_C2-6">INT: mux CELL.IMUX_CLB_C2 bit 6</a>
</td>
</tr>

<tr><td>B8</td>
<td id="spartanxl-IO_S0-bit-MAIN[35][8]" title="MAIN[35][8]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_V[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[34][8]" title="MAIN[34][8]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_H_E[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[33][8]" title="MAIN[33][8]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[32][8]" title="MAIN[32][8]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V[5]">INT: !bipass CELL.SINGLE_H_E[5] = CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[31][8]" title="MAIN[31][8]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_H_E[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_H_E[5]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[30][8]" title="MAIN[30][8]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[29][8]" title="MAIN[29][8]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[28][8]" title="MAIN[28][8]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V0[1]">INT: !bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[27][8]" title="MAIN[27][8]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[26][8]" title="MAIN[26][8]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[0]-CELL.TIE_0">INT: !pass CELL.SINGLE_V[0] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.DOUBLE_H0[1] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_H[0]-CELL.TIE_0">INT: !pass CELL.SINGLE_H[0] ← CELL.TIE_0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="spartanxl-IO_S0-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_V[1]-1">INT: mux CELL.LONG_V[1] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_V[5] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.DOUBLE_V0[1] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.DOUBLE_V1[1] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[0]-1">INT: mux CELL.IMUX_IO_OK[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[0]-0">INT: mux CELL.IMUX_IO_OK[0] bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[0]-2">INT: mux CELL.IMUX_IO_OK[0] bit 2</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[0]-3">INT: mux CELL.IMUX_IO_OK[0] bit 3</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[0]-4">INT: mux CELL.IMUX_IO_OK[0] bit 4</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[0]-1">INT: mux CELL.IMUX_IO_IK[0] bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[0]-0">INT: mux CELL.IMUX_IO_IK[0] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[1]-5">INT: mux CELL.IMUX_IO_IK[1] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[1]-4">INT: mux CELL.IMUX_IO_IK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[1]-5">INT: mux CELL.IMUX_IO_OK[1] bit 5</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[1]-4">INT: mux CELL.IMUX_IO_OK[1] bit 4</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_V[5]-0">INT: mux CELL.LONG_V[5] bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_V[3]-1">INT: mux CELL.LONG_V[3] bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_V[3]-0">INT: mux CELL.LONG_V[3] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[0]-1">INT: mux CELL.LONG_IO_H[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_V[4]-1">INT: mux CELL.LONG_V[4] bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_V[4]-0">INT: mux CELL.LONG_V[4] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="spartanxl-IO_S0-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_V[1]-2">INT: mux CELL.LONG_V[1] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[33][5]" title="MAIN[33][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_V[1]-0">INT: mux CELL.LONG_V[1] bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[32][5]" title="MAIN[32][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_V[2]-1">INT: mux CELL.LONG_V[2] bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_V[2]-2">INT: mux CELL.LONG_V[2] bit 2</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_V[2]-0">INT: mux CELL.LONG_V[2] bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_V[0]-1">INT: mux CELL.LONG_V[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_V[0]-0">INT: mux CELL.LONG_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_V[0]-2">INT: mux CELL.LONG_V[0] bit 2</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.SINGLE_V[6] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#spartanxl-IO_S0-INT-progbuf-CELL.LONG_H[3]-CELL.SINGLE_V[4]">INT: !buffer CELL.LONG_H[3] ← CELL.SINGLE_V[4]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[0]-5">INT: mux CELL.IMUX_IO_OK[0] bit 5</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[0]-2">INT: mux CELL.IMUX_IO_IK[0] bit 2</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[0]-3">INT: mux CELL.IMUX_IO_IK[0] bit 3</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[0]-4">INT: mux CELL.IMUX_IO_IK[0] bit 4</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[0]-5">INT: mux CELL.IMUX_IO_IK[0] bit 5</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[1]-0">INT: mux CELL.IMUX_IO_IK[1] bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[1]-1">INT: mux CELL.IMUX_IO_IK[1] bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[1]-2">INT: mux CELL.IMUX_IO_IK[1] bit 2</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_IK[1]-3">INT: mux CELL.IMUX_IO_IK[1] bit 3</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[1]-0">INT: mux CELL.IMUX_IO_OK[1] bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[1]-2">INT: mux CELL.IMUX_IO_OK[1] bit 2</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[1]-1">INT: mux CELL.IMUX_IO_OK[1] bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_OK[1]-3">INT: mux CELL.IMUX_IO_OK[1] bit 3</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_V[5]-1">INT: mux CELL.LONG_V[5] bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_V[5]-2">INT: mux CELL.LONG_V[5] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_V[3]-2">INT: mux CELL.LONG_V[3] bit 2</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_V[4]-2">INT: mux CELL.LONG_V[4] bit 2</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[3]-1">INT: mux CELL.LONG_IO_H[3] bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[1]-0">INT: mux CELL.IMUX_IO_O1[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[34][4]" title="MAIN[34][4]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_IO_H[3]">INT: !pass CELL.SINGLE_V[6] ← CELL.LONG_IO_H[3]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[33][4]" title="MAIN[33][4]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_IO_H[2]">INT: !pass CELL.SINGLE_V[5] ← CELL.LONG_IO_H[2]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[32][4]" title="MAIN[32][4]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.SINGLE_V[7] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[0]-3">INT: mux CELL.IMUX_IO_O1[0] bit 3</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[0]-0">INT: mux CELL.IMUX_IO_O1[0] bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[0]-6">INT: mux CELL.IMUX_IO_O1[0] bit 6</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[3]-0">INT: mux CELL.LONG_IO_H[3] bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[2]-0">INT: mux CELL.LONG_IO_H[2] bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[2]-1">INT: mux CELL.LONG_IO_H[2] bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[2]-2">INT: mux CELL.LONG_IO_H[2] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[1]-1">INT: mux CELL.LONG_IO_H[1] bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_IO_H[1]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_IO_H[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[0]-0">INT: mux CELL.LONG_IO_H[0] bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_IO_H[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.LONG_IO_H[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#spartanxl-IO_S0-IO[0]-DRIVE[0]">IO[0]:  DRIVE bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#spartanxl-IO_S0-IO[0]-_5V_TOLERANT">IO[0]:  _5V_TOLERANT</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#spartanxl-IO_S0-IO[1]-_5V_TOLERANT">IO[1]:  _5V_TOLERANT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#spartanxl-IO_S0-IO[0]-IFF_CE_ENABLE_NO_IQ">IO[0]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[1]-1">INT: mux CELL.IMUX_IO_O1[1] bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[1]-6">INT: mux CELL.IMUX_IO_O1[1] bit 6</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[1]-5">INT: mux CELL.IMUX_IO_O1[1] bit 5</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartanxl-IO_S0-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.DBUF_IO_H[1]-1">INT: mux CELL.DBUF_IO_H[1] bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.DBUF_IO_H[1]-2">INT: mux CELL.DBUF_IO_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.DBUF_IO_H[1]-3">INT: mux CELL.DBUF_IO_H[1] bit 3</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_IO_S0[3]-CELL.DOUBLE_IO_S2[3]">INT: !bipass CELL.DOUBLE_IO_S0[3] = CELL.DOUBLE_IO_S2[3]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_S1[3]">INT: !bipass CELL.SINGLE_V[7] = CELL.DOUBLE_IO_S1[3]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_IO_S0[2]-CELL.DOUBLE_IO_S2[2]">INT: !bipass CELL.DOUBLE_IO_S0[2] = CELL.DOUBLE_IO_S2[2]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[0]-4">INT: mux CELL.IMUX_IO_O1[0] bit 4</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[0]-1">INT: mux CELL.IMUX_IO_O1[0] bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[0]-2">INT: mux CELL.IMUX_IO_O1[0] bit 2</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[0]-5">INT: mux CELL.IMUX_IO_O1[0] bit 5</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_S1[1]">INT: !bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_S1[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S1[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S1[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[1]-3">INT: mux CELL.LONG_IO_H[1] bit 3</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[2]-3">INT: mux CELL.LONG_IO_H[2] bit 3</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.DOUBLE_V0[0] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.DOUBLE_V1[0] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#spartanxl-IO_S0-IO[0]-READBACK_I1[0]">IO[0]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#spartanxl-IO_S0-IO[1]-READBACK_I2[0]">IO[1]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#spartanxl-IO_S0-IO[0]-READBACK_OQ[0]">IO[0]: ! READBACK_OQ bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#spartanxl-IO_S0-IO[0]-MUX_T[0]">IO[0]:  MUX_T bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#spartanxl-IO_S0-IO[1]-DRIVE[0]">IO[1]:  DRIVE bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#spartanxl-IO_S0-IO[1]-MUX_T[0]">IO[1]:  MUX_T bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#spartanxl-IO_S0-IO[1]-IFF_CE_ENABLE_NO_IQ">IO[1]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[1]-2">INT: mux CELL.IMUX_IO_O1[1] bit 2</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[1]-3">INT: mux CELL.IMUX_IO_O1[1] bit 3</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_O1[1]-4">INT: mux CELL.IMUX_IO_O1[1] bit 4</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartanxl-IO_S0-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.DOUBLE_IO_S2[0]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_S2[0] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.DOUBLE_IO_S2[1]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_S2[1] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S2[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S2[3]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_S2[3]">INT: !bipass CELL.SINGLE_V[6] = CELL.DOUBLE_IO_S2[3]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S0[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S0[3]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_S0[2]">INT: !bipass CELL.SINGLE_V[4] = CELL.DOUBLE_IO_S0[2]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S1[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S1[2]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_S1[2]">INT: !bipass CELL.SINGLE_V[5] = CELL.DOUBLE_IO_S1[2]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_S0[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_S0[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S0[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S0[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S2[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S2[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_S2[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_S2[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_IO_S0[0]-CELL.DOUBLE_IO_S2[0]">INT: !bipass CELL.DOUBLE_IO_S0[0] = CELL.DOUBLE_IO_S2[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_S0[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_S0[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S0[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S0[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S1[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#spartanxl-IO_S0-IO[0]-READBACK_I2[0]">IO[0]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#spartanxl-IO_S0-IO[1]-READBACK_I1[0]">IO[1]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#spartanxl-IO_S0-IO[1]-READBACK_OQ[0]">IO[1]: ! READBACK_OQ bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[1]-2">INT: mux CELL.LONG_IO_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#spartanxl-IO_S0-IO[1]-IFF_CE_ENABLE">IO[1]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#spartanxl-IO_S0-IO[1]-OFF_CE_ENABLE">IO[1]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[1]-5">INT: mux CELL.IMUX_IO_T[1] bit 5</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.DOUBLE_IO_S0[0]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_S0[0] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.DOUBLE_IO_S0[1]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_S0[1] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.DBUF_IO_H[0]-2">INT: mux CELL.DBUF_IO_H[0] bit 2</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.DBUF_IO_H[0]-3">INT: mux CELL.DBUF_IO_H[0] bit 3</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[0]-3">INT: mux CELL.IMUX_IO_T[0] bit 3</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[0]-7">INT: mux CELL.IMUX_IO_T[0] bit 7</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[0]-2">INT: mux CELL.IMUX_IO_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[0]-6">INT: mux CELL.IMUX_IO_T[0] bit 6</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[1]-3">INT: mux CELL.IMUX_IO_T[1] bit 3</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[1]-6">INT: mux CELL.IMUX_IO_T[1] bit 6</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[1]-0">INT: mux CELL.IMUX_IO_T[1] bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartanxl-IO_S0-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.DOUBLE_IO_S2[3]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_S2[3] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.DOUBLE_IO_S2[2]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_S2[2] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.DBUF_IO_H[1]-0">INT: mux CELL.DBUF_IO_H[1] bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_S0[3]">INT: !bipass CELL.SINGLE_V[6] = CELL.DOUBLE_IO_S0[3]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S1[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S1[3]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S2[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S2[2]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_S2[2]">INT: !bipass CELL.SINGLE_V[4] = CELL.DOUBLE_IO_S2[2]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S0[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S0[2]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S2[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S2[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_S2[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_S2[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.DOUBLE_IO_S0[1]-CELL.DOUBLE_IO_S2[1]">INT: !bipass CELL.DOUBLE_IO_S0[1] = CELL.DOUBLE_IO_S2[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#spartanxl-IO_S0-IO[0]-OFF_SRVAL[0]">IO[0]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#spartanxl-IO_S0-IO[0]-PULL[0]">IO[0]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#spartanxl-IO_S0-IO[0]-PULL[1]">IO[0]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#spartanxl-IO_S0-IO[0]-SYNC_D[0]">IO[0]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#spartanxl-IO_S0-IO[0]-IFF_D[0]">IO[0]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#spartanxl-IO_S0-IO[0]-IFF_CE_ENABLE">IO[0]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#spartanxl-IO_S0-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_S1[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_S1[0]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.LONG_IO_H[1]-0">INT: mux CELL.LONG_IO_H[1] bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#spartanxl-IO_S0-IO[1]-IFF_D[1]">IO[1]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#spartanxl-IO_S0-IO[1]-MUX_I1[0]">IO[1]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#spartanxl-IO_S0-IO[1]-IFF_D[0]">IO[1]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#spartanxl-IO_S0-IO[1]-PULL[1]">IO[1]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#spartanxl-IO_S0-IO[1]-PULL[0]">IO[1]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#spartanxl-IO_S0-IO[1]-OFF_SRVAL[0]">IO[1]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.DOUBLE_IO_S0[3]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_S0[3] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#spartanxl-IO_S0-INT-pass-CELL.DOUBLE_IO_S0[2]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_S0[2] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.DBUF_IO_H[0]-0">INT: mux CELL.DBUF_IO_H[0] bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.DBUF_IO_H[0]-1">INT: mux CELL.DBUF_IO_H[0] bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[0]-4">INT: mux CELL.IMUX_IO_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[0]-1">INT: mux CELL.IMUX_IO_T[0] bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[0]-0">INT: mux CELL.IMUX_IO_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[1]-2">INT: mux CELL.IMUX_IO_T[1] bit 2</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[1]-4">INT: mux CELL.IMUX_IO_T[1] bit 4</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[1]-1">INT: mux CELL.IMUX_IO_T[1] bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[1]-7">INT: mux CELL.IMUX_IO_T[1] bit 7</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td id="spartanxl-IO_S0-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#spartanxl-IO_S0-IO[0]-inpinv-T">IO[0]: !invert T</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#spartanxl-IO_S0-IO[0]-SLEW[0]">IO[0]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#spartanxl-IO_S0-IO[0]-inpinv-OK">IO[0]: !invert OK</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#spartanxl-IO_S0-IO[0]-MUX_O[0]">IO[0]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#spartanxl-IO_S0-IO[0]-OFF_CE_ENABLE">IO[0]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[29][0]" title="MAIN[29][0]">
<a href="#spartanxl-IO_S0-IO[0]-MUX_O[1]">IO[0]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#spartanxl-IO_S0-IO[0]-MUX_O[3]">IO[0]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#spartanxl-IO_S0-IO[0]-MUX_O[2]">IO[0]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#spartanxl-IO_S0-IO[0]-MUX_OFF_D[0]">IO[0]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#spartanxl-IO_S0-IO[0]-OFF_D_INV">IO[0]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#spartanxl-IO_S0-IO[0]-OFF_USED">IO[0]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#spartanxl-IO_S0-IO[0]-IFF_SRVAL[0]">IO[0]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#spartanxl-IO_S0-IO[0]-inpinv-IK">IO[0]: !invert IK</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#spartanxl-IO_S0-IO[0]-MUX_I2[1]">IO[0]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#spartanxl-IO_S0-IO[0]-MUX_I2[0]">IO[0]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#spartanxl-IO_S0-IO[0]-MUX_I1[1]">IO[0]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#spartanxl-IO_S0-IO[0]-IFF_D[1]">IO[0]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#spartanxl-IO_S0-IO[0]-MUX_I1[0]">IO[0]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#spartanxl-IO_S0-IO[1]-MUX_I1[1]">IO[1]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#spartanxl-IO_S0-IO[1]-MUX_I2[1]">IO[1]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#spartanxl-IO_S0-IO[1]-MUX_I2[0]">IO[1]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#spartanxl-IO_S0-IO[1]-inpinv-IK">IO[1]: !invert IK</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#spartanxl-IO_S0-IO[1]-IFF_SRVAL[0]">IO[1]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#spartanxl-IO_S0-IO[1]-SYNC_D[0]">IO[1]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#spartanxl-IO_S0-IO[1]-OFF_USED">IO[1]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#spartanxl-IO_S0-IO[1]-OFF_D_INV">IO[1]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#spartanxl-IO_S0-IO[1]-MUX_OFF_D[0]">IO[1]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#spartanxl-IO_S0-IO[1]-MUX_O[1]">IO[1]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#spartanxl-IO_S0-INT-mux-CELL.IMUX_IO_T[0]-5">INT: mux CELL.IMUX_IO_T[0] bit 5</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#spartanxl-IO_S0-IO[1]-MUX_O[0]">IO[1]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#spartanxl-IO_S0-IO[1]-MUX_O[3]">IO[1]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#spartanxl-IO_S0-IO[1]-MUX_O[2]">IO[1]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#spartanxl-IO_S0-IO[1]-inpinv-OK">IO[1]: !invert OK</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#spartanxl-IO_S0-IO[1]-SLEW[0]">IO[1]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_S0-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#spartanxl-IO_S0-IO[1]-inpinv-T">IO[1]: !invert T</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0 rect MAIN_E</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_s0_e"><a class="header" href="#tile-io_s0_e">Tile IO_S0_E</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-9"><a class="header" href="#switchbox-int-9">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_CIN</td><td>CELL.LONG_V[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_S0_E-INT-progbuf-CELL.LONG_H[3]-CELL.SINGLE_V[4]"><td>CELL.LONG_H[3]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[24][5]">!MAIN[24][5]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-progbuf-CELL.LONG_H[4]-CELL.SINGLE_V[5]"><td>CELL.LONG_H[4]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[20][9]">!MAIN[20][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-progbuf-CELL.LONG_H[5]-CELL.SINGLE_V[6]"><td>CELL.LONG_H[5]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[35][9]">!MAIN[35][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H_E[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[19][9]">!MAIN[19][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H_E[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[33][11]">!MAIN[33][11]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-progbuf-CELL.LONG_V[2]-CELL.SINGLE_H_E[3]"><td>CELL.LONG_V[2]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[29][9]">!MAIN[29][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-progbuf-CELL.LONG_V[3]-CELL.SINGLE_H[4]"><td>CELL.LONG_V[3]</td><td>CELL.SINGLE_H[4]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[19][12]">!MAIN[19][12]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-progbuf-CELL.LONG_V[4]-CELL.SINGLE_H[5]"><td>CELL.LONG_V[4]</td><td>CELL.SINGLE_H[5]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[26][9]">!MAIN[26][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-progbuf-CELL.LONG_V[5]-CELL.SINGLE_H[6]"><td>CELL.LONG_V[5]</td><td>CELL.SINGLE_H[6]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[30][11]">!MAIN[30][11]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[0]-CELL.TIE_0"><td>CELL.SINGLE_H[0]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[12][8]">!MAIN[12][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[14][8]">!MAIN[14][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_SN_I2[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_SN_I2[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[15][9]">!MAIN[15][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_CLB_XQ_S"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_CLB_XQ_S</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[14][10]">!MAIN[14][10]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[3]-CELL.TIE_0"><td>CELL.SINGLE_H[3]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[11][10]">!MAIN[11][10]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_X_S"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_CLB_X_S</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[13][12]">!MAIN[13][12]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[4]-CELL.LONG_V[3]"><td>CELL.SINGLE_H[4]</td><td>CELL.LONG_V[3]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[20][12]">!MAIN[20][12]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[15][8]">!MAIN[15][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_V[4]"><td>CELL.SINGLE_H[5]</td><td>CELL.LONG_V[4]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[22][9]">!MAIN[22][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_SN_I2[1]"><td>CELL.SINGLE_H[5]</td><td>CELL.OUT_IO_SN_I2[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[17][9]">!MAIN[17][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[6]-CELL.TIE_0"><td>CELL.SINGLE_H[6]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[13][9]">!MAIN[13][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_V[5]"><td>CELL.SINGLE_H[6]</td><td>CELL.LONG_V[5]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[29][12]">!MAIN[29][12]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_CLB_XQ_S"><td>CELL.SINGLE_H[6]</td><td>CELL.OUT_CLB_XQ_S</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[15][10]">!MAIN[15][10]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[7]-CELL.TIE_0"><td>CELL.SINGLE_H[7]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[12][12]">!MAIN[12][12]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_CLB_X_S"><td>CELL.SINGLE_H[7]</td><td>CELL.OUT_CLB_X_S</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[14][12]">!MAIN[14][12]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H_E[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.LONG_V[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[18][9]">!MAIN[18][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H_E[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.LONG_V[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[35][12]">!MAIN[35][12]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H_E[3]-CELL.LONG_V[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.LONG_V[2]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[34][10]">!MAIN[34][10]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[0]-CELL.TIE_0"><td>CELL.SINGLE_V[0]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[22][8]">!MAIN[22][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_SN_I2_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[22][5]">!MAIN[22][5]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_IO_H[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.LONG_IO_H[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[22][6]">!MAIN[22][6]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_IO_H[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_IO_H[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_IO_SN_I1[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[25][4]">!MAIN[25][4]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_SN_I1_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[29][4]">!MAIN[29][4]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[4]-CELL.LONG_H[3]"><td>CELL.SINGLE_V[4]</td><td>CELL.LONG_H[3]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[21][10]">!MAIN[21][10]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_SN_I2_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[35][6]">!MAIN[35][6]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_H[4]"><td>CELL.SINGLE_V[5]</td><td>CELL.LONG_H[4]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[21][9]">!MAIN[21][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_IO_H[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.LONG_IO_H[2]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[33][4]">!MAIN[33][4]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_V[5]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[32][6]">!MAIN[32][6]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_H[5]"><td>CELL.SINGLE_V[6]</td><td>CELL.LONG_H[5]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[35][10]">!MAIN[35][10]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_IO_H[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.LONG_IO_H[3]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[34][4]">!MAIN[34][4]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_IO_SN_I1[0]"><td>CELL.SINGLE_V[6]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[7]-CELL.TIE_0"><td>CELL.SINGLE_V[7]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[21][12]">!MAIN[21][12]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_IO_SN_I1_E1"><td>CELL.SINGLE_V[7]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[32][4]">!MAIN[32][4]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_CLB_XQ_S"><td>CELL.DOUBLE_H0[0]</td><td>CELL.OUT_CLB_XQ_S</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[13][10]">!MAIN[13][10]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_SN_I2[0]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[13][8]">!MAIN[13][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_CLB_X_S"><td>CELL.DOUBLE_H1[0]</td><td>CELL.OUT_CLB_X_S</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[15][12]">!MAIN[15][12]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_SN_I2[1]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.OUT_IO_SN_I2[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[16][9]">!MAIN[16][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_IO_SN_I1_E1"><td>CELL.DOUBLE_V0[0]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_SN_I2[0]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[31][6]">!MAIN[31][6]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_IO_SN_I1[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[20][3]">!MAIN[20][3]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_SN_I2_E1"><td>CELL.DOUBLE_V1[1]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[30][6]">!MAIN[30][6]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_IO_S0[0]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_S0[0]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[10][2]">!MAIN[10][2]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_IO_S0[1]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_S0[1]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[9][2]">!MAIN[9][2]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_IO_S0[2]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_S0[2]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[9][1]">!MAIN[9][1]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_IO_S0[3]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_S0[3]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_IO_S2[0]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_S2[0]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[35][2]">!MAIN[35][2]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_IO_S2[1]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_S2[1]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[34][2]">!MAIN[34][2]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_IO_S2[2]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_S2[2]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[34][1]">!MAIN[34][1]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_IO_S2[3]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_S2[3]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[35][1]">!MAIN[35][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[21][8]">!MAIN[21][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[17][8]">!MAIN[17][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[25][8]">!MAIN[25][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[24][8]">!MAIN[24][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[23][8]">!MAIN[23][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[27][11]">!MAIN[27][11]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[26][11]">!MAIN[26][11]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[28][11]">!MAIN[28][11]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[26][10]">!MAIN[26][10]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[23][10]">!MAIN[23][10]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[25][10]">!MAIN[25][10]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[31][9]">!MAIN[31][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[34][9]">!MAIN[34][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[30][9]">!MAIN[30][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_H_E[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_H_E[5]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[31][8]">!MAIN[31][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[30][8]">!MAIN[30][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[33][8]">!MAIN[33][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_H_E[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_H_E[6]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[30][10]">!MAIN[30][10]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[31][11]">!MAIN[31][11]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[31][10]">!MAIN[31][10]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_H_E[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_H_E[7]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[33][12]">!MAIN[33][12]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_V[7]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[30][12]">!MAIN[30][12]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[32][11]">!MAIN[32][11]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[20][8]">!MAIN[20][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[19][8]">!MAIN[19][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[24][9]">!MAIN[24][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[25][9]">!MAIN[25][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[26][12]">!MAIN[26][12]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[27][12]">!MAIN[27][12]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[27][10]">!MAIN[27][10]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[28][10]">!MAIN[28][10]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[34][11]">!MAIN[34][11]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[32][9]">!MAIN[32][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V[5]"><td>CELL.SINGLE_H_E[5]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[32][8]">!MAIN[32][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_H_E[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[34][8]">!MAIN[34][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V[6]"><td>CELL.SINGLE_H_E[6]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[29][10]">!MAIN[29][10]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_H_E[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[32][10]">!MAIN[32][10]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V[7]"><td>CELL.SINGLE_H_E[7]</td><td>CELL.SINGLE_V[7]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[32][12]">!MAIN[32][12]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_H_E[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[34][12]">!MAIN[34][12]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[16][8]">!MAIN[16][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_S0[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.DOUBLE_IO_S0[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[22][2]">!MAIN[22][2]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_S2[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.DOUBLE_IO_S2[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[24][2]">!MAIN[24][2]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[23][9]">!MAIN[23][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_S1[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.DOUBLE_IO_S1[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[25][12]">!MAIN[25][12]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_S0[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.DOUBLE_IO_S0[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[27][2]">!MAIN[27][2]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_S2[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.DOUBLE_IO_S2[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[26][1]">!MAIN[26][1]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[22][10]">!MAIN[22][10]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_S1[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.DOUBLE_IO_S1[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[25][3]">!MAIN[25][3]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[33][9]">!MAIN[33][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_S0[2]"><td>CELL.SINGLE_V[4]</td><td>CELL.DOUBLE_IO_S0[2]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[30][2]">!MAIN[30][2]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_S2[2]"><td>CELL.SINGLE_V[4]</td><td>CELL.DOUBLE_IO_S2[2]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[29][1]">!MAIN[29][1]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_V[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[35][8]">!MAIN[35][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_S1[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.DOUBLE_IO_S1[2]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[28][2]">!MAIN[28][2]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_V[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[33][10]">!MAIN[33][10]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_S0[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.DOUBLE_IO_S0[3]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[32][1]">!MAIN[32][1]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_S2[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.DOUBLE_IO_S2[3]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[32][2]">!MAIN[32][2]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_V[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[31][12]">!MAIN[31][12]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_S1[3]"><td>CELL.SINGLE_V[7]</td><td>CELL.DOUBLE_IO_S1[3]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[31][3]">!MAIN[31][3]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_H2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_H2[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[24][12]">!MAIN[24][12]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V0[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_V0[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[22][12]">!MAIN[22][12]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[23][12]">!MAIN[23][12]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_H2[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_H2[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[28][9]">!MAIN[28][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V0[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_V0[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[27][9]">!MAIN[27][9]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[26][8]">!MAIN[26][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V0[0]"><td>CELL.DOUBLE_H2[0]</td><td>CELL.DOUBLE_V0[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[24][10]">!MAIN[24][10]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_H2[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[24][11]">!MAIN[24][11]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V0[1]"><td>CELL.DOUBLE_H2[1]</td><td>CELL.DOUBLE_V0[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[28][8]">!MAIN[28][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_H2[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[29][8]">!MAIN[29][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[22][11]">!MAIN[22][11]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S0[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_S0[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[26][2]">!MAIN[26][2]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S1[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_S1[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[24][3]">!MAIN[24][3]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S2[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_S2[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[27][1]">!MAIN[27][1]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[27][8]">!MAIN[27][8]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S0[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_S0[2]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[28][1]">!MAIN[28][1]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S1[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_S1[2]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[29][2]">!MAIN[29][2]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S2[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_S2[2]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[30][1]">!MAIN[30][1]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S0[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_S0[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[21][2]">!MAIN[21][2]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S1[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_S1[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[20][2]">!MAIN[20][2]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S2[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_S2[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[25][2]">!MAIN[25][2]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S0[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_S0[3]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[31][2]">!MAIN[31][2]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S1[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_S1[3]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[31][1]">!MAIN[31][1]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S2[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_S2[3]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[33][2]">!MAIN[33][2]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_IO_S0[0]-CELL.DOUBLE_IO_S2[0]"><td>CELL.DOUBLE_IO_S0[0]</td><td>CELL.DOUBLE_IO_S2[0]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[23][2]">!MAIN[23][2]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_IO_S0[1]-CELL.DOUBLE_IO_S2[1]"><td>CELL.DOUBLE_IO_S0[1]</td><td>CELL.DOUBLE_IO_S2[1]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[25][1]">!MAIN[25][1]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_IO_S0[2]-CELL.DOUBLE_IO_S2[2]"><td>CELL.DOUBLE_IO_S0[2]</td><td>CELL.DOUBLE_IO_S2[2]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[30][3]">!MAIN[30][3]</a></td></tr>

<tr id="spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_IO_S0[3]-CELL.DOUBLE_IO_S2[3]"><td>CELL.DOUBLE_IO_S0[3]</td><td>CELL.DOUBLE_IO_S2[3]</td><td><a href="#spartanxl-IO_S0_E-bit-MAIN[32][3]">!MAIN[32][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes DBUF_IO_H[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.DBUF_IO_H[0]-3"><a href="#spartanxl-IO_S0_E-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.DBUF_IO_H[0]-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.DBUF_IO_H[0]-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.DBUF_IO_H[0]-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[8][1]">MAIN[8][1]</a></td><td>CELL.DBUF_IO_H[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_S0[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_S0[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes DBUF_IO_H[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.DBUF_IO_H[1]-3"><a href="#spartanxl-IO_S0_E-bit-MAIN[33][3]">MAIN[33][3]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.DBUF_IO_H[1]-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[34][3]">MAIN[34][3]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.DBUF_IO_H[1]-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[35][3]">MAIN[35][3]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.DBUF_IO_H[1]-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[33][1]">MAIN[33][1]</a></td><td>CELL.DBUF_IO_H[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S2[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_S2[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_S2[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S2[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes LONG_V[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[0]-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[26][5]">MAIN[26][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[0]-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[29][5]">MAIN[29][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[0]-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[27][5]">MAIN[27][5]</a></td><td>CELL.LONG_V[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes LONG_V[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[1]-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[35][5]">MAIN[35][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[1]-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[34][6]">MAIN[34][6]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[1]-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[33][5]">MAIN[33][5]</a></td><td>CELL.LONG_V[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes LONG_V[2]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[2]-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[31][5]">MAIN[31][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[2]-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[32][5]">MAIN[32][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[2]-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[30][5]">MAIN[30][5]</a></td><td>CELL.LONG_V[2]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes LONG_V[3]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[3]-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[6][5]">MAIN[6][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[3]-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[7][6]">MAIN[7][6]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[3]-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[6][6]">MAIN[6][6]</a></td><td>CELL.LONG_V[3]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes LONG_V[4]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[4]-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[5][5]">MAIN[5][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[4]-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[2][6]">MAIN[2][6]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[4]-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[1][6]">MAIN[1][6]</a></td><td>CELL.LONG_V[4]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes LONG_V[5]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[5]-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[8][5]">MAIN[8][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[5]-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[9][5]">MAIN[9][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[5]-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[8][6]">MAIN[8][6]</a></td><td>CELL.LONG_V[5]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes LONG_IO_H[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[0]-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[4][6]">MAIN[4][6]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[0]-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes LONG_IO_H[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[1]-3"><a href="#spartanxl-IO_S0_E-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[1]-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[1]-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[18][4]">MAIN[18][4]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[1]-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[17][1]">MAIN[17][1]</a></td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes LONG_IO_H[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[2]-3"><a href="#spartanxl-IO_S0_E-bit-MAIN[22][3]">MAIN[22][3]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[2]-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[20][4]">MAIN[20][4]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[2]-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[21][4]">MAIN[21][4]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[2]-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[22][4]">MAIN[22][4]</a></td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes LONG_IO_H[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[3]-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[4][5]">MAIN[4][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[3]-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[23][4]">MAIN[23][4]</a></td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes IMUX_CLB_F2</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F2-7"><a href="#spartanxl-IO_S0_E-bit-MAIN[10][12]">MAIN[10][12]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F2-6"><a href="#spartanxl-IO_S0_E-bit-MAIN[10][10]">MAIN[10][10]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F2-5"><a href="#spartanxl-IO_S0_E-bit-MAIN[11][9]">MAIN[11][9]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F2-4"><a href="#spartanxl-IO_S0_E-bit-MAIN[11][11]">MAIN[11][11]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F2-3"><a href="#spartanxl-IO_S0_E-bit-MAIN[11][12]">MAIN[11][12]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F2-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[12][11]">MAIN[12][11]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F2-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[12][10]">MAIN[12][10]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F2-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[12][9]">MAIN[12][9]</a></td><td>CELL.IMUX_CLB_F2</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_N.LONG_H_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_N.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[7]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes IMUX_CLB_F4</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F4-7"><a href="#spartanxl-IO_S0_E-bit-MAIN[9][10]">MAIN[9][10]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F4-6"><a href="#spartanxl-IO_S0_E-bit-MAIN[9][11]">MAIN[9][11]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F4-5"><a href="#spartanxl-IO_S0_E-bit-MAIN[8][9]">MAIN[8][9]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F4-4"><a href="#spartanxl-IO_S0_E-bit-MAIN[8][10]">MAIN[8][10]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F4-3"><a href="#spartanxl-IO_S0_E-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F4-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[8][12]">MAIN[8][12]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F4-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[9][12]">MAIN[9][12]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F4-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[10][11]">MAIN[10][11]</a></td><td>CELL.IMUX_CLB_F4</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_N.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_H[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL_N.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes IMUX_CLB_G2</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G2-8"><a href="#spartanxl-IO_S0_E-bit-MAIN[2][10]">MAIN[2][10]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G2-7"><a href="#spartanxl-IO_S0_E-bit-MAIN[3][10]">MAIN[3][10]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G2-6"><a href="#spartanxl-IO_S0_E-bit-MAIN[3][12]">MAIN[3][12]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G2-5"><a href="#spartanxl-IO_S0_E-bit-MAIN[2][9]">MAIN[2][9]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G2-4"><a href="#spartanxl-IO_S0_E-bit-MAIN[3][11]">MAIN[3][11]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G2-3"><a href="#spartanxl-IO_S0_E-bit-MAIN[2][11]">MAIN[2][11]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G2-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[2][12]">MAIN[2][12]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G2-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[3][9]">MAIN[3][9]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G2-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[4][11]">MAIN[4][11]</a></td><td>CELL.IMUX_CLB_G2</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SPECIAL_CLB_COUT0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL_N.LONG_H_BUF[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL_N.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes IMUX_CLB_G4</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G4-7"><a href="#spartanxl-IO_S0_E-bit-MAIN[5][12]">MAIN[5][12]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G4-6"><a href="#spartanxl-IO_S0_E-bit-MAIN[4][12]">MAIN[4][12]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G4-5"><a href="#spartanxl-IO_S0_E-bit-MAIN[6][11]">MAIN[6][11]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G4-4"><a href="#spartanxl-IO_S0_E-bit-MAIN[4][9]">MAIN[4][9]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G4-3"><a href="#spartanxl-IO_S0_E-bit-MAIN[4][10]">MAIN[4][10]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G4-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[5][10]">MAIN[5][10]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G4-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[5][11]">MAIN[5][11]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G4-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[5][9]">MAIN[5][9]</a></td><td>CELL.IMUX_CLB_G4</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_N.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_N.LONG_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes IMUX_CLB_C2</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_C2-7"><a href="#spartanxl-IO_S0_E-bit-MAIN[0][10]">MAIN[0][10]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_C2-6"><a href="#spartanxl-IO_S0_E-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_C2-5"><a href="#spartanxl-IO_S0_E-bit-MAIN[1][10]">MAIN[1][10]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_C2-4"><a href="#spartanxl-IO_S0_E-bit-MAIN[1][12]">MAIN[1][12]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_C2-3"><a href="#spartanxl-IO_S0_E-bit-MAIN[0][11]">MAIN[0][11]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_C2-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[0][12]">MAIN[0][12]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_C2-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[1][9]">MAIN[1][9]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_C2-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[1][11]">MAIN[1][11]</a></td><td>CELL.IMUX_CLB_C2</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL_N.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_N.LONG_H_BUF[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes IMUX_IO_O1[0]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[0]-6"><a href="#spartanxl-IO_S0_E-bit-MAIN[26][4]">MAIN[26][4]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[0]-5"><a href="#spartanxl-IO_S0_E-bit-MAIN[26][3]">MAIN[26][3]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[0]-4"><a href="#spartanxl-IO_S0_E-bit-MAIN[29][3]">MAIN[29][3]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[0]-3"><a href="#spartanxl-IO_S0_E-bit-MAIN[28][4]">MAIN[28][4]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[0]-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[27][3]">MAIN[27][3]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[0]-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[28][3]">MAIN[28][3]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[0]-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[27][4]">MAIN[27][4]</a></td><td>CELL.IMUX_IO_O1[0]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes IMUX_IO_O1[1]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[1]-6"><a href="#spartanxl-IO_S0_E-bit-MAIN[1][4]">MAIN[1][4]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[1]-5"><a href="#spartanxl-IO_S0_E-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[1]-4"><a href="#spartanxl-IO_S0_E-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[1]-3"><a href="#spartanxl-IO_S0_E-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[1]-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[2][3]">MAIN[2][3]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[1]-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[1]-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[3][5]">MAIN[3][5]</a></td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_E.DOUBLE_V0[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_E.DOUBLE_V1[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_E.LONG_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL_E.LONG_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes IMUX_IO_OK[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[0]-5"><a href="#spartanxl-IO_S0_E-bit-MAIN[23][5]">MAIN[23][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[0]-4"><a href="#spartanxl-IO_S0_E-bit-MAIN[23][6]">MAIN[23][6]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[0]-3"><a href="#spartanxl-IO_S0_E-bit-MAIN[24][6]">MAIN[24][6]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[0]-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[25][6]">MAIN[25][6]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[0]-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[28][6]">MAIN[28][6]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[0]-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[26][6]">MAIN[26][6]</a></td><td>CELL.IMUX_IO_OK[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes IMUX_IO_OK[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[1]-5"><a href="#spartanxl-IO_S0_E-bit-MAIN[11][6]">MAIN[11][6]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[1]-4"><a href="#spartanxl-IO_S0_E-bit-MAIN[10][6]">MAIN[10][6]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[1]-3"><a href="#spartanxl-IO_S0_E-bit-MAIN[10][5]">MAIN[10][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[1]-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[12][5]">MAIN[12][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[1]-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[11][5]">MAIN[11][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[1]-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[13][5]">MAIN[13][5]</a></td><td>CELL.IMUX_IO_OK[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_E.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes IMUX_IO_IK[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[0]-5"><a href="#spartanxl-IO_S0_E-bit-MAIN[18][5]">MAIN[18][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[0]-4"><a href="#spartanxl-IO_S0_E-bit-MAIN[19][5]">MAIN[19][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[0]-3"><a href="#spartanxl-IO_S0_E-bit-MAIN[20][5]">MAIN[20][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[0]-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[21][5]">MAIN[21][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[0]-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[19][6]">MAIN[19][6]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[0]-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[18][6]">MAIN[18][6]</a></td><td>CELL.IMUX_IO_IK[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes IMUX_IO_IK[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[1]-5"><a href="#spartanxl-IO_S0_E-bit-MAIN[16][6]">MAIN[16][6]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[1]-4"><a href="#spartanxl-IO_S0_E-bit-MAIN[14][6]">MAIN[14][6]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[1]-3"><a href="#spartanxl-IO_S0_E-bit-MAIN[14][5]">MAIN[14][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[1]-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[1]-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[1]-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[17][5]">MAIN[17][5]</a></td><td>CELL.IMUX_IO_IK[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_E.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes IMUX_IO_T[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[0]-7"><a href="#spartanxl-IO_S0_E-bit-MAIN[5][2]">MAIN[5][2]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[0]-6"><a href="#spartanxl-IO_S0_E-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[0]-5"><a href="#spartanxl-IO_S0_E-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[0]-4"><a href="#spartanxl-IO_S0_E-bit-MAIN[6][1]">MAIN[6][1]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[0]-3"><a href="#spartanxl-IO_S0_E-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[0]-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[0]-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[0]-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[4][1]">MAIN[4][1]</a></td><td>CELL.IMUX_IO_T[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E switchbox INT muxes IMUX_IO_T[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[1]-7"><a href="#spartanxl-IO_S0_E-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[1]-6"><a href="#spartanxl-IO_S0_E-bit-MAIN[1][2]">MAIN[1][2]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[1]-5"><a href="#spartanxl-IO_S0_E-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[1]-4"><a href="#spartanxl-IO_S0_E-bit-MAIN[2][1]">MAIN[2][1]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[1]-3"><a href="#spartanxl-IO_S0_E-bit-MAIN[2][2]">MAIN[2][2]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[1]-2"><a href="#spartanxl-IO_S0_E-bit-MAIN[3][1]">MAIN[3][1]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[1]-1"><a href="#spartanxl-IO_S0_E-bit-MAIN[1][1]">MAIN[1][1]</a></td><td id="spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[1]-0"><a href="#spartanxl-IO_S0_E-bit-MAIN[0][2]">MAIN[0][2]</a></td><td>CELL.IMUX_IO_T[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S1[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-9"><a class="header" href="#bels-io-9">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>IK</td><td>in</td><td id="spartanxl-IO_S0_E-IO[0]-inpinv-IK">CELL.IMUX_IO_IK[0] invert by <a href="#spartanxl-IO_S0_E-bit-MAIN[22][0]">!MAIN[22][0]</a></td><td id="spartanxl-IO_S0_E-IO[1]-inpinv-IK">CELL.IMUX_IO_IK[1] invert by <a href="#spartanxl-IO_S0_E-bit-MAIN[13][0]">!MAIN[13][0]</a></td></tr>

<tr><td>OK</td><td>in</td><td id="spartanxl-IO_S0_E-IO[0]-inpinv-OK">CELL.IMUX_IO_OK[0] invert by <a href="#spartanxl-IO_S0_E-bit-MAIN[32][0]">!MAIN[32][0]</a></td><td id="spartanxl-IO_S0_E-IO[1]-inpinv-OK">CELL.IMUX_IO_OK[1] invert by <a href="#spartanxl-IO_S0_E-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>O1</td><td>in</td><td>CELL.IMUX_IO_O1[0]</td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><td>O2</td><td>in</td><td>CELL.IMUX_CLB_F4</td><td>CELL.IMUX_CLB_G4</td></tr>

<tr><td>T</td><td>in</td><td id="spartanxl-IO_S0_E-IO[0]-inpinv-T">CELL.IMUX_IO_T[0] invert by <a href="#spartanxl-IO_S0_E-bit-MAIN[34][0]">!MAIN[34][0]</a></td><td id="spartanxl-IO_S0_E-IO[1]-inpinv-T">CELL.IMUX_IO_T[1] invert by <a href="#spartanxl-IO_S0_E-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>I1</td><td>out</td><td>CELL.OUT_IO_SN_I1[0]</td><td>CELL.OUT_IO_SN_I1[1]</td></tr>

<tr><td>I2</td><td>out</td><td>CELL.OUT_IO_SN_I2[0]</td><td>CELL.OUT_IO_SN_I2[1]</td></tr>

<tr><td>CLKIN</td><td>out</td><td>-</td><td>CELL.OUT_IO_CLKIN</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>SLEW</td><td><a href="#spartanxl-IO_S0_E-IO[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#spartanxl-IO_S0_E-IO[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>PULL</td><td><a href="#spartanxl-IO_S0_E-IO[0]-PULL">[enum: IO_PULL]</a></td><td><a href="#spartanxl-IO_S0_E-IO[1]-PULL">[enum: IO_PULL]</a></td></tr>

<tr><td>IFF_SRVAL bit 0</td><td id="spartanxl-IO_S0_E-IO[0]-IFF_SRVAL[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[23][0]">!MAIN[23][0]</a></td><td id="spartanxl-IO_S0_E-IO[1]-IFF_SRVAL[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[12][0]">!MAIN[12][0]</a></td></tr>

<tr><td>OFF_SRVAL bit 0</td><td id="spartanxl-IO_S0_E-IO[0]-OFF_SRVAL[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[24][1]">!MAIN[24][1]</a></td><td id="spartanxl-IO_S0_E-IO[1]-OFF_SRVAL[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>READBACK_I1 bit 0</td><td id="spartanxl-IO_S0_E-IO[0]-READBACK_I1[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[18][3]">!MAIN[18][3]</a></td><td id="spartanxl-IO_S0_E-IO[1]-READBACK_I1[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[17][2]">!MAIN[17][2]</a></td></tr>

<tr><td>READBACK_I2 bit 0</td><td id="spartanxl-IO_S0_E-IO[0]-READBACK_I2[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[18][2]">!MAIN[18][2]</a></td><td id="spartanxl-IO_S0_E-IO[1]-READBACK_I2[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr><td>READBACK_OQ bit 0</td><td id="spartanxl-IO_S0_E-IO[0]-READBACK_OQ[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[16][3]">!MAIN[16][3]</a></td><td id="spartanxl-IO_S0_E-IO[1]-READBACK_OQ[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[16][2]">!MAIN[16][2]</a></td></tr>

<tr><td>MUX_I1</td><td><a href="#spartanxl-IO_S0_E-IO[0]-MUX_I1">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_S0_E-IO[1]-MUX_I1">[enum: IO_MUX_I]</a></td></tr>

<tr><td>MUX_I2</td><td><a href="#spartanxl-IO_S0_E-IO[0]-MUX_I2">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_S0_E-IO[1]-MUX_I2">[enum: IO_MUX_I]</a></td></tr>

<tr><td>IFF_D</td><td><a href="#spartanxl-IO_S0_E-IO[0]-IFF_D">[enum: IO_IFF_D]</a></td><td><a href="#spartanxl-IO_S0_E-IO[1]-IFF_D">[enum: IO_IFF_D]</a></td></tr>

<tr><td>OFF_D_INV</td><td id="spartanxl-IO_S0_E-IO[0]-OFF_D_INV"><a href="#spartanxl-IO_S0_E-bit-MAIN[25][0]">!MAIN[25][0]</a></td><td id="spartanxl-IO_S0_E-IO[1]-OFF_D_INV"><a href="#spartanxl-IO_S0_E-bit-MAIN[9][0]">!MAIN[9][0]</a></td></tr>

<tr><td>MUX_OFF_D</td><td><a href="#spartanxl-IO_S0_E-IO[0]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td><td><a href="#spartanxl-IO_S0_E-IO[1]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#spartanxl-IO_S0_E-IO[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#spartanxl-IO_S0_E-IO[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>OFF_USED</td><td id="spartanxl-IO_S0_E-IO[0]-OFF_USED"><a href="#spartanxl-IO_S0_E-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="spartanxl-IO_S0_E-IO[1]-OFF_USED"><a href="#spartanxl-IO_S0_E-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

<tr><td>IFF_CE_ENABLE</td><td id="spartanxl-IO_S0_E-IO[0]-IFF_CE_ENABLE"><a href="#spartanxl-IO_S0_E-bit-MAIN[19][1]">!MAIN[19][1]</a></td><td id="spartanxl-IO_S0_E-IO[1]-IFF_CE_ENABLE"><a href="#spartanxl-IO_S0_E-bit-MAIN[13][2]">!MAIN[13][2]</a></td></tr>

<tr><td>OFF_CE_ENABLE</td><td id="spartanxl-IO_S0_E-IO[0]-OFF_CE_ENABLE"><a href="#spartanxl-IO_S0_E-bit-MAIN[30][0]">!MAIN[30][0]</a></td><td id="spartanxl-IO_S0_E-IO[1]-OFF_CE_ENABLE"><a href="#spartanxl-IO_S0_E-bit-MAIN[12][2]">!MAIN[12][2]</a></td></tr>

<tr><td>SYNC_D</td><td><a href="#spartanxl-IO_S0_E-IO[0]-SYNC_D">[enum: IO_SYNC_D]</a></td><td><a href="#spartanxl-IO_S0_E-IO[1]-SYNC_D">[enum: IO_SYNC_D]</a></td></tr>

<tr><td>IFF_CE_ENABLE_NO_IQ</td><td id="spartanxl-IO_S0_E-IO[0]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_S0_E-bit-MAIN[8][4]">!MAIN[8][4]</a></td><td id="spartanxl-IO_S0_E-IO[1]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_S0_E-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr><td>MUX_T</td><td><a href="#spartanxl-IO_S0_E-IO[0]-MUX_T">[enum: IO_MUX_T]</a></td><td><a href="#spartanxl-IO_S0_E-IO[1]-MUX_T">[enum: IO_MUX_T]</a></td></tr>

<tr><td>DRIVE</td><td><a href="#spartanxl-IO_S0_E-IO[0]-DRIVE">[enum: IO_DRIVE]</a></td><td><a href="#spartanxl-IO_S0_E-IO[1]-DRIVE">[enum: IO_DRIVE]</a></td></tr>

<tr><td>_5V_TOLERANT</td><td id="spartanxl-IO_S0_E-IO[0]-_5V_TOLERANT"><a href="#spartanxl-IO_S0_E-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="spartanxl-IO_S0_E-IO[1]-_5V_TOLERANT"><a href="#spartanxl-IO_S0_E-bit-MAIN[12][4]">MAIN[12][4]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E enum IO_SLEW</caption>
<thead>
<tr id="spartanxl-IO_S0_E-IO[0]-SLEW"><th>IO[0].SLEW</th><td id="spartanxl-IO_S0_E-IO[0]-SLEW[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[33][0]">MAIN[33][0]</a></td></tr>

<tr id="spartanxl-IO_S0_E-IO[1]-SLEW"><th>IO[1].SLEW</th><td id="spartanxl-IO_S0_E-IO[1]-SLEW[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[1][0]">MAIN[1][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FAST</td><td>0</td></tr>

<tr><td>SLOW</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E enum IO_PULL</caption>
<thead>
<tr id="spartanxl-IO_S0_E-IO[0]-PULL"><th>IO[0].PULL</th><td id="spartanxl-IO_S0_E-IO[0]-PULL[1]"><a href="#spartanxl-IO_S0_E-bit-MAIN[22][1]">MAIN[22][1]</a></td><td id="spartanxl-IO_S0_E-IO[0]-PULL[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[23][1]">MAIN[23][1]</a></td></tr>

<tr id="spartanxl-IO_S0_E-IO[1]-PULL"><th>IO[1].PULL</th><td id="spartanxl-IO_S0_E-IO[1]-PULL[1]"><a href="#spartanxl-IO_S0_E-bit-MAIN[13][1]">MAIN[13][1]</a></td><td id="spartanxl-IO_S0_E-IO[1]-PULL[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[12][1]">MAIN[12][1]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E enum IO_MUX_I</caption>
<thead>
<tr id="spartanxl-IO_S0_E-IO[0]-MUX_I1"><th>IO[0].MUX_I1</th><td id="spartanxl-IO_S0_E-IO[0]-MUX_I1[1]"><a href="#spartanxl-IO_S0_E-bit-MAIN[19][0]">MAIN[19][0]</a></td><td id="spartanxl-IO_S0_E-IO[0]-MUX_I1[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[17][0]">MAIN[17][0]</a></td></tr>

<tr id="spartanxl-IO_S0_E-IO[1]-MUX_I1"><th>IO[1].MUX_I1</th><td id="spartanxl-IO_S0_E-IO[1]-MUX_I1[1]"><a href="#spartanxl-IO_S0_E-bit-MAIN[16][0]">MAIN[16][0]</a></td><td id="spartanxl-IO_S0_E-IO[1]-MUX_I1[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[15][1]">MAIN[15][1]</a></td></tr>

<tr id="spartanxl-IO_S0_E-IO[0]-MUX_I2"><th>IO[0].MUX_I2</th><td id="spartanxl-IO_S0_E-IO[0]-MUX_I2[1]"><a href="#spartanxl-IO_S0_E-bit-MAIN[21][0]">MAIN[21][0]</a></td><td id="spartanxl-IO_S0_E-IO[0]-MUX_I2[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[20][0]">MAIN[20][0]</a></td></tr>

<tr id="spartanxl-IO_S0_E-IO[1]-MUX_I2"><th>IO[1].MUX_I2</th><td id="spartanxl-IO_S0_E-IO[1]-MUX_I2[1]"><a href="#spartanxl-IO_S0_E-bit-MAIN[15][0]">MAIN[15][0]</a></td><td id="spartanxl-IO_S0_E-IO[1]-MUX_I2[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[14][0]">MAIN[14][0]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>0</td><td>1</td></tr>

<tr><td>IQ</td><td>1</td><td>1</td></tr>

<tr><td>IQL</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E enum IO_IFF_D</caption>
<thead>
<tr id="spartanxl-IO_S0_E-IO[0]-IFF_D"><th>IO[0].IFF_D</th><td id="spartanxl-IO_S0_E-IO[0]-IFF_D[1]"><a href="#spartanxl-IO_S0_E-bit-MAIN[18][0]">MAIN[18][0]</a></td><td id="spartanxl-IO_S0_E-IO[0]-IFF_D[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[20][1]">MAIN[20][1]</a></td></tr>

<tr id="spartanxl-IO_S0_E-IO[1]-IFF_D"><th>IO[1].IFF_D</th><td id="spartanxl-IO_S0_E-IO[1]-IFF_D[1]"><a href="#spartanxl-IO_S0_E-bit-MAIN[16][1]">MAIN[16][1]</a></td><td id="spartanxl-IO_S0_E-IO[1]-IFF_D[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[14][1]">MAIN[14][1]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td><td>0</td></tr>

<tr><td>MEDDELAY</td><td>0</td><td>1</td></tr>

<tr><td>SYNC</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E enum IO_MUX_OFF_D</caption>
<thead>
<tr id="spartanxl-IO_S0_E-IO[0]-MUX_OFF_D"><th>IO[0].MUX_OFF_D</th><td id="spartanxl-IO_S0_E-IO[0]-MUX_OFF_D[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[26][0]">MAIN[26][0]</a></td></tr>

<tr id="spartanxl-IO_S0_E-IO[1]-MUX_OFF_D"><th>IO[1].MUX_OFF_D</th><td id="spartanxl-IO_S0_E-IO[1]-MUX_OFF_D[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>1</td></tr>

<tr><td>O2</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E enum IO_MUX_O</caption>
<thead>
<tr id="spartanxl-IO_S0_E-IO[0]-MUX_O"><th>IO[0].MUX_O</th><td id="spartanxl-IO_S0_E-IO[0]-MUX_O[3]"><a href="#spartanxl-IO_S0_E-bit-MAIN[28][0]">MAIN[28][0]</a></td><td id="spartanxl-IO_S0_E-IO[0]-MUX_O[2]"><a href="#spartanxl-IO_S0_E-bit-MAIN[27][0]">MAIN[27][0]</a></td><td id="spartanxl-IO_S0_E-IO[0]-MUX_O[1]"><a href="#spartanxl-IO_S0_E-bit-MAIN[29][0]">MAIN[29][0]</a></td><td id="spartanxl-IO_S0_E-IO[0]-MUX_O[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[31][0]">MAIN[31][0]</a></td></tr>

<tr id="spartanxl-IO_S0_E-IO[1]-MUX_O"><th>IO[1].MUX_O</th><td id="spartanxl-IO_S0_E-IO[1]-MUX_O[3]"><a href="#spartanxl-IO_S0_E-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="spartanxl-IO_S0_E-IO[1]-MUX_O[2]"><a href="#spartanxl-IO_S0_E-bit-MAIN[3][0]">MAIN[3][0]</a></td><td id="spartanxl-IO_S0_E-IO[1]-MUX_O[1]"><a href="#spartanxl-IO_S0_E-bit-MAIN[7][0]">MAIN[7][0]</a></td><td id="spartanxl-IO_S0_E-IO[1]-MUX_O[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[5][0]">MAIN[5][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>O1_INV</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O2</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>O2_INV</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>MUX</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E enum IO_SYNC_D</caption>
<thead>
<tr id="spartanxl-IO_S0_E-IO[0]-SYNC_D"><th>IO[0].SYNC_D</th><td id="spartanxl-IO_S0_E-IO[0]-SYNC_D[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[21][1]">MAIN[21][1]</a></td></tr>

<tr id="spartanxl-IO_S0_E-IO[1]-SYNC_D"><th>IO[1].SYNC_D</th><td id="spartanxl-IO_S0_E-IO[1]-SYNC_D[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[11][0]">MAIN[11][0]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E enum IO_MUX_T</caption>
<thead>
<tr id="spartanxl-IO_S0_E-IO[0]-MUX_T"><th>IO[0].MUX_T</th><td id="spartanxl-IO_S0_E-IO[0]-MUX_T[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[13][3]">MAIN[13][3]</a></td></tr>

<tr id="spartanxl-IO_S0_E-IO[1]-MUX_T"><th>IO[1].MUX_T</th><td id="spartanxl-IO_S0_E-IO[1]-MUX_T[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

</thead>

<tbody>
<tr><td>T</td><td>1</td></tr>

<tr><td>TQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E enum IO_DRIVE</caption>
<thead>
<tr id="spartanxl-IO_S0_E-IO[0]-DRIVE"><th>IO[0].DRIVE</th><td id="spartanxl-IO_S0_E-IO[0]-DRIVE[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[14][4]">MAIN[14][4]</a></td></tr>

<tr id="spartanxl-IO_S0_E-IO[1]-DRIVE"><th>IO[1].DRIVE</th><td id="spartanxl-IO_S0_E-IO[1]-DRIVE[0]"><a href="#spartanxl-IO_S0_E-bit-MAIN[12][3]">MAIN[12][3]</a></td></tr>

</thead>

<tbody>
<tr><td>_12</td><td>1</td></tr>

<tr><td>_24</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-cin-1"><a class="header" href="#bels-cin-1">Bels CIN</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E bel CIN pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CIN</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_CIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-9"><a class="header" href="#bel-wires-9">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_CLB_F4</td><td>IO[0].O2</td></tr>

<tr><td>CELL.IMUX_CLB_G4</td><td>IO[1].O2</td></tr>

<tr><td>CELL.IMUX_IO_O1[0]</td><td>IO[0].O1</td></tr>

<tr><td>CELL.IMUX_IO_O1[1]</td><td>IO[1].O1</td></tr>

<tr><td>CELL.IMUX_IO_OK[0]</td><td>IO[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_OK[1]</td><td>IO[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_IK[0]</td><td>IO[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_IK[1]</td><td>IO[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_T[0]</td><td>IO[0].T</td></tr>

<tr><td>CELL.IMUX_IO_T[1]</td><td>IO[1].T</td></tr>

<tr><td>CELL.IMUX_CIN</td><td>CIN.I</td></tr>

<tr><td>CELL.OUT_IO_SN_I1[0]</td><td>IO[0].I1</td></tr>

<tr><td>CELL.OUT_IO_SN_I1[1]</td><td>IO[1].I1</td></tr>

<tr><td>CELL.OUT_IO_SN_I2[0]</td><td>IO[0].I2</td></tr>

<tr><td>CELL.OUT_IO_SN_I2[1]</td><td>IO[1].I2</td></tr>

<tr><td>CELL.OUT_IO_CLKIN</td><td>IO[1].CLKIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-9"><a class="header" href="#bitstream-9">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[35][12]" title="MAIN[35][12]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H_E[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H_E[2] ← CELL.LONG_V[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[34][12]" title="MAIN[34][12]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_H_E[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[33][12]" title="MAIN[33][12]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_H_E[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_H_E[7]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[32][12]" title="MAIN[32][12]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V[7]">INT: !bipass CELL.SINGLE_H_E[7] = CELL.SINGLE_V[7]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[31][12]" title="MAIN[31][12]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_V[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[30][12]" title="MAIN[30][12]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_V[7]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[29][12]" title="MAIN[29][12]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_V[5]">INT: !pass CELL.SINGLE_H[6] ← CELL.LONG_V[5]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[26][12]" title="MAIN[26][12]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[25][12]" title="MAIN[25][12]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[24][12]" title="MAIN[24][12]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_H2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[23][12]" title="MAIN[23][12]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[22][12]" title="MAIN[22][12]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V0[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[21][12]" title="MAIN[21][12]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[7]-CELL.TIE_0">INT: !pass CELL.SINGLE_V[7] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[20][12]" title="MAIN[20][12]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[4]-CELL.LONG_V[3]">INT: !pass CELL.SINGLE_H[4] ← CELL.LONG_V[3]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#spartanxl-IO_S0_E-INT-progbuf-CELL.LONG_V[3]-CELL.SINGLE_H[4]">INT: !buffer CELL.LONG_V[3] ← CELL.SINGLE_H[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_CLB_X_S">INT: !pass CELL.DOUBLE_H1[0] ← CELL.OUT_CLB_X_S</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_CLB_X_S">INT: !pass CELL.SINGLE_H[7] ← CELL.OUT_CLB_X_S</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_X_S">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_CLB_X_S</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[7]-CELL.TIE_0">INT: !pass CELL.SINGLE_H[7] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F2-3">INT: mux CELL.IMUX_CLB_F2 bit 3</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F2-7">INT: mux CELL.IMUX_CLB_F2 bit 7</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[9][12]" title="MAIN[9][12]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F4-1">INT: mux CELL.IMUX_CLB_F4 bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F4-2">INT: mux CELL.IMUX_CLB_F4 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G4-7">INT: mux CELL.IMUX_CLB_G4 bit 7</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G4-6">INT: mux CELL.IMUX_CLB_G4 bit 6</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G2-6">INT: mux CELL.IMUX_CLB_G2 bit 6</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G2-2">INT: mux CELL.IMUX_CLB_G2 bit 2</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_C2-4">INT: mux CELL.IMUX_CLB_C2 bit 4</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_C2-2">INT: mux CELL.IMUX_CLB_C2 bit 2</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[34][11]" title="MAIN[34][11]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[33][11]" title="MAIN[33][11]">
<a href="#spartanxl-IO_S0_E-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H_E[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H_E[2]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[32][11]" title="MAIN[32][11]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[31][11]" title="MAIN[31][11]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[30][11]" title="MAIN[30][11]">
<a href="#spartanxl-IO_S0_E-INT-progbuf-CELL.LONG_V[5]-CELL.SINGLE_H[6]">INT: !buffer CELL.LONG_V[5] ← CELL.SINGLE_H[6]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[28][11]" title="MAIN[28][11]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[27][11]" title="MAIN[27][11]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[26][11]" title="MAIN[26][11]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[24][11]" title="MAIN[24][11]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[22][11]" title="MAIN[22][11]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[12][11]" title="MAIN[12][11]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F2-2">INT: mux CELL.IMUX_CLB_F2 bit 2</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[11][11]" title="MAIN[11][11]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F2-4">INT: mux CELL.IMUX_CLB_F2 bit 4</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[10][11]" title="MAIN[10][11]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F4-0">INT: mux CELL.IMUX_CLB_F4 bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[9][11]" title="MAIN[9][11]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F4-6">INT: mux CELL.IMUX_CLB_F4 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[6][11]" title="MAIN[6][11]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G4-5">INT: mux CELL.IMUX_CLB_G4 bit 5</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[5][11]" title="MAIN[5][11]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G4-1">INT: mux CELL.IMUX_CLB_G4 bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[4][11]" title="MAIN[4][11]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G2-0">INT: mux CELL.IMUX_CLB_G2 bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G2-4">INT: mux CELL.IMUX_CLB_G2 bit 4</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[2][11]" title="MAIN[2][11]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G2-3">INT: mux CELL.IMUX_CLB_G2 bit 3</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[1][11]" title="MAIN[1][11]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_C2-0">INT: mux CELL.IMUX_CLB_C2 bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_C2-3">INT: mux CELL.IMUX_CLB_C2 bit 3</a>
</td>
</tr>

<tr><td>B10</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[35][10]" title="MAIN[35][10]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_H[5]">INT: !pass CELL.SINGLE_V[6] ← CELL.LONG_H[5]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[34][10]" title="MAIN[34][10]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H_E[3]-CELL.LONG_V[2]">INT: !pass CELL.SINGLE_H_E[3] ← CELL.LONG_V[2]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[33][10]" title="MAIN[33][10]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_V[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[32][10]" title="MAIN[32][10]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_H_E[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[31][10]" title="MAIN[31][10]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[30][10]" title="MAIN[30][10]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_H_E[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_H_E[6]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[29][10]" title="MAIN[29][10]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V[6]">INT: !bipass CELL.SINGLE_H_E[6] = CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[28][10]" title="MAIN[28][10]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[27][10]" title="MAIN[27][10]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[26][10]" title="MAIN[26][10]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[25][10]" title="MAIN[25][10]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[24][10]" title="MAIN[24][10]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V0[0]">INT: !bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[23][10]" title="MAIN[23][10]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[22][10]" title="MAIN[22][10]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[21][10]" title="MAIN[21][10]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[4]-CELL.LONG_H[3]">INT: !pass CELL.SINGLE_V[4] ← CELL.LONG_H[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[15][10]" title="MAIN[15][10]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_CLB_XQ_S">INT: !pass CELL.SINGLE_H[6] ← CELL.OUT_CLB_XQ_S</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[14][10]" title="MAIN[14][10]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_CLB_XQ_S">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_CLB_XQ_S</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[13][10]" title="MAIN[13][10]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_CLB_XQ_S">INT: !pass CELL.DOUBLE_H0[0] ← CELL.OUT_CLB_XQ_S</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[12][10]" title="MAIN[12][10]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F2-1">INT: mux CELL.IMUX_CLB_F2 bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[11][10]" title="MAIN[11][10]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[3]-CELL.TIE_0">INT: !pass CELL.SINGLE_H[3] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[10][10]" title="MAIN[10][10]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F2-6">INT: mux CELL.IMUX_CLB_F2 bit 6</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[9][10]" title="MAIN[9][10]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F4-7">INT: mux CELL.IMUX_CLB_F4 bit 7</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[8][10]" title="MAIN[8][10]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F4-4">INT: mux CELL.IMUX_CLB_F4 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[5][10]" title="MAIN[5][10]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G4-2">INT: mux CELL.IMUX_CLB_G4 bit 2</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[4][10]" title="MAIN[4][10]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G4-3">INT: mux CELL.IMUX_CLB_G4 bit 3</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G2-7">INT: mux CELL.IMUX_CLB_G2 bit 7</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[2][10]" title="MAIN[2][10]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G2-8">INT: mux CELL.IMUX_CLB_G2 bit 8</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[1][10]" title="MAIN[1][10]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_C2-5">INT: mux CELL.IMUX_CLB_C2 bit 5</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_C2-7">INT: mux CELL.IMUX_CLB_C2 bit 7</a>
</td>
</tr>

<tr><td>B9</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[35][9]" title="MAIN[35][9]">
<a href="#spartanxl-IO_S0_E-INT-progbuf-CELL.LONG_H[5]-CELL.SINGLE_V[6]">INT: !buffer CELL.LONG_H[5] ← CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[34][9]" title="MAIN[34][9]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[33][9]" title="MAIN[33][9]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[32][9]" title="MAIN[32][9]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[31][9]" title="MAIN[31][9]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[30][9]" title="MAIN[30][9]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[29][9]" title="MAIN[29][9]">
<a href="#spartanxl-IO_S0_E-INT-progbuf-CELL.LONG_V[2]-CELL.SINGLE_H_E[3]">INT: !buffer CELL.LONG_V[2] ← CELL.SINGLE_H_E[3]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[28][9]" title="MAIN[28][9]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_H2[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V0[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#spartanxl-IO_S0_E-INT-progbuf-CELL.LONG_V[4]-CELL.SINGLE_H[5]">INT: !buffer CELL.LONG_V[4] ← CELL.SINGLE_H[5]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[23][9]" title="MAIN[23][9]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[22][9]" title="MAIN[22][9]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_V[4]">INT: !pass CELL.SINGLE_H[5] ← CELL.LONG_V[4]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_H[4]">INT: !pass CELL.SINGLE_V[5] ← CELL.LONG_H[4]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#spartanxl-IO_S0_E-INT-progbuf-CELL.LONG_H[4]-CELL.SINGLE_V[5]">INT: !buffer CELL.LONG_H[4] ← CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#spartanxl-IO_S0_E-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H_E[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H_E[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H_E[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H_E[1] ← CELL.LONG_V[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_SN_I2[1]">INT: !pass CELL.SINGLE_H[5] ← CELL.OUT_IO_SN_I2[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_SN_I2[1]">INT: !pass CELL.DOUBLE_H1[1] ← CELL.OUT_IO_SN_I2[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_SN_I2[1]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_SN_I2[1]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[6]-CELL.TIE_0">INT: !pass CELL.SINGLE_H[6] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F2-0">INT: mux CELL.IMUX_CLB_F2 bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F2-5">INT: mux CELL.IMUX_CLB_F2 bit 5</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F4-3">INT: mux CELL.IMUX_CLB_F4 bit 3</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_F4-5">INT: mux CELL.IMUX_CLB_F4 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G4-0">INT: mux CELL.IMUX_CLB_G4 bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G4-4">INT: mux CELL.IMUX_CLB_G4 bit 4</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G2-1">INT: mux CELL.IMUX_CLB_G2 bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_G2-5">INT: mux CELL.IMUX_CLB_G2 bit 5</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_C2-1">INT: mux CELL.IMUX_CLB_C2 bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_CLB_C2-6">INT: mux CELL.IMUX_CLB_C2 bit 6</a>
</td>
</tr>

<tr><td>B8</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[35][8]" title="MAIN[35][8]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_V[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[34][8]" title="MAIN[34][8]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_H_E[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[33][8]" title="MAIN[33][8]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[32][8]" title="MAIN[32][8]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V[5]">INT: !bipass CELL.SINGLE_H_E[5] = CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[31][8]" title="MAIN[31][8]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_H_E[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_H_E[5]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[30][8]" title="MAIN[30][8]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[29][8]" title="MAIN[29][8]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[28][8]" title="MAIN[28][8]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V0[1]">INT: !bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[27][8]" title="MAIN[27][8]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[26][8]" title="MAIN[26][8]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[0]-CELL.TIE_0">INT: !pass CELL.SINGLE_V[0] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.DOUBLE_H0[1] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_H[0]-CELL.TIE_0">INT: !pass CELL.SINGLE_H[0] ← CELL.TIE_0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[1]-1">INT: mux CELL.LONG_V[1] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_V[5] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.DOUBLE_V0[1] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.DOUBLE_V1[1] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[0]-1">INT: mux CELL.IMUX_IO_OK[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[0]-0">INT: mux CELL.IMUX_IO_OK[0] bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[0]-2">INT: mux CELL.IMUX_IO_OK[0] bit 2</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[0]-3">INT: mux CELL.IMUX_IO_OK[0] bit 3</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[0]-4">INT: mux CELL.IMUX_IO_OK[0] bit 4</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[0]-1">INT: mux CELL.IMUX_IO_IK[0] bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[0]-0">INT: mux CELL.IMUX_IO_IK[0] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[1]-5">INT: mux CELL.IMUX_IO_IK[1] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[1]-4">INT: mux CELL.IMUX_IO_IK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[1]-5">INT: mux CELL.IMUX_IO_OK[1] bit 5</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[1]-4">INT: mux CELL.IMUX_IO_OK[1] bit 4</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[5]-0">INT: mux CELL.LONG_V[5] bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[3]-1">INT: mux CELL.LONG_V[3] bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[3]-0">INT: mux CELL.LONG_V[3] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[0]-1">INT: mux CELL.LONG_IO_H[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[4]-1">INT: mux CELL.LONG_V[4] bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[4]-0">INT: mux CELL.LONG_V[4] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[1]-2">INT: mux CELL.LONG_V[1] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[33][5]" title="MAIN[33][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[1]-0">INT: mux CELL.LONG_V[1] bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[32][5]" title="MAIN[32][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[2]-1">INT: mux CELL.LONG_V[2] bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[2]-2">INT: mux CELL.LONG_V[2] bit 2</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[2]-0">INT: mux CELL.LONG_V[2] bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[0]-1">INT: mux CELL.LONG_V[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[0]-0">INT: mux CELL.LONG_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[0]-2">INT: mux CELL.LONG_V[0] bit 2</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.SINGLE_V[6] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#spartanxl-IO_S0_E-INT-progbuf-CELL.LONG_H[3]-CELL.SINGLE_V[4]">INT: !buffer CELL.LONG_H[3] ← CELL.SINGLE_V[4]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[0]-5">INT: mux CELL.IMUX_IO_OK[0] bit 5</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[0]-2">INT: mux CELL.IMUX_IO_IK[0] bit 2</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[0]-3">INT: mux CELL.IMUX_IO_IK[0] bit 3</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[0]-4">INT: mux CELL.IMUX_IO_IK[0] bit 4</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[0]-5">INT: mux CELL.IMUX_IO_IK[0] bit 5</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[1]-0">INT: mux CELL.IMUX_IO_IK[1] bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[1]-1">INT: mux CELL.IMUX_IO_IK[1] bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[1]-2">INT: mux CELL.IMUX_IO_IK[1] bit 2</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_IK[1]-3">INT: mux CELL.IMUX_IO_IK[1] bit 3</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[1]-0">INT: mux CELL.IMUX_IO_OK[1] bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[1]-2">INT: mux CELL.IMUX_IO_OK[1] bit 2</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[1]-1">INT: mux CELL.IMUX_IO_OK[1] bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_OK[1]-3">INT: mux CELL.IMUX_IO_OK[1] bit 3</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[5]-1">INT: mux CELL.LONG_V[5] bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[5]-2">INT: mux CELL.LONG_V[5] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[3]-2">INT: mux CELL.LONG_V[3] bit 2</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_V[4]-2">INT: mux CELL.LONG_V[4] bit 2</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[3]-1">INT: mux CELL.LONG_IO_H[3] bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[1]-0">INT: mux CELL.IMUX_IO_O1[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[34][4]" title="MAIN[34][4]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_IO_H[3]">INT: !pass CELL.SINGLE_V[6] ← CELL.LONG_IO_H[3]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[33][4]" title="MAIN[33][4]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_IO_H[2]">INT: !pass CELL.SINGLE_V[5] ← CELL.LONG_IO_H[2]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[32][4]" title="MAIN[32][4]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.SINGLE_V[7] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[0]-3">INT: mux CELL.IMUX_IO_O1[0] bit 3</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[0]-0">INT: mux CELL.IMUX_IO_O1[0] bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[0]-6">INT: mux CELL.IMUX_IO_O1[0] bit 6</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[3]-0">INT: mux CELL.LONG_IO_H[3] bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[2]-0">INT: mux CELL.LONG_IO_H[2] bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[2]-1">INT: mux CELL.LONG_IO_H[2] bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[2]-2">INT: mux CELL.LONG_IO_H[2] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[1]-1">INT: mux CELL.LONG_IO_H[1] bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_IO_H[1]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_IO_H[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[0]-0">INT: mux CELL.LONG_IO_H[0] bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_IO_H[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.LONG_IO_H[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#spartanxl-IO_S0_E-IO[0]-DRIVE[0]">IO[0]:  DRIVE bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#spartanxl-IO_S0_E-IO[0]-_5V_TOLERANT">IO[0]:  _5V_TOLERANT</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#spartanxl-IO_S0_E-IO[1]-_5V_TOLERANT">IO[1]:  _5V_TOLERANT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#spartanxl-IO_S0_E-IO[0]-IFF_CE_ENABLE_NO_IQ">IO[0]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[1]-1">INT: mux CELL.IMUX_IO_O1[1] bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[1]-6">INT: mux CELL.IMUX_IO_O1[1] bit 6</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[1]-5">INT: mux CELL.IMUX_IO_O1[1] bit 5</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.DBUF_IO_H[1]-1">INT: mux CELL.DBUF_IO_H[1] bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.DBUF_IO_H[1]-2">INT: mux CELL.DBUF_IO_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.DBUF_IO_H[1]-3">INT: mux CELL.DBUF_IO_H[1] bit 3</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_IO_S0[3]-CELL.DOUBLE_IO_S2[3]">INT: !bipass CELL.DOUBLE_IO_S0[3] = CELL.DOUBLE_IO_S2[3]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_S1[3]">INT: !bipass CELL.SINGLE_V[7] = CELL.DOUBLE_IO_S1[3]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_IO_S0[2]-CELL.DOUBLE_IO_S2[2]">INT: !bipass CELL.DOUBLE_IO_S0[2] = CELL.DOUBLE_IO_S2[2]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[0]-4">INT: mux CELL.IMUX_IO_O1[0] bit 4</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[0]-1">INT: mux CELL.IMUX_IO_O1[0] bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[0]-2">INT: mux CELL.IMUX_IO_O1[0] bit 2</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[0]-5">INT: mux CELL.IMUX_IO_O1[0] bit 5</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_S1[1]">INT: !bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_S1[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S1[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S1[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[1]-3">INT: mux CELL.LONG_IO_H[1] bit 3</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[2]-3">INT: mux CELL.LONG_IO_H[2] bit 3</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.DOUBLE_V0[0] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.DOUBLE_V1[0] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#spartanxl-IO_S0_E-IO[0]-READBACK_I1[0]">IO[0]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#spartanxl-IO_S0_E-IO[1]-READBACK_I2[0]">IO[1]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#spartanxl-IO_S0_E-IO[0]-READBACK_OQ[0]">IO[0]: ! READBACK_OQ bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#spartanxl-IO_S0_E-IO[0]-MUX_T[0]">IO[0]:  MUX_T bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#spartanxl-IO_S0_E-IO[1]-DRIVE[0]">IO[1]:  DRIVE bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#spartanxl-IO_S0_E-IO[1]-MUX_T[0]">IO[1]:  MUX_T bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#spartanxl-IO_S0_E-IO[1]-IFF_CE_ENABLE_NO_IQ">IO[1]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[1]-2">INT: mux CELL.IMUX_IO_O1[1] bit 2</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[1]-3">INT: mux CELL.IMUX_IO_O1[1] bit 3</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_O1[1]-4">INT: mux CELL.IMUX_IO_O1[1] bit 4</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_IO_S2[0]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_S2[0] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_IO_S2[1]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_S2[1] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S2[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S2[3]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_S2[3]">INT: !bipass CELL.SINGLE_V[6] = CELL.DOUBLE_IO_S2[3]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S0[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S0[3]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_S0[2]">INT: !bipass CELL.SINGLE_V[4] = CELL.DOUBLE_IO_S0[2]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S1[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S1[2]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_S1[2]">INT: !bipass CELL.SINGLE_V[5] = CELL.DOUBLE_IO_S1[2]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_S0[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_S0[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S0[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S0[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S2[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S2[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_S2[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_S2[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_IO_S0[0]-CELL.DOUBLE_IO_S2[0]">INT: !bipass CELL.DOUBLE_IO_S0[0] = CELL.DOUBLE_IO_S2[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_S0[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_S0[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S0[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S0[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S1[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#spartanxl-IO_S0_E-IO[0]-READBACK_I2[0]">IO[0]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#spartanxl-IO_S0_E-IO[1]-READBACK_I1[0]">IO[1]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#spartanxl-IO_S0_E-IO[1]-READBACK_OQ[0]">IO[1]: ! READBACK_OQ bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[1]-2">INT: mux CELL.LONG_IO_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#spartanxl-IO_S0_E-IO[1]-IFF_CE_ENABLE">IO[1]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#spartanxl-IO_S0_E-IO[1]-OFF_CE_ENABLE">IO[1]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[1]-5">INT: mux CELL.IMUX_IO_T[1] bit 5</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_IO_S0[0]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_S0[0] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_IO_S0[1]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_S0[1] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.DBUF_IO_H[0]-2">INT: mux CELL.DBUF_IO_H[0] bit 2</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.DBUF_IO_H[0]-3">INT: mux CELL.DBUF_IO_H[0] bit 3</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[0]-3">INT: mux CELL.IMUX_IO_T[0] bit 3</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[0]-7">INT: mux CELL.IMUX_IO_T[0] bit 7</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[0]-2">INT: mux CELL.IMUX_IO_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[0]-6">INT: mux CELL.IMUX_IO_T[0] bit 6</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[1]-3">INT: mux CELL.IMUX_IO_T[1] bit 3</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[1]-6">INT: mux CELL.IMUX_IO_T[1] bit 6</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[1]-0">INT: mux CELL.IMUX_IO_T[1] bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_IO_S2[3]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_S2[3] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_IO_S2[2]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_S2[2] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.DBUF_IO_H[1]-0">INT: mux CELL.DBUF_IO_H[1] bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_S0[3]">INT: !bipass CELL.SINGLE_V[6] = CELL.DOUBLE_IO_S0[3]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S1[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S1[3]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S2[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S2[2]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_S2[2]">INT: !bipass CELL.SINGLE_V[4] = CELL.DOUBLE_IO_S2[2]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S0[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S0[2]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S2[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S2[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_S2[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_S2[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.DOUBLE_IO_S0[1]-CELL.DOUBLE_IO_S2[1]">INT: !bipass CELL.DOUBLE_IO_S0[1] = CELL.DOUBLE_IO_S2[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#spartanxl-IO_S0_E-IO[0]-OFF_SRVAL[0]">IO[0]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#spartanxl-IO_S0_E-IO[0]-PULL[0]">IO[0]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#spartanxl-IO_S0_E-IO[0]-PULL[1]">IO[0]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#spartanxl-IO_S0_E-IO[0]-SYNC_D[0]">IO[0]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#spartanxl-IO_S0_E-IO[0]-IFF_D[0]">IO[0]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#spartanxl-IO_S0_E-IO[0]-IFF_CE_ENABLE">IO[0]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#spartanxl-IO_S0_E-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_S1[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_S1[0]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.LONG_IO_H[1]-0">INT: mux CELL.LONG_IO_H[1] bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#spartanxl-IO_S0_E-IO[1]-IFF_D[1]">IO[1]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#spartanxl-IO_S0_E-IO[1]-MUX_I1[0]">IO[1]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#spartanxl-IO_S0_E-IO[1]-IFF_D[0]">IO[1]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#spartanxl-IO_S0_E-IO[1]-PULL[1]">IO[1]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#spartanxl-IO_S0_E-IO[1]-PULL[0]">IO[1]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#spartanxl-IO_S0_E-IO[1]-OFF_SRVAL[0]">IO[1]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_IO_S0[3]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_S0[3] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#spartanxl-IO_S0_E-INT-pass-CELL.DOUBLE_IO_S0[2]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_S0[2] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.DBUF_IO_H[0]-0">INT: mux CELL.DBUF_IO_H[0] bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.DBUF_IO_H[0]-1">INT: mux CELL.DBUF_IO_H[0] bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[0]-4">INT: mux CELL.IMUX_IO_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[0]-1">INT: mux CELL.IMUX_IO_T[0] bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[0]-0">INT: mux CELL.IMUX_IO_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[1]-2">INT: mux CELL.IMUX_IO_T[1] bit 2</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[1]-4">INT: mux CELL.IMUX_IO_T[1] bit 4</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[1]-1">INT: mux CELL.IMUX_IO_T[1] bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[1]-7">INT: mux CELL.IMUX_IO_T[1] bit 7</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#spartanxl-IO_S0_E-IO[0]-inpinv-T">IO[0]: !invert T</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#spartanxl-IO_S0_E-IO[0]-SLEW[0]">IO[0]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#spartanxl-IO_S0_E-IO[0]-inpinv-OK">IO[0]: !invert OK</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#spartanxl-IO_S0_E-IO[0]-MUX_O[0]">IO[0]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#spartanxl-IO_S0_E-IO[0]-OFF_CE_ENABLE">IO[0]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[29][0]" title="MAIN[29][0]">
<a href="#spartanxl-IO_S0_E-IO[0]-MUX_O[1]">IO[0]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#spartanxl-IO_S0_E-IO[0]-MUX_O[3]">IO[0]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#spartanxl-IO_S0_E-IO[0]-MUX_O[2]">IO[0]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#spartanxl-IO_S0_E-IO[0]-MUX_OFF_D[0]">IO[0]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#spartanxl-IO_S0_E-IO[0]-OFF_D_INV">IO[0]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#spartanxl-IO_S0_E-IO[0]-OFF_USED">IO[0]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#spartanxl-IO_S0_E-IO[0]-IFF_SRVAL[0]">IO[0]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#spartanxl-IO_S0_E-IO[0]-inpinv-IK">IO[0]: !invert IK</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#spartanxl-IO_S0_E-IO[0]-MUX_I2[1]">IO[0]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#spartanxl-IO_S0_E-IO[0]-MUX_I2[0]">IO[0]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#spartanxl-IO_S0_E-IO[0]-MUX_I1[1]">IO[0]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#spartanxl-IO_S0_E-IO[0]-IFF_D[1]">IO[0]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#spartanxl-IO_S0_E-IO[0]-MUX_I1[0]">IO[0]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#spartanxl-IO_S0_E-IO[1]-MUX_I1[1]">IO[1]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#spartanxl-IO_S0_E-IO[1]-MUX_I2[1]">IO[1]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#spartanxl-IO_S0_E-IO[1]-MUX_I2[0]">IO[1]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#spartanxl-IO_S0_E-IO[1]-inpinv-IK">IO[1]: !invert IK</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#spartanxl-IO_S0_E-IO[1]-IFF_SRVAL[0]">IO[1]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#spartanxl-IO_S0_E-IO[1]-SYNC_D[0]">IO[1]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#spartanxl-IO_S0_E-IO[1]-OFF_USED">IO[1]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#spartanxl-IO_S0_E-IO[1]-OFF_D_INV">IO[1]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#spartanxl-IO_S0_E-IO[1]-MUX_OFF_D[0]">IO[1]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#spartanxl-IO_S0_E-IO[1]-MUX_O[1]">IO[1]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#spartanxl-IO_S0_E-INT-mux-CELL.IMUX_IO_T[0]-5">INT: mux CELL.IMUX_IO_T[0] bit 5</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#spartanxl-IO_S0_E-IO[1]-MUX_O[0]">IO[1]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#spartanxl-IO_S0_E-IO[1]-MUX_O[3]">IO[1]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#spartanxl-IO_S0_E-IO[1]-MUX_O[2]">IO[1]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#spartanxl-IO_S0_E-IO[1]-inpinv-OK">IO[1]: !invert OK</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#spartanxl-IO_S0_E-IO[1]-SLEW[0]">IO[1]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_S0_E-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#spartanxl-IO_S0_E-IO[1]-inpinv-T">IO[1]: !invert T</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S0_E rect MAIN_E</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="41">Frame</th></tr>

<tr>
<th>F40</th>
<th>F39</th>
<th>F38</th>
<th>F37</th>
<th>F36</th>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_s1"><a class="header" href="#tile-io_s1">Tile IO_S1</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-10"><a class="header" href="#switchbox-int-10">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_CIN</td><td>CELL.LONG_V[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_S1-INT-progbuf-CELL.LONG_H[3]-CELL.SINGLE_V[4]"><td>CELL.LONG_H[3]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[24][5]">!MAIN[24][5]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-progbuf-CELL.LONG_H[4]-CELL.SINGLE_V[5]"><td>CELL.LONG_H[4]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[20][9]">!MAIN[20][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-progbuf-CELL.LONG_H[5]-CELL.SINGLE_V[6]"><td>CELL.LONG_H[5]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[35][9]">!MAIN[35][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H_E[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[19][9]">!MAIN[19][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H_E[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[33][11]">!MAIN[33][11]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-progbuf-CELL.LONG_V[2]-CELL.SINGLE_H_E[3]"><td>CELL.LONG_V[2]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[29][9]">!MAIN[29][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-progbuf-CELL.LONG_V[3]-CELL.SINGLE_H[4]"><td>CELL.LONG_V[3]</td><td>CELL.SINGLE_H[4]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[19][12]">!MAIN[19][12]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-progbuf-CELL.LONG_V[4]-CELL.SINGLE_H[5]"><td>CELL.LONG_V[4]</td><td>CELL.SINGLE_H[5]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[26][9]">!MAIN[26][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-progbuf-CELL.LONG_V[5]-CELL.SINGLE_H[6]"><td>CELL.LONG_V[5]</td><td>CELL.SINGLE_H[6]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[30][11]">!MAIN[30][11]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[0]-CELL.TIE_0"><td>CELL.SINGLE_H[0]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S1-bit-MAIN[12][8]">!MAIN[12][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[14][8]">!MAIN[14][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_SN_I2[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_SN_I2[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[15][9]">!MAIN[15][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_CLB_XQ_S"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_CLB_XQ_S</td><td><a href="#spartanxl-IO_S1-bit-MAIN[14][10]">!MAIN[14][10]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[3]-CELL.TIE_0"><td>CELL.SINGLE_H[3]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S1-bit-MAIN[11][10]">!MAIN[11][10]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_X_S"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_CLB_X_S</td><td><a href="#spartanxl-IO_S1-bit-MAIN[13][12]">!MAIN[13][12]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[4]-CELL.LONG_V[3]"><td>CELL.SINGLE_H[4]</td><td>CELL.LONG_V[3]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[20][12]">!MAIN[20][12]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[15][8]">!MAIN[15][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_V[4]"><td>CELL.SINGLE_H[5]</td><td>CELL.LONG_V[4]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[22][9]">!MAIN[22][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_SN_I2[1]"><td>CELL.SINGLE_H[5]</td><td>CELL.OUT_IO_SN_I2[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[17][9]">!MAIN[17][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[6]-CELL.TIE_0"><td>CELL.SINGLE_H[6]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S1-bit-MAIN[13][9]">!MAIN[13][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_V[5]"><td>CELL.SINGLE_H[6]</td><td>CELL.LONG_V[5]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[29][12]">!MAIN[29][12]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_CLB_XQ_S"><td>CELL.SINGLE_H[6]</td><td>CELL.OUT_CLB_XQ_S</td><td><a href="#spartanxl-IO_S1-bit-MAIN[15][10]">!MAIN[15][10]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[7]-CELL.TIE_0"><td>CELL.SINGLE_H[7]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S1-bit-MAIN[12][12]">!MAIN[12][12]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_CLB_X_S"><td>CELL.SINGLE_H[7]</td><td>CELL.OUT_CLB_X_S</td><td><a href="#spartanxl-IO_S1-bit-MAIN[14][12]">!MAIN[14][12]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_H_E[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.LONG_V[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[18][9]">!MAIN[18][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_H_E[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.LONG_V[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[35][12]">!MAIN[35][12]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_H_E[3]-CELL.LONG_V[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.LONG_V[2]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[34][10]">!MAIN[34][10]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[0]-CELL.TIE_0"><td>CELL.SINGLE_V[0]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S1-bit-MAIN[22][8]">!MAIN[22][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_SN_I2_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_S1-bit-MAIN[22][5]">!MAIN[22][5]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_IO_H[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.LONG_IO_H[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[22][6]">!MAIN[22][6]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_IO_H[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_IO_H[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_IO_SN_I1[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[25][4]">!MAIN[25][4]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_SN_I1_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_S1-bit-MAIN[29][4]">!MAIN[29][4]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[4]-CELL.LONG_H[3]"><td>CELL.SINGLE_V[4]</td><td>CELL.LONG_H[3]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[21][10]">!MAIN[21][10]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_SN_I2_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_S1-bit-MAIN[35][6]">!MAIN[35][6]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_H[4]"><td>CELL.SINGLE_V[5]</td><td>CELL.LONG_H[4]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[21][9]">!MAIN[21][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_IO_H[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.LONG_IO_H[2]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[33][4]">!MAIN[33][4]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_V[5]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[32][6]">!MAIN[32][6]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_H[5]"><td>CELL.SINGLE_V[6]</td><td>CELL.LONG_H[5]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[35][10]">!MAIN[35][10]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_IO_H[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.LONG_IO_H[3]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[34][4]">!MAIN[34][4]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_IO_SN_I1[0]"><td>CELL.SINGLE_V[6]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[7]-CELL.TIE_0"><td>CELL.SINGLE_V[7]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S1-bit-MAIN[21][12]">!MAIN[21][12]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_IO_SN_I1_E1"><td>CELL.SINGLE_V[7]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_S1-bit-MAIN[32][4]">!MAIN[32][4]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_CLB_XQ_S"><td>CELL.DOUBLE_H0[0]</td><td>CELL.OUT_CLB_XQ_S</td><td><a href="#spartanxl-IO_S1-bit-MAIN[13][10]">!MAIN[13][10]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_SN_I2[0]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[13][8]">!MAIN[13][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_CLB_X_S"><td>CELL.DOUBLE_H1[0]</td><td>CELL.OUT_CLB_X_S</td><td><a href="#spartanxl-IO_S1-bit-MAIN[15][12]">!MAIN[15][12]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_SN_I2[1]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.OUT_IO_SN_I2[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[16][9]">!MAIN[16][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_IO_SN_I1_E1"><td>CELL.DOUBLE_V0[0]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_S1-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_SN_I2[0]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[31][6]">!MAIN[31][6]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_IO_SN_I1[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[20][3]">!MAIN[20][3]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_SN_I2_E1"><td>CELL.DOUBLE_V1[1]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_S1-bit-MAIN[30][6]">!MAIN[30][6]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.DOUBLE_IO_S0[0]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_S0[0]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[10][2]">!MAIN[10][2]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.DOUBLE_IO_S0[1]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_S0[1]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[9][2]">!MAIN[9][2]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.DOUBLE_IO_S0[2]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_S0[2]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[9][1]">!MAIN[9][1]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.DOUBLE_IO_S0[3]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_S0[3]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.DOUBLE_IO_S2[0]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_S2[0]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[35][2]">!MAIN[35][2]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.DOUBLE_IO_S2[1]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_S2[1]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[34][2]">!MAIN[34][2]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.DOUBLE_IO_S2[2]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_S2[2]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[34][1]">!MAIN[34][1]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-pass-CELL.DOUBLE_IO_S2[3]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_S2[3]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[35][1]">!MAIN[35][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[21][8]">!MAIN[21][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[17][8]">!MAIN[17][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[25][8]">!MAIN[25][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[24][8]">!MAIN[24][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[23][8]">!MAIN[23][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[27][11]">!MAIN[27][11]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[26][11]">!MAIN[26][11]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[28][11]">!MAIN[28][11]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[26][10]">!MAIN[26][10]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[23][10]">!MAIN[23][10]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[25][10]">!MAIN[25][10]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[31][9]">!MAIN[31][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[34][9]">!MAIN[34][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[30][9]">!MAIN[30][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_H_E[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_H_E[5]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[31][8]">!MAIN[31][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[30][8]">!MAIN[30][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[33][8]">!MAIN[33][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_H_E[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_H_E[6]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[30][10]">!MAIN[30][10]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[31][11]">!MAIN[31][11]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[31][10]">!MAIN[31][10]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_H_E[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_H_E[7]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[33][12]">!MAIN[33][12]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_V[7]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[30][12]">!MAIN[30][12]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[32][11]">!MAIN[32][11]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[20][8]">!MAIN[20][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[19][8]">!MAIN[19][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[24][9]">!MAIN[24][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[25][9]">!MAIN[25][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[26][12]">!MAIN[26][12]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[27][12]">!MAIN[27][12]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[27][10]">!MAIN[27][10]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[28][10]">!MAIN[28][10]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[34][11]">!MAIN[34][11]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[32][9]">!MAIN[32][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V[5]"><td>CELL.SINGLE_H_E[5]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[32][8]">!MAIN[32][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_H_E[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[34][8]">!MAIN[34][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V[6]"><td>CELL.SINGLE_H_E[6]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[29][10]">!MAIN[29][10]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_H_E[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[32][10]">!MAIN[32][10]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V[7]"><td>CELL.SINGLE_H_E[7]</td><td>CELL.SINGLE_V[7]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[32][12]">!MAIN[32][12]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_H_E[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[34][12]">!MAIN[34][12]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[16][8]">!MAIN[16][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_S1[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.DOUBLE_IO_S1[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[23][9]">!MAIN[23][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_S0[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.DOUBLE_IO_S0[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[22][2]">!MAIN[22][2]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_S2[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.DOUBLE_IO_S2[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[24][2]">!MAIN[24][2]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[25][12]">!MAIN[25][12]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_S1[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.DOUBLE_IO_S1[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[25][3]">!MAIN[25][3]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[22][10]">!MAIN[22][10]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_S0[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.DOUBLE_IO_S0[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[27][2]">!MAIN[27][2]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_S2[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.DOUBLE_IO_S2[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[26][1]">!MAIN[26][1]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[33][9]">!MAIN[33][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_S1[2]"><td>CELL.SINGLE_V[4]</td><td>CELL.DOUBLE_IO_S1[2]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[28][2]">!MAIN[28][2]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_V[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[35][8]">!MAIN[35][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_S0[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.DOUBLE_IO_S0[2]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[30][2]">!MAIN[30][2]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_S2[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.DOUBLE_IO_S2[2]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[29][1]">!MAIN[29][1]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_V[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[33][10]">!MAIN[33][10]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_S1[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.DOUBLE_IO_S1[3]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[31][3]">!MAIN[31][3]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_V[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[31][12]">!MAIN[31][12]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_S0[3]"><td>CELL.SINGLE_V[7]</td><td>CELL.DOUBLE_IO_S0[3]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[32][1]">!MAIN[32][1]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_S2[3]"><td>CELL.SINGLE_V[7]</td><td>CELL.DOUBLE_IO_S2[3]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[32][2]">!MAIN[32][2]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_H2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_H2[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[24][12]">!MAIN[24][12]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V0[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_V0[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[22][12]">!MAIN[22][12]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[23][12]">!MAIN[23][12]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_H2[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_H2[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[28][9]">!MAIN[28][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V0[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_V0[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[27][9]">!MAIN[27][9]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[26][8]">!MAIN[26][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V0[0]"><td>CELL.DOUBLE_H2[0]</td><td>CELL.DOUBLE_V0[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[24][10]">!MAIN[24][10]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_H2[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[24][11]">!MAIN[24][11]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V0[1]"><td>CELL.DOUBLE_H2[1]</td><td>CELL.DOUBLE_V0[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[28][8]">!MAIN[28][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_H2[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[29][8]">!MAIN[29][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[22][11]">!MAIN[22][11]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S0[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_S0[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[26][2]">!MAIN[26][2]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S1[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_S1[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[24][3]">!MAIN[24][3]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S2[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_S2[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[27][1]">!MAIN[27][1]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[27][8]">!MAIN[27][8]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S0[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_S0[2]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[28][1]">!MAIN[28][1]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S1[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_S1[2]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[29][2]">!MAIN[29][2]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S2[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_S2[2]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[30][1]">!MAIN[30][1]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S0[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_S0[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[21][2]">!MAIN[21][2]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S1[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_S1[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[20][2]">!MAIN[20][2]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S2[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_S2[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[25][2]">!MAIN[25][2]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S0[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_S0[3]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[31][2]">!MAIN[31][2]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S1[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_S1[3]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[31][1]">!MAIN[31][1]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S2[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_S2[3]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[33][2]">!MAIN[33][2]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_IO_S0[0]-CELL.DOUBLE_IO_S2[0]"><td>CELL.DOUBLE_IO_S0[0]</td><td>CELL.DOUBLE_IO_S2[0]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[23][2]">!MAIN[23][2]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_IO_S0[1]-CELL.DOUBLE_IO_S2[1]"><td>CELL.DOUBLE_IO_S0[1]</td><td>CELL.DOUBLE_IO_S2[1]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[25][1]">!MAIN[25][1]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_IO_S0[2]-CELL.DOUBLE_IO_S2[2]"><td>CELL.DOUBLE_IO_S0[2]</td><td>CELL.DOUBLE_IO_S2[2]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[30][3]">!MAIN[30][3]</a></td></tr>

<tr id="spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_IO_S0[3]-CELL.DOUBLE_IO_S2[3]"><td>CELL.DOUBLE_IO_S0[3]</td><td>CELL.DOUBLE_IO_S2[3]</td><td><a href="#spartanxl-IO_S1-bit-MAIN[32][3]">!MAIN[32][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes DBUF_IO_H[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.DBUF_IO_H[0]-3"><a href="#spartanxl-IO_S1-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.DBUF_IO_H[0]-2"><a href="#spartanxl-IO_S1-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.DBUF_IO_H[0]-1"><a href="#spartanxl-IO_S1-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.DBUF_IO_H[0]-0"><a href="#spartanxl-IO_S1-bit-MAIN[8][1]">MAIN[8][1]</a></td><td>CELL.DBUF_IO_H[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_S0[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_S0[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes DBUF_IO_H[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.DBUF_IO_H[1]-3"><a href="#spartanxl-IO_S1-bit-MAIN[33][3]">MAIN[33][3]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.DBUF_IO_H[1]-2"><a href="#spartanxl-IO_S1-bit-MAIN[34][3]">MAIN[34][3]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.DBUF_IO_H[1]-1"><a href="#spartanxl-IO_S1-bit-MAIN[35][3]">MAIN[35][3]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.DBUF_IO_H[1]-0"><a href="#spartanxl-IO_S1-bit-MAIN[33][1]">MAIN[33][1]</a></td><td>CELL.DBUF_IO_H[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S2[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_S2[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_S2[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S2[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes LONG_V[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_V[0]-2"><a href="#spartanxl-IO_S1-bit-MAIN[26][5]">MAIN[26][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_V[0]-1"><a href="#spartanxl-IO_S1-bit-MAIN[29][5]">MAIN[29][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_V[0]-0"><a href="#spartanxl-IO_S1-bit-MAIN[27][5]">MAIN[27][5]</a></td><td>CELL.LONG_V[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes LONG_V[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_V[1]-2"><a href="#spartanxl-IO_S1-bit-MAIN[35][5]">MAIN[35][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_V[1]-1"><a href="#spartanxl-IO_S1-bit-MAIN[34][6]">MAIN[34][6]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_V[1]-0"><a href="#spartanxl-IO_S1-bit-MAIN[33][5]">MAIN[33][5]</a></td><td>CELL.LONG_V[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes LONG_V[2]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_V[2]-2"><a href="#spartanxl-IO_S1-bit-MAIN[31][5]">MAIN[31][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_V[2]-1"><a href="#spartanxl-IO_S1-bit-MAIN[32][5]">MAIN[32][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_V[2]-0"><a href="#spartanxl-IO_S1-bit-MAIN[30][5]">MAIN[30][5]</a></td><td>CELL.LONG_V[2]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes LONG_V[3]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_V[3]-2"><a href="#spartanxl-IO_S1-bit-MAIN[6][5]">MAIN[6][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_V[3]-1"><a href="#spartanxl-IO_S1-bit-MAIN[7][6]">MAIN[7][6]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_V[3]-0"><a href="#spartanxl-IO_S1-bit-MAIN[6][6]">MAIN[6][6]</a></td><td>CELL.LONG_V[3]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes LONG_V[4]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_V[4]-2"><a href="#spartanxl-IO_S1-bit-MAIN[5][5]">MAIN[5][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_V[4]-1"><a href="#spartanxl-IO_S1-bit-MAIN[2][6]">MAIN[2][6]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_V[4]-0"><a href="#spartanxl-IO_S1-bit-MAIN[1][6]">MAIN[1][6]</a></td><td>CELL.LONG_V[4]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes LONG_V[5]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_V[5]-2"><a href="#spartanxl-IO_S1-bit-MAIN[8][5]">MAIN[8][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_V[5]-1"><a href="#spartanxl-IO_S1-bit-MAIN[9][5]">MAIN[9][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_V[5]-0"><a href="#spartanxl-IO_S1-bit-MAIN[8][6]">MAIN[8][6]</a></td><td>CELL.LONG_V[5]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes LONG_IO_H[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[0]-1"><a href="#spartanxl-IO_S1-bit-MAIN[4][6]">MAIN[4][6]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[0]-0"><a href="#spartanxl-IO_S1-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes LONG_IO_H[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[1]-3"><a href="#spartanxl-IO_S1-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[1]-2"><a href="#spartanxl-IO_S1-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[1]-1"><a href="#spartanxl-IO_S1-bit-MAIN[18][4]">MAIN[18][4]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[1]-0"><a href="#spartanxl-IO_S1-bit-MAIN[17][1]">MAIN[17][1]</a></td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes LONG_IO_H[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[2]-3"><a href="#spartanxl-IO_S1-bit-MAIN[22][3]">MAIN[22][3]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[2]-2"><a href="#spartanxl-IO_S1-bit-MAIN[20][4]">MAIN[20][4]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[2]-1"><a href="#spartanxl-IO_S1-bit-MAIN[21][4]">MAIN[21][4]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[2]-0"><a href="#spartanxl-IO_S1-bit-MAIN[22][4]">MAIN[22][4]</a></td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes LONG_IO_H[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[3]-1"><a href="#spartanxl-IO_S1-bit-MAIN[4][5]">MAIN[4][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[3]-0"><a href="#spartanxl-IO_S1-bit-MAIN[23][4]">MAIN[23][4]</a></td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes IMUX_CLB_F2</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F2-7"><a href="#spartanxl-IO_S1-bit-MAIN[10][12]">MAIN[10][12]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F2-6"><a href="#spartanxl-IO_S1-bit-MAIN[10][10]">MAIN[10][10]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F2-5"><a href="#spartanxl-IO_S1-bit-MAIN[11][9]">MAIN[11][9]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F2-4"><a href="#spartanxl-IO_S1-bit-MAIN[11][11]">MAIN[11][11]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F2-3"><a href="#spartanxl-IO_S1-bit-MAIN[11][12]">MAIN[11][12]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F2-2"><a href="#spartanxl-IO_S1-bit-MAIN[12][11]">MAIN[12][11]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F2-1"><a href="#spartanxl-IO_S1-bit-MAIN[12][10]">MAIN[12][10]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F2-0"><a href="#spartanxl-IO_S1-bit-MAIN[12][9]">MAIN[12][9]</a></td><td>CELL.IMUX_CLB_F2</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_N.LONG_H_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_N.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[7]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes IMUX_CLB_F4</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F4-7"><a href="#spartanxl-IO_S1-bit-MAIN[9][10]">MAIN[9][10]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F4-6"><a href="#spartanxl-IO_S1-bit-MAIN[9][11]">MAIN[9][11]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F4-5"><a href="#spartanxl-IO_S1-bit-MAIN[8][9]">MAIN[8][9]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F4-4"><a href="#spartanxl-IO_S1-bit-MAIN[8][10]">MAIN[8][10]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F4-3"><a href="#spartanxl-IO_S1-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F4-2"><a href="#spartanxl-IO_S1-bit-MAIN[8][12]">MAIN[8][12]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F4-1"><a href="#spartanxl-IO_S1-bit-MAIN[9][12]">MAIN[9][12]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F4-0"><a href="#spartanxl-IO_S1-bit-MAIN[10][11]">MAIN[10][11]</a></td><td>CELL.IMUX_CLB_F4</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_N.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_H[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL_N.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes IMUX_CLB_G2</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G2-8"><a href="#spartanxl-IO_S1-bit-MAIN[2][10]">MAIN[2][10]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G2-7"><a href="#spartanxl-IO_S1-bit-MAIN[3][10]">MAIN[3][10]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G2-6"><a href="#spartanxl-IO_S1-bit-MAIN[3][12]">MAIN[3][12]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G2-5"><a href="#spartanxl-IO_S1-bit-MAIN[2][9]">MAIN[2][9]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G2-4"><a href="#spartanxl-IO_S1-bit-MAIN[3][11]">MAIN[3][11]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G2-3"><a href="#spartanxl-IO_S1-bit-MAIN[2][11]">MAIN[2][11]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G2-2"><a href="#spartanxl-IO_S1-bit-MAIN[2][12]">MAIN[2][12]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G2-1"><a href="#spartanxl-IO_S1-bit-MAIN[3][9]">MAIN[3][9]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G2-0"><a href="#spartanxl-IO_S1-bit-MAIN[4][11]">MAIN[4][11]</a></td><td>CELL.IMUX_CLB_G2</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SPECIAL_CLB_COUT0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL_N.LONG_H_BUF[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL_N.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes IMUX_CLB_G4</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G4-7"><a href="#spartanxl-IO_S1-bit-MAIN[5][12]">MAIN[5][12]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G4-6"><a href="#spartanxl-IO_S1-bit-MAIN[4][12]">MAIN[4][12]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G4-5"><a href="#spartanxl-IO_S1-bit-MAIN[6][11]">MAIN[6][11]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G4-4"><a href="#spartanxl-IO_S1-bit-MAIN[4][9]">MAIN[4][9]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G4-3"><a href="#spartanxl-IO_S1-bit-MAIN[4][10]">MAIN[4][10]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G4-2"><a href="#spartanxl-IO_S1-bit-MAIN[5][10]">MAIN[5][10]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G4-1"><a href="#spartanxl-IO_S1-bit-MAIN[5][11]">MAIN[5][11]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G4-0"><a href="#spartanxl-IO_S1-bit-MAIN[5][9]">MAIN[5][9]</a></td><td>CELL.IMUX_CLB_G4</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_N.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_N.LONG_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes IMUX_CLB_C2</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_C2-7"><a href="#spartanxl-IO_S1-bit-MAIN[0][10]">MAIN[0][10]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_C2-6"><a href="#spartanxl-IO_S1-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_C2-5"><a href="#spartanxl-IO_S1-bit-MAIN[1][10]">MAIN[1][10]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_C2-4"><a href="#spartanxl-IO_S1-bit-MAIN[1][12]">MAIN[1][12]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_C2-3"><a href="#spartanxl-IO_S1-bit-MAIN[0][11]">MAIN[0][11]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_C2-2"><a href="#spartanxl-IO_S1-bit-MAIN[0][12]">MAIN[0][12]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_C2-1"><a href="#spartanxl-IO_S1-bit-MAIN[1][9]">MAIN[1][9]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_C2-0"><a href="#spartanxl-IO_S1-bit-MAIN[1][11]">MAIN[1][11]</a></td><td>CELL.IMUX_CLB_C2</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL_N.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_N.LONG_H_BUF[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes IMUX_IO_O1[0]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[0]-6"><a href="#spartanxl-IO_S1-bit-MAIN[26][4]">MAIN[26][4]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[0]-5"><a href="#spartanxl-IO_S1-bit-MAIN[26][3]">MAIN[26][3]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[0]-4"><a href="#spartanxl-IO_S1-bit-MAIN[29][3]">MAIN[29][3]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[0]-3"><a href="#spartanxl-IO_S1-bit-MAIN[28][4]">MAIN[28][4]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[0]-2"><a href="#spartanxl-IO_S1-bit-MAIN[27][3]">MAIN[27][3]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[0]-1"><a href="#spartanxl-IO_S1-bit-MAIN[28][3]">MAIN[28][3]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[0]-0"><a href="#spartanxl-IO_S1-bit-MAIN[27][4]">MAIN[27][4]</a></td><td>CELL.IMUX_IO_O1[0]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes IMUX_IO_O1[1]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[1]-6"><a href="#spartanxl-IO_S1-bit-MAIN[1][4]">MAIN[1][4]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[1]-5"><a href="#spartanxl-IO_S1-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[1]-4"><a href="#spartanxl-IO_S1-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[1]-3"><a href="#spartanxl-IO_S1-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[1]-2"><a href="#spartanxl-IO_S1-bit-MAIN[2][3]">MAIN[2][3]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[1]-1"><a href="#spartanxl-IO_S1-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[1]-0"><a href="#spartanxl-IO_S1-bit-MAIN[3][5]">MAIN[3][5]</a></td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_E.DOUBLE_V0[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_E.DOUBLE_V1[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_E.LONG_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL_E.LONG_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes IMUX_IO_OK[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[0]-5"><a href="#spartanxl-IO_S1-bit-MAIN[23][5]">MAIN[23][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[0]-4"><a href="#spartanxl-IO_S1-bit-MAIN[23][6]">MAIN[23][6]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[0]-3"><a href="#spartanxl-IO_S1-bit-MAIN[24][6]">MAIN[24][6]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[0]-2"><a href="#spartanxl-IO_S1-bit-MAIN[25][6]">MAIN[25][6]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[0]-1"><a href="#spartanxl-IO_S1-bit-MAIN[28][6]">MAIN[28][6]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[0]-0"><a href="#spartanxl-IO_S1-bit-MAIN[26][6]">MAIN[26][6]</a></td><td>CELL.IMUX_IO_OK[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes IMUX_IO_OK[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[1]-5"><a href="#spartanxl-IO_S1-bit-MAIN[11][6]">MAIN[11][6]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[1]-4"><a href="#spartanxl-IO_S1-bit-MAIN[10][6]">MAIN[10][6]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[1]-3"><a href="#spartanxl-IO_S1-bit-MAIN[10][5]">MAIN[10][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[1]-2"><a href="#spartanxl-IO_S1-bit-MAIN[12][5]">MAIN[12][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[1]-1"><a href="#spartanxl-IO_S1-bit-MAIN[11][5]">MAIN[11][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[1]-0"><a href="#spartanxl-IO_S1-bit-MAIN[13][5]">MAIN[13][5]</a></td><td>CELL.IMUX_IO_OK[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_E.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes IMUX_IO_IK[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[0]-5"><a href="#spartanxl-IO_S1-bit-MAIN[18][5]">MAIN[18][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[0]-4"><a href="#spartanxl-IO_S1-bit-MAIN[19][5]">MAIN[19][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[0]-3"><a href="#spartanxl-IO_S1-bit-MAIN[20][5]">MAIN[20][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[0]-2"><a href="#spartanxl-IO_S1-bit-MAIN[21][5]">MAIN[21][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[0]-1"><a href="#spartanxl-IO_S1-bit-MAIN[19][6]">MAIN[19][6]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[0]-0"><a href="#spartanxl-IO_S1-bit-MAIN[18][6]">MAIN[18][6]</a></td><td>CELL.IMUX_IO_IK[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes IMUX_IO_IK[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[1]-5"><a href="#spartanxl-IO_S1-bit-MAIN[16][6]">MAIN[16][6]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[1]-4"><a href="#spartanxl-IO_S1-bit-MAIN[14][6]">MAIN[14][6]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[1]-3"><a href="#spartanxl-IO_S1-bit-MAIN[14][5]">MAIN[14][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[1]-2"><a href="#spartanxl-IO_S1-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[1]-1"><a href="#spartanxl-IO_S1-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[1]-0"><a href="#spartanxl-IO_S1-bit-MAIN[17][5]">MAIN[17][5]</a></td><td>CELL.IMUX_IO_IK[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_E.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes IMUX_IO_T[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[0]-7"><a href="#spartanxl-IO_S1-bit-MAIN[5][2]">MAIN[5][2]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[0]-6"><a href="#spartanxl-IO_S1-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[0]-5"><a href="#spartanxl-IO_S1-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[0]-4"><a href="#spartanxl-IO_S1-bit-MAIN[6][1]">MAIN[6][1]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[0]-3"><a href="#spartanxl-IO_S1-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[0]-2"><a href="#spartanxl-IO_S1-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[0]-1"><a href="#spartanxl-IO_S1-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[0]-0"><a href="#spartanxl-IO_S1-bit-MAIN[4][1]">MAIN[4][1]</a></td><td>CELL.IMUX_IO_T[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 switchbox INT muxes IMUX_IO_T[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[1]-7"><a href="#spartanxl-IO_S1-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[1]-6"><a href="#spartanxl-IO_S1-bit-MAIN[1][2]">MAIN[1][2]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[1]-5"><a href="#spartanxl-IO_S1-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[1]-4"><a href="#spartanxl-IO_S1-bit-MAIN[2][1]">MAIN[2][1]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[1]-3"><a href="#spartanxl-IO_S1-bit-MAIN[2][2]">MAIN[2][2]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[1]-2"><a href="#spartanxl-IO_S1-bit-MAIN[3][1]">MAIN[3][1]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[1]-1"><a href="#spartanxl-IO_S1-bit-MAIN[1][1]">MAIN[1][1]</a></td><td id="spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[1]-0"><a href="#spartanxl-IO_S1-bit-MAIN[0][2]">MAIN[0][2]</a></td><td>CELL.IMUX_IO_T[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S1[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-10"><a class="header" href="#bels-io-10">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>IK</td><td>in</td><td id="spartanxl-IO_S1-IO[0]-inpinv-IK">CELL.IMUX_IO_IK[0] invert by <a href="#spartanxl-IO_S1-bit-MAIN[22][0]">!MAIN[22][0]</a></td><td id="spartanxl-IO_S1-IO[1]-inpinv-IK">CELL.IMUX_IO_IK[1] invert by <a href="#spartanxl-IO_S1-bit-MAIN[13][0]">!MAIN[13][0]</a></td></tr>

<tr><td>OK</td><td>in</td><td id="spartanxl-IO_S1-IO[0]-inpinv-OK">CELL.IMUX_IO_OK[0] invert by <a href="#spartanxl-IO_S1-bit-MAIN[32][0]">!MAIN[32][0]</a></td><td id="spartanxl-IO_S1-IO[1]-inpinv-OK">CELL.IMUX_IO_OK[1] invert by <a href="#spartanxl-IO_S1-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>O1</td><td>in</td><td>CELL.IMUX_IO_O1[0]</td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><td>O2</td><td>in</td><td>CELL.IMUX_CLB_F4</td><td>CELL.IMUX_CLB_G4</td></tr>

<tr><td>T</td><td>in</td><td id="spartanxl-IO_S1-IO[0]-inpinv-T">CELL.IMUX_IO_T[0] invert by <a href="#spartanxl-IO_S1-bit-MAIN[34][0]">!MAIN[34][0]</a></td><td id="spartanxl-IO_S1-IO[1]-inpinv-T">CELL.IMUX_IO_T[1] invert by <a href="#spartanxl-IO_S1-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>I1</td><td>out</td><td>CELL.OUT_IO_SN_I1[0]</td><td>CELL.OUT_IO_SN_I1[1]</td></tr>

<tr><td>I2</td><td>out</td><td>CELL.OUT_IO_SN_I2[0]</td><td>CELL.OUT_IO_SN_I2[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>SLEW</td><td><a href="#spartanxl-IO_S1-IO[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#spartanxl-IO_S1-IO[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>PULL</td><td><a href="#spartanxl-IO_S1-IO[0]-PULL">[enum: IO_PULL]</a></td><td><a href="#spartanxl-IO_S1-IO[1]-PULL">[enum: IO_PULL]</a></td></tr>

<tr><td>IFF_SRVAL bit 0</td><td id="spartanxl-IO_S1-IO[0]-IFF_SRVAL[0]"><a href="#spartanxl-IO_S1-bit-MAIN[23][0]">!MAIN[23][0]</a></td><td id="spartanxl-IO_S1-IO[1]-IFF_SRVAL[0]"><a href="#spartanxl-IO_S1-bit-MAIN[12][0]">!MAIN[12][0]</a></td></tr>

<tr><td>OFF_SRVAL bit 0</td><td id="spartanxl-IO_S1-IO[0]-OFF_SRVAL[0]"><a href="#spartanxl-IO_S1-bit-MAIN[24][1]">!MAIN[24][1]</a></td><td id="spartanxl-IO_S1-IO[1]-OFF_SRVAL[0]"><a href="#spartanxl-IO_S1-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>READBACK_I1 bit 0</td><td id="spartanxl-IO_S1-IO[0]-READBACK_I1[0]"><a href="#spartanxl-IO_S1-bit-MAIN[18][3]">!MAIN[18][3]</a></td><td id="spartanxl-IO_S1-IO[1]-READBACK_I1[0]"><a href="#spartanxl-IO_S1-bit-MAIN[17][2]">!MAIN[17][2]</a></td></tr>

<tr><td>READBACK_I2 bit 0</td><td id="spartanxl-IO_S1-IO[0]-READBACK_I2[0]"><a href="#spartanxl-IO_S1-bit-MAIN[18][2]">!MAIN[18][2]</a></td><td id="spartanxl-IO_S1-IO[1]-READBACK_I2[0]"><a href="#spartanxl-IO_S1-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr><td>READBACK_OQ bit 0</td><td id="spartanxl-IO_S1-IO[0]-READBACK_OQ[0]"><a href="#spartanxl-IO_S1-bit-MAIN[16][3]">!MAIN[16][3]</a></td><td id="spartanxl-IO_S1-IO[1]-READBACK_OQ[0]"><a href="#spartanxl-IO_S1-bit-MAIN[16][2]">!MAIN[16][2]</a></td></tr>

<tr><td>MUX_I1</td><td><a href="#spartanxl-IO_S1-IO[0]-MUX_I1">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_S1-IO[1]-MUX_I1">[enum: IO_MUX_I]</a></td></tr>

<tr><td>MUX_I2</td><td><a href="#spartanxl-IO_S1-IO[0]-MUX_I2">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_S1-IO[1]-MUX_I2">[enum: IO_MUX_I]</a></td></tr>

<tr><td>IFF_D</td><td><a href="#spartanxl-IO_S1-IO[0]-IFF_D">[enum: IO_IFF_D]</a></td><td><a href="#spartanxl-IO_S1-IO[1]-IFF_D">[enum: IO_IFF_D]</a></td></tr>

<tr><td>OFF_D_INV</td><td id="spartanxl-IO_S1-IO[0]-OFF_D_INV"><a href="#spartanxl-IO_S1-bit-MAIN[25][0]">!MAIN[25][0]</a></td><td id="spartanxl-IO_S1-IO[1]-OFF_D_INV"><a href="#spartanxl-IO_S1-bit-MAIN[9][0]">!MAIN[9][0]</a></td></tr>

<tr><td>MUX_OFF_D</td><td><a href="#spartanxl-IO_S1-IO[0]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td><td><a href="#spartanxl-IO_S1-IO[1]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#spartanxl-IO_S1-IO[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#spartanxl-IO_S1-IO[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>OFF_USED</td><td id="spartanxl-IO_S1-IO[0]-OFF_USED"><a href="#spartanxl-IO_S1-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="spartanxl-IO_S1-IO[1]-OFF_USED"><a href="#spartanxl-IO_S1-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

<tr><td>IFF_CE_ENABLE</td><td id="spartanxl-IO_S1-IO[0]-IFF_CE_ENABLE"><a href="#spartanxl-IO_S1-bit-MAIN[19][1]">!MAIN[19][1]</a></td><td id="spartanxl-IO_S1-IO[1]-IFF_CE_ENABLE"><a href="#spartanxl-IO_S1-bit-MAIN[13][2]">!MAIN[13][2]</a></td></tr>

<tr><td>OFF_CE_ENABLE</td><td id="spartanxl-IO_S1-IO[0]-OFF_CE_ENABLE"><a href="#spartanxl-IO_S1-bit-MAIN[30][0]">!MAIN[30][0]</a></td><td id="spartanxl-IO_S1-IO[1]-OFF_CE_ENABLE"><a href="#spartanxl-IO_S1-bit-MAIN[12][2]">!MAIN[12][2]</a></td></tr>

<tr><td>SYNC_D</td><td><a href="#spartanxl-IO_S1-IO[0]-SYNC_D">[enum: IO_SYNC_D]</a></td><td><a href="#spartanxl-IO_S1-IO[1]-SYNC_D">[enum: IO_SYNC_D]</a></td></tr>

<tr><td>IFF_CE_ENABLE_NO_IQ</td><td id="spartanxl-IO_S1-IO[0]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_S1-bit-MAIN[8][4]">!MAIN[8][4]</a></td><td id="spartanxl-IO_S1-IO[1]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_S1-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr><td>MUX_T</td><td><a href="#spartanxl-IO_S1-IO[0]-MUX_T">[enum: IO_MUX_T]</a></td><td><a href="#spartanxl-IO_S1-IO[1]-MUX_T">[enum: IO_MUX_T]</a></td></tr>

<tr><td>DRIVE</td><td><a href="#spartanxl-IO_S1-IO[0]-DRIVE">[enum: IO_DRIVE]</a></td><td><a href="#spartanxl-IO_S1-IO[1]-DRIVE">[enum: IO_DRIVE]</a></td></tr>

<tr><td>_5V_TOLERANT</td><td id="spartanxl-IO_S1-IO[0]-_5V_TOLERANT"><a href="#spartanxl-IO_S1-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="spartanxl-IO_S1-IO[1]-_5V_TOLERANT"><a href="#spartanxl-IO_S1-bit-MAIN[12][4]">MAIN[12][4]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 enum IO_SLEW</caption>
<thead>
<tr id="spartanxl-IO_S1-IO[0]-SLEW"><th>IO[0].SLEW</th><td id="spartanxl-IO_S1-IO[0]-SLEW[0]"><a href="#spartanxl-IO_S1-bit-MAIN[33][0]">MAIN[33][0]</a></td></tr>

<tr id="spartanxl-IO_S1-IO[1]-SLEW"><th>IO[1].SLEW</th><td id="spartanxl-IO_S1-IO[1]-SLEW[0]"><a href="#spartanxl-IO_S1-bit-MAIN[1][0]">MAIN[1][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FAST</td><td>0</td></tr>

<tr><td>SLOW</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 enum IO_PULL</caption>
<thead>
<tr id="spartanxl-IO_S1-IO[0]-PULL"><th>IO[0].PULL</th><td id="spartanxl-IO_S1-IO[0]-PULL[1]"><a href="#spartanxl-IO_S1-bit-MAIN[22][1]">MAIN[22][1]</a></td><td id="spartanxl-IO_S1-IO[0]-PULL[0]"><a href="#spartanxl-IO_S1-bit-MAIN[23][1]">MAIN[23][1]</a></td></tr>

<tr id="spartanxl-IO_S1-IO[1]-PULL"><th>IO[1].PULL</th><td id="spartanxl-IO_S1-IO[1]-PULL[1]"><a href="#spartanxl-IO_S1-bit-MAIN[13][1]">MAIN[13][1]</a></td><td id="spartanxl-IO_S1-IO[1]-PULL[0]"><a href="#spartanxl-IO_S1-bit-MAIN[12][1]">MAIN[12][1]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 enum IO_MUX_I</caption>
<thead>
<tr id="spartanxl-IO_S1-IO[0]-MUX_I1"><th>IO[0].MUX_I1</th><td id="spartanxl-IO_S1-IO[0]-MUX_I1[1]"><a href="#spartanxl-IO_S1-bit-MAIN[19][0]">MAIN[19][0]</a></td><td id="spartanxl-IO_S1-IO[0]-MUX_I1[0]"><a href="#spartanxl-IO_S1-bit-MAIN[17][0]">MAIN[17][0]</a></td></tr>

<tr id="spartanxl-IO_S1-IO[1]-MUX_I1"><th>IO[1].MUX_I1</th><td id="spartanxl-IO_S1-IO[1]-MUX_I1[1]"><a href="#spartanxl-IO_S1-bit-MAIN[16][0]">MAIN[16][0]</a></td><td id="spartanxl-IO_S1-IO[1]-MUX_I1[0]"><a href="#spartanxl-IO_S1-bit-MAIN[15][1]">MAIN[15][1]</a></td></tr>

<tr id="spartanxl-IO_S1-IO[0]-MUX_I2"><th>IO[0].MUX_I2</th><td id="spartanxl-IO_S1-IO[0]-MUX_I2[1]"><a href="#spartanxl-IO_S1-bit-MAIN[21][0]">MAIN[21][0]</a></td><td id="spartanxl-IO_S1-IO[0]-MUX_I2[0]"><a href="#spartanxl-IO_S1-bit-MAIN[20][0]">MAIN[20][0]</a></td></tr>

<tr id="spartanxl-IO_S1-IO[1]-MUX_I2"><th>IO[1].MUX_I2</th><td id="spartanxl-IO_S1-IO[1]-MUX_I2[1]"><a href="#spartanxl-IO_S1-bit-MAIN[15][0]">MAIN[15][0]</a></td><td id="spartanxl-IO_S1-IO[1]-MUX_I2[0]"><a href="#spartanxl-IO_S1-bit-MAIN[14][0]">MAIN[14][0]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>0</td><td>1</td></tr>

<tr><td>IQ</td><td>1</td><td>1</td></tr>

<tr><td>IQL</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 enum IO_IFF_D</caption>
<thead>
<tr id="spartanxl-IO_S1-IO[0]-IFF_D"><th>IO[0].IFF_D</th><td id="spartanxl-IO_S1-IO[0]-IFF_D[1]"><a href="#spartanxl-IO_S1-bit-MAIN[18][0]">MAIN[18][0]</a></td><td id="spartanxl-IO_S1-IO[0]-IFF_D[0]"><a href="#spartanxl-IO_S1-bit-MAIN[20][1]">MAIN[20][1]</a></td></tr>

<tr id="spartanxl-IO_S1-IO[1]-IFF_D"><th>IO[1].IFF_D</th><td id="spartanxl-IO_S1-IO[1]-IFF_D[1]"><a href="#spartanxl-IO_S1-bit-MAIN[16][1]">MAIN[16][1]</a></td><td id="spartanxl-IO_S1-IO[1]-IFF_D[0]"><a href="#spartanxl-IO_S1-bit-MAIN[14][1]">MAIN[14][1]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td><td>0</td></tr>

<tr><td>MEDDELAY</td><td>0</td><td>1</td></tr>

<tr><td>SYNC</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 enum IO_MUX_OFF_D</caption>
<thead>
<tr id="spartanxl-IO_S1-IO[0]-MUX_OFF_D"><th>IO[0].MUX_OFF_D</th><td id="spartanxl-IO_S1-IO[0]-MUX_OFF_D[0]"><a href="#spartanxl-IO_S1-bit-MAIN[26][0]">MAIN[26][0]</a></td></tr>

<tr id="spartanxl-IO_S1-IO[1]-MUX_OFF_D"><th>IO[1].MUX_OFF_D</th><td id="spartanxl-IO_S1-IO[1]-MUX_OFF_D[0]"><a href="#spartanxl-IO_S1-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>1</td></tr>

<tr><td>O2</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 enum IO_MUX_O</caption>
<thead>
<tr id="spartanxl-IO_S1-IO[0]-MUX_O"><th>IO[0].MUX_O</th><td id="spartanxl-IO_S1-IO[0]-MUX_O[3]"><a href="#spartanxl-IO_S1-bit-MAIN[28][0]">MAIN[28][0]</a></td><td id="spartanxl-IO_S1-IO[0]-MUX_O[2]"><a href="#spartanxl-IO_S1-bit-MAIN[27][0]">MAIN[27][0]</a></td><td id="spartanxl-IO_S1-IO[0]-MUX_O[1]"><a href="#spartanxl-IO_S1-bit-MAIN[29][0]">MAIN[29][0]</a></td><td id="spartanxl-IO_S1-IO[0]-MUX_O[0]"><a href="#spartanxl-IO_S1-bit-MAIN[31][0]">MAIN[31][0]</a></td></tr>

<tr id="spartanxl-IO_S1-IO[1]-MUX_O"><th>IO[1].MUX_O</th><td id="spartanxl-IO_S1-IO[1]-MUX_O[3]"><a href="#spartanxl-IO_S1-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="spartanxl-IO_S1-IO[1]-MUX_O[2]"><a href="#spartanxl-IO_S1-bit-MAIN[3][0]">MAIN[3][0]</a></td><td id="spartanxl-IO_S1-IO[1]-MUX_O[1]"><a href="#spartanxl-IO_S1-bit-MAIN[7][0]">MAIN[7][0]</a></td><td id="spartanxl-IO_S1-IO[1]-MUX_O[0]"><a href="#spartanxl-IO_S1-bit-MAIN[5][0]">MAIN[5][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>O1_INV</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O2</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>O2_INV</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>MUX</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 enum IO_SYNC_D</caption>
<thead>
<tr id="spartanxl-IO_S1-IO[0]-SYNC_D"><th>IO[0].SYNC_D</th><td id="spartanxl-IO_S1-IO[0]-SYNC_D[0]"><a href="#spartanxl-IO_S1-bit-MAIN[21][1]">MAIN[21][1]</a></td></tr>

<tr id="spartanxl-IO_S1-IO[1]-SYNC_D"><th>IO[1].SYNC_D</th><td id="spartanxl-IO_S1-IO[1]-SYNC_D[0]"><a href="#spartanxl-IO_S1-bit-MAIN[11][0]">MAIN[11][0]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 enum IO_MUX_T</caption>
<thead>
<tr id="spartanxl-IO_S1-IO[0]-MUX_T"><th>IO[0].MUX_T</th><td id="spartanxl-IO_S1-IO[0]-MUX_T[0]"><a href="#spartanxl-IO_S1-bit-MAIN[13][3]">MAIN[13][3]</a></td></tr>

<tr id="spartanxl-IO_S1-IO[1]-MUX_T"><th>IO[1].MUX_T</th><td id="spartanxl-IO_S1-IO[1]-MUX_T[0]"><a href="#spartanxl-IO_S1-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

</thead>

<tbody>
<tr><td>T</td><td>1</td></tr>

<tr><td>TQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 enum IO_DRIVE</caption>
<thead>
<tr id="spartanxl-IO_S1-IO[0]-DRIVE"><th>IO[0].DRIVE</th><td id="spartanxl-IO_S1-IO[0]-DRIVE[0]"><a href="#spartanxl-IO_S1-bit-MAIN[14][4]">MAIN[14][4]</a></td></tr>

<tr id="spartanxl-IO_S1-IO[1]-DRIVE"><th>IO[1].DRIVE</th><td id="spartanxl-IO_S1-IO[1]-DRIVE[0]"><a href="#spartanxl-IO_S1-bit-MAIN[12][3]">MAIN[12][3]</a></td></tr>

</thead>

<tbody>
<tr><td>_12</td><td>1</td></tr>

<tr><td>_24</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-cin-2"><a class="header" href="#bels-cin-2">Bels CIN</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 bel CIN pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CIN</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_CIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-10"><a class="header" href="#bel-wires-10">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_CLB_F4</td><td>IO[0].O2</td></tr>

<tr><td>CELL.IMUX_CLB_G4</td><td>IO[1].O2</td></tr>

<tr><td>CELL.IMUX_IO_O1[0]</td><td>IO[0].O1</td></tr>

<tr><td>CELL.IMUX_IO_O1[1]</td><td>IO[1].O1</td></tr>

<tr><td>CELL.IMUX_IO_OK[0]</td><td>IO[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_OK[1]</td><td>IO[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_IK[0]</td><td>IO[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_IK[1]</td><td>IO[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_T[0]</td><td>IO[0].T</td></tr>

<tr><td>CELL.IMUX_IO_T[1]</td><td>IO[1].T</td></tr>

<tr><td>CELL.IMUX_CIN</td><td>CIN.I</td></tr>

<tr><td>CELL.OUT_IO_SN_I1[0]</td><td>IO[0].I1</td></tr>

<tr><td>CELL.OUT_IO_SN_I1[1]</td><td>IO[1].I1</td></tr>

<tr><td>CELL.OUT_IO_SN_I2[0]</td><td>IO[0].I2</td></tr>

<tr><td>CELL.OUT_IO_SN_I2[1]</td><td>IO[1].I2</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-10"><a class="header" href="#bitstream-10">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td id="spartanxl-IO_S1-bit-MAIN[35][12]" title="MAIN[35][12]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_H_E[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H_E[2] ← CELL.LONG_V[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[34][12]" title="MAIN[34][12]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_H_E[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[33][12]" title="MAIN[33][12]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_H_E[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_H_E[7]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[32][12]" title="MAIN[32][12]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V[7]">INT: !bipass CELL.SINGLE_H_E[7] = CELL.SINGLE_V[7]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[31][12]" title="MAIN[31][12]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_V[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[30][12]" title="MAIN[30][12]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_V[7]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[29][12]" title="MAIN[29][12]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_V[5]">INT: !pass CELL.SINGLE_H[6] ← CELL.LONG_V[5]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[26][12]" title="MAIN[26][12]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[25][12]" title="MAIN[25][12]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[24][12]" title="MAIN[24][12]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_H2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[23][12]" title="MAIN[23][12]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[22][12]" title="MAIN[22][12]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V0[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[21][12]" title="MAIN[21][12]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[7]-CELL.TIE_0">INT: !pass CELL.SINGLE_V[7] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[20][12]" title="MAIN[20][12]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[4]-CELL.LONG_V[3]">INT: !pass CELL.SINGLE_H[4] ← CELL.LONG_V[3]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#spartanxl-IO_S1-INT-progbuf-CELL.LONG_V[3]-CELL.SINGLE_H[4]">INT: !buffer CELL.LONG_V[3] ← CELL.SINGLE_H[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_CLB_X_S">INT: !pass CELL.DOUBLE_H1[0] ← CELL.OUT_CLB_X_S</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_CLB_X_S">INT: !pass CELL.SINGLE_H[7] ← CELL.OUT_CLB_X_S</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_X_S">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_CLB_X_S</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[7]-CELL.TIE_0">INT: !pass CELL.SINGLE_H[7] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F2-3">INT: mux CELL.IMUX_CLB_F2 bit 3</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F2-7">INT: mux CELL.IMUX_CLB_F2 bit 7</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[9][12]" title="MAIN[9][12]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F4-1">INT: mux CELL.IMUX_CLB_F4 bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F4-2">INT: mux CELL.IMUX_CLB_F4 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G4-7">INT: mux CELL.IMUX_CLB_G4 bit 7</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G4-6">INT: mux CELL.IMUX_CLB_G4 bit 6</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G2-6">INT: mux CELL.IMUX_CLB_G2 bit 6</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G2-2">INT: mux CELL.IMUX_CLB_G2 bit 2</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_C2-4">INT: mux CELL.IMUX_CLB_C2 bit 4</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_C2-2">INT: mux CELL.IMUX_CLB_C2 bit 2</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[34][11]" title="MAIN[34][11]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[33][11]" title="MAIN[33][11]">
<a href="#spartanxl-IO_S1-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H_E[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H_E[2]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[32][11]" title="MAIN[32][11]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[31][11]" title="MAIN[31][11]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[30][11]" title="MAIN[30][11]">
<a href="#spartanxl-IO_S1-INT-progbuf-CELL.LONG_V[5]-CELL.SINGLE_H[6]">INT: !buffer CELL.LONG_V[5] ← CELL.SINGLE_H[6]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[28][11]" title="MAIN[28][11]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[27][11]" title="MAIN[27][11]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[26][11]" title="MAIN[26][11]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[24][11]" title="MAIN[24][11]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[22][11]" title="MAIN[22][11]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[12][11]" title="MAIN[12][11]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F2-2">INT: mux CELL.IMUX_CLB_F2 bit 2</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[11][11]" title="MAIN[11][11]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F2-4">INT: mux CELL.IMUX_CLB_F2 bit 4</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[10][11]" title="MAIN[10][11]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F4-0">INT: mux CELL.IMUX_CLB_F4 bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[9][11]" title="MAIN[9][11]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F4-6">INT: mux CELL.IMUX_CLB_F4 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[6][11]" title="MAIN[6][11]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G4-5">INT: mux CELL.IMUX_CLB_G4 bit 5</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[5][11]" title="MAIN[5][11]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G4-1">INT: mux CELL.IMUX_CLB_G4 bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[4][11]" title="MAIN[4][11]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G2-0">INT: mux CELL.IMUX_CLB_G2 bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G2-4">INT: mux CELL.IMUX_CLB_G2 bit 4</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[2][11]" title="MAIN[2][11]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G2-3">INT: mux CELL.IMUX_CLB_G2 bit 3</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[1][11]" title="MAIN[1][11]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_C2-0">INT: mux CELL.IMUX_CLB_C2 bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_C2-3">INT: mux CELL.IMUX_CLB_C2 bit 3</a>
</td>
</tr>

<tr><td>B10</td>
<td id="spartanxl-IO_S1-bit-MAIN[35][10]" title="MAIN[35][10]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_H[5]">INT: !pass CELL.SINGLE_V[6] ← CELL.LONG_H[5]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[34][10]" title="MAIN[34][10]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_H_E[3]-CELL.LONG_V[2]">INT: !pass CELL.SINGLE_H_E[3] ← CELL.LONG_V[2]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[33][10]" title="MAIN[33][10]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_V[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[32][10]" title="MAIN[32][10]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_H_E[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[31][10]" title="MAIN[31][10]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[30][10]" title="MAIN[30][10]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_H_E[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_H_E[6]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[29][10]" title="MAIN[29][10]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V[6]">INT: !bipass CELL.SINGLE_H_E[6] = CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[28][10]" title="MAIN[28][10]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[27][10]" title="MAIN[27][10]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[26][10]" title="MAIN[26][10]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[25][10]" title="MAIN[25][10]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[24][10]" title="MAIN[24][10]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V0[0]">INT: !bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[23][10]" title="MAIN[23][10]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[22][10]" title="MAIN[22][10]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[21][10]" title="MAIN[21][10]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[4]-CELL.LONG_H[3]">INT: !pass CELL.SINGLE_V[4] ← CELL.LONG_H[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[15][10]" title="MAIN[15][10]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_CLB_XQ_S">INT: !pass CELL.SINGLE_H[6] ← CELL.OUT_CLB_XQ_S</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[14][10]" title="MAIN[14][10]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_CLB_XQ_S">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_CLB_XQ_S</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[13][10]" title="MAIN[13][10]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_CLB_XQ_S">INT: !pass CELL.DOUBLE_H0[0] ← CELL.OUT_CLB_XQ_S</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[12][10]" title="MAIN[12][10]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F2-1">INT: mux CELL.IMUX_CLB_F2 bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[11][10]" title="MAIN[11][10]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[3]-CELL.TIE_0">INT: !pass CELL.SINGLE_H[3] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[10][10]" title="MAIN[10][10]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F2-6">INT: mux CELL.IMUX_CLB_F2 bit 6</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[9][10]" title="MAIN[9][10]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F4-7">INT: mux CELL.IMUX_CLB_F4 bit 7</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[8][10]" title="MAIN[8][10]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F4-4">INT: mux CELL.IMUX_CLB_F4 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[5][10]" title="MAIN[5][10]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G4-2">INT: mux CELL.IMUX_CLB_G4 bit 2</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[4][10]" title="MAIN[4][10]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G4-3">INT: mux CELL.IMUX_CLB_G4 bit 3</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G2-7">INT: mux CELL.IMUX_CLB_G2 bit 7</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[2][10]" title="MAIN[2][10]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G2-8">INT: mux CELL.IMUX_CLB_G2 bit 8</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[1][10]" title="MAIN[1][10]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_C2-5">INT: mux CELL.IMUX_CLB_C2 bit 5</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_C2-7">INT: mux CELL.IMUX_CLB_C2 bit 7</a>
</td>
</tr>

<tr><td>B9</td>
<td id="spartanxl-IO_S1-bit-MAIN[35][9]" title="MAIN[35][9]">
<a href="#spartanxl-IO_S1-INT-progbuf-CELL.LONG_H[5]-CELL.SINGLE_V[6]">INT: !buffer CELL.LONG_H[5] ← CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[34][9]" title="MAIN[34][9]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[33][9]" title="MAIN[33][9]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[32][9]" title="MAIN[32][9]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[31][9]" title="MAIN[31][9]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[30][9]" title="MAIN[30][9]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[29][9]" title="MAIN[29][9]">
<a href="#spartanxl-IO_S1-INT-progbuf-CELL.LONG_V[2]-CELL.SINGLE_H_E[3]">INT: !buffer CELL.LONG_V[2] ← CELL.SINGLE_H_E[3]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[28][9]" title="MAIN[28][9]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_H2[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V0[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#spartanxl-IO_S1-INT-progbuf-CELL.LONG_V[4]-CELL.SINGLE_H[5]">INT: !buffer CELL.LONG_V[4] ← CELL.SINGLE_H[5]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[23][9]" title="MAIN[23][9]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[22][9]" title="MAIN[22][9]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_V[4]">INT: !pass CELL.SINGLE_H[5] ← CELL.LONG_V[4]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_H[4]">INT: !pass CELL.SINGLE_V[5] ← CELL.LONG_H[4]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#spartanxl-IO_S1-INT-progbuf-CELL.LONG_H[4]-CELL.SINGLE_V[5]">INT: !buffer CELL.LONG_H[4] ← CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#spartanxl-IO_S1-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H_E[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H_E[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_H_E[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H_E[1] ← CELL.LONG_V[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_SN_I2[1]">INT: !pass CELL.SINGLE_H[5] ← CELL.OUT_IO_SN_I2[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_SN_I2[1]">INT: !pass CELL.DOUBLE_H1[1] ← CELL.OUT_IO_SN_I2[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_SN_I2[1]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_SN_I2[1]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[6]-CELL.TIE_0">INT: !pass CELL.SINGLE_H[6] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F2-0">INT: mux CELL.IMUX_CLB_F2 bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F2-5">INT: mux CELL.IMUX_CLB_F2 bit 5</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F4-3">INT: mux CELL.IMUX_CLB_F4 bit 3</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_F4-5">INT: mux CELL.IMUX_CLB_F4 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G4-0">INT: mux CELL.IMUX_CLB_G4 bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G4-4">INT: mux CELL.IMUX_CLB_G4 bit 4</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G2-1">INT: mux CELL.IMUX_CLB_G2 bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_G2-5">INT: mux CELL.IMUX_CLB_G2 bit 5</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_C2-1">INT: mux CELL.IMUX_CLB_C2 bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_CLB_C2-6">INT: mux CELL.IMUX_CLB_C2 bit 6</a>
</td>
</tr>

<tr><td>B8</td>
<td id="spartanxl-IO_S1-bit-MAIN[35][8]" title="MAIN[35][8]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_V[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[34][8]" title="MAIN[34][8]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_H_E[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[33][8]" title="MAIN[33][8]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[32][8]" title="MAIN[32][8]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V[5]">INT: !bipass CELL.SINGLE_H_E[5] = CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[31][8]" title="MAIN[31][8]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_H_E[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_H_E[5]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[30][8]" title="MAIN[30][8]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[29][8]" title="MAIN[29][8]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[28][8]" title="MAIN[28][8]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V0[1]">INT: !bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[27][8]" title="MAIN[27][8]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[26][8]" title="MAIN[26][8]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[0]-CELL.TIE_0">INT: !pass CELL.SINGLE_V[0] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.DOUBLE_H0[1] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_H[0]-CELL.TIE_0">INT: !pass CELL.SINGLE_H[0] ← CELL.TIE_0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="spartanxl-IO_S1-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_V[1]-1">INT: mux CELL.LONG_V[1] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_V[5] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.DOUBLE_V0[1] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.DOUBLE_V1[1] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[0]-1">INT: mux CELL.IMUX_IO_OK[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[0]-0">INT: mux CELL.IMUX_IO_OK[0] bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[0]-2">INT: mux CELL.IMUX_IO_OK[0] bit 2</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[0]-3">INT: mux CELL.IMUX_IO_OK[0] bit 3</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[0]-4">INT: mux CELL.IMUX_IO_OK[0] bit 4</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[0]-1">INT: mux CELL.IMUX_IO_IK[0] bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[0]-0">INT: mux CELL.IMUX_IO_IK[0] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[1]-5">INT: mux CELL.IMUX_IO_IK[1] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[1]-4">INT: mux CELL.IMUX_IO_IK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[1]-5">INT: mux CELL.IMUX_IO_OK[1] bit 5</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[1]-4">INT: mux CELL.IMUX_IO_OK[1] bit 4</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_V[5]-0">INT: mux CELL.LONG_V[5] bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_V[3]-1">INT: mux CELL.LONG_V[3] bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_V[3]-0">INT: mux CELL.LONG_V[3] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[0]-1">INT: mux CELL.LONG_IO_H[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_V[4]-1">INT: mux CELL.LONG_V[4] bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_V[4]-0">INT: mux CELL.LONG_V[4] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="spartanxl-IO_S1-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_V[1]-2">INT: mux CELL.LONG_V[1] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[33][5]" title="MAIN[33][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_V[1]-0">INT: mux CELL.LONG_V[1] bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[32][5]" title="MAIN[32][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_V[2]-1">INT: mux CELL.LONG_V[2] bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_V[2]-2">INT: mux CELL.LONG_V[2] bit 2</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_V[2]-0">INT: mux CELL.LONG_V[2] bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_V[0]-1">INT: mux CELL.LONG_V[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_V[0]-0">INT: mux CELL.LONG_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_V[0]-2">INT: mux CELL.LONG_V[0] bit 2</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.SINGLE_V[6] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#spartanxl-IO_S1-INT-progbuf-CELL.LONG_H[3]-CELL.SINGLE_V[4]">INT: !buffer CELL.LONG_H[3] ← CELL.SINGLE_V[4]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[0]-5">INT: mux CELL.IMUX_IO_OK[0] bit 5</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[0]-2">INT: mux CELL.IMUX_IO_IK[0] bit 2</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[0]-3">INT: mux CELL.IMUX_IO_IK[0] bit 3</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[0]-4">INT: mux CELL.IMUX_IO_IK[0] bit 4</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[0]-5">INT: mux CELL.IMUX_IO_IK[0] bit 5</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[1]-0">INT: mux CELL.IMUX_IO_IK[1] bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[1]-1">INT: mux CELL.IMUX_IO_IK[1] bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[1]-2">INT: mux CELL.IMUX_IO_IK[1] bit 2</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_IK[1]-3">INT: mux CELL.IMUX_IO_IK[1] bit 3</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[1]-0">INT: mux CELL.IMUX_IO_OK[1] bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[1]-2">INT: mux CELL.IMUX_IO_OK[1] bit 2</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[1]-1">INT: mux CELL.IMUX_IO_OK[1] bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_OK[1]-3">INT: mux CELL.IMUX_IO_OK[1] bit 3</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_V[5]-1">INT: mux CELL.LONG_V[5] bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_V[5]-2">INT: mux CELL.LONG_V[5] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_V[3]-2">INT: mux CELL.LONG_V[3] bit 2</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_V[4]-2">INT: mux CELL.LONG_V[4] bit 2</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[3]-1">INT: mux CELL.LONG_IO_H[3] bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[1]-0">INT: mux CELL.IMUX_IO_O1[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[34][4]" title="MAIN[34][4]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_IO_H[3]">INT: !pass CELL.SINGLE_V[6] ← CELL.LONG_IO_H[3]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[33][4]" title="MAIN[33][4]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_IO_H[2]">INT: !pass CELL.SINGLE_V[5] ← CELL.LONG_IO_H[2]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[32][4]" title="MAIN[32][4]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.SINGLE_V[7] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[0]-3">INT: mux CELL.IMUX_IO_O1[0] bit 3</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[0]-0">INT: mux CELL.IMUX_IO_O1[0] bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[0]-6">INT: mux CELL.IMUX_IO_O1[0] bit 6</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[3]-0">INT: mux CELL.LONG_IO_H[3] bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[2]-0">INT: mux CELL.LONG_IO_H[2] bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[2]-1">INT: mux CELL.LONG_IO_H[2] bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[2]-2">INT: mux CELL.LONG_IO_H[2] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[1]-1">INT: mux CELL.LONG_IO_H[1] bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_IO_H[1]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_IO_H[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[0]-0">INT: mux CELL.LONG_IO_H[0] bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_IO_H[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.LONG_IO_H[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#spartanxl-IO_S1-IO[0]-DRIVE[0]">IO[0]:  DRIVE bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#spartanxl-IO_S1-IO[0]-_5V_TOLERANT">IO[0]:  _5V_TOLERANT</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#spartanxl-IO_S1-IO[1]-_5V_TOLERANT">IO[1]:  _5V_TOLERANT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#spartanxl-IO_S1-IO[0]-IFF_CE_ENABLE_NO_IQ">IO[0]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[1]-1">INT: mux CELL.IMUX_IO_O1[1] bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[1]-6">INT: mux CELL.IMUX_IO_O1[1] bit 6</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[1]-5">INT: mux CELL.IMUX_IO_O1[1] bit 5</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartanxl-IO_S1-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.DBUF_IO_H[1]-1">INT: mux CELL.DBUF_IO_H[1] bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.DBUF_IO_H[1]-2">INT: mux CELL.DBUF_IO_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.DBUF_IO_H[1]-3">INT: mux CELL.DBUF_IO_H[1] bit 3</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_IO_S0[3]-CELL.DOUBLE_IO_S2[3]">INT: !bipass CELL.DOUBLE_IO_S0[3] = CELL.DOUBLE_IO_S2[3]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_S1[3]">INT: !bipass CELL.SINGLE_V[6] = CELL.DOUBLE_IO_S1[3]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_IO_S0[2]-CELL.DOUBLE_IO_S2[2]">INT: !bipass CELL.DOUBLE_IO_S0[2] = CELL.DOUBLE_IO_S2[2]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[0]-4">INT: mux CELL.IMUX_IO_O1[0] bit 4</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[0]-1">INT: mux CELL.IMUX_IO_O1[0] bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[0]-2">INT: mux CELL.IMUX_IO_O1[0] bit 2</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[0]-5">INT: mux CELL.IMUX_IO_O1[0] bit 5</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_S1[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_S1[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S1[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S1[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[1]-3">INT: mux CELL.LONG_IO_H[1] bit 3</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[2]-3">INT: mux CELL.LONG_IO_H[2] bit 3</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.DOUBLE_V0[0] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.DOUBLE_V1[0] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#spartanxl-IO_S1-IO[0]-READBACK_I1[0]">IO[0]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#spartanxl-IO_S1-IO[1]-READBACK_I2[0]">IO[1]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#spartanxl-IO_S1-IO[0]-READBACK_OQ[0]">IO[0]: ! READBACK_OQ bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#spartanxl-IO_S1-IO[0]-MUX_T[0]">IO[0]:  MUX_T bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#spartanxl-IO_S1-IO[1]-DRIVE[0]">IO[1]:  DRIVE bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#spartanxl-IO_S1-IO[1]-MUX_T[0]">IO[1]:  MUX_T bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#spartanxl-IO_S1-IO[1]-IFF_CE_ENABLE_NO_IQ">IO[1]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[1]-2">INT: mux CELL.IMUX_IO_O1[1] bit 2</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[1]-3">INT: mux CELL.IMUX_IO_O1[1] bit 3</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_O1[1]-4">INT: mux CELL.IMUX_IO_O1[1] bit 4</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartanxl-IO_S1-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.DOUBLE_IO_S2[0]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_S2[0] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.DOUBLE_IO_S2[1]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_S2[1] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S2[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S2[3]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_S2[3]">INT: !bipass CELL.SINGLE_V[7] = CELL.DOUBLE_IO_S2[3]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S0[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S0[3]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_S0[2]">INT: !bipass CELL.SINGLE_V[5] = CELL.DOUBLE_IO_S0[2]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S1[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S1[2]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_S1[2]">INT: !bipass CELL.SINGLE_V[4] = CELL.DOUBLE_IO_S1[2]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_S0[1]">INT: !bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_S0[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S0[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S0[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S2[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S2[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_S2[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_S2[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_IO_S0[0]-CELL.DOUBLE_IO_S2[0]">INT: !bipass CELL.DOUBLE_IO_S0[0] = CELL.DOUBLE_IO_S2[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_S0[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_S0[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S0[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S0[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S1[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#spartanxl-IO_S1-IO[0]-READBACK_I2[0]">IO[0]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#spartanxl-IO_S1-IO[1]-READBACK_I1[0]">IO[1]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#spartanxl-IO_S1-IO[1]-READBACK_OQ[0]">IO[1]: ! READBACK_OQ bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[1]-2">INT: mux CELL.LONG_IO_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#spartanxl-IO_S1-IO[1]-IFF_CE_ENABLE">IO[1]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#spartanxl-IO_S1-IO[1]-OFF_CE_ENABLE">IO[1]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[1]-5">INT: mux CELL.IMUX_IO_T[1] bit 5</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.DOUBLE_IO_S0[0]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_S0[0] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.DOUBLE_IO_S0[1]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_S0[1] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.DBUF_IO_H[0]-2">INT: mux CELL.DBUF_IO_H[0] bit 2</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.DBUF_IO_H[0]-3">INT: mux CELL.DBUF_IO_H[0] bit 3</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[0]-3">INT: mux CELL.IMUX_IO_T[0] bit 3</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[0]-7">INT: mux CELL.IMUX_IO_T[0] bit 7</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[0]-2">INT: mux CELL.IMUX_IO_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[0]-6">INT: mux CELL.IMUX_IO_T[0] bit 6</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[1]-3">INT: mux CELL.IMUX_IO_T[1] bit 3</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[1]-6">INT: mux CELL.IMUX_IO_T[1] bit 6</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[1]-0">INT: mux CELL.IMUX_IO_T[1] bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartanxl-IO_S1-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.DOUBLE_IO_S2[3]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_S2[3] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.DOUBLE_IO_S2[2]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_S2[2] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.DBUF_IO_H[1]-0">INT: mux CELL.DBUF_IO_H[1] bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_S0[3]">INT: !bipass CELL.SINGLE_V[7] = CELL.DOUBLE_IO_S0[3]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S1[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S1[3]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S2[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S2[2]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_S2[2]">INT: !bipass CELL.SINGLE_V[5] = CELL.DOUBLE_IO_S2[2]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S0[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S0[2]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S2[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S2[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_S2[1]">INT: !bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_S2[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.DOUBLE_IO_S0[1]-CELL.DOUBLE_IO_S2[1]">INT: !bipass CELL.DOUBLE_IO_S0[1] = CELL.DOUBLE_IO_S2[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#spartanxl-IO_S1-IO[0]-OFF_SRVAL[0]">IO[0]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#spartanxl-IO_S1-IO[0]-PULL[0]">IO[0]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#spartanxl-IO_S1-IO[0]-PULL[1]">IO[0]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#spartanxl-IO_S1-IO[0]-SYNC_D[0]">IO[0]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#spartanxl-IO_S1-IO[0]-IFF_D[0]">IO[0]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#spartanxl-IO_S1-IO[0]-IFF_CE_ENABLE">IO[0]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#spartanxl-IO_S1-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_S1[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_S1[0]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.LONG_IO_H[1]-0">INT: mux CELL.LONG_IO_H[1] bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#spartanxl-IO_S1-IO[1]-IFF_D[1]">IO[1]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#spartanxl-IO_S1-IO[1]-MUX_I1[0]">IO[1]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#spartanxl-IO_S1-IO[1]-IFF_D[0]">IO[1]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#spartanxl-IO_S1-IO[1]-PULL[1]">IO[1]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#spartanxl-IO_S1-IO[1]-PULL[0]">IO[1]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#spartanxl-IO_S1-IO[1]-OFF_SRVAL[0]">IO[1]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.DOUBLE_IO_S0[3]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_S0[3] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#spartanxl-IO_S1-INT-pass-CELL.DOUBLE_IO_S0[2]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_S0[2] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.DBUF_IO_H[0]-0">INT: mux CELL.DBUF_IO_H[0] bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.DBUF_IO_H[0]-1">INT: mux CELL.DBUF_IO_H[0] bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[0]-4">INT: mux CELL.IMUX_IO_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[0]-1">INT: mux CELL.IMUX_IO_T[0] bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[0]-0">INT: mux CELL.IMUX_IO_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[1]-2">INT: mux CELL.IMUX_IO_T[1] bit 2</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[1]-4">INT: mux CELL.IMUX_IO_T[1] bit 4</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[1]-1">INT: mux CELL.IMUX_IO_T[1] bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[1]-7">INT: mux CELL.IMUX_IO_T[1] bit 7</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td id="spartanxl-IO_S1-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#spartanxl-IO_S1-IO[0]-inpinv-T">IO[0]: !invert T</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#spartanxl-IO_S1-IO[0]-SLEW[0]">IO[0]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#spartanxl-IO_S1-IO[0]-inpinv-OK">IO[0]: !invert OK</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#spartanxl-IO_S1-IO[0]-MUX_O[0]">IO[0]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#spartanxl-IO_S1-IO[0]-OFF_CE_ENABLE">IO[0]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[29][0]" title="MAIN[29][0]">
<a href="#spartanxl-IO_S1-IO[0]-MUX_O[1]">IO[0]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#spartanxl-IO_S1-IO[0]-MUX_O[3]">IO[0]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#spartanxl-IO_S1-IO[0]-MUX_O[2]">IO[0]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#spartanxl-IO_S1-IO[0]-MUX_OFF_D[0]">IO[0]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#spartanxl-IO_S1-IO[0]-OFF_D_INV">IO[0]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#spartanxl-IO_S1-IO[0]-OFF_USED">IO[0]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#spartanxl-IO_S1-IO[0]-IFF_SRVAL[0]">IO[0]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#spartanxl-IO_S1-IO[0]-inpinv-IK">IO[0]: !invert IK</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#spartanxl-IO_S1-IO[0]-MUX_I2[1]">IO[0]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#spartanxl-IO_S1-IO[0]-MUX_I2[0]">IO[0]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#spartanxl-IO_S1-IO[0]-MUX_I1[1]">IO[0]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#spartanxl-IO_S1-IO[0]-IFF_D[1]">IO[0]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#spartanxl-IO_S1-IO[0]-MUX_I1[0]">IO[0]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#spartanxl-IO_S1-IO[1]-MUX_I1[1]">IO[1]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#spartanxl-IO_S1-IO[1]-MUX_I2[1]">IO[1]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#spartanxl-IO_S1-IO[1]-MUX_I2[0]">IO[1]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#spartanxl-IO_S1-IO[1]-inpinv-IK">IO[1]: !invert IK</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#spartanxl-IO_S1-IO[1]-IFF_SRVAL[0]">IO[1]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#spartanxl-IO_S1-IO[1]-SYNC_D[0]">IO[1]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#spartanxl-IO_S1-IO[1]-OFF_USED">IO[1]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#spartanxl-IO_S1-IO[1]-OFF_D_INV">IO[1]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#spartanxl-IO_S1-IO[1]-MUX_OFF_D[0]">IO[1]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#spartanxl-IO_S1-IO[1]-MUX_O[1]">IO[1]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#spartanxl-IO_S1-INT-mux-CELL.IMUX_IO_T[0]-5">INT: mux CELL.IMUX_IO_T[0] bit 5</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#spartanxl-IO_S1-IO[1]-MUX_O[0]">IO[1]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#spartanxl-IO_S1-IO[1]-MUX_O[3]">IO[1]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#spartanxl-IO_S1-IO[1]-MUX_O[2]">IO[1]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#spartanxl-IO_S1-IO[1]-inpinv-OK">IO[1]: !invert OK</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#spartanxl-IO_S1-IO[1]-SLEW[0]">IO[1]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_S1-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#spartanxl-IO_S1-IO[1]-inpinv-T">IO[1]: !invert T</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1 rect MAIN_E</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_s1_w"><a class="header" href="#tile-io_s1_w">Tile IO_S1_W</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-int-11"><a class="header" href="#switchbox-int-11">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_CIN</td><td>CELL.LONG_V[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_S1_W-INT-progbuf-CELL.LONG_H[3]-CELL.SINGLE_V[4]"><td>CELL.LONG_H[3]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[24][5]">!MAIN[24][5]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-progbuf-CELL.LONG_H[4]-CELL.SINGLE_V[5]"><td>CELL.LONG_H[4]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[20][9]">!MAIN[20][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-progbuf-CELL.LONG_H[5]-CELL.SINGLE_V[6]"><td>CELL.LONG_H[5]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[35][9]">!MAIN[35][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H_E[1]"><td>CELL.LONG_V[0]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[19][9]">!MAIN[19][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H_E[2]"><td>CELL.LONG_V[1]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[33][11]">!MAIN[33][11]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-progbuf-CELL.LONG_V[2]-CELL.SINGLE_H_E[3]"><td>CELL.LONG_V[2]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[29][9]">!MAIN[29][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-progbuf-CELL.LONG_V[3]-CELL.SINGLE_H[4]"><td>CELL.LONG_V[3]</td><td>CELL.SINGLE_H[4]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[19][12]">!MAIN[19][12]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-progbuf-CELL.LONG_V[4]-CELL.SINGLE_H[5]"><td>CELL.LONG_V[4]</td><td>CELL.SINGLE_H[5]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[26][9]">!MAIN[26][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-progbuf-CELL.LONG_V[5]-CELL.SINGLE_H[6]"><td>CELL.LONG_V[5]</td><td>CELL.SINGLE_H[6]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[30][11]">!MAIN[30][11]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[0]-CELL.TIE_0"><td>CELL.SINGLE_H[0]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[12][8]">!MAIN[12][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[14][8]">!MAIN[14][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_SN_I2[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.OUT_IO_SN_I2[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[15][9]">!MAIN[15][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_CLB_XQ_S"><td>CELL.SINGLE_H[2]</td><td>CELL.OUT_CLB_XQ_S</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[14][10]">!MAIN[14][10]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[3]-CELL.TIE_0"><td>CELL.SINGLE_H[3]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[11][10]">!MAIN[11][10]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_X_S"><td>CELL.SINGLE_H[3]</td><td>CELL.OUT_CLB_X_S</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[13][12]">!MAIN[13][12]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[4]-CELL.LONG_V[3]"><td>CELL.SINGLE_H[4]</td><td>CELL.LONG_V[3]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[20][12]">!MAIN[20][12]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_H[4]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[15][8]">!MAIN[15][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_V[4]"><td>CELL.SINGLE_H[5]</td><td>CELL.LONG_V[4]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[22][9]">!MAIN[22][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_SN_I2[1]"><td>CELL.SINGLE_H[5]</td><td>CELL.OUT_IO_SN_I2[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[17][9]">!MAIN[17][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[6]-CELL.TIE_0"><td>CELL.SINGLE_H[6]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[13][9]">!MAIN[13][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_V[5]"><td>CELL.SINGLE_H[6]</td><td>CELL.LONG_V[5]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[29][12]">!MAIN[29][12]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_CLB_XQ_S"><td>CELL.SINGLE_H[6]</td><td>CELL.OUT_CLB_XQ_S</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[15][10]">!MAIN[15][10]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[7]-CELL.TIE_0"><td>CELL.SINGLE_H[7]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[12][12]">!MAIN[12][12]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_CLB_X_S"><td>CELL.SINGLE_H[7]</td><td>CELL.OUT_CLB_X_S</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[14][12]">!MAIN[14][12]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H_E[1]-CELL.LONG_V[0]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.LONG_V[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[18][9]">!MAIN[18][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H_E[2]-CELL.LONG_V[1]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.LONG_V[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[35][12]">!MAIN[35][12]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H_E[3]-CELL.LONG_V[2]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.LONG_V[2]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[34][10]">!MAIN[34][10]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[0]-CELL.TIE_0"><td>CELL.SINGLE_V[0]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[22][8]">!MAIN[22][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_SN_I2_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[22][5]">!MAIN[22][5]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_IO_H[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.LONG_IO_H[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[15][4]">!MAIN[15][4]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[22][6]">!MAIN[22][6]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_IO_H[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_IO_H[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_IO_SN_I1[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[25][4]">!MAIN[25][4]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[4]-CELL.LONG_H[3]"><td>CELL.SINGLE_V[4]</td><td>CELL.LONG_H[3]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[21][10]">!MAIN[21][10]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_SN_I2_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[35][6]">!MAIN[35][6]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_H[4]"><td>CELL.SINGLE_V[5]</td><td>CELL.LONG_H[4]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[21][9]">!MAIN[21][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_IO_H[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.LONG_IO_H[2]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[33][4]">!MAIN[33][4]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_V[5]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[32][6]">!MAIN[32][6]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_H[5]"><td>CELL.SINGLE_V[6]</td><td>CELL.LONG_H[5]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[35][10]">!MAIN[35][10]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_IO_H[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.LONG_IO_H[3]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[34][4]">!MAIN[34][4]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_IO_SN_I1[0]"><td>CELL.SINGLE_V[6]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[7]-CELL.TIE_0"><td>CELL.SINGLE_V[7]</td><td>CELL.TIE_0</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[21][12]">!MAIN[21][12]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_CLB_XQ_S"><td>CELL.DOUBLE_H0[0]</td><td>CELL.OUT_CLB_XQ_S</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[13][10]">!MAIN[13][10]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_SN_I2[0]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[13][8]">!MAIN[13][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_CLB_X_S"><td>CELL.DOUBLE_H1[0]</td><td>CELL.OUT_CLB_X_S</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[15][12]">!MAIN[15][12]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_SN_I2[1]"><td>CELL.DOUBLE_H1[1]</td><td>CELL.OUT_IO_SN_I2[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[16][9]">!MAIN[16][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_SN_I2[0]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[31][6]">!MAIN[31][6]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_IO_SN_I1[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[20][3]">!MAIN[20][3]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_SN_I2_E1"><td>CELL.DOUBLE_V1[1]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[30][6]">!MAIN[30][6]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_IO_S0[0]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_S0[0]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[10][2]">!MAIN[10][2]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_IO_S0[1]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_S0[1]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[9][2]">!MAIN[9][2]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_IO_S0[2]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_S0[2]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[9][1]">!MAIN[9][1]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_IO_S0[3]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_S0[3]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[10][1]">!MAIN[10][1]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_IO_S2[0]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_S2[0]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[35][2]">!MAIN[35][2]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_IO_S2[1]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_S2[1]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[34][2]">!MAIN[34][2]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_IO_S2[2]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_S2[2]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[34][1]">!MAIN[34][1]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_IO_S2[3]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_S2[3]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[35][1]">!MAIN[35][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_H_E[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[18][8]">!MAIN[18][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[21][8]">!MAIN[21][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[17][8]">!MAIN[17][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_H_E[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[25][8]">!MAIN[25][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[24][8]">!MAIN[24][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[23][8]">!MAIN[23][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_H_E[2]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[27][11]">!MAIN[27][11]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[26][11]">!MAIN[26][11]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[28][11]">!MAIN[28][11]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_H_E[3]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[26][10]">!MAIN[26][10]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[23][10]">!MAIN[23][10]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[25][10]">!MAIN[25][10]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_H_E[4]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[31][9]">!MAIN[31][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[34][9]">!MAIN[34][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[30][9]">!MAIN[30][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_H_E[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_H_E[5]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[31][8]">!MAIN[31][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[30][8]">!MAIN[30][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_H[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[33][8]">!MAIN[33][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_H_E[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_H_E[6]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[30][10]">!MAIN[30][10]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[31][11]">!MAIN[31][11]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_H[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[31][10]">!MAIN[31][10]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_H_E[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_H_E[7]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[33][12]">!MAIN[33][12]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_V[7]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[30][12]">!MAIN[30][12]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_H[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[32][11]">!MAIN[32][11]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[20][8]">!MAIN[20][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_H_E[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[19][8]">!MAIN[19][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[24][9]">!MAIN[24][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_H_E[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[25][9]">!MAIN[25][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[26][12]">!MAIN[26][12]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_H_E[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[27][12]">!MAIN[27][12]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[27][10]">!MAIN[27][10]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_H_E[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[28][10]">!MAIN[28][10]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V[4]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[34][11]">!MAIN[34][11]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_H_E[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[32][9]">!MAIN[32][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V[5]"><td>CELL.SINGLE_H_E[5]</td><td>CELL.SINGLE_V[5]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[32][8]">!MAIN[32][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_H_E[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[34][8]">!MAIN[34][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V[6]"><td>CELL.SINGLE_H_E[6]</td><td>CELL.SINGLE_V[6]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[29][10]">!MAIN[29][10]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_H_E[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[32][10]">!MAIN[32][10]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V[7]"><td>CELL.SINGLE_H_E[7]</td><td>CELL.SINGLE_V[7]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[32][12]">!MAIN[32][12]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_H_E[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[34][12]">!MAIN[34][12]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.SINGLE_V_S[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[16][8]">!MAIN[16][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_S1[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.DOUBLE_IO_S1[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[18][1]">!MAIN[18][1]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]"><td>CELL.SINGLE_V[1]</td><td>CELL.SINGLE_V_S[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[23][9]">!MAIN[23][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_S0[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.DOUBLE_IO_S0[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[22][2]">!MAIN[22][2]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_S2[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.DOUBLE_IO_S2[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[24][2]">!MAIN[24][2]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]"><td>CELL.SINGLE_V[2]</td><td>CELL.SINGLE_V_S[2]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[25][12]">!MAIN[25][12]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_S1[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.DOUBLE_IO_S1[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[25][3]">!MAIN[25][3]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]"><td>CELL.SINGLE_V[3]</td><td>CELL.SINGLE_V_S[3]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[22][10]">!MAIN[22][10]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_S0[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.DOUBLE_IO_S0[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[27][2]">!MAIN[27][2]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_S2[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.DOUBLE_IO_S2[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[26][1]">!MAIN[26][1]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]"><td>CELL.SINGLE_V[4]</td><td>CELL.SINGLE_V_S[4]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[33][9]">!MAIN[33][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_S1[2]"><td>CELL.SINGLE_V[4]</td><td>CELL.DOUBLE_IO_S1[2]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[28][2]">!MAIN[28][2]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[5]-CELL.SINGLE_V_S[5]"><td>CELL.SINGLE_V[5]</td><td>CELL.SINGLE_V_S[5]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[35][8]">!MAIN[35][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_S0[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.DOUBLE_IO_S0[2]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[30][2]">!MAIN[30][2]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_S2[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.DOUBLE_IO_S2[2]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[29][1]">!MAIN[29][1]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[6]-CELL.SINGLE_V_S[6]"><td>CELL.SINGLE_V[6]</td><td>CELL.SINGLE_V_S[6]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[33][10]">!MAIN[33][10]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_S1[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.DOUBLE_IO_S1[3]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[31][3]">!MAIN[31][3]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[7]-CELL.SINGLE_V_S[7]"><td>CELL.SINGLE_V[7]</td><td>CELL.SINGLE_V_S[7]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[31][12]">!MAIN[31][12]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_S0[3]"><td>CELL.SINGLE_V[7]</td><td>CELL.DOUBLE_IO_S0[3]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[32][1]">!MAIN[32][1]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_S2[3]"><td>CELL.SINGLE_V[7]</td><td>CELL.DOUBLE_IO_S2[3]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[32][2]">!MAIN[32][2]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_H2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_H2[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[24][12]">!MAIN[24][12]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V0[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_V0[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[22][12]">!MAIN[22][12]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_H0[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[23][12]">!MAIN[23][12]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_H2[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_H2[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[28][9]">!MAIN[28][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V0[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_V0[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[27][9]">!MAIN[27][9]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_H0[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[26][8]">!MAIN[26][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V0[0]"><td>CELL.DOUBLE_H2[0]</td><td>CELL.DOUBLE_V0[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[24][10]">!MAIN[24][10]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_H2[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[24][11]">!MAIN[24][11]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V0[1]"><td>CELL.DOUBLE_H2[1]</td><td>CELL.DOUBLE_V0[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[28][8]">!MAIN[28][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_H2[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[29][8]">!MAIN[29][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_V2[0]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_V2[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[22][11]">!MAIN[22][11]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S0[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_S0[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[26][2]">!MAIN[26][2]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S1[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_S1[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[24][3]">!MAIN[24][3]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S2[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_S2[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[27][1]">!MAIN[27][1]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_V2[1]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_V2[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[27][8]">!MAIN[27][8]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S0[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_S0[2]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[28][1]">!MAIN[28][1]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S1[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_S1[2]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[29][2]">!MAIN[29][2]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S2[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_S2[2]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[30][1]">!MAIN[30][1]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S0[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_S0[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[21][2]">!MAIN[21][2]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S1[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_S1[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[20][2]">!MAIN[20][2]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S2[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_S2[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[25][2]">!MAIN[25][2]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S0[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_S0[3]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[31][2]">!MAIN[31][2]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S1[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_S1[3]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[31][1]">!MAIN[31][1]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S2[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_S2[3]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[33][2]">!MAIN[33][2]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_IO_S0[0]-CELL.DOUBLE_IO_S2[0]"><td>CELL.DOUBLE_IO_S0[0]</td><td>CELL.DOUBLE_IO_S2[0]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[23][2]">!MAIN[23][2]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_IO_S0[1]-CELL.DOUBLE_IO_S2[1]"><td>CELL.DOUBLE_IO_S0[1]</td><td>CELL.DOUBLE_IO_S2[1]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[25][1]">!MAIN[25][1]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_IO_S0[2]-CELL.DOUBLE_IO_S2[2]"><td>CELL.DOUBLE_IO_S0[2]</td><td>CELL.DOUBLE_IO_S2[2]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[30][3]">!MAIN[30][3]</a></td></tr>

<tr id="spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_IO_S0[3]-CELL.DOUBLE_IO_S2[3]"><td>CELL.DOUBLE_IO_S0[3]</td><td>CELL.DOUBLE_IO_S2[3]</td><td><a href="#spartanxl-IO_S1_W-bit-MAIN[32][3]">!MAIN[32][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes DBUF_IO_H[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.DBUF_IO_H[0]-3"><a href="#spartanxl-IO_S1_W-bit-MAIN[7][2]">MAIN[7][2]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.DBUF_IO_H[0]-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[8][2]">MAIN[8][2]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.DBUF_IO_H[0]-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[7][1]">MAIN[7][1]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.DBUF_IO_H[0]-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[8][1]">MAIN[8][1]</a></td><td>CELL.DBUF_IO_H[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_S0[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_S0[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes DBUF_IO_H[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.DBUF_IO_H[1]-3"><a href="#spartanxl-IO_S1_W-bit-MAIN[33][3]">MAIN[33][3]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.DBUF_IO_H[1]-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[34][3]">MAIN[34][3]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.DBUF_IO_H[1]-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[35][3]">MAIN[35][3]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.DBUF_IO_H[1]-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[33][1]">MAIN[33][1]</a></td><td>CELL.DBUF_IO_H[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S2[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_S2[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_S2[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S2[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes LONG_V[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[0]-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[26][5]">MAIN[26][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[0]-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[29][5]">MAIN[29][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[0]-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[27][5]">MAIN[27][5]</a></td><td>CELL.LONG_V[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes LONG_V[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[1]-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[35][5]">MAIN[35][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[1]-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[34][6]">MAIN[34][6]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[1]-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[33][5]">MAIN[33][5]</a></td><td>CELL.LONG_V[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes LONG_V[2]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[2]-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[31][5]">MAIN[31][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[2]-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[32][5]">MAIN[32][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[2]-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[30][5]">MAIN[30][5]</a></td><td>CELL.LONG_V[2]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes LONG_V[3]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[3]-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[6][5]">MAIN[6][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[3]-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[7][6]">MAIN[7][6]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[3]-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[6][6]">MAIN[6][6]</a></td><td>CELL.LONG_V[3]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes LONG_V[4]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[4]-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[5][5]">MAIN[5][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[4]-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[2][6]">MAIN[2][6]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[4]-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[1][6]">MAIN[1][6]</a></td><td>CELL.LONG_V[4]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes LONG_V[5]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[5]-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[8][5]">MAIN[8][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[5]-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[9][5]">MAIN[9][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[5]-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[8][6]">MAIN[8][6]</a></td><td>CELL.LONG_V[5]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes LONG_IO_H[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[0]-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[4][6]">MAIN[4][6]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[0]-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[16][4]">MAIN[16][4]</a></td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes LONG_IO_H[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[1]-3"><a href="#spartanxl-IO_S1_W-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[1]-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[14][2]">MAIN[14][2]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[1]-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[18][4]">MAIN[18][4]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[1]-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[17][1]">MAIN[17][1]</a></td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes LONG_IO_H[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[2]-3"><a href="#spartanxl-IO_S1_W-bit-MAIN[22][3]">MAIN[22][3]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[2]-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[20][4]">MAIN[20][4]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[2]-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[21][4]">MAIN[21][4]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[2]-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[22][4]">MAIN[22][4]</a></td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes LONG_IO_H[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[3]-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[4][5]">MAIN[4][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[3]-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[23][4]">MAIN[23][4]</a></td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes IMUX_CLB_F2</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F2-7"><a href="#spartanxl-IO_S1_W-bit-MAIN[10][12]">MAIN[10][12]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F2-6"><a href="#spartanxl-IO_S1_W-bit-MAIN[10][10]">MAIN[10][10]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F2-5"><a href="#spartanxl-IO_S1_W-bit-MAIN[11][9]">MAIN[11][9]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F2-4"><a href="#spartanxl-IO_S1_W-bit-MAIN[11][11]">MAIN[11][11]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F2-3"><a href="#spartanxl-IO_S1_W-bit-MAIN[11][12]">MAIN[11][12]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F2-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[12][11]">MAIN[12][11]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F2-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[12][10]">MAIN[12][10]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F2-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[12][9]">MAIN[12][9]</a></td><td>CELL.IMUX_CLB_F2</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_N.LONG_H_BUF[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_N.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[7]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes IMUX_CLB_F4</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F4-7"><a href="#spartanxl-IO_S1_W-bit-MAIN[9][10]">MAIN[9][10]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F4-6"><a href="#spartanxl-IO_S1_W-bit-MAIN[9][11]">MAIN[9][11]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F4-5"><a href="#spartanxl-IO_S1_W-bit-MAIN[8][9]">MAIN[8][9]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F4-4"><a href="#spartanxl-IO_S1_W-bit-MAIN[8][10]">MAIN[8][10]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F4-3"><a href="#spartanxl-IO_S1_W-bit-MAIN[10][9]">MAIN[10][9]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F4-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[8][12]">MAIN[8][12]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F4-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[9][12]">MAIN[9][12]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F4-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[10][11]">MAIN[10][11]</a></td><td>CELL.IMUX_CLB_F4</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_N.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_H[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL_N.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes IMUX_CLB_G2</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G2-8"><a href="#spartanxl-IO_S1_W-bit-MAIN[2][10]">MAIN[2][10]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G2-7"><a href="#spartanxl-IO_S1_W-bit-MAIN[3][10]">MAIN[3][10]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G2-6"><a href="#spartanxl-IO_S1_W-bit-MAIN[3][12]">MAIN[3][12]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G2-5"><a href="#spartanxl-IO_S1_W-bit-MAIN[2][9]">MAIN[2][9]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G2-4"><a href="#spartanxl-IO_S1_W-bit-MAIN[3][11]">MAIN[3][11]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G2-3"><a href="#spartanxl-IO_S1_W-bit-MAIN[2][11]">MAIN[2][11]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G2-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[2][12]">MAIN[2][12]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G2-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[3][9]">MAIN[3][9]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G2-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[4][11]">MAIN[4][11]</a></td><td>CELL.IMUX_CLB_G2</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SPECIAL_CLB_COUT0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL_N.LONG_H_BUF[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL_N.LONG_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes IMUX_CLB_G4</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G4-7"><a href="#spartanxl-IO_S1_W-bit-MAIN[5][12]">MAIN[5][12]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G4-6"><a href="#spartanxl-IO_S1_W-bit-MAIN[4][12]">MAIN[4][12]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G4-5"><a href="#spartanxl-IO_S1_W-bit-MAIN[6][11]">MAIN[6][11]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G4-4"><a href="#spartanxl-IO_S1_W-bit-MAIN[4][9]">MAIN[4][9]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G4-3"><a href="#spartanxl-IO_S1_W-bit-MAIN[4][10]">MAIN[4][10]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G4-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[5][10]">MAIN[5][10]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G4-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[5][11]">MAIN[5][11]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G4-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[5][9]">MAIN[5][9]</a></td><td>CELL.IMUX_CLB_G4</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_N.LONG_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_N.LONG_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes IMUX_CLB_C2</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_C2-7"><a href="#spartanxl-IO_S1_W-bit-MAIN[0][10]">MAIN[0][10]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_C2-6"><a href="#spartanxl-IO_S1_W-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_C2-5"><a href="#spartanxl-IO_S1_W-bit-MAIN[1][10]">MAIN[1][10]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_C2-4"><a href="#spartanxl-IO_S1_W-bit-MAIN[1][12]">MAIN[1][12]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_C2-3"><a href="#spartanxl-IO_S1_W-bit-MAIN[0][11]">MAIN[0][11]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_C2-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[0][12]">MAIN[0][12]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_C2-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[1][9]">MAIN[1][9]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_C2-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[1][11]">MAIN[1][11]</a></td><td>CELL.IMUX_CLB_C2</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_H[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL_N.LONG_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.SINGLE_H[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL_N.LONG_H_BUF[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_H1[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.SINGLE_H[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_H0[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_H[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes IMUX_IO_O1[0]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[0]-6"><a href="#spartanxl-IO_S1_W-bit-MAIN[26][4]">MAIN[26][4]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[0]-5"><a href="#spartanxl-IO_S1_W-bit-MAIN[26][3]">MAIN[26][3]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[0]-4"><a href="#spartanxl-IO_S1_W-bit-MAIN[29][3]">MAIN[29][3]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[0]-3"><a href="#spartanxl-IO_S1_W-bit-MAIN[28][4]">MAIN[28][4]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[0]-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[27][3]">MAIN[27][3]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[0]-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[28][3]">MAIN[28][3]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[0]-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[27][4]">MAIN[27][4]</a></td><td>CELL.IMUX_IO_O1[0]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes IMUX_IO_O1[1]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[1]-6"><a href="#spartanxl-IO_S1_W-bit-MAIN[1][4]">MAIN[1][4]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[1]-5"><a href="#spartanxl-IO_S1_W-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[1]-4"><a href="#spartanxl-IO_S1_W-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[1]-3"><a href="#spartanxl-IO_S1_W-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[1]-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[2][3]">MAIN[2][3]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[1]-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[1]-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[3][5]">MAIN[3][5]</a></td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_E.DOUBLE_V0[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_E.DOUBLE_V1[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_E.LONG_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL_E.LONG_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes IMUX_IO_OK[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[0]-5"><a href="#spartanxl-IO_S1_W-bit-MAIN[23][5]">MAIN[23][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[0]-4"><a href="#spartanxl-IO_S1_W-bit-MAIN[23][6]">MAIN[23][6]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[0]-3"><a href="#spartanxl-IO_S1_W-bit-MAIN[24][6]">MAIN[24][6]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[0]-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[25][6]">MAIN[25][6]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[0]-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[28][6]">MAIN[28][6]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[0]-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[26][6]">MAIN[26][6]</a></td><td>CELL.IMUX_IO_OK[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes IMUX_IO_OK[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[1]-5"><a href="#spartanxl-IO_S1_W-bit-MAIN[11][6]">MAIN[11][6]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[1]-4"><a href="#spartanxl-IO_S1_W-bit-MAIN[10][6]">MAIN[10][6]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[1]-3"><a href="#spartanxl-IO_S1_W-bit-MAIN[10][5]">MAIN[10][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[1]-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[12][5]">MAIN[12][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[1]-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[11][5]">MAIN[11][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[1]-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[13][5]">MAIN[13][5]</a></td><td>CELL.IMUX_IO_OK[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_E.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes IMUX_IO_IK[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[0]-5"><a href="#spartanxl-IO_S1_W-bit-MAIN[18][5]">MAIN[18][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[0]-4"><a href="#spartanxl-IO_S1_W-bit-MAIN[19][5]">MAIN[19][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[0]-3"><a href="#spartanxl-IO_S1_W-bit-MAIN[20][5]">MAIN[20][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[0]-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[21][5]">MAIN[21][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[0]-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[19][6]">MAIN[19][6]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[0]-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[18][6]">MAIN[18][6]</a></td><td>CELL.IMUX_IO_IK[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes IMUX_IO_IK[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[1]-5"><a href="#spartanxl-IO_S1_W-bit-MAIN[16][6]">MAIN[16][6]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[1]-4"><a href="#spartanxl-IO_S1_W-bit-MAIN[14][6]">MAIN[14][6]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[1]-3"><a href="#spartanxl-IO_S1_W-bit-MAIN[14][5]">MAIN[14][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[1]-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[15][5]">MAIN[15][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[1]-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[1]-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[17][5]">MAIN[17][5]</a></td><td>CELL.IMUX_IO_IK[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_E.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes IMUX_IO_T[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[0]-7"><a href="#spartanxl-IO_S1_W-bit-MAIN[5][2]">MAIN[5][2]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[0]-6"><a href="#spartanxl-IO_S1_W-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[0]-5"><a href="#spartanxl-IO_S1_W-bit-MAIN[6][0]">MAIN[6][0]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[0]-4"><a href="#spartanxl-IO_S1_W-bit-MAIN[6][1]">MAIN[6][1]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[0]-3"><a href="#spartanxl-IO_S1_W-bit-MAIN[6][2]">MAIN[6][2]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[0]-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[4][2]">MAIN[4][2]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[0]-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[0]-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[4][1]">MAIN[4][1]</a></td><td>CELL.IMUX_IO_T[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W switchbox INT muxes IMUX_IO_T[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[1]-7"><a href="#spartanxl-IO_S1_W-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[1]-6"><a href="#spartanxl-IO_S1_W-bit-MAIN[1][2]">MAIN[1][2]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[1]-5"><a href="#spartanxl-IO_S1_W-bit-MAIN[11][2]">MAIN[11][2]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[1]-4"><a href="#spartanxl-IO_S1_W-bit-MAIN[2][1]">MAIN[2][1]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[1]-3"><a href="#spartanxl-IO_S1_W-bit-MAIN[2][2]">MAIN[2][2]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[1]-2"><a href="#spartanxl-IO_S1_W-bit-MAIN[3][1]">MAIN[3][1]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[1]-1"><a href="#spartanxl-IO_S1_W-bit-MAIN[1][1]">MAIN[1][1]</a></td><td id="spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[1]-0"><a href="#spartanxl-IO_S1_W-bit-MAIN[0][2]">MAIN[0][2]</a></td><td>CELL.IMUX_IO_T[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S0[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_S1[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-11"><a class="header" href="#bels-io-11">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>IK</td><td>in</td><td id="spartanxl-IO_S1_W-IO[0]-inpinv-IK">CELL.IMUX_IO_IK[0] invert by <a href="#spartanxl-IO_S1_W-bit-MAIN[22][0]">!MAIN[22][0]</a></td><td id="spartanxl-IO_S1_W-IO[1]-inpinv-IK">CELL.IMUX_IO_IK[1] invert by <a href="#spartanxl-IO_S1_W-bit-MAIN[13][0]">!MAIN[13][0]</a></td></tr>

<tr><td>OK</td><td>in</td><td id="spartanxl-IO_S1_W-IO[0]-inpinv-OK">CELL.IMUX_IO_OK[0] invert by <a href="#spartanxl-IO_S1_W-bit-MAIN[32][0]">!MAIN[32][0]</a></td><td id="spartanxl-IO_S1_W-IO[1]-inpinv-OK">CELL.IMUX_IO_OK[1] invert by <a href="#spartanxl-IO_S1_W-bit-MAIN[2][0]">!MAIN[2][0]</a></td></tr>

<tr><td>O1</td><td>in</td><td>CELL.IMUX_IO_O1[0]</td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><td>O2</td><td>in</td><td>CELL.IMUX_CLB_F4</td><td>CELL.IMUX_CLB_G4</td></tr>

<tr><td>T</td><td>in</td><td id="spartanxl-IO_S1_W-IO[0]-inpinv-T">CELL.IMUX_IO_T[0] invert by <a href="#spartanxl-IO_S1_W-bit-MAIN[34][0]">!MAIN[34][0]</a></td><td id="spartanxl-IO_S1_W-IO[1]-inpinv-T">CELL.IMUX_IO_T[1] invert by <a href="#spartanxl-IO_S1_W-bit-MAIN[0][0]">!MAIN[0][0]</a></td></tr>

<tr><td>I1</td><td>out</td><td>CELL.OUT_IO_SN_I1[0]</td><td>CELL.OUT_IO_SN_I1[1]</td></tr>

<tr><td>I2</td><td>out</td><td>CELL.OUT_IO_SN_I2[0]</td><td>CELL.OUT_IO_SN_I2[1]</td></tr>

<tr><td>CLKIN</td><td>out</td><td>CELL.OUT_IO_CLKIN</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>SLEW</td><td><a href="#spartanxl-IO_S1_W-IO[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#spartanxl-IO_S1_W-IO[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>PULL</td><td><a href="#spartanxl-IO_S1_W-IO[0]-PULL">[enum: IO_PULL]</a></td><td><a href="#spartanxl-IO_S1_W-IO[1]-PULL">[enum: IO_PULL]</a></td></tr>

<tr><td>IFF_SRVAL bit 0</td><td id="spartanxl-IO_S1_W-IO[0]-IFF_SRVAL[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[23][0]">!MAIN[23][0]</a></td><td id="spartanxl-IO_S1_W-IO[1]-IFF_SRVAL[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[12][0]">!MAIN[12][0]</a></td></tr>

<tr><td>OFF_SRVAL bit 0</td><td id="spartanxl-IO_S1_W-IO[0]-OFF_SRVAL[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[24][1]">!MAIN[24][1]</a></td><td id="spartanxl-IO_S1_W-IO[1]-OFF_SRVAL[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[11][1]">!MAIN[11][1]</a></td></tr>

<tr><td>READBACK_I1 bit 0</td><td id="spartanxl-IO_S1_W-IO[0]-READBACK_I1[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[18][3]">!MAIN[18][3]</a></td><td id="spartanxl-IO_S1_W-IO[1]-READBACK_I1[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[17][2]">!MAIN[17][2]</a></td></tr>

<tr><td>READBACK_I2 bit 0</td><td id="spartanxl-IO_S1_W-IO[0]-READBACK_I2[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[18][2]">!MAIN[18][2]</a></td><td id="spartanxl-IO_S1_W-IO[1]-READBACK_I2[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr><td>READBACK_OQ bit 0</td><td id="spartanxl-IO_S1_W-IO[0]-READBACK_OQ[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[16][3]">!MAIN[16][3]</a></td><td id="spartanxl-IO_S1_W-IO[1]-READBACK_OQ[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[16][2]">!MAIN[16][2]</a></td></tr>

<tr><td>MUX_I1</td><td><a href="#spartanxl-IO_S1_W-IO[0]-MUX_I1">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_S1_W-IO[1]-MUX_I1">[enum: IO_MUX_I]</a></td></tr>

<tr><td>MUX_I2</td><td><a href="#spartanxl-IO_S1_W-IO[0]-MUX_I2">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_S1_W-IO[1]-MUX_I2">[enum: IO_MUX_I]</a></td></tr>

<tr><td>IFF_D</td><td><a href="#spartanxl-IO_S1_W-IO[0]-IFF_D">[enum: IO_IFF_D]</a></td><td><a href="#spartanxl-IO_S1_W-IO[1]-IFF_D">[enum: IO_IFF_D]</a></td></tr>

<tr><td>OFF_D_INV</td><td id="spartanxl-IO_S1_W-IO[0]-OFF_D_INV"><a href="#spartanxl-IO_S1_W-bit-MAIN[25][0]">!MAIN[25][0]</a></td><td id="spartanxl-IO_S1_W-IO[1]-OFF_D_INV"><a href="#spartanxl-IO_S1_W-bit-MAIN[9][0]">!MAIN[9][0]</a></td></tr>

<tr><td>MUX_OFF_D</td><td><a href="#spartanxl-IO_S1_W-IO[0]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td><td><a href="#spartanxl-IO_S1_W-IO[1]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#spartanxl-IO_S1_W-IO[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#spartanxl-IO_S1_W-IO[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>OFF_USED</td><td id="spartanxl-IO_S1_W-IO[0]-OFF_USED"><a href="#spartanxl-IO_S1_W-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="spartanxl-IO_S1_W-IO[1]-OFF_USED"><a href="#spartanxl-IO_S1_W-bit-MAIN[10][0]">MAIN[10][0]</a></td></tr>

<tr><td>IFF_CE_ENABLE</td><td id="spartanxl-IO_S1_W-IO[0]-IFF_CE_ENABLE"><a href="#spartanxl-IO_S1_W-bit-MAIN[19][1]">!MAIN[19][1]</a></td><td id="spartanxl-IO_S1_W-IO[1]-IFF_CE_ENABLE"><a href="#spartanxl-IO_S1_W-bit-MAIN[13][2]">!MAIN[13][2]</a></td></tr>

<tr><td>OFF_CE_ENABLE</td><td id="spartanxl-IO_S1_W-IO[0]-OFF_CE_ENABLE"><a href="#spartanxl-IO_S1_W-bit-MAIN[30][0]">!MAIN[30][0]</a></td><td id="spartanxl-IO_S1_W-IO[1]-OFF_CE_ENABLE"><a href="#spartanxl-IO_S1_W-bit-MAIN[12][2]">!MAIN[12][2]</a></td></tr>

<tr><td>SYNC_D</td><td><a href="#spartanxl-IO_S1_W-IO[0]-SYNC_D">[enum: IO_SYNC_D]</a></td><td><a href="#spartanxl-IO_S1_W-IO[1]-SYNC_D">[enum: IO_SYNC_D]</a></td></tr>

<tr><td>IFF_CE_ENABLE_NO_IQ</td><td id="spartanxl-IO_S1_W-IO[0]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_S1_W-bit-MAIN[8][4]">!MAIN[8][4]</a></td><td id="spartanxl-IO_S1_W-IO[1]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_S1_W-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr><td>MUX_T</td><td><a href="#spartanxl-IO_S1_W-IO[0]-MUX_T">[enum: IO_MUX_T]</a></td><td><a href="#spartanxl-IO_S1_W-IO[1]-MUX_T">[enum: IO_MUX_T]</a></td></tr>

<tr><td>DRIVE</td><td><a href="#spartanxl-IO_S1_W-IO[0]-DRIVE">[enum: IO_DRIVE]</a></td><td><a href="#spartanxl-IO_S1_W-IO[1]-DRIVE">[enum: IO_DRIVE]</a></td></tr>

<tr><td>_5V_TOLERANT</td><td id="spartanxl-IO_S1_W-IO[0]-_5V_TOLERANT"><a href="#spartanxl-IO_S1_W-bit-MAIN[13][4]">MAIN[13][4]</a></td><td id="spartanxl-IO_S1_W-IO[1]-_5V_TOLERANT"><a href="#spartanxl-IO_S1_W-bit-MAIN[12][4]">MAIN[12][4]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W enum IO_SLEW</caption>
<thead>
<tr id="spartanxl-IO_S1_W-IO[0]-SLEW"><th>IO[0].SLEW</th><td id="spartanxl-IO_S1_W-IO[0]-SLEW[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[33][0]">MAIN[33][0]</a></td></tr>

<tr id="spartanxl-IO_S1_W-IO[1]-SLEW"><th>IO[1].SLEW</th><td id="spartanxl-IO_S1_W-IO[1]-SLEW[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[1][0]">MAIN[1][0]</a></td></tr>

</thead>

<tbody>
<tr><td>FAST</td><td>0</td></tr>

<tr><td>SLOW</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W enum IO_PULL</caption>
<thead>
<tr id="spartanxl-IO_S1_W-IO[0]-PULL"><th>IO[0].PULL</th><td id="spartanxl-IO_S1_W-IO[0]-PULL[1]"><a href="#spartanxl-IO_S1_W-bit-MAIN[22][1]">MAIN[22][1]</a></td><td id="spartanxl-IO_S1_W-IO[0]-PULL[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[23][1]">MAIN[23][1]</a></td></tr>

<tr id="spartanxl-IO_S1_W-IO[1]-PULL"><th>IO[1].PULL</th><td id="spartanxl-IO_S1_W-IO[1]-PULL[1]"><a href="#spartanxl-IO_S1_W-bit-MAIN[13][1]">MAIN[13][1]</a></td><td id="spartanxl-IO_S1_W-IO[1]-PULL[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[12][1]">MAIN[12][1]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W enum IO_MUX_I</caption>
<thead>
<tr id="spartanxl-IO_S1_W-IO[0]-MUX_I1"><th>IO[0].MUX_I1</th><td id="spartanxl-IO_S1_W-IO[0]-MUX_I1[1]"><a href="#spartanxl-IO_S1_W-bit-MAIN[19][0]">MAIN[19][0]</a></td><td id="spartanxl-IO_S1_W-IO[0]-MUX_I1[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[17][0]">MAIN[17][0]</a></td></tr>

<tr id="spartanxl-IO_S1_W-IO[1]-MUX_I1"><th>IO[1].MUX_I1</th><td id="spartanxl-IO_S1_W-IO[1]-MUX_I1[1]"><a href="#spartanxl-IO_S1_W-bit-MAIN[16][0]">MAIN[16][0]</a></td><td id="spartanxl-IO_S1_W-IO[1]-MUX_I1[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[15][1]">MAIN[15][1]</a></td></tr>

<tr id="spartanxl-IO_S1_W-IO[0]-MUX_I2"><th>IO[0].MUX_I2</th><td id="spartanxl-IO_S1_W-IO[0]-MUX_I2[1]"><a href="#spartanxl-IO_S1_W-bit-MAIN[21][0]">MAIN[21][0]</a></td><td id="spartanxl-IO_S1_W-IO[0]-MUX_I2[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[20][0]">MAIN[20][0]</a></td></tr>

<tr id="spartanxl-IO_S1_W-IO[1]-MUX_I2"><th>IO[1].MUX_I2</th><td id="spartanxl-IO_S1_W-IO[1]-MUX_I2[1]"><a href="#spartanxl-IO_S1_W-bit-MAIN[15][0]">MAIN[15][0]</a></td><td id="spartanxl-IO_S1_W-IO[1]-MUX_I2[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[14][0]">MAIN[14][0]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>0</td><td>1</td></tr>

<tr><td>IQ</td><td>1</td><td>1</td></tr>

<tr><td>IQL</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W enum IO_IFF_D</caption>
<thead>
<tr id="spartanxl-IO_S1_W-IO[0]-IFF_D"><th>IO[0].IFF_D</th><td id="spartanxl-IO_S1_W-IO[0]-IFF_D[1]"><a href="#spartanxl-IO_S1_W-bit-MAIN[18][0]">MAIN[18][0]</a></td><td id="spartanxl-IO_S1_W-IO[0]-IFF_D[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[20][1]">MAIN[20][1]</a></td></tr>

<tr id="spartanxl-IO_S1_W-IO[1]-IFF_D"><th>IO[1].IFF_D</th><td id="spartanxl-IO_S1_W-IO[1]-IFF_D[1]"><a href="#spartanxl-IO_S1_W-bit-MAIN[16][1]">MAIN[16][1]</a></td><td id="spartanxl-IO_S1_W-IO[1]-IFF_D[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[14][1]">MAIN[14][1]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td><td>0</td></tr>

<tr><td>MEDDELAY</td><td>0</td><td>1</td></tr>

<tr><td>SYNC</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W enum IO_MUX_OFF_D</caption>
<thead>
<tr id="spartanxl-IO_S1_W-IO[0]-MUX_OFF_D"><th>IO[0].MUX_OFF_D</th><td id="spartanxl-IO_S1_W-IO[0]-MUX_OFF_D[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[26][0]">MAIN[26][0]</a></td></tr>

<tr id="spartanxl-IO_S1_W-IO[1]-MUX_OFF_D"><th>IO[1].MUX_OFF_D</th><td id="spartanxl-IO_S1_W-IO[1]-MUX_OFF_D[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[8][0]">MAIN[8][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>1</td></tr>

<tr><td>O2</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W enum IO_MUX_O</caption>
<thead>
<tr id="spartanxl-IO_S1_W-IO[0]-MUX_O"><th>IO[0].MUX_O</th><td id="spartanxl-IO_S1_W-IO[0]-MUX_O[3]"><a href="#spartanxl-IO_S1_W-bit-MAIN[28][0]">MAIN[28][0]</a></td><td id="spartanxl-IO_S1_W-IO[0]-MUX_O[2]"><a href="#spartanxl-IO_S1_W-bit-MAIN[27][0]">MAIN[27][0]</a></td><td id="spartanxl-IO_S1_W-IO[0]-MUX_O[1]"><a href="#spartanxl-IO_S1_W-bit-MAIN[29][0]">MAIN[29][0]</a></td><td id="spartanxl-IO_S1_W-IO[0]-MUX_O[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[31][0]">MAIN[31][0]</a></td></tr>

<tr id="spartanxl-IO_S1_W-IO[1]-MUX_O"><th>IO[1].MUX_O</th><td id="spartanxl-IO_S1_W-IO[1]-MUX_O[3]"><a href="#spartanxl-IO_S1_W-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="spartanxl-IO_S1_W-IO[1]-MUX_O[2]"><a href="#spartanxl-IO_S1_W-bit-MAIN[3][0]">MAIN[3][0]</a></td><td id="spartanxl-IO_S1_W-IO[1]-MUX_O[1]"><a href="#spartanxl-IO_S1_W-bit-MAIN[7][0]">MAIN[7][0]</a></td><td id="spartanxl-IO_S1_W-IO[1]-MUX_O[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[5][0]">MAIN[5][0]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>O1_INV</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O2</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>O2_INV</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>MUX</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W enum IO_SYNC_D</caption>
<thead>
<tr id="spartanxl-IO_S1_W-IO[0]-SYNC_D"><th>IO[0].SYNC_D</th><td id="spartanxl-IO_S1_W-IO[0]-SYNC_D[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[21][1]">MAIN[21][1]</a></td></tr>

<tr id="spartanxl-IO_S1_W-IO[1]-SYNC_D"><th>IO[1].SYNC_D</th><td id="spartanxl-IO_S1_W-IO[1]-SYNC_D[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[11][0]">MAIN[11][0]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W enum IO_MUX_T</caption>
<thead>
<tr id="spartanxl-IO_S1_W-IO[0]-MUX_T"><th>IO[0].MUX_T</th><td id="spartanxl-IO_S1_W-IO[0]-MUX_T[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[13][3]">MAIN[13][3]</a></td></tr>

<tr id="spartanxl-IO_S1_W-IO[1]-MUX_T"><th>IO[1].MUX_T</th><td id="spartanxl-IO_S1_W-IO[1]-MUX_T[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

</thead>

<tbody>
<tr><td>T</td><td>1</td></tr>

<tr><td>TQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W enum IO_DRIVE</caption>
<thead>
<tr id="spartanxl-IO_S1_W-IO[0]-DRIVE"><th>IO[0].DRIVE</th><td id="spartanxl-IO_S1_W-IO[0]-DRIVE[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[14][4]">MAIN[14][4]</a></td></tr>

<tr id="spartanxl-IO_S1_W-IO[1]-DRIVE"><th>IO[1].DRIVE</th><td id="spartanxl-IO_S1_W-IO[1]-DRIVE[0]"><a href="#spartanxl-IO_S1_W-bit-MAIN[12][3]">MAIN[12][3]</a></td></tr>

</thead>

<tbody>
<tr><td>_12</td><td>1</td></tr>

<tr><td>_24</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-cin-3"><a class="header" href="#bels-cin-3">Bels CIN</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W bel CIN pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>CIN</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL.IMUX_CIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-11"><a class="header" href="#bel-wires-11">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_CLB_F4</td><td>IO[0].O2</td></tr>

<tr><td>CELL.IMUX_CLB_G4</td><td>IO[1].O2</td></tr>

<tr><td>CELL.IMUX_IO_O1[0]</td><td>IO[0].O1</td></tr>

<tr><td>CELL.IMUX_IO_O1[1]</td><td>IO[1].O1</td></tr>

<tr><td>CELL.IMUX_IO_OK[0]</td><td>IO[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_OK[1]</td><td>IO[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_IK[0]</td><td>IO[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_IK[1]</td><td>IO[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_T[0]</td><td>IO[0].T</td></tr>

<tr><td>CELL.IMUX_IO_T[1]</td><td>IO[1].T</td></tr>

<tr><td>CELL.IMUX_CIN</td><td>CIN.I</td></tr>

<tr><td>CELL.OUT_IO_SN_I1[0]</td><td>IO[0].I1</td></tr>

<tr><td>CELL.OUT_IO_SN_I1[1]</td><td>IO[1].I1</td></tr>

<tr><td>CELL.OUT_IO_SN_I2[0]</td><td>IO[0].I2</td></tr>

<tr><td>CELL.OUT_IO_SN_I2[1]</td><td>IO[1].I2</td></tr>

<tr><td>CELL.OUT_IO_CLKIN</td><td>IO[0].CLKIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-11"><a class="header" href="#bitstream-11">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[35][12]" title="MAIN[35][12]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H_E[2]-CELL.LONG_V[1]">INT: !pass CELL.SINGLE_H_E[2] ← CELL.LONG_V[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[34][12]" title="MAIN[34][12]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_H_E[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[33][12]" title="MAIN[33][12]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_H_E[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_H_E[7]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[32][12]" title="MAIN[32][12]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[7]-CELL.SINGLE_V[7]">INT: !bipass CELL.SINGLE_H_E[7] = CELL.SINGLE_V[7]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[31][12]" title="MAIN[31][12]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_V[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[30][12]" title="MAIN[30][12]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_V[7]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[29][12]" title="MAIN[29][12]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[6]-CELL.LONG_V[5]">INT: !pass CELL.SINGLE_H[6] ← CELL.LONG_V[5]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[26][12]" title="MAIN[26][12]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[25][12]" title="MAIN[25][12]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[24][12]" title="MAIN[24][12]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_H2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_H2[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[23][12]" title="MAIN[23][12]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[22][12]" title="MAIN[22][12]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_H0[0]-CELL.DOUBLE_V0[0]">INT: !bipass CELL.DOUBLE_H0[0] = CELL.DOUBLE_V0[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[21][12]" title="MAIN[21][12]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[7]-CELL.TIE_0">INT: !pass CELL.SINGLE_V[7] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[20][12]" title="MAIN[20][12]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[4]-CELL.LONG_V[3]">INT: !pass CELL.SINGLE_H[4] ← CELL.LONG_V[3]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#spartanxl-IO_S1_W-INT-progbuf-CELL.LONG_V[3]-CELL.SINGLE_H[4]">INT: !buffer CELL.LONG_V[3] ← CELL.SINGLE_H[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[15][12]" title="MAIN[15][12]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_H1[0]-CELL.OUT_CLB_X_S">INT: !pass CELL.DOUBLE_H1[0] ← CELL.OUT_CLB_X_S</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[7]-CELL.OUT_CLB_X_S">INT: !pass CELL.SINGLE_H[7] ← CELL.OUT_CLB_X_S</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[13][12]" title="MAIN[13][12]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[3]-CELL.OUT_CLB_X_S">INT: !pass CELL.SINGLE_H[3] ← CELL.OUT_CLB_X_S</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[7]-CELL.TIE_0">INT: !pass CELL.SINGLE_H[7] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F2-3">INT: mux CELL.IMUX_CLB_F2 bit 3</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F2-7">INT: mux CELL.IMUX_CLB_F2 bit 7</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[9][12]" title="MAIN[9][12]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F4-1">INT: mux CELL.IMUX_CLB_F4 bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F4-2">INT: mux CELL.IMUX_CLB_F4 bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G4-7">INT: mux CELL.IMUX_CLB_G4 bit 7</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G4-6">INT: mux CELL.IMUX_CLB_G4 bit 6</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G2-6">INT: mux CELL.IMUX_CLB_G2 bit 6</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G2-2">INT: mux CELL.IMUX_CLB_G2 bit 2</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_C2-4">INT: mux CELL.IMUX_CLB_C2 bit 4</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_C2-2">INT: mux CELL.IMUX_CLB_C2 bit 2</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[34][11]" title="MAIN[34][11]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[33][11]" title="MAIN[33][11]">
<a href="#spartanxl-IO_S1_W-INT-progbuf-CELL.LONG_V[1]-CELL.SINGLE_H_E[2]">INT: !buffer CELL.LONG_V[1] ← CELL.SINGLE_H_E[2]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[32][11]" title="MAIN[32][11]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[7]-CELL.SINGLE_V_S[7]">INT: !bipass CELL.SINGLE_H[7] = CELL.SINGLE_V_S[7]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[31][11]" title="MAIN[31][11]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[30][11]" title="MAIN[30][11]">
<a href="#spartanxl-IO_S1_W-INT-progbuf-CELL.LONG_V[5]-CELL.SINGLE_H[6]">INT: !buffer CELL.LONG_V[5] ← CELL.SINGLE_H[6]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[28][11]" title="MAIN[28][11]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V_S[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[27][11]" title="MAIN[27][11]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_H_E[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[26][11]" title="MAIN[26][11]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[2]-CELL.SINGLE_V[2]">INT: !bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[2]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[24][11]" title="MAIN[24][11]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[22][11]" title="MAIN[22][11]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_V2[0]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_V2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[12][11]" title="MAIN[12][11]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F2-2">INT: mux CELL.IMUX_CLB_F2 bit 2</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[11][11]" title="MAIN[11][11]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F2-4">INT: mux CELL.IMUX_CLB_F2 bit 4</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[10][11]" title="MAIN[10][11]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F4-0">INT: mux CELL.IMUX_CLB_F4 bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[9][11]" title="MAIN[9][11]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F4-6">INT: mux CELL.IMUX_CLB_F4 bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[6][11]" title="MAIN[6][11]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G4-5">INT: mux CELL.IMUX_CLB_G4 bit 5</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[5][11]" title="MAIN[5][11]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G4-1">INT: mux CELL.IMUX_CLB_G4 bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[4][11]" title="MAIN[4][11]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G2-0">INT: mux CELL.IMUX_CLB_G2 bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G2-4">INT: mux CELL.IMUX_CLB_G2 bit 4</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[2][11]" title="MAIN[2][11]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G2-3">INT: mux CELL.IMUX_CLB_G2 bit 3</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[1][11]" title="MAIN[1][11]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_C2-0">INT: mux CELL.IMUX_CLB_C2 bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_C2-3">INT: mux CELL.IMUX_CLB_C2 bit 3</a>
</td>
</tr>

<tr><td>B10</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[35][10]" title="MAIN[35][10]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_H[5]">INT: !pass CELL.SINGLE_V[6] ← CELL.LONG_H[5]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[34][10]" title="MAIN[34][10]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H_E[3]-CELL.LONG_V[2]">INT: !pass CELL.SINGLE_H_E[3] ← CELL.LONG_V[2]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[33][10]" title="MAIN[33][10]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_V[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[32][10]" title="MAIN[32][10]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_H_E[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[31][10]" title="MAIN[31][10]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_V_S[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_V_S[6]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[30][10]" title="MAIN[30][10]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[6]-CELL.SINGLE_H_E[6]">INT: !bipass CELL.SINGLE_H[6] = CELL.SINGLE_H_E[6]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[29][10]" title="MAIN[29][10]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[6]-CELL.SINGLE_V[6]">INT: !bipass CELL.SINGLE_H_E[6] = CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[28][10]" title="MAIN[28][10]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[27][10]" title="MAIN[27][10]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[26][10]" title="MAIN[26][10]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_H_E[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[25][10]" title="MAIN[25][10]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[24][10]" title="MAIN[24][10]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_H2[0]-CELL.DOUBLE_V0[0]">INT: !bipass CELL.DOUBLE_H2[0] = CELL.DOUBLE_V0[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[23][10]" title="MAIN[23][10]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[3]-CELL.SINGLE_V[3]">INT: !bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[22][10]" title="MAIN[22][10]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[3]-CELL.SINGLE_V_S[3]">INT: !bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[21][10]" title="MAIN[21][10]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[4]-CELL.LONG_H[3]">INT: !pass CELL.SINGLE_V[4] ← CELL.LONG_H[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[15][10]" title="MAIN[15][10]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[6]-CELL.OUT_CLB_XQ_S">INT: !pass CELL.SINGLE_H[6] ← CELL.OUT_CLB_XQ_S</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[14][10]" title="MAIN[14][10]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[2]-CELL.OUT_CLB_XQ_S">INT: !pass CELL.SINGLE_H[2] ← CELL.OUT_CLB_XQ_S</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[13][10]" title="MAIN[13][10]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_H0[0]-CELL.OUT_CLB_XQ_S">INT: !pass CELL.DOUBLE_H0[0] ← CELL.OUT_CLB_XQ_S</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[12][10]" title="MAIN[12][10]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F2-1">INT: mux CELL.IMUX_CLB_F2 bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[11][10]" title="MAIN[11][10]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[3]-CELL.TIE_0">INT: !pass CELL.SINGLE_H[3] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[10][10]" title="MAIN[10][10]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F2-6">INT: mux CELL.IMUX_CLB_F2 bit 6</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[9][10]" title="MAIN[9][10]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F4-7">INT: mux CELL.IMUX_CLB_F4 bit 7</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[8][10]" title="MAIN[8][10]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F4-4">INT: mux CELL.IMUX_CLB_F4 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[5][10]" title="MAIN[5][10]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G4-2">INT: mux CELL.IMUX_CLB_G4 bit 2</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[4][10]" title="MAIN[4][10]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G4-3">INT: mux CELL.IMUX_CLB_G4 bit 3</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G2-7">INT: mux CELL.IMUX_CLB_G2 bit 7</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[2][10]" title="MAIN[2][10]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G2-8">INT: mux CELL.IMUX_CLB_G2 bit 8</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[1][10]" title="MAIN[1][10]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_C2-5">INT: mux CELL.IMUX_CLB_C2 bit 5</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_C2-7">INT: mux CELL.IMUX_CLB_C2 bit 7</a>
</td>
</tr>

<tr><td>B9</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[35][9]" title="MAIN[35][9]">
<a href="#spartanxl-IO_S1_W-INT-progbuf-CELL.LONG_H[5]-CELL.SINGLE_V[6]">INT: !buffer CELL.LONG_H[5] ← CELL.SINGLE_V[6]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[34][9]" title="MAIN[34][9]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[33][9]" title="MAIN[33][9]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[32][9]" title="MAIN[32][9]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[31][9]" title="MAIN[31][9]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_H_E[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[30][9]" title="MAIN[30][9]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[4]-CELL.SINGLE_V_S[4]">INT: !bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[29][9]" title="MAIN[29][9]">
<a href="#spartanxl-IO_S1_W-INT-progbuf-CELL.LONG_V[2]-CELL.SINGLE_H_E[3]">INT: !buffer CELL.LONG_V[2] ← CELL.SINGLE_H_E[3]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[28][9]" title="MAIN[28][9]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_H2[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_H2[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[27][9]" title="MAIN[27][9]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V0[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V0[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#spartanxl-IO_S1_W-INT-progbuf-CELL.LONG_V[4]-CELL.SINGLE_H[5]">INT: !buffer CELL.LONG_V[4] ← CELL.SINGLE_H[5]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[23][9]" title="MAIN[23][9]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[22][9]" title="MAIN[22][9]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[5]-CELL.LONG_V[4]">INT: !pass CELL.SINGLE_H[5] ← CELL.LONG_V[4]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_H[4]">INT: !pass CELL.SINGLE_V[5] ← CELL.LONG_H[4]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#spartanxl-IO_S1_W-INT-progbuf-CELL.LONG_H[4]-CELL.SINGLE_V[5]">INT: !buffer CELL.LONG_H[4] ← CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#spartanxl-IO_S1_W-INT-progbuf-CELL.LONG_V[0]-CELL.SINGLE_H_E[1]">INT: !buffer CELL.LONG_V[0] ← CELL.SINGLE_H_E[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H_E[1]-CELL.LONG_V[0]">INT: !pass CELL.SINGLE_H_E[1] ← CELL.LONG_V[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[17][9]" title="MAIN[17][9]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[5]-CELL.OUT_IO_SN_I2[1]">INT: !pass CELL.SINGLE_H[5] ← CELL.OUT_IO_SN_I2[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[16][9]" title="MAIN[16][9]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_H1[1]-CELL.OUT_IO_SN_I2[1]">INT: !pass CELL.DOUBLE_H1[1] ← CELL.OUT_IO_SN_I2[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[15][9]" title="MAIN[15][9]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[1]-CELL.OUT_IO_SN_I2[1]">INT: !pass CELL.SINGLE_H[1] ← CELL.OUT_IO_SN_I2[1]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[13][9]" title="MAIN[13][9]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[6]-CELL.TIE_0">INT: !pass CELL.SINGLE_H[6] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[12][9]" title="MAIN[12][9]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F2-0">INT: mux CELL.IMUX_CLB_F2 bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[11][9]" title="MAIN[11][9]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F2-5">INT: mux CELL.IMUX_CLB_F2 bit 5</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[10][9]" title="MAIN[10][9]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F4-3">INT: mux CELL.IMUX_CLB_F4 bit 3</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[8][9]" title="MAIN[8][9]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_F4-5">INT: mux CELL.IMUX_CLB_F4 bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[5][9]" title="MAIN[5][9]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G4-0">INT: mux CELL.IMUX_CLB_G4 bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[4][9]" title="MAIN[4][9]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G4-4">INT: mux CELL.IMUX_CLB_G4 bit 4</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G2-1">INT: mux CELL.IMUX_CLB_G2 bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[2][9]" title="MAIN[2][9]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_G2-5">INT: mux CELL.IMUX_CLB_G2 bit 5</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[1][9]" title="MAIN[1][9]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_C2-1">INT: mux CELL.IMUX_CLB_C2 bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_CLB_C2-6">INT: mux CELL.IMUX_CLB_C2 bit 6</a>
</td>
</tr>

<tr><td>B8</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[35][8]" title="MAIN[35][8]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_V[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[34][8]" title="MAIN[34][8]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_H_E[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[33][8]" title="MAIN[33][8]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V_S[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_V_S[5]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[32][8]" title="MAIN[32][8]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[5]-CELL.SINGLE_V[5]">INT: !bipass CELL.SINGLE_H_E[5] = CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[31][8]" title="MAIN[31][8]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_H_E[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_H_E[5]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[30][8]" title="MAIN[30][8]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[5]-CELL.SINGLE_V[5]">INT: !bipass CELL.SINGLE_H[5] = CELL.SINGLE_V[5]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[29][8]" title="MAIN[29][8]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[28][8]" title="MAIN[28][8]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_H2[1]-CELL.DOUBLE_V0[1]">INT: !bipass CELL.DOUBLE_H2[1] = CELL.DOUBLE_V0[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[27][8]" title="MAIN[27][8]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[26][8]" title="MAIN[26][8]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_H0[1]-CELL.DOUBLE_V2[1]">INT: !bipass CELL.DOUBLE_H0[1] = CELL.DOUBLE_V2[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_H_E[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[23][8]" title="MAIN[23][8]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[1]-CELL.SINGLE_V_S[1]">INT: !bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[22][8]" title="MAIN[22][8]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[0]-CELL.TIE_0">INT: !pass CELL.SINGLE_V[0] ← CELL.TIE_0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H_E[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_H_E[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[17][8]" title="MAIN[17][8]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_H[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[16][8]" title="MAIN[16][8]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[0]-CELL.SINGLE_V_S[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[15][8]" title="MAIN[15][8]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[4]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_H[4] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[14][8]" title="MAIN[14][8]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[0]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_H[0] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[13][8]" title="MAIN[13][8]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_H0[1]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.DOUBLE_H0[1] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[12][8]" title="MAIN[12][8]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_H[0]-CELL.TIE_0">INT: !pass CELL.SINGLE_H[0] ← CELL.TIE_0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[35][6]" title="MAIN[35][6]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[1]-1">INT: mux CELL.LONG_V[1] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_V[5] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.DOUBLE_V0[1] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.DOUBLE_V1[1] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[0]-1">INT: mux CELL.IMUX_IO_OK[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[0]-0">INT: mux CELL.IMUX_IO_OK[0] bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[0]-2">INT: mux CELL.IMUX_IO_OK[0] bit 2</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[0]-3">INT: mux CELL.IMUX_IO_OK[0] bit 3</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[0]-4">INT: mux CELL.IMUX_IO_OK[0] bit 4</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[0]-1">INT: mux CELL.IMUX_IO_IK[0] bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[0]-0">INT: mux CELL.IMUX_IO_IK[0] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[1]-5">INT: mux CELL.IMUX_IO_IK[1] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[1]-4">INT: mux CELL.IMUX_IO_IK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[1]-5">INT: mux CELL.IMUX_IO_OK[1] bit 5</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[1]-4">INT: mux CELL.IMUX_IO_OK[1] bit 4</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[5]-0">INT: mux CELL.LONG_V[5] bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[3]-1">INT: mux CELL.LONG_V[3] bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[3]-0">INT: mux CELL.LONG_V[3] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[0]-1">INT: mux CELL.LONG_IO_H[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[4]-1">INT: mux CELL.LONG_V[4] bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[4]-0">INT: mux CELL.LONG_V[4] bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[1]-2">INT: mux CELL.LONG_V[1] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[33][5]" title="MAIN[33][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[1]-0">INT: mux CELL.LONG_V[1] bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[32][5]" title="MAIN[32][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[2]-1">INT: mux CELL.LONG_V[2] bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[2]-2">INT: mux CELL.LONG_V[2] bit 2</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[2]-0">INT: mux CELL.LONG_V[2] bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[0]-1">INT: mux CELL.LONG_V[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[0]-0">INT: mux CELL.LONG_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[0]-2">INT: mux CELL.LONG_V[0] bit 2</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.SINGLE_V[6] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#spartanxl-IO_S1_W-INT-progbuf-CELL.LONG_H[3]-CELL.SINGLE_V[4]">INT: !buffer CELL.LONG_H[3] ← CELL.SINGLE_V[4]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[0]-5">INT: mux CELL.IMUX_IO_OK[0] bit 5</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[0]-2">INT: mux CELL.IMUX_IO_IK[0] bit 2</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[0]-3">INT: mux CELL.IMUX_IO_IK[0] bit 3</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[0]-4">INT: mux CELL.IMUX_IO_IK[0] bit 4</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[0]-5">INT: mux CELL.IMUX_IO_IK[0] bit 5</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[1]-0">INT: mux CELL.IMUX_IO_IK[1] bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[1]-1">INT: mux CELL.IMUX_IO_IK[1] bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[1]-2">INT: mux CELL.IMUX_IO_IK[1] bit 2</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_IK[1]-3">INT: mux CELL.IMUX_IO_IK[1] bit 3</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[1]-0">INT: mux CELL.IMUX_IO_OK[1] bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[1]-2">INT: mux CELL.IMUX_IO_OK[1] bit 2</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[1]-1">INT: mux CELL.IMUX_IO_OK[1] bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_OK[1]-3">INT: mux CELL.IMUX_IO_OK[1] bit 3</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[5]-1">INT: mux CELL.LONG_V[5] bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[5]-2">INT: mux CELL.LONG_V[5] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[3]-2">INT: mux CELL.LONG_V[3] bit 2</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_V[4]-2">INT: mux CELL.LONG_V[4] bit 2</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[3]-1">INT: mux CELL.LONG_IO_H[3] bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[1]-0">INT: mux CELL.IMUX_IO_O1[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[34][4]" title="MAIN[34][4]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_IO_H[3]">INT: !pass CELL.SINGLE_V[6] ← CELL.LONG_IO_H[3]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[33][4]" title="MAIN[33][4]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_IO_H[2]">INT: !pass CELL.SINGLE_V[5] ← CELL.LONG_IO_H[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[0]-3">INT: mux CELL.IMUX_IO_O1[0] bit 3</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[0]-0">INT: mux CELL.IMUX_IO_O1[0] bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[0]-6">INT: mux CELL.IMUX_IO_O1[0] bit 6</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[3]-0">INT: mux CELL.LONG_IO_H[3] bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[2]-0">INT: mux CELL.LONG_IO_H[2] bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[2]-1">INT: mux CELL.LONG_IO_H[2] bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[2]-2">INT: mux CELL.LONG_IO_H[2] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[1]-1">INT: mux CELL.LONG_IO_H[1] bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_IO_H[1]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_IO_H[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[0]-0">INT: mux CELL.LONG_IO_H[0] bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[15][4]" title="MAIN[15][4]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_IO_H[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.LONG_IO_H[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#spartanxl-IO_S1_W-IO[0]-DRIVE[0]">IO[0]:  DRIVE bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#spartanxl-IO_S1_W-IO[0]-_5V_TOLERANT">IO[0]:  _5V_TOLERANT</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#spartanxl-IO_S1_W-IO[1]-_5V_TOLERANT">IO[1]:  _5V_TOLERANT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#spartanxl-IO_S1_W-IO[0]-IFF_CE_ENABLE_NO_IQ">IO[0]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[1]-1">INT: mux CELL.IMUX_IO_O1[1] bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[1]-6">INT: mux CELL.IMUX_IO_O1[1] bit 6</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[1]-5">INT: mux CELL.IMUX_IO_O1[1] bit 5</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.DBUF_IO_H[1]-1">INT: mux CELL.DBUF_IO_H[1] bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.DBUF_IO_H[1]-2">INT: mux CELL.DBUF_IO_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.DBUF_IO_H[1]-3">INT: mux CELL.DBUF_IO_H[1] bit 3</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_IO_S0[3]-CELL.DOUBLE_IO_S2[3]">INT: !bipass CELL.DOUBLE_IO_S0[3] = CELL.DOUBLE_IO_S2[3]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_S1[3]">INT: !bipass CELL.SINGLE_V[6] = CELL.DOUBLE_IO_S1[3]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_IO_S0[2]-CELL.DOUBLE_IO_S2[2]">INT: !bipass CELL.DOUBLE_IO_S0[2] = CELL.DOUBLE_IO_S2[2]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[0]-4">INT: mux CELL.IMUX_IO_O1[0] bit 4</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[0]-1">INT: mux CELL.IMUX_IO_O1[0] bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[0]-2">INT: mux CELL.IMUX_IO_O1[0] bit 2</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[0]-5">INT: mux CELL.IMUX_IO_O1[0] bit 5</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_S1[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_S1[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S1[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S1[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[1]-3">INT: mux CELL.LONG_IO_H[1] bit 3</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[2]-3">INT: mux CELL.LONG_IO_H[2] bit 3</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.DOUBLE_V1[0] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#spartanxl-IO_S1_W-IO[0]-READBACK_I1[0]">IO[0]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#spartanxl-IO_S1_W-IO[1]-READBACK_I2[0]">IO[1]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#spartanxl-IO_S1_W-IO[0]-READBACK_OQ[0]">IO[0]: ! READBACK_OQ bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#spartanxl-IO_S1_W-IO[0]-MUX_T[0]">IO[0]:  MUX_T bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#spartanxl-IO_S1_W-IO[1]-DRIVE[0]">IO[1]:  DRIVE bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#spartanxl-IO_S1_W-IO[1]-MUX_T[0]">IO[1]:  MUX_T bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#spartanxl-IO_S1_W-IO[1]-IFF_CE_ENABLE_NO_IQ">IO[1]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[1]-2">INT: mux CELL.IMUX_IO_O1[1] bit 2</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[1]-3">INT: mux CELL.IMUX_IO_O1[1] bit 3</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_O1[1]-4">INT: mux CELL.IMUX_IO_O1[1] bit 4</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[35][2]" title="MAIN[35][2]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_IO_S2[0]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_S2[0] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_IO_S2[1]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_S2[1] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S2[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S2[3]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_S2[3]">INT: !bipass CELL.SINGLE_V[7] = CELL.DOUBLE_IO_S2[3]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[31][2]" title="MAIN[31][2]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S0[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S0[3]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[30][2]" title="MAIN[30][2]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_S0[2]">INT: !bipass CELL.SINGLE_V[5] = CELL.DOUBLE_IO_S0[2]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S1[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S1[2]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_S1[2]">INT: !bipass CELL.SINGLE_V[4] = CELL.DOUBLE_IO_S1[2]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_S0[1]">INT: !bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_S0[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S0[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S0[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S2[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S2[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_S2[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_S2[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_IO_S0[0]-CELL.DOUBLE_IO_S2[0]">INT: !bipass CELL.DOUBLE_IO_S0[0] = CELL.DOUBLE_IO_S2[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_S0[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_S0[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S0[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S0[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_S1[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_S1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#spartanxl-IO_S1_W-IO[0]-READBACK_I2[0]">IO[0]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#spartanxl-IO_S1_W-IO[1]-READBACK_I1[0]">IO[1]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#spartanxl-IO_S1_W-IO[1]-READBACK_OQ[0]">IO[1]: ! READBACK_OQ bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[1]-2">INT: mux CELL.LONG_IO_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#spartanxl-IO_S1_W-IO[1]-IFF_CE_ENABLE">IO[1]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#spartanxl-IO_S1_W-IO[1]-OFF_CE_ENABLE">IO[1]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[11][2]" title="MAIN[11][2]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[1]-5">INT: mux CELL.IMUX_IO_T[1] bit 5</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[10][2]" title="MAIN[10][2]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_IO_S0[0]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_S0[0] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[9][2]" title="MAIN[9][2]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_IO_S0[1]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_S0[1] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.DBUF_IO_H[0]-2">INT: mux CELL.DBUF_IO_H[0] bit 2</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[7][2]" title="MAIN[7][2]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.DBUF_IO_H[0]-3">INT: mux CELL.DBUF_IO_H[0] bit 3</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[6][2]" title="MAIN[6][2]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[0]-3">INT: mux CELL.IMUX_IO_T[0] bit 3</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[5][2]" title="MAIN[5][2]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[0]-7">INT: mux CELL.IMUX_IO_T[0] bit 7</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[4][2]" title="MAIN[4][2]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[0]-2">INT: mux CELL.IMUX_IO_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[0]-6">INT: mux CELL.IMUX_IO_T[0] bit 6</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[1]-3">INT: mux CELL.IMUX_IO_T[1] bit 3</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[1]-6">INT: mux CELL.IMUX_IO_T[1] bit 6</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[1]-0">INT: mux CELL.IMUX_IO_T[1] bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_IO_S2[3]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_S2[3] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[34][1]" title="MAIN[34][1]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_IO_S2[2]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_S2[2] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.DBUF_IO_H[1]-0">INT: mux CELL.DBUF_IO_H[1] bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_S0[3]">INT: !bipass CELL.SINGLE_V[7] = CELL.DOUBLE_IO_S0[3]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_S1[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_S1[3]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S2[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S2[2]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_S2[2]">INT: !bipass CELL.SINGLE_V[5] = CELL.DOUBLE_IO_S2[2]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[28][1]" title="MAIN[28][1]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_S0[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_S0[2]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_S2[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_S2[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_S2[1]">INT: !bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_S2[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.DOUBLE_IO_S0[1]-CELL.DOUBLE_IO_S2[1]">INT: !bipass CELL.DOUBLE_IO_S0[1] = CELL.DOUBLE_IO_S2[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#spartanxl-IO_S1_W-IO[0]-OFF_SRVAL[0]">IO[0]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#spartanxl-IO_S1_W-IO[0]-PULL[0]">IO[0]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#spartanxl-IO_S1_W-IO[0]-PULL[1]">IO[0]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#spartanxl-IO_S1_W-IO[0]-SYNC_D[0]">IO[0]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#spartanxl-IO_S1_W-IO[0]-IFF_D[0]">IO[0]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#spartanxl-IO_S1_W-IO[0]-IFF_CE_ENABLE">IO[0]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#spartanxl-IO_S1_W-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_S1[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_S1[0]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.LONG_IO_H[1]-0">INT: mux CELL.LONG_IO_H[1] bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#spartanxl-IO_S1_W-IO[1]-IFF_D[1]">IO[1]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#spartanxl-IO_S1_W-IO[1]-MUX_I1[0]">IO[1]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#spartanxl-IO_S1_W-IO[1]-IFF_D[0]">IO[1]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#spartanxl-IO_S1_W-IO[1]-PULL[1]">IO[1]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#spartanxl-IO_S1_W-IO[1]-PULL[0]">IO[1]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#spartanxl-IO_S1_W-IO[1]-OFF_SRVAL[0]">IO[1]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_IO_S0[3]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_S0[3] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#spartanxl-IO_S1_W-INT-pass-CELL.DOUBLE_IO_S0[2]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_S0[2] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.DBUF_IO_H[0]-0">INT: mux CELL.DBUF_IO_H[0] bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[7][1]" title="MAIN[7][1]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.DBUF_IO_H[0]-1">INT: mux CELL.DBUF_IO_H[0] bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[0]-4">INT: mux CELL.IMUX_IO_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[0]-1">INT: mux CELL.IMUX_IO_T[0] bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[0]-0">INT: mux CELL.IMUX_IO_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[1]-2">INT: mux CELL.IMUX_IO_T[1] bit 2</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[2][1]" title="MAIN[2][1]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[1]-4">INT: mux CELL.IMUX_IO_T[1] bit 4</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[1][1]" title="MAIN[1][1]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[1]-1">INT: mux CELL.IMUX_IO_T[1] bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[1]-7">INT: mux CELL.IMUX_IO_T[1] bit 7</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#spartanxl-IO_S1_W-IO[0]-inpinv-T">IO[0]: !invert T</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[33][0]" title="MAIN[33][0]">
<a href="#spartanxl-IO_S1_W-IO[0]-SLEW[0]">IO[0]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#spartanxl-IO_S1_W-IO[0]-inpinv-OK">IO[0]: !invert OK</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#spartanxl-IO_S1_W-IO[0]-MUX_O[0]">IO[0]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#spartanxl-IO_S1_W-IO[0]-OFF_CE_ENABLE">IO[0]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[29][0]" title="MAIN[29][0]">
<a href="#spartanxl-IO_S1_W-IO[0]-MUX_O[1]">IO[0]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#spartanxl-IO_S1_W-IO[0]-MUX_O[3]">IO[0]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[27][0]" title="MAIN[27][0]">
<a href="#spartanxl-IO_S1_W-IO[0]-MUX_O[2]">IO[0]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#spartanxl-IO_S1_W-IO[0]-MUX_OFF_D[0]">IO[0]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#spartanxl-IO_S1_W-IO[0]-OFF_D_INV">IO[0]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#spartanxl-IO_S1_W-IO[0]-OFF_USED">IO[0]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#spartanxl-IO_S1_W-IO[0]-IFF_SRVAL[0]">IO[0]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#spartanxl-IO_S1_W-IO[0]-inpinv-IK">IO[0]: !invert IK</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#spartanxl-IO_S1_W-IO[0]-MUX_I2[1]">IO[0]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#spartanxl-IO_S1_W-IO[0]-MUX_I2[0]">IO[0]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#spartanxl-IO_S1_W-IO[0]-MUX_I1[1]">IO[0]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#spartanxl-IO_S1_W-IO[0]-IFF_D[1]">IO[0]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[17][0]" title="MAIN[17][0]">
<a href="#spartanxl-IO_S1_W-IO[0]-MUX_I1[0]">IO[0]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#spartanxl-IO_S1_W-IO[1]-MUX_I1[1]">IO[1]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[15][0]" title="MAIN[15][0]">
<a href="#spartanxl-IO_S1_W-IO[1]-MUX_I2[1]">IO[1]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#spartanxl-IO_S1_W-IO[1]-MUX_I2[0]">IO[1]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[13][0]" title="MAIN[13][0]">
<a href="#spartanxl-IO_S1_W-IO[1]-inpinv-IK">IO[1]: !invert IK</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[12][0]" title="MAIN[12][0]">
<a href="#spartanxl-IO_S1_W-IO[1]-IFF_SRVAL[0]">IO[1]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#spartanxl-IO_S1_W-IO[1]-SYNC_D[0]">IO[1]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#spartanxl-IO_S1_W-IO[1]-OFF_USED">IO[1]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[9][0]" title="MAIN[9][0]">
<a href="#spartanxl-IO_S1_W-IO[1]-OFF_D_INV">IO[1]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#spartanxl-IO_S1_W-IO[1]-MUX_OFF_D[0]">IO[1]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#spartanxl-IO_S1_W-IO[1]-MUX_O[1]">IO[1]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#spartanxl-IO_S1_W-INT-mux-CELL.IMUX_IO_T[0]-5">INT: mux CELL.IMUX_IO_T[0] bit 5</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[5][0]" title="MAIN[5][0]">
<a href="#spartanxl-IO_S1_W-IO[1]-MUX_O[0]">IO[1]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#spartanxl-IO_S1_W-IO[1]-MUX_O[3]">IO[1]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#spartanxl-IO_S1_W-IO[1]-MUX_O[2]">IO[1]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#spartanxl-IO_S1_W-IO[1]-inpinv-OK">IO[1]: !invert OK</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#spartanxl-IO_S1_W-IO[1]-SLEW[0]">IO[1]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_S1_W-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#spartanxl-IO_S1_W-IO[1]-inpinv-T">IO[1]: !invert T</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_S1_W rect MAIN_E</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_n0"><a class="header" href="#tile-io_n0">Tile IO_N0</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-12"><a class="header" href="#switchbox-int-12">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_N0-INT-progbuf-CELL.LONG_H[0]-CELL.SINGLE_V[1]"><td>CELL.LONG_H[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_N0-bit-MAIN_S[21][8]">!MAIN_S[21][8]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-progbuf-CELL.LONG_H[1]-CELL.SINGLE_V[2]"><td>CELL.LONG_H[1]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_N0-bit-MAIN_S[25][8]">!MAIN_S[25][8]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-progbuf-CELL.LONG_H[2]-CELL.SINGLE_V[3]"><td>CELL.LONG_H[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-progbuf-CELL.LONG_V[0]-CELL.OUT_COUT_E"><td>CELL.LONG_V[0]</td><td>CELL.OUT_COUT_E</td><td><a href="#spartanxl-IO_N0-bit-MAIN_W[5][0]">!MAIN_W[5][0]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_SN_I2_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_N0-bit-MAIN[22][1]">!MAIN[22][1]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.LONG_H[0]</td><td><a href="#spartanxl-IO_N0-bit-MAIN_S[23][8]">!MAIN_S[23][8]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_IO_H[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.LONG_IO_H[0]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[15][2]">!MAIN[15][2]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[22][0]">!MAIN[22][0]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[1]</td><td><a href="#spartanxl-IO_N0-bit-MAIN_S[29][8]">!MAIN_S[29][8]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_IO_H[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_IO_H[1]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[17][2]">!MAIN[17][2]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_IO_SN_I1[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[25][2]">!MAIN[25][2]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_H[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_H[2]</td><td><a href="#spartanxl-IO_N0-bit-MAIN_S[28][9]">!MAIN_S[28][9]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_SN_I1_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_N0-bit-MAIN[29][2]">!MAIN[29][2]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_SN_I2_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_N0-bit-MAIN[35][0]">!MAIN[35][0]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_IO_H[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.LONG_IO_H[2]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[33][2]">!MAIN[33][2]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_V[5]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[32][0]">!MAIN[32][0]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_IO_H[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.LONG_IO_H[3]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[34][2]">!MAIN[34][2]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_IO_SN_I1[0]"><td>CELL.SINGLE_V[6]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[25][1]">!MAIN[25][1]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_IO_SN_I1_E1"><td>CELL.SINGLE_V[7]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_N0-bit-MAIN[32][2]">!MAIN[32][2]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_IO_SN_I1_E1"><td>CELL.DOUBLE_V0[0]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_N0-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_SN_I2[0]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[31][0]">!MAIN[31][0]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_IO_SN_I1[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[20][3]">!MAIN[20][3]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_SN_I2_E1"><td>CELL.DOUBLE_V1[1]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_N0-bit-MAIN[30][0]">!MAIN[30][0]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.DOUBLE_IO_N0[0]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_N0[0]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[35][4]">!MAIN[35][4]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.DOUBLE_IO_N0[1]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_N0[1]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[34][4]">!MAIN[34][4]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.DOUBLE_IO_N0[2]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_N0[2]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[34][5]">!MAIN[34][5]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.DOUBLE_IO_N0[3]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_N0[3]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[35][5]">!MAIN[35][5]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.DOUBLE_IO_N2[0]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_N2[0]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.DOUBLE_IO_N2[1]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_N2[1]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.DOUBLE_IO_N2[2]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_N2[2]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-pass-CELL.DOUBLE_IO_N2[3]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_N2[3]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[10][5]">!MAIN[10][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_N0[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.DOUBLE_IO_N0[0]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[24][4]">!MAIN[24][4]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_N2[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.DOUBLE_IO_N2[0]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[22][4]">!MAIN[22][4]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_N1[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.DOUBLE_IO_N1[0]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_N0[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.DOUBLE_IO_N0[1]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[26][5]">!MAIN[26][5]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_N2[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.DOUBLE_IO_N2[1]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[27][4]">!MAIN[27][4]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_N1[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.DOUBLE_IO_N1[1]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[25][3]">!MAIN[25][3]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_N0[2]"><td>CELL.SINGLE_V[4]</td><td>CELL.DOUBLE_IO_N0[2]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[29][5]">!MAIN[29][5]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_N2[2]"><td>CELL.SINGLE_V[4]</td><td>CELL.DOUBLE_IO_N2[2]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[30][4]">!MAIN[30][4]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_N1[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.DOUBLE_IO_N1[2]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[28][4]">!MAIN[28][4]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_N0[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.DOUBLE_IO_N0[3]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[32][4]">!MAIN[32][4]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_N2[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.DOUBLE_IO_N2[3]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[32][5]">!MAIN[32][5]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_N1[3]"><td>CELL.SINGLE_V[7]</td><td>CELL.DOUBLE_IO_N1[3]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[31][3]">!MAIN[31][3]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N0[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_N0[1]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[27][5]">!MAIN[27][5]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N1[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_N1[1]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[24][3]">!MAIN[24][3]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N2[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_N2[1]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[26][4]">!MAIN[26][4]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N0[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_N0[2]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[30][5]">!MAIN[30][5]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N1[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_N1[2]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[29][4]">!MAIN[29][4]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N2[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_N2[2]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[28][5]">!MAIN[28][5]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N0[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_N0[0]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[25][4]">!MAIN[25][4]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N1[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_N1[0]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[20][4]">!MAIN[20][4]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N2[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_N2[0]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N0[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_N0[3]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[33][4]">!MAIN[33][4]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N1[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_N1[3]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[31][5]">!MAIN[31][5]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N2[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_N2[3]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[31][4]">!MAIN[31][4]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_IO_N0[0]-CELL.DOUBLE_IO_N2[0]"><td>CELL.DOUBLE_IO_N0[0]</td><td>CELL.DOUBLE_IO_N2[0]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[23][4]">!MAIN[23][4]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_IO_N0[1]-CELL.DOUBLE_IO_N2[1]"><td>CELL.DOUBLE_IO_N0[1]</td><td>CELL.DOUBLE_IO_N2[1]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_IO_N0[2]-CELL.DOUBLE_IO_N2[2]"><td>CELL.DOUBLE_IO_N0[2]</td><td>CELL.DOUBLE_IO_N2[2]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[30][3]">!MAIN[30][3]</a></td></tr>

<tr id="spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_IO_N0[3]-CELL.DOUBLE_IO_N2[3]"><td>CELL.DOUBLE_IO_N0[3]</td><td>CELL.DOUBLE_IO_N2[3]</td><td><a href="#spartanxl-IO_N0-bit-MAIN[32][3]">!MAIN[32][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT muxes DBUF_IO_H[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0-INT-mux-CELL.DBUF_IO_H[0]-3"><a href="#spartanxl-IO_N0-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.DBUF_IO_H[0]-2"><a href="#spartanxl-IO_N0-bit-MAIN[8][4]">MAIN[8][4]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.DBUF_IO_H[0]-1"><a href="#spartanxl-IO_N0-bit-MAIN[7][5]">MAIN[7][5]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.DBUF_IO_H[0]-0"><a href="#spartanxl-IO_N0-bit-MAIN[8][5]">MAIN[8][5]</a></td><td>CELL.DBUF_IO_H[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_N2[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_N2[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT muxes DBUF_IO_H[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0-INT-mux-CELL.DBUF_IO_H[1]-3"><a href="#spartanxl-IO_N0-bit-MAIN[33][3]">MAIN[33][3]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.DBUF_IO_H[1]-2"><a href="#spartanxl-IO_N0-bit-MAIN[34][3]">MAIN[34][3]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.DBUF_IO_H[1]-1"><a href="#spartanxl-IO_N0-bit-MAIN[35][3]">MAIN[35][3]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.DBUF_IO_H[1]-0"><a href="#spartanxl-IO_N0-bit-MAIN[33][5]">MAIN[33][5]</a></td><td>CELL.DBUF_IO_H[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_N0[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_N0[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT muxes LONG_V[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_V[0]-2"><a href="#spartanxl-IO_N0-bit-MAIN[26][1]">MAIN[26][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_V[0]-1"><a href="#spartanxl-IO_N0-bit-MAIN[29][1]">MAIN[29][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_V[0]-0"><a href="#spartanxl-IO_N0-bit-MAIN[27][1]">MAIN[27][1]</a></td><td>CELL.LONG_V[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT muxes LONG_V[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_V[1]-2"><a href="#spartanxl-IO_N0-bit-MAIN[35][1]">MAIN[35][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_V[1]-1"><a href="#spartanxl-IO_N0-bit-MAIN[34][0]">MAIN[34][0]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_V[1]-0"><a href="#spartanxl-IO_N0-bit-MAIN[33][1]">MAIN[33][1]</a></td><td>CELL.LONG_V[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT muxes LONG_V[2]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_V[2]-2"><a href="#spartanxl-IO_N0-bit-MAIN[31][1]">MAIN[31][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_V[2]-1"><a href="#spartanxl-IO_N0-bit-MAIN[32][1]">MAIN[32][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_V[2]-0"><a href="#spartanxl-IO_N0-bit-MAIN[30][1]">MAIN[30][1]</a></td><td>CELL.LONG_V[2]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT muxes LONG_V[3]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_V[3]-2"><a href="#spartanxl-IO_N0-bit-MAIN[6][1]">MAIN[6][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_V[3]-1"><a href="#spartanxl-IO_N0-bit-MAIN[7][0]">MAIN[7][0]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_V[3]-0"><a href="#spartanxl-IO_N0-bit-MAIN[6][0]">MAIN[6][0]</a></td><td>CELL.LONG_V[3]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT muxes LONG_V[4]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_V[4]-2"><a href="#spartanxl-IO_N0-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_V[4]-1"><a href="#spartanxl-IO_N0-bit-MAIN[2][0]">MAIN[2][0]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_V[4]-0"><a href="#spartanxl-IO_N0-bit-MAIN[1][0]">MAIN[1][0]</a></td><td>CELL.LONG_V[4]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT muxes LONG_V[5]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_V[5]-2"><a href="#spartanxl-IO_N0-bit-MAIN[8][1]">MAIN[8][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_V[5]-1"><a href="#spartanxl-IO_N0-bit-MAIN[9][1]">MAIN[9][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_V[5]-0"><a href="#spartanxl-IO_N0-bit-MAIN[8][0]">MAIN[8][0]</a></td><td>CELL.LONG_V[5]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT muxes LONG_IO_H[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[0]-1"><a href="#spartanxl-IO_N0-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[0]-0"><a href="#spartanxl-IO_N0-bit-MAIN[16][2]">MAIN[16][2]</a></td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT muxes LONG_IO_H[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[1]-3"><a href="#spartanxl-IO_N0-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[1]-2"><a href="#spartanxl-IO_N0-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[1]-1"><a href="#spartanxl-IO_N0-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[1]-0"><a href="#spartanxl-IO_N0-bit-MAIN[17][5]">MAIN[17][5]</a></td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT muxes LONG_IO_H[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[2]-3"><a href="#spartanxl-IO_N0-bit-MAIN[22][3]">MAIN[22][3]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[2]-2"><a href="#spartanxl-IO_N0-bit-MAIN[20][2]">MAIN[20][2]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[2]-1"><a href="#spartanxl-IO_N0-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[2]-0"><a href="#spartanxl-IO_N0-bit-MAIN[22][2]">MAIN[22][2]</a></td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT muxes LONG_IO_H[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[3]-1"><a href="#spartanxl-IO_N0-bit-MAIN[4][1]">MAIN[4][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[3]-0"><a href="#spartanxl-IO_N0-bit-MAIN[23][2]">MAIN[23][2]</a></td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT muxes IMUX_IO_O1[0]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[0]-6"><a href="#spartanxl-IO_N0-bit-MAIN[26][2]">MAIN[26][2]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[0]-5"><a href="#spartanxl-IO_N0-bit-MAIN[26][3]">MAIN[26][3]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[0]-4"><a href="#spartanxl-IO_N0-bit-MAIN[29][3]">MAIN[29][3]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[0]-3"><a href="#spartanxl-IO_N0-bit-MAIN[28][2]">MAIN[28][2]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[0]-2"><a href="#spartanxl-IO_N0-bit-MAIN[27][3]">MAIN[27][3]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[0]-1"><a href="#spartanxl-IO_N0-bit-MAIN[28][3]">MAIN[28][3]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[0]-0"><a href="#spartanxl-IO_N0-bit-MAIN[27][2]">MAIN[27][2]</a></td><td>CELL.IMUX_IO_O1[0]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT muxes IMUX_IO_O1[1]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[1]-6"><a href="#spartanxl-IO_N0-bit-MAIN[1][2]">MAIN[1][2]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[1]-5"><a href="#spartanxl-IO_N0-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[1]-4"><a href="#spartanxl-IO_N0-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[1]-3"><a href="#spartanxl-IO_N0-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[1]-2"><a href="#spartanxl-IO_N0-bit-MAIN[2][3]">MAIN[2][3]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[1]-1"><a href="#spartanxl-IO_N0-bit-MAIN[2][2]">MAIN[2][2]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[1]-0"><a href="#spartanxl-IO_N0-bit-MAIN[3][1]">MAIN[3][1]</a></td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_E.DOUBLE_V0[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_E.DOUBLE_V1[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_E.LONG_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL_E.LONG_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT muxes IMUX_IO_OK[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[0]-5"><a href="#spartanxl-IO_N0-bit-MAIN[23][1]">MAIN[23][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[0]-4"><a href="#spartanxl-IO_N0-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[0]-3"><a href="#spartanxl-IO_N0-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[0]-2"><a href="#spartanxl-IO_N0-bit-MAIN[25][0]">MAIN[25][0]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[0]-1"><a href="#spartanxl-IO_N0-bit-MAIN[28][0]">MAIN[28][0]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[0]-0"><a href="#spartanxl-IO_N0-bit-MAIN[26][0]">MAIN[26][0]</a></td><td>CELL.IMUX_IO_OK[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT muxes IMUX_IO_OK[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[1]-5"><a href="#spartanxl-IO_N0-bit-MAIN[11][0]">MAIN[11][0]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[1]-4"><a href="#spartanxl-IO_N0-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[1]-3"><a href="#spartanxl-IO_N0-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[1]-2"><a href="#spartanxl-IO_N0-bit-MAIN[12][1]">MAIN[12][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[1]-1"><a href="#spartanxl-IO_N0-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[1]-0"><a href="#spartanxl-IO_N0-bit-MAIN[13][1]">MAIN[13][1]</a></td><td>CELL.IMUX_IO_OK[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_E.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT muxes IMUX_IO_IK[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[0]-5"><a href="#spartanxl-IO_N0-bit-MAIN[18][1]">MAIN[18][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[0]-4"><a href="#spartanxl-IO_N0-bit-MAIN[19][1]">MAIN[19][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[0]-3"><a href="#spartanxl-IO_N0-bit-MAIN[20][1]">MAIN[20][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[0]-2"><a href="#spartanxl-IO_N0-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[0]-1"><a href="#spartanxl-IO_N0-bit-MAIN[19][0]">MAIN[19][0]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[0]-0"><a href="#spartanxl-IO_N0-bit-MAIN[18][0]">MAIN[18][0]</a></td><td>CELL.IMUX_IO_IK[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT muxes IMUX_IO_IK[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[1]-5"><a href="#spartanxl-IO_N0-bit-MAIN[16][0]">MAIN[16][0]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[1]-4"><a href="#spartanxl-IO_N0-bit-MAIN[14][0]">MAIN[14][0]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[1]-3"><a href="#spartanxl-IO_N0-bit-MAIN[14][1]">MAIN[14][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[1]-2"><a href="#spartanxl-IO_N0-bit-MAIN[15][1]">MAIN[15][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[1]-1"><a href="#spartanxl-IO_N0-bit-MAIN[16][1]">MAIN[16][1]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[1]-0"><a href="#spartanxl-IO_N0-bit-MAIN[17][1]">MAIN[17][1]</a></td><td>CELL.IMUX_IO_IK[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_E.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT muxes IMUX_IO_T[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[0]-7"><a href="#spartanxl-IO_N0-bit-MAIN[5][4]">MAIN[5][4]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[0]-6"><a href="#spartanxl-IO_N0-bit-MAIN[3][4]">MAIN[3][4]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[0]-5"><a href="#spartanxl-IO_N0-bit-MAIN[6][6]">MAIN[6][6]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[0]-4"><a href="#spartanxl-IO_N0-bit-MAIN[6][4]">MAIN[6][4]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[0]-3"><a href="#spartanxl-IO_N0-bit-MAIN[4][4]">MAIN[4][4]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[0]-2"><a href="#spartanxl-IO_N0-bit-MAIN[6][5]">MAIN[6][5]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[0]-1"><a href="#spartanxl-IO_N0-bit-MAIN[5][5]">MAIN[5][5]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[0]-0"><a href="#spartanxl-IO_N0-bit-MAIN[4][5]">MAIN[4][5]</a></td><td>CELL.IMUX_IO_T[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 switchbox INT muxes IMUX_IO_T[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[1]-7"><a href="#spartanxl-IO_N0-bit-MAIN[1][4]">MAIN[1][4]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[1]-6"><a href="#spartanxl-IO_N0-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[1]-5"><a href="#spartanxl-IO_N0-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[1]-4"><a href="#spartanxl-IO_N0-bit-MAIN[3][5]">MAIN[3][5]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[1]-3"><a href="#spartanxl-IO_N0-bit-MAIN[2][5]">MAIN[2][5]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[1]-2"><a href="#spartanxl-IO_N0-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[1]-1"><a href="#spartanxl-IO_N0-bit-MAIN[1][5]">MAIN[1][5]</a></td><td id="spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[1]-0"><a href="#spartanxl-IO_N0-bit-MAIN[0][4]">MAIN[0][4]</a></td><td>CELL.IMUX_IO_T[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N1[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-12"><a class="header" href="#bels-io-12">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>IK</td><td>in</td><td id="spartanxl-IO_N0-IO[0]-inpinv-IK">CELL.IMUX_IO_IK[0] invert by <a href="#spartanxl-IO_N0-bit-MAIN[22][6]">!MAIN[22][6]</a></td><td id="spartanxl-IO_N0-IO[1]-inpinv-IK">CELL.IMUX_IO_IK[1] invert by <a href="#spartanxl-IO_N0-bit-MAIN[13][6]">!MAIN[13][6]</a></td></tr>

<tr><td>OK</td><td>in</td><td id="spartanxl-IO_N0-IO[0]-inpinv-OK">CELL.IMUX_IO_OK[0] invert by <a href="#spartanxl-IO_N0-bit-MAIN[32][6]">!MAIN[32][6]</a></td><td id="spartanxl-IO_N0-IO[1]-inpinv-OK">CELL.IMUX_IO_OK[1] invert by <a href="#spartanxl-IO_N0-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr><td>O1</td><td>in</td><td>CELL.IMUX_IO_O1[0]</td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><td>O2</td><td>in</td><td>CELL.IMUX_CLB_F2_N</td><td>CELL.IMUX_CLB_G2_N</td></tr>

<tr><td>T</td><td>in</td><td id="spartanxl-IO_N0-IO[0]-inpinv-T">CELL.IMUX_IO_T[0] invert by <a href="#spartanxl-IO_N0-bit-MAIN[34][6]">!MAIN[34][6]</a></td><td id="spartanxl-IO_N0-IO[1]-inpinv-T">CELL.IMUX_IO_T[1] invert by <a href="#spartanxl-IO_N0-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr><td>I1</td><td>out</td><td>CELL.OUT_IO_SN_I1[0]</td><td>CELL.OUT_IO_SN_I1[1]</td></tr>

<tr><td>I2</td><td>out</td><td>CELL.OUT_IO_SN_I2[0]</td><td>CELL.OUT_IO_SN_I2[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>SLEW</td><td><a href="#spartanxl-IO_N0-IO[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#spartanxl-IO_N0-IO[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>PULL</td><td><a href="#spartanxl-IO_N0-IO[0]-PULL">[enum: IO_PULL]</a></td><td><a href="#spartanxl-IO_N0-IO[1]-PULL">[enum: IO_PULL]</a></td></tr>

<tr><td>IFF_SRVAL bit 0</td><td id="spartanxl-IO_N0-IO[0]-IFF_SRVAL[0]"><a href="#spartanxl-IO_N0-bit-MAIN[23][6]">!MAIN[23][6]</a></td><td id="spartanxl-IO_N0-IO[1]-IFF_SRVAL[0]"><a href="#spartanxl-IO_N0-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr><td>OFF_SRVAL bit 0</td><td id="spartanxl-IO_N0-IO[0]-OFF_SRVAL[0]"><a href="#spartanxl-IO_N0-bit-MAIN[24][5]">!MAIN[24][5]</a></td><td id="spartanxl-IO_N0-IO[1]-OFF_SRVAL[0]"><a href="#spartanxl-IO_N0-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

<tr><td>READBACK_I1 bit 0</td><td id="spartanxl-IO_N0-IO[0]-READBACK_I1[0]"><a href="#spartanxl-IO_N0-bit-MAIN[18][3]">!MAIN[18][3]</a></td><td id="spartanxl-IO_N0-IO[1]-READBACK_I1[0]"><a href="#spartanxl-IO_N0-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr><td>READBACK_I2 bit 0</td><td id="spartanxl-IO_N0-IO[0]-READBACK_I2[0]"><a href="#spartanxl-IO_N0-bit-MAIN[18][4]">!MAIN[18][4]</a></td><td id="spartanxl-IO_N0-IO[1]-READBACK_I2[0]"><a href="#spartanxl-IO_N0-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr><td>READBACK_OQ bit 0</td><td id="spartanxl-IO_N0-IO[0]-READBACK_OQ[0]"><a href="#spartanxl-IO_N0-bit-MAIN[16][3]">!MAIN[16][3]</a></td><td id="spartanxl-IO_N0-IO[1]-READBACK_OQ[0]"><a href="#spartanxl-IO_N0-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr><td>MUX_I1</td><td><a href="#spartanxl-IO_N0-IO[0]-MUX_I1">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_N0-IO[1]-MUX_I1">[enum: IO_MUX_I]</a></td></tr>

<tr><td>MUX_I2</td><td><a href="#spartanxl-IO_N0-IO[0]-MUX_I2">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_N0-IO[1]-MUX_I2">[enum: IO_MUX_I]</a></td></tr>

<tr><td>IFF_D</td><td><a href="#spartanxl-IO_N0-IO[0]-IFF_D">[enum: IO_IFF_D]</a></td><td><a href="#spartanxl-IO_N0-IO[1]-IFF_D">[enum: IO_IFF_D]</a></td></tr>

<tr><td>OFF_D_INV</td><td id="spartanxl-IO_N0-IO[0]-OFF_D_INV"><a href="#spartanxl-IO_N0-bit-MAIN[25][6]">!MAIN[25][6]</a></td><td id="spartanxl-IO_N0-IO[1]-OFF_D_INV"><a href="#spartanxl-IO_N0-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr><td>MUX_OFF_D</td><td><a href="#spartanxl-IO_N0-IO[0]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td><td><a href="#spartanxl-IO_N0-IO[1]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#spartanxl-IO_N0-IO[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#spartanxl-IO_N0-IO[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>OFF_USED</td><td id="spartanxl-IO_N0-IO[0]-OFF_USED"><a href="#spartanxl-IO_N0-bit-MAIN[24][6]">MAIN[24][6]</a></td><td id="spartanxl-IO_N0-IO[1]-OFF_USED"><a href="#spartanxl-IO_N0-bit-MAIN[10][6]">MAIN[10][6]</a></td></tr>

<tr><td>IFF_CE_ENABLE</td><td id="spartanxl-IO_N0-IO[0]-IFF_CE_ENABLE"><a href="#spartanxl-IO_N0-bit-MAIN[19][5]">!MAIN[19][5]</a></td><td id="spartanxl-IO_N0-IO[1]-IFF_CE_ENABLE"><a href="#spartanxl-IO_N0-bit-MAIN[13][4]">!MAIN[13][4]</a></td></tr>

<tr><td>OFF_CE_ENABLE</td><td id="spartanxl-IO_N0-IO[0]-OFF_CE_ENABLE"><a href="#spartanxl-IO_N0-bit-MAIN[30][6]">!MAIN[30][6]</a></td><td id="spartanxl-IO_N0-IO[1]-OFF_CE_ENABLE"><a href="#spartanxl-IO_N0-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr><td>SYNC_D</td><td><a href="#spartanxl-IO_N0-IO[0]-SYNC_D">[enum: IO_SYNC_D]</a></td><td><a href="#spartanxl-IO_N0-IO[1]-SYNC_D">[enum: IO_SYNC_D]</a></td></tr>

<tr><td>IFF_CE_ENABLE_NO_IQ</td><td id="spartanxl-IO_N0-IO[0]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_N0-bit-MAIN[8][2]">!MAIN[8][2]</a></td><td id="spartanxl-IO_N0-IO[1]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_N0-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr><td>MUX_T</td><td><a href="#spartanxl-IO_N0-IO[0]-MUX_T">[enum: IO_MUX_T]</a></td><td><a href="#spartanxl-IO_N0-IO[1]-MUX_T">[enum: IO_MUX_T]</a></td></tr>

<tr><td>DRIVE</td><td><a href="#spartanxl-IO_N0-IO[0]-DRIVE">[enum: IO_DRIVE]</a></td><td><a href="#spartanxl-IO_N0-IO[1]-DRIVE">[enum: IO_DRIVE]</a></td></tr>

<tr><td>_5V_TOLERANT</td><td id="spartanxl-IO_N0-IO[0]-_5V_TOLERANT"><a href="#spartanxl-IO_N0-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="spartanxl-IO_N0-IO[1]-_5V_TOLERANT"><a href="#spartanxl-IO_N0-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 enum IO_SLEW</caption>
<thead>
<tr id="spartanxl-IO_N0-IO[0]-SLEW"><th>IO[0].SLEW</th><td id="spartanxl-IO_N0-IO[0]-SLEW[0]"><a href="#spartanxl-IO_N0-bit-MAIN[33][6]">MAIN[33][6]</a></td></tr>

<tr id="spartanxl-IO_N0-IO[1]-SLEW"><th>IO[1].SLEW</th><td id="spartanxl-IO_N0-IO[1]-SLEW[0]"><a href="#spartanxl-IO_N0-bit-MAIN[1][6]">MAIN[1][6]</a></td></tr>

</thead>

<tbody>
<tr><td>FAST</td><td>0</td></tr>

<tr><td>SLOW</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 enum IO_PULL</caption>
<thead>
<tr id="spartanxl-IO_N0-IO[0]-PULL"><th>IO[0].PULL</th><td id="spartanxl-IO_N0-IO[0]-PULL[1]"><a href="#spartanxl-IO_N0-bit-MAIN[22][5]">MAIN[22][5]</a></td><td id="spartanxl-IO_N0-IO[0]-PULL[0]"><a href="#spartanxl-IO_N0-bit-MAIN[23][5]">MAIN[23][5]</a></td></tr>

<tr id="spartanxl-IO_N0-IO[1]-PULL"><th>IO[1].PULL</th><td id="spartanxl-IO_N0-IO[1]-PULL[1]"><a href="#spartanxl-IO_N0-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="spartanxl-IO_N0-IO[1]-PULL[0]"><a href="#spartanxl-IO_N0-bit-MAIN[12][5]">MAIN[12][5]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 enum IO_MUX_I</caption>
<thead>
<tr id="spartanxl-IO_N0-IO[0]-MUX_I1"><th>IO[0].MUX_I1</th><td id="spartanxl-IO_N0-IO[0]-MUX_I1[1]"><a href="#spartanxl-IO_N0-bit-MAIN[19][6]">MAIN[19][6]</a></td><td id="spartanxl-IO_N0-IO[0]-MUX_I1[0]"><a href="#spartanxl-IO_N0-bit-MAIN[17][6]">MAIN[17][6]</a></td></tr>

<tr id="spartanxl-IO_N0-IO[1]-MUX_I1"><th>IO[1].MUX_I1</th><td id="spartanxl-IO_N0-IO[1]-MUX_I1[1]"><a href="#spartanxl-IO_N0-bit-MAIN[16][6]">MAIN[16][6]</a></td><td id="spartanxl-IO_N0-IO[1]-MUX_I1[0]"><a href="#spartanxl-IO_N0-bit-MAIN[15][5]">MAIN[15][5]</a></td></tr>

<tr id="spartanxl-IO_N0-IO[0]-MUX_I2"><th>IO[0].MUX_I2</th><td id="spartanxl-IO_N0-IO[0]-MUX_I2[1]"><a href="#spartanxl-IO_N0-bit-MAIN[21][6]">MAIN[21][6]</a></td><td id="spartanxl-IO_N0-IO[0]-MUX_I2[0]"><a href="#spartanxl-IO_N0-bit-MAIN[20][6]">MAIN[20][6]</a></td></tr>

<tr id="spartanxl-IO_N0-IO[1]-MUX_I2"><th>IO[1].MUX_I2</th><td id="spartanxl-IO_N0-IO[1]-MUX_I2[1]"><a href="#spartanxl-IO_N0-bit-MAIN[15][6]">MAIN[15][6]</a></td><td id="spartanxl-IO_N0-IO[1]-MUX_I2[0]"><a href="#spartanxl-IO_N0-bit-MAIN[14][6]">MAIN[14][6]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>0</td><td>1</td></tr>

<tr><td>IQ</td><td>1</td><td>1</td></tr>

<tr><td>IQL</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 enum IO_IFF_D</caption>
<thead>
<tr id="spartanxl-IO_N0-IO[0]-IFF_D"><th>IO[0].IFF_D</th><td id="spartanxl-IO_N0-IO[0]-IFF_D[1]"><a href="#spartanxl-IO_N0-bit-MAIN[18][6]">MAIN[18][6]</a></td><td id="spartanxl-IO_N0-IO[0]-IFF_D[0]"><a href="#spartanxl-IO_N0-bit-MAIN[20][5]">MAIN[20][5]</a></td></tr>

<tr id="spartanxl-IO_N0-IO[1]-IFF_D"><th>IO[1].IFF_D</th><td id="spartanxl-IO_N0-IO[1]-IFF_D[1]"><a href="#spartanxl-IO_N0-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="spartanxl-IO_N0-IO[1]-IFF_D[0]"><a href="#spartanxl-IO_N0-bit-MAIN[14][5]">MAIN[14][5]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td><td>0</td></tr>

<tr><td>MEDDELAY</td><td>0</td><td>1</td></tr>

<tr><td>SYNC</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 enum IO_MUX_OFF_D</caption>
<thead>
<tr id="spartanxl-IO_N0-IO[0]-MUX_OFF_D"><th>IO[0].MUX_OFF_D</th><td id="spartanxl-IO_N0-IO[0]-MUX_OFF_D[0]"><a href="#spartanxl-IO_N0-bit-MAIN[26][6]">MAIN[26][6]</a></td></tr>

<tr id="spartanxl-IO_N0-IO[1]-MUX_OFF_D"><th>IO[1].MUX_OFF_D</th><td id="spartanxl-IO_N0-IO[1]-MUX_OFF_D[0]"><a href="#spartanxl-IO_N0-bit-MAIN[8][6]">MAIN[8][6]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>1</td></tr>

<tr><td>O2</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 enum IO_MUX_O</caption>
<thead>
<tr id="spartanxl-IO_N0-IO[0]-MUX_O"><th>IO[0].MUX_O</th><td id="spartanxl-IO_N0-IO[0]-MUX_O[3]"><a href="#spartanxl-IO_N0-bit-MAIN[28][6]">MAIN[28][6]</a></td><td id="spartanxl-IO_N0-IO[0]-MUX_O[2]"><a href="#spartanxl-IO_N0-bit-MAIN[27][6]">MAIN[27][6]</a></td><td id="spartanxl-IO_N0-IO[0]-MUX_O[1]"><a href="#spartanxl-IO_N0-bit-MAIN[29][6]">MAIN[29][6]</a></td><td id="spartanxl-IO_N0-IO[0]-MUX_O[0]"><a href="#spartanxl-IO_N0-bit-MAIN[31][6]">MAIN[31][6]</a></td></tr>

<tr id="spartanxl-IO_N0-IO[1]-MUX_O"><th>IO[1].MUX_O</th><td id="spartanxl-IO_N0-IO[1]-MUX_O[3]"><a href="#spartanxl-IO_N0-bit-MAIN[4][6]">MAIN[4][6]</a></td><td id="spartanxl-IO_N0-IO[1]-MUX_O[2]"><a href="#spartanxl-IO_N0-bit-MAIN[3][6]">MAIN[3][6]</a></td><td id="spartanxl-IO_N0-IO[1]-MUX_O[1]"><a href="#spartanxl-IO_N0-bit-MAIN[7][6]">MAIN[7][6]</a></td><td id="spartanxl-IO_N0-IO[1]-MUX_O[0]"><a href="#spartanxl-IO_N0-bit-MAIN[5][6]">MAIN[5][6]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>O1_INV</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O2</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>O2_INV</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>MUX</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 enum IO_SYNC_D</caption>
<thead>
<tr id="spartanxl-IO_N0-IO[0]-SYNC_D"><th>IO[0].SYNC_D</th><td id="spartanxl-IO_N0-IO[0]-SYNC_D[0]"><a href="#spartanxl-IO_N0-bit-MAIN[21][5]">MAIN[21][5]</a></td></tr>

<tr id="spartanxl-IO_N0-IO[1]-SYNC_D"><th>IO[1].SYNC_D</th><td id="spartanxl-IO_N0-IO[1]-SYNC_D[0]"><a href="#spartanxl-IO_N0-bit-MAIN[11][6]">MAIN[11][6]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 enum IO_MUX_T</caption>
<thead>
<tr id="spartanxl-IO_N0-IO[0]-MUX_T"><th>IO[0].MUX_T</th><td id="spartanxl-IO_N0-IO[0]-MUX_T[0]"><a href="#spartanxl-IO_N0-bit-MAIN[13][3]">MAIN[13][3]</a></td></tr>

<tr id="spartanxl-IO_N0-IO[1]-MUX_T"><th>IO[1].MUX_T</th><td id="spartanxl-IO_N0-IO[1]-MUX_T[0]"><a href="#spartanxl-IO_N0-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

</thead>

<tbody>
<tr><td>T</td><td>1</td></tr>

<tr><td>TQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 enum IO_DRIVE</caption>
<thead>
<tr id="spartanxl-IO_N0-IO[0]-DRIVE"><th>IO[0].DRIVE</th><td id="spartanxl-IO_N0-IO[0]-DRIVE[0]"><a href="#spartanxl-IO_N0-bit-MAIN[14][2]">MAIN[14][2]</a></td></tr>

<tr id="spartanxl-IO_N0-IO[1]-DRIVE"><th>IO[1].DRIVE</th><td id="spartanxl-IO_N0-IO[1]-DRIVE[0]"><a href="#spartanxl-IO_N0-bit-MAIN[12][3]">MAIN[12][3]</a></td></tr>

</thead>

<tbody>
<tr><td>_12</td><td>1</td></tr>

<tr><td>_24</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-cout"><a class="header" href="#bels-cout">Bels COUT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 bel COUT pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>COUT</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>out</td><td>CELL.OUT_COUT</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-12"><a class="header" href="#bel-wires-12">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_CLB_F2_N</td><td>IO[0].O2</td></tr>

<tr><td>CELL.IMUX_CLB_G2_N</td><td>IO[1].O2</td></tr>

<tr><td>CELL.IMUX_IO_O1[0]</td><td>IO[0].O1</td></tr>

<tr><td>CELL.IMUX_IO_O1[1]</td><td>IO[1].O1</td></tr>

<tr><td>CELL.IMUX_IO_OK[0]</td><td>IO[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_OK[1]</td><td>IO[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_IK[0]</td><td>IO[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_IK[1]</td><td>IO[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_T[0]</td><td>IO[0].T</td></tr>

<tr><td>CELL.IMUX_IO_T[1]</td><td>IO[1].T</td></tr>

<tr><td>CELL.OUT_IO_SN_I1[0]</td><td>IO[0].I1</td></tr>

<tr><td>CELL.OUT_IO_SN_I1[1]</td><td>IO[1].I1</td></tr>

<tr><td>CELL.OUT_IO_SN_I2[0]</td><td>IO[0].I2</td></tr>

<tr><td>CELL.OUT_IO_SN_I2[1]</td><td>IO[1].I2</td></tr>

<tr><td>CELL.OUT_COUT</td><td>COUT.O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-12"><a class="header" href="#bitstream-12">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B6</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#spartanxl-IO_N0-IO[0]-inpinv-T">IO[0]: !invert T</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#spartanxl-IO_N0-IO[0]-SLEW[0]">IO[0]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#spartanxl-IO_N0-IO[0]-inpinv-OK">IO[0]: !invert OK</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#spartanxl-IO_N0-IO[0]-MUX_O[0]">IO[0]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#spartanxl-IO_N0-IO[0]-OFF_CE_ENABLE">IO[0]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#spartanxl-IO_N0-IO[0]-MUX_O[1]">IO[0]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#spartanxl-IO_N0-IO[0]-MUX_O[3]">IO[0]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#spartanxl-IO_N0-IO[0]-MUX_O[2]">IO[0]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#spartanxl-IO_N0-IO[0]-MUX_OFF_D[0]">IO[0]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#spartanxl-IO_N0-IO[0]-OFF_D_INV">IO[0]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#spartanxl-IO_N0-IO[0]-OFF_USED">IO[0]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#spartanxl-IO_N0-IO[0]-IFF_SRVAL[0]">IO[0]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#spartanxl-IO_N0-IO[0]-inpinv-IK">IO[0]: !invert IK</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#spartanxl-IO_N0-IO[0]-MUX_I2[1]">IO[0]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#spartanxl-IO_N0-IO[0]-MUX_I2[0]">IO[0]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#spartanxl-IO_N0-IO[0]-MUX_I1[1]">IO[0]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#spartanxl-IO_N0-IO[0]-IFF_D[1]">IO[0]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#spartanxl-IO_N0-IO[0]-MUX_I1[0]">IO[0]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#spartanxl-IO_N0-IO[1]-MUX_I1[1]">IO[1]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#spartanxl-IO_N0-IO[1]-MUX_I2[1]">IO[1]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#spartanxl-IO_N0-IO[1]-MUX_I2[0]">IO[1]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#spartanxl-IO_N0-IO[1]-inpinv-IK">IO[1]: !invert IK</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#spartanxl-IO_N0-IO[1]-IFF_SRVAL[0]">IO[1]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#spartanxl-IO_N0-IO[1]-SYNC_D[0]">IO[1]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#spartanxl-IO_N0-IO[1]-OFF_USED">IO[1]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#spartanxl-IO_N0-IO[1]-OFF_D_INV">IO[1]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#spartanxl-IO_N0-IO[1]-MUX_OFF_D[0]">IO[1]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#spartanxl-IO_N0-IO[1]-MUX_O[1]">IO[1]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[0]-5">INT: mux CELL.IMUX_IO_T[0] bit 5</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#spartanxl-IO_N0-IO[1]-MUX_O[0]">IO[1]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#spartanxl-IO_N0-IO[1]-MUX_O[3]">IO[1]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#spartanxl-IO_N0-IO[1]-MUX_O[2]">IO[1]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#spartanxl-IO_N0-IO[1]-inpinv-OK">IO[1]: !invert OK</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#spartanxl-IO_N0-IO[1]-SLEW[0]">IO[1]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartanxl-IO_N0-IO[1]-inpinv-T">IO[1]: !invert T</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartanxl-IO_N0-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.DOUBLE_IO_N0[3]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_N0[3] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.DOUBLE_IO_N0[2]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_N0[2] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[33][5]" title="MAIN[33][5]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.DBUF_IO_H[1]-0">INT: mux CELL.DBUF_IO_H[1] bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[32][5]" title="MAIN[32][5]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_N2[3]">INT: !bipass CELL.SINGLE_V[6] = CELL.DOUBLE_IO_N2[3]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N1[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N1[3]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N0[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N0[2]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_N0[2]">INT: !bipass CELL.SINGLE_V[4] = CELL.DOUBLE_IO_N0[2]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N2[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N2[2]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N0[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N0[1]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_N0[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_N0[1]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_IO_N0[1]-CELL.DOUBLE_IO_N2[1]">INT: !bipass CELL.DOUBLE_IO_N0[1] = CELL.DOUBLE_IO_N2[1]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#spartanxl-IO_N0-IO[0]-OFF_SRVAL[0]">IO[0]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#spartanxl-IO_N0-IO[0]-PULL[0]">IO[0]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#spartanxl-IO_N0-IO[0]-PULL[1]">IO[0]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#spartanxl-IO_N0-IO[0]-SYNC_D[0]">IO[0]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#spartanxl-IO_N0-IO[0]-IFF_D[0]">IO[0]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#spartanxl-IO_N0-IO[0]-IFF_CE_ENABLE">IO[0]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_N1[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_N1[0]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[1]-0">INT: mux CELL.LONG_IO_H[1] bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#spartanxl-IO_N0-IO[1]-IFF_D[1]">IO[1]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#spartanxl-IO_N0-IO[1]-MUX_I1[0]">IO[1]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#spartanxl-IO_N0-IO[1]-IFF_D[0]">IO[1]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#spartanxl-IO_N0-IO[1]-PULL[1]">IO[1]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#spartanxl-IO_N0-IO[1]-PULL[0]">IO[1]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#spartanxl-IO_N0-IO[1]-OFF_SRVAL[0]">IO[1]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.DOUBLE_IO_N2[3]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_N2[3] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.DOUBLE_IO_N2[2]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_N2[2] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.DBUF_IO_H[0]-0">INT: mux CELL.DBUF_IO_H[0] bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.DBUF_IO_H[0]-1">INT: mux CELL.DBUF_IO_H[0] bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[0]-2">INT: mux CELL.IMUX_IO_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[0]-1">INT: mux CELL.IMUX_IO_T[0] bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[0]-0">INT: mux CELL.IMUX_IO_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[1]-4">INT: mux CELL.IMUX_IO_T[1] bit 4</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[1]-3">INT: mux CELL.IMUX_IO_T[1] bit 3</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[1]-1">INT: mux CELL.IMUX_IO_T[1] bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[1]-6">INT: mux CELL.IMUX_IO_T[1] bit 6</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartanxl-IO_N0-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.DOUBLE_IO_N0[0]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_N0[0] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[34][4]" title="MAIN[34][4]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.DOUBLE_IO_N0[1]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_N0[1] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[33][4]" title="MAIN[33][4]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N0[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N0[3]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[32][4]" title="MAIN[32][4]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_N0[3]">INT: !bipass CELL.SINGLE_V[6] = CELL.DOUBLE_IO_N0[3]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[31][4]" title="MAIN[31][4]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N2[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N2[3]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_N2[2]">INT: !bipass CELL.SINGLE_V[4] = CELL.DOUBLE_IO_N2[2]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N1[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N1[2]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_N1[2]">INT: !bipass CELL.SINGLE_V[5] = CELL.DOUBLE_IO_N1[2]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_N2[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_N2[1]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N2[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N2[1]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N0[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N0[0]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_N0[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_N0[0]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_IO_N0[0]-CELL.DOUBLE_IO_N2[0]">INT: !bipass CELL.DOUBLE_IO_N0[0] = CELL.DOUBLE_IO_N2[0]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_N2[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_N2[0]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N2[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N2[0]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N1[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#spartanxl-IO_N0-IO[0]-READBACK_I2[0]">IO[0]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#spartanxl-IO_N0-IO[1]-READBACK_I1[0]">IO[1]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#spartanxl-IO_N0-IO[1]-READBACK_OQ[0]">IO[1]: ! READBACK_OQ bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[1]-2">INT: mux CELL.LONG_IO_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#spartanxl-IO_N0-IO[1]-IFF_CE_ENABLE">IO[1]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#spartanxl-IO_N0-IO[1]-OFF_CE_ENABLE">IO[1]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[1]-5">INT: mux CELL.IMUX_IO_T[1] bit 5</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.DOUBLE_IO_N2[0]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_N2[0] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.DOUBLE_IO_N2[1]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_N2[1] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.DBUF_IO_H[0]-2">INT: mux CELL.DBUF_IO_H[0] bit 2</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.DBUF_IO_H[0]-3">INT: mux CELL.DBUF_IO_H[0] bit 3</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[0]-4">INT: mux CELL.IMUX_IO_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[0]-7">INT: mux CELL.IMUX_IO_T[0] bit 7</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[0]-3">INT: mux CELL.IMUX_IO_T[0] bit 3</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[0]-6">INT: mux CELL.IMUX_IO_T[0] bit 6</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[1]-2">INT: mux CELL.IMUX_IO_T[1] bit 2</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[1]-7">INT: mux CELL.IMUX_IO_T[1] bit 7</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_T[1]-0">INT: mux CELL.IMUX_IO_T[1] bit 0</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartanxl-IO_N0-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.DBUF_IO_H[1]-1">INT: mux CELL.DBUF_IO_H[1] bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.DBUF_IO_H[1]-2">INT: mux CELL.DBUF_IO_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.DBUF_IO_H[1]-3">INT: mux CELL.DBUF_IO_H[1] bit 3</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_IO_N0[3]-CELL.DOUBLE_IO_N2[3]">INT: !bipass CELL.DOUBLE_IO_N0[3] = CELL.DOUBLE_IO_N2[3]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_N1[3]">INT: !bipass CELL.SINGLE_V[7] = CELL.DOUBLE_IO_N1[3]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_IO_N0[2]-CELL.DOUBLE_IO_N2[2]">INT: !bipass CELL.DOUBLE_IO_N0[2] = CELL.DOUBLE_IO_N2[2]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[0]-4">INT: mux CELL.IMUX_IO_O1[0] bit 4</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[0]-1">INT: mux CELL.IMUX_IO_O1[0] bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[0]-2">INT: mux CELL.IMUX_IO_O1[0] bit 2</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[0]-5">INT: mux CELL.IMUX_IO_O1[0] bit 5</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_N1[1]">INT: !bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_N1[1]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#spartanxl-IO_N0-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N1[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N1[1]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[1]-3">INT: mux CELL.LONG_IO_H[1] bit 3</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[2]-3">INT: mux CELL.LONG_IO_H[2] bit 3</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.DOUBLE_V0[0] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.DOUBLE_V1[0] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#spartanxl-IO_N0-IO[0]-READBACK_I1[0]">IO[0]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#spartanxl-IO_N0-IO[1]-READBACK_I2[0]">IO[1]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#spartanxl-IO_N0-IO[0]-READBACK_OQ[0]">IO[0]: ! READBACK_OQ bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#spartanxl-IO_N0-IO[0]-MUX_T[0]">IO[0]:  MUX_T bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#spartanxl-IO_N0-IO[1]-DRIVE[0]">IO[1]:  DRIVE bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#spartanxl-IO_N0-IO[1]-MUX_T[0]">IO[1]:  MUX_T bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#spartanxl-IO_N0-IO[1]-IFF_CE_ENABLE_NO_IQ">IO[1]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[1]-2">INT: mux CELL.IMUX_IO_O1[1] bit 2</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[1]-3">INT: mux CELL.IMUX_IO_O1[1] bit 3</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[1]-4">INT: mux CELL.IMUX_IO_O1[1] bit 4</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_IO_H[3]">INT: !pass CELL.SINGLE_V[6] ← CELL.LONG_IO_H[3]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_IO_H[2]">INT: !pass CELL.SINGLE_V[5] ← CELL.LONG_IO_H[2]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.SINGLE_V[7] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[0]-3">INT: mux CELL.IMUX_IO_O1[0] bit 3</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[0]-0">INT: mux CELL.IMUX_IO_O1[0] bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[0]-6">INT: mux CELL.IMUX_IO_O1[0] bit 6</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[3]-0">INT: mux CELL.LONG_IO_H[3] bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[2]-0">INT: mux CELL.LONG_IO_H[2] bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[2]-1">INT: mux CELL.LONG_IO_H[2] bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[2]-2">INT: mux CELL.LONG_IO_H[2] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[1]-1">INT: mux CELL.LONG_IO_H[1] bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_IO_H[1]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_IO_H[1]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[0]-0">INT: mux CELL.LONG_IO_H[0] bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_IO_H[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.LONG_IO_H[0]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#spartanxl-IO_N0-IO[0]-DRIVE[0]">IO[0]:  DRIVE bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#spartanxl-IO_N0-IO[0]-_5V_TOLERANT">IO[0]:  _5V_TOLERANT</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#spartanxl-IO_N0-IO[1]-_5V_TOLERANT">IO[1]:  _5V_TOLERANT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#spartanxl-IO_N0-IO[0]-IFF_CE_ENABLE_NO_IQ">IO[0]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[1]-1">INT: mux CELL.IMUX_IO_O1[1] bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[1]-6">INT: mux CELL.IMUX_IO_O1[1] bit 6</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[1]-5">INT: mux CELL.IMUX_IO_O1[1] bit 5</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartanxl-IO_N0-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_V[1]-2">INT: mux CELL.LONG_V[1] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_V[1]-0">INT: mux CELL.LONG_V[1] bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_V[2]-1">INT: mux CELL.LONG_V[2] bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_V[2]-2">INT: mux CELL.LONG_V[2] bit 2</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_V[2]-0">INT: mux CELL.LONG_V[2] bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_V[0]-1">INT: mux CELL.LONG_V[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_V[0]-0">INT: mux CELL.LONG_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_V[0]-2">INT: mux CELL.LONG_V[0] bit 2</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.SINGLE_V[6] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#spartanxl-IO_N0-INT-progbuf-CELL.LONG_H[2]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_H[2] ← CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[0]-5">INT: mux CELL.IMUX_IO_OK[0] bit 5</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[0]-2">INT: mux CELL.IMUX_IO_IK[0] bit 2</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[0]-3">INT: mux CELL.IMUX_IO_IK[0] bit 3</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[0]-4">INT: mux CELL.IMUX_IO_IK[0] bit 4</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[0]-5">INT: mux CELL.IMUX_IO_IK[0] bit 5</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[1]-0">INT: mux CELL.IMUX_IO_IK[1] bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[1]-1">INT: mux CELL.IMUX_IO_IK[1] bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[1]-2">INT: mux CELL.IMUX_IO_IK[1] bit 2</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[1]-3">INT: mux CELL.IMUX_IO_IK[1] bit 3</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[1]-0">INT: mux CELL.IMUX_IO_OK[1] bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[1]-2">INT: mux CELL.IMUX_IO_OK[1] bit 2</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[1]-1">INT: mux CELL.IMUX_IO_OK[1] bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[1]-3">INT: mux CELL.IMUX_IO_OK[1] bit 3</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_V[5]-1">INT: mux CELL.LONG_V[5] bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_V[5]-2">INT: mux CELL.LONG_V[5] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_V[3]-2">INT: mux CELL.LONG_V[3] bit 2</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_V[4]-2">INT: mux CELL.LONG_V[4] bit 2</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[3]-1">INT: mux CELL.LONG_IO_H[3] bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_O1[1]-0">INT: mux CELL.IMUX_IO_O1[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="spartanxl-IO_N0-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_V[1]-1">INT: mux CELL.LONG_V[1] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_V[5] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.DOUBLE_V0[1] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.DOUBLE_V1[1] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[0]-1">INT: mux CELL.IMUX_IO_OK[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[0]-0">INT: mux CELL.IMUX_IO_OK[0] bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[0]-2">INT: mux CELL.IMUX_IO_OK[0] bit 2</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[0]-3">INT: mux CELL.IMUX_IO_OK[0] bit 3</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[0]-4">INT: mux CELL.IMUX_IO_OK[0] bit 4</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[0]-1">INT: mux CELL.IMUX_IO_IK[0] bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[0]-0">INT: mux CELL.IMUX_IO_IK[0] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[1]-5">INT: mux CELL.IMUX_IO_IK[1] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_IK[1]-4">INT: mux CELL.IMUX_IO_IK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[1]-5">INT: mux CELL.IMUX_IO_OK[1] bit 5</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.IMUX_IO_OK[1]-4">INT: mux CELL.IMUX_IO_OK[1] bit 4</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_V[5]-0">INT: mux CELL.LONG_V[5] bit 0</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_V[3]-1">INT: mux CELL.LONG_V[3] bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_V[3]-0">INT: mux CELL.LONG_V[3] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_IO_H[0]-1">INT: mux CELL.LONG_IO_H[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_V[4]-1">INT: mux CELL.LONG_V[4] bit 1</a>
</td>
<td id="spartanxl-IO_N0-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#spartanxl-IO_N0-INT-mux-CELL.LONG_V[4]-0">INT: mux CELL.LONG_V[4] bit 0</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 rect MAIN_S</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN_S[28][9]" title="MAIN_S[28][9]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_H[2]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_H[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN_S[29][8]" title="MAIN_S[29][8]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN_S[25][8]" title="MAIN_S[25][8]">
<a href="#spartanxl-IO_N0-INT-progbuf-CELL.LONG_H[1]-CELL.SINGLE_V[2]">INT: !buffer CELL.LONG_H[1] ← CELL.SINGLE_V[2]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN_S[23][8]" title="MAIN_S[23][8]">
<a href="#spartanxl-IO_N0-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.LONG_H[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN_S[21][8]" title="MAIN_S[21][8]">
<a href="#spartanxl-IO_N0-INT-progbuf-CELL.LONG_H[0]-CELL.SINGLE_V[1]">INT: !buffer CELL.LONG_H[0] ← CELL.SINGLE_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 rect MAIN_E</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0 rect MAIN_W</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0-bit-MAIN_W[5][0]" title="MAIN_W[5][0]">
<a href="#spartanxl-IO_N0-INT-progbuf-CELL.LONG_V[0]-CELL.OUT_COUT_E">INT: !buffer CELL.LONG_V[0] ← CELL.OUT_COUT_E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_n0_e"><a class="header" href="#tile-io_n0_e">Tile IO_N0_E</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-13"><a class="header" href="#switchbox-int-13">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_N0_E-INT-progbuf-CELL.LONG_H[0]-CELL.SINGLE_V[1]"><td>CELL.LONG_H[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN_S[21][8]">!MAIN_S[21][8]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-progbuf-CELL.LONG_H[1]-CELL.SINGLE_V[2]"><td>CELL.LONG_H[1]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN_S[25][8]">!MAIN_S[25][8]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-progbuf-CELL.LONG_H[2]-CELL.SINGLE_V[3]"><td>CELL.LONG_H[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-progbuf-CELL.LONG_V[0]-CELL.OUT_COUT_E"><td>CELL.LONG_V[0]</td><td>CELL.OUT_COUT_E</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN_W[5][0]">!MAIN_W[5][0]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_SN_I2_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[22][1]">!MAIN[22][1]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.LONG_H[0]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN_S[23][8]">!MAIN_S[23][8]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_IO_H[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.LONG_IO_H[0]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[15][2]">!MAIN[15][2]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[22][0]">!MAIN[22][0]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[1]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN_S[29][8]">!MAIN_S[29][8]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_IO_H[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_IO_H[1]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[17][2]">!MAIN[17][2]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_IO_SN_I1[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[25][2]">!MAIN[25][2]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_H[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_H[2]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN_S[28][9]">!MAIN_S[28][9]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_SN_I1_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[29][2]">!MAIN[29][2]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_SN_I2_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[35][0]">!MAIN[35][0]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_IO_H[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.LONG_IO_H[2]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[33][2]">!MAIN[33][2]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_V[5]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[32][0]">!MAIN[32][0]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_IO_H[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.LONG_IO_H[3]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[34][2]">!MAIN[34][2]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_IO_SN_I1[0]"><td>CELL.SINGLE_V[6]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[25][1]">!MAIN[25][1]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_IO_SN_I1_E1"><td>CELL.SINGLE_V[7]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[32][2]">!MAIN[32][2]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_IO_SN_I1_E1"><td>CELL.DOUBLE_V0[0]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_SN_I2[0]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[31][0]">!MAIN[31][0]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_IO_SN_I1[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[20][3]">!MAIN[20][3]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_SN_I2_E1"><td>CELL.DOUBLE_V1[1]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[30][0]">!MAIN[30][0]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_IO_N0[0]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_N0[0]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[35][4]">!MAIN[35][4]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_IO_N0[1]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_N0[1]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[34][4]">!MAIN[34][4]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_IO_N0[2]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_N0[2]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[34][5]">!MAIN[34][5]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_IO_N0[3]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_N0[3]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[35][5]">!MAIN[35][5]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_IO_N2[0]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_N2[0]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_IO_N2[1]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_N2[1]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_IO_N2[2]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_N2[2]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_IO_N2[3]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_N2[3]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[10][5]">!MAIN[10][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_N0[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.DOUBLE_IO_N0[0]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[24][4]">!MAIN[24][4]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_N2[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.DOUBLE_IO_N2[0]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[22][4]">!MAIN[22][4]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_N1[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.DOUBLE_IO_N1[0]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_N0[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.DOUBLE_IO_N0[1]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[26][5]">!MAIN[26][5]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_N2[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.DOUBLE_IO_N2[1]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[27][4]">!MAIN[27][4]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_N1[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.DOUBLE_IO_N1[1]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[25][3]">!MAIN[25][3]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_N0[2]"><td>CELL.SINGLE_V[4]</td><td>CELL.DOUBLE_IO_N0[2]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[29][5]">!MAIN[29][5]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_N2[2]"><td>CELL.SINGLE_V[4]</td><td>CELL.DOUBLE_IO_N2[2]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[30][4]">!MAIN[30][4]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_N1[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.DOUBLE_IO_N1[2]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[28][4]">!MAIN[28][4]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_N0[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.DOUBLE_IO_N0[3]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[32][4]">!MAIN[32][4]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_N2[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.DOUBLE_IO_N2[3]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[32][5]">!MAIN[32][5]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_N1[3]"><td>CELL.SINGLE_V[7]</td><td>CELL.DOUBLE_IO_N1[3]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[31][3]">!MAIN[31][3]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N0[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_N0[1]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[27][5]">!MAIN[27][5]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N1[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_N1[1]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[24][3]">!MAIN[24][3]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N2[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_N2[1]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[26][4]">!MAIN[26][4]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N0[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_N0[2]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[30][5]">!MAIN[30][5]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N1[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_N1[2]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[29][4]">!MAIN[29][4]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N2[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_N2[2]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[28][5]">!MAIN[28][5]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N0[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_N0[0]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[25][4]">!MAIN[25][4]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N1[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_N1[0]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[20][4]">!MAIN[20][4]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N2[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_N2[0]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N0[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_N0[3]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[33][4]">!MAIN[33][4]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N1[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_N1[3]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[31][5]">!MAIN[31][5]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N2[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_N2[3]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[31][4]">!MAIN[31][4]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_IO_N0[0]-CELL.DOUBLE_IO_N2[0]"><td>CELL.DOUBLE_IO_N0[0]</td><td>CELL.DOUBLE_IO_N2[0]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[23][4]">!MAIN[23][4]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_IO_N0[1]-CELL.DOUBLE_IO_N2[1]"><td>CELL.DOUBLE_IO_N0[1]</td><td>CELL.DOUBLE_IO_N2[1]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_IO_N0[2]-CELL.DOUBLE_IO_N2[2]"><td>CELL.DOUBLE_IO_N0[2]</td><td>CELL.DOUBLE_IO_N2[2]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[30][3]">!MAIN[30][3]</a></td></tr>

<tr id="spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_IO_N0[3]-CELL.DOUBLE_IO_N2[3]"><td>CELL.DOUBLE_IO_N0[3]</td><td>CELL.DOUBLE_IO_N2[3]</td><td><a href="#spartanxl-IO_N0_E-bit-MAIN[32][3]">!MAIN[32][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT muxes DBUF_IO_H[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0_E-INT-mux-CELL.DBUF_IO_H[0]-3"><a href="#spartanxl-IO_N0_E-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.DBUF_IO_H[0]-2"><a href="#spartanxl-IO_N0_E-bit-MAIN[8][4]">MAIN[8][4]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.DBUF_IO_H[0]-1"><a href="#spartanxl-IO_N0_E-bit-MAIN[7][5]">MAIN[7][5]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.DBUF_IO_H[0]-0"><a href="#spartanxl-IO_N0_E-bit-MAIN[8][5]">MAIN[8][5]</a></td><td>CELL.DBUF_IO_H[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_N2[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_N2[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT muxes DBUF_IO_H[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0_E-INT-mux-CELL.DBUF_IO_H[1]-3"><a href="#spartanxl-IO_N0_E-bit-MAIN[33][3]">MAIN[33][3]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.DBUF_IO_H[1]-2"><a href="#spartanxl-IO_N0_E-bit-MAIN[34][3]">MAIN[34][3]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.DBUF_IO_H[1]-1"><a href="#spartanxl-IO_N0_E-bit-MAIN[35][3]">MAIN[35][3]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.DBUF_IO_H[1]-0"><a href="#spartanxl-IO_N0_E-bit-MAIN[33][5]">MAIN[33][5]</a></td><td>CELL.DBUF_IO_H[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_N0[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_N0[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT muxes LONG_V[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[0]-2"><a href="#spartanxl-IO_N0_E-bit-MAIN[26][1]">MAIN[26][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[0]-1"><a href="#spartanxl-IO_N0_E-bit-MAIN[29][1]">MAIN[29][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[0]-0"><a href="#spartanxl-IO_N0_E-bit-MAIN[27][1]">MAIN[27][1]</a></td><td>CELL.LONG_V[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT muxes LONG_V[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[1]-2"><a href="#spartanxl-IO_N0_E-bit-MAIN[35][1]">MAIN[35][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[1]-1"><a href="#spartanxl-IO_N0_E-bit-MAIN[34][0]">MAIN[34][0]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[1]-0"><a href="#spartanxl-IO_N0_E-bit-MAIN[33][1]">MAIN[33][1]</a></td><td>CELL.LONG_V[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT muxes LONG_V[2]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[2]-2"><a href="#spartanxl-IO_N0_E-bit-MAIN[31][1]">MAIN[31][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[2]-1"><a href="#spartanxl-IO_N0_E-bit-MAIN[32][1]">MAIN[32][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[2]-0"><a href="#spartanxl-IO_N0_E-bit-MAIN[30][1]">MAIN[30][1]</a></td><td>CELL.LONG_V[2]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT muxes LONG_V[3]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[3]-2"><a href="#spartanxl-IO_N0_E-bit-MAIN[6][1]">MAIN[6][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[3]-1"><a href="#spartanxl-IO_N0_E-bit-MAIN[7][0]">MAIN[7][0]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[3]-0"><a href="#spartanxl-IO_N0_E-bit-MAIN[6][0]">MAIN[6][0]</a></td><td>CELL.LONG_V[3]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT muxes LONG_V[4]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[4]-2"><a href="#spartanxl-IO_N0_E-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[4]-1"><a href="#spartanxl-IO_N0_E-bit-MAIN[2][0]">MAIN[2][0]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[4]-0"><a href="#spartanxl-IO_N0_E-bit-MAIN[1][0]">MAIN[1][0]</a></td><td>CELL.LONG_V[4]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT muxes LONG_V[5]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[5]-2"><a href="#spartanxl-IO_N0_E-bit-MAIN[8][1]">MAIN[8][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[5]-1"><a href="#spartanxl-IO_N0_E-bit-MAIN[9][1]">MAIN[9][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[5]-0"><a href="#spartanxl-IO_N0_E-bit-MAIN[8][0]">MAIN[8][0]</a></td><td>CELL.LONG_V[5]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT muxes LONG_IO_H[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[0]-1"><a href="#spartanxl-IO_N0_E-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[0]-0"><a href="#spartanxl-IO_N0_E-bit-MAIN[16][2]">MAIN[16][2]</a></td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT muxes LONG_IO_H[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[1]-3"><a href="#spartanxl-IO_N0_E-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[1]-2"><a href="#spartanxl-IO_N0_E-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[1]-1"><a href="#spartanxl-IO_N0_E-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[1]-0"><a href="#spartanxl-IO_N0_E-bit-MAIN[17][5]">MAIN[17][5]</a></td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT muxes LONG_IO_H[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[2]-3"><a href="#spartanxl-IO_N0_E-bit-MAIN[22][3]">MAIN[22][3]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[2]-2"><a href="#spartanxl-IO_N0_E-bit-MAIN[20][2]">MAIN[20][2]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[2]-1"><a href="#spartanxl-IO_N0_E-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[2]-0"><a href="#spartanxl-IO_N0_E-bit-MAIN[22][2]">MAIN[22][2]</a></td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT muxes LONG_IO_H[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[3]-1"><a href="#spartanxl-IO_N0_E-bit-MAIN[4][1]">MAIN[4][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[3]-0"><a href="#spartanxl-IO_N0_E-bit-MAIN[23][2]">MAIN[23][2]</a></td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT muxes IMUX_IO_O1[0]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[0]-6"><a href="#spartanxl-IO_N0_E-bit-MAIN[26][2]">MAIN[26][2]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[0]-5"><a href="#spartanxl-IO_N0_E-bit-MAIN[26][3]">MAIN[26][3]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[0]-4"><a href="#spartanxl-IO_N0_E-bit-MAIN[29][3]">MAIN[29][3]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[0]-3"><a href="#spartanxl-IO_N0_E-bit-MAIN[28][2]">MAIN[28][2]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[0]-2"><a href="#spartanxl-IO_N0_E-bit-MAIN[27][3]">MAIN[27][3]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[0]-1"><a href="#spartanxl-IO_N0_E-bit-MAIN[28][3]">MAIN[28][3]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[0]-0"><a href="#spartanxl-IO_N0_E-bit-MAIN[27][2]">MAIN[27][2]</a></td><td>CELL.IMUX_IO_O1[0]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT muxes IMUX_IO_O1[1]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[1]-6"><a href="#spartanxl-IO_N0_E-bit-MAIN[1][2]">MAIN[1][2]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[1]-5"><a href="#spartanxl-IO_N0_E-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[1]-4"><a href="#spartanxl-IO_N0_E-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[1]-3"><a href="#spartanxl-IO_N0_E-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[1]-2"><a href="#spartanxl-IO_N0_E-bit-MAIN[2][3]">MAIN[2][3]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[1]-1"><a href="#spartanxl-IO_N0_E-bit-MAIN[2][2]">MAIN[2][2]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[1]-0"><a href="#spartanxl-IO_N0_E-bit-MAIN[3][1]">MAIN[3][1]</a></td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_E.DOUBLE_V0[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_E.DOUBLE_V1[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_E.LONG_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL_E.LONG_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT muxes IMUX_IO_OK[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[0]-5"><a href="#spartanxl-IO_N0_E-bit-MAIN[23][1]">MAIN[23][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[0]-4"><a href="#spartanxl-IO_N0_E-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[0]-3"><a href="#spartanxl-IO_N0_E-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[0]-2"><a href="#spartanxl-IO_N0_E-bit-MAIN[25][0]">MAIN[25][0]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[0]-1"><a href="#spartanxl-IO_N0_E-bit-MAIN[28][0]">MAIN[28][0]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[0]-0"><a href="#spartanxl-IO_N0_E-bit-MAIN[26][0]">MAIN[26][0]</a></td><td>CELL.IMUX_IO_OK[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT muxes IMUX_IO_OK[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[1]-5"><a href="#spartanxl-IO_N0_E-bit-MAIN[11][0]">MAIN[11][0]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[1]-4"><a href="#spartanxl-IO_N0_E-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[1]-3"><a href="#spartanxl-IO_N0_E-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[1]-2"><a href="#spartanxl-IO_N0_E-bit-MAIN[12][1]">MAIN[12][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[1]-1"><a href="#spartanxl-IO_N0_E-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[1]-0"><a href="#spartanxl-IO_N0_E-bit-MAIN[13][1]">MAIN[13][1]</a></td><td>CELL.IMUX_IO_OK[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_E.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT muxes IMUX_IO_IK[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[0]-5"><a href="#spartanxl-IO_N0_E-bit-MAIN[18][1]">MAIN[18][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[0]-4"><a href="#spartanxl-IO_N0_E-bit-MAIN[19][1]">MAIN[19][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[0]-3"><a href="#spartanxl-IO_N0_E-bit-MAIN[20][1]">MAIN[20][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[0]-2"><a href="#spartanxl-IO_N0_E-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[0]-1"><a href="#spartanxl-IO_N0_E-bit-MAIN[19][0]">MAIN[19][0]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[0]-0"><a href="#spartanxl-IO_N0_E-bit-MAIN[18][0]">MAIN[18][0]</a></td><td>CELL.IMUX_IO_IK[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT muxes IMUX_IO_IK[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[1]-5"><a href="#spartanxl-IO_N0_E-bit-MAIN[16][0]">MAIN[16][0]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[1]-4"><a href="#spartanxl-IO_N0_E-bit-MAIN[14][0]">MAIN[14][0]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[1]-3"><a href="#spartanxl-IO_N0_E-bit-MAIN[14][1]">MAIN[14][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[1]-2"><a href="#spartanxl-IO_N0_E-bit-MAIN[15][1]">MAIN[15][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[1]-1"><a href="#spartanxl-IO_N0_E-bit-MAIN[16][1]">MAIN[16][1]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[1]-0"><a href="#spartanxl-IO_N0_E-bit-MAIN[17][1]">MAIN[17][1]</a></td><td>CELL.IMUX_IO_IK[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_E.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT muxes IMUX_IO_T[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[0]-7"><a href="#spartanxl-IO_N0_E-bit-MAIN[5][4]">MAIN[5][4]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[0]-6"><a href="#spartanxl-IO_N0_E-bit-MAIN[3][4]">MAIN[3][4]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[0]-5"><a href="#spartanxl-IO_N0_E-bit-MAIN[6][6]">MAIN[6][6]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[0]-4"><a href="#spartanxl-IO_N0_E-bit-MAIN[6][4]">MAIN[6][4]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[0]-3"><a href="#spartanxl-IO_N0_E-bit-MAIN[4][4]">MAIN[4][4]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[0]-2"><a href="#spartanxl-IO_N0_E-bit-MAIN[6][5]">MAIN[6][5]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[0]-1"><a href="#spartanxl-IO_N0_E-bit-MAIN[5][5]">MAIN[5][5]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[0]-0"><a href="#spartanxl-IO_N0_E-bit-MAIN[4][5]">MAIN[4][5]</a></td><td>CELL.IMUX_IO_T[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E switchbox INT muxes IMUX_IO_T[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[1]-7"><a href="#spartanxl-IO_N0_E-bit-MAIN[1][4]">MAIN[1][4]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[1]-6"><a href="#spartanxl-IO_N0_E-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[1]-5"><a href="#spartanxl-IO_N0_E-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[1]-4"><a href="#spartanxl-IO_N0_E-bit-MAIN[3][5]">MAIN[3][5]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[1]-3"><a href="#spartanxl-IO_N0_E-bit-MAIN[2][5]">MAIN[2][5]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[1]-2"><a href="#spartanxl-IO_N0_E-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[1]-1"><a href="#spartanxl-IO_N0_E-bit-MAIN[1][5]">MAIN[1][5]</a></td><td id="spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[1]-0"><a href="#spartanxl-IO_N0_E-bit-MAIN[0][4]">MAIN[0][4]</a></td><td>CELL.IMUX_IO_T[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N1[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-13"><a class="header" href="#bels-io-13">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>IK</td><td>in</td><td id="spartanxl-IO_N0_E-IO[0]-inpinv-IK">CELL.IMUX_IO_IK[0] invert by <a href="#spartanxl-IO_N0_E-bit-MAIN[22][6]">!MAIN[22][6]</a></td><td id="spartanxl-IO_N0_E-IO[1]-inpinv-IK">CELL.IMUX_IO_IK[1] invert by <a href="#spartanxl-IO_N0_E-bit-MAIN[13][6]">!MAIN[13][6]</a></td></tr>

<tr><td>OK</td><td>in</td><td id="spartanxl-IO_N0_E-IO[0]-inpinv-OK">CELL.IMUX_IO_OK[0] invert by <a href="#spartanxl-IO_N0_E-bit-MAIN[32][6]">!MAIN[32][6]</a></td><td id="spartanxl-IO_N0_E-IO[1]-inpinv-OK">CELL.IMUX_IO_OK[1] invert by <a href="#spartanxl-IO_N0_E-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr><td>O1</td><td>in</td><td>CELL.IMUX_IO_O1[0]</td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><td>O2</td><td>in</td><td>CELL.IMUX_CLB_F2_N</td><td>CELL.IMUX_CLB_G2_N</td></tr>

<tr><td>T</td><td>in</td><td id="spartanxl-IO_N0_E-IO[0]-inpinv-T">CELL.IMUX_IO_T[0] invert by <a href="#spartanxl-IO_N0_E-bit-MAIN[34][6]">!MAIN[34][6]</a></td><td id="spartanxl-IO_N0_E-IO[1]-inpinv-T">CELL.IMUX_IO_T[1] invert by <a href="#spartanxl-IO_N0_E-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr><td>I1</td><td>out</td><td>CELL.OUT_IO_SN_I1[0]</td><td>CELL.OUT_IO_SN_I1[1]</td></tr>

<tr><td>I2</td><td>out</td><td>CELL.OUT_IO_SN_I2[0]</td><td>CELL.OUT_IO_SN_I2[1]</td></tr>

<tr><td>CLKIN</td><td>out</td><td>CELL.OUT_IO_CLKIN</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>SLEW</td><td><a href="#spartanxl-IO_N0_E-IO[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#spartanxl-IO_N0_E-IO[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>PULL</td><td><a href="#spartanxl-IO_N0_E-IO[0]-PULL">[enum: IO_PULL]</a></td><td><a href="#spartanxl-IO_N0_E-IO[1]-PULL">[enum: IO_PULL]</a></td></tr>

<tr><td>IFF_SRVAL bit 0</td><td id="spartanxl-IO_N0_E-IO[0]-IFF_SRVAL[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[23][6]">!MAIN[23][6]</a></td><td id="spartanxl-IO_N0_E-IO[1]-IFF_SRVAL[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr><td>OFF_SRVAL bit 0</td><td id="spartanxl-IO_N0_E-IO[0]-OFF_SRVAL[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[24][5]">!MAIN[24][5]</a></td><td id="spartanxl-IO_N0_E-IO[1]-OFF_SRVAL[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

<tr><td>READBACK_I1 bit 0</td><td id="spartanxl-IO_N0_E-IO[0]-READBACK_I1[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[18][3]">!MAIN[18][3]</a></td><td id="spartanxl-IO_N0_E-IO[1]-READBACK_I1[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr><td>READBACK_I2 bit 0</td><td id="spartanxl-IO_N0_E-IO[0]-READBACK_I2[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[18][4]">!MAIN[18][4]</a></td><td id="spartanxl-IO_N0_E-IO[1]-READBACK_I2[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr><td>READBACK_OQ bit 0</td><td id="spartanxl-IO_N0_E-IO[0]-READBACK_OQ[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[16][3]">!MAIN[16][3]</a></td><td id="spartanxl-IO_N0_E-IO[1]-READBACK_OQ[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr><td>MUX_I1</td><td><a href="#spartanxl-IO_N0_E-IO[0]-MUX_I1">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_N0_E-IO[1]-MUX_I1">[enum: IO_MUX_I]</a></td></tr>

<tr><td>MUX_I2</td><td><a href="#spartanxl-IO_N0_E-IO[0]-MUX_I2">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_N0_E-IO[1]-MUX_I2">[enum: IO_MUX_I]</a></td></tr>

<tr><td>IFF_D</td><td><a href="#spartanxl-IO_N0_E-IO[0]-IFF_D">[enum: IO_IFF_D]</a></td><td><a href="#spartanxl-IO_N0_E-IO[1]-IFF_D">[enum: IO_IFF_D]</a></td></tr>

<tr><td>OFF_D_INV</td><td id="spartanxl-IO_N0_E-IO[0]-OFF_D_INV"><a href="#spartanxl-IO_N0_E-bit-MAIN[25][6]">!MAIN[25][6]</a></td><td id="spartanxl-IO_N0_E-IO[1]-OFF_D_INV"><a href="#spartanxl-IO_N0_E-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr><td>MUX_OFF_D</td><td><a href="#spartanxl-IO_N0_E-IO[0]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td><td><a href="#spartanxl-IO_N0_E-IO[1]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#spartanxl-IO_N0_E-IO[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#spartanxl-IO_N0_E-IO[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>OFF_USED</td><td id="spartanxl-IO_N0_E-IO[0]-OFF_USED"><a href="#spartanxl-IO_N0_E-bit-MAIN[24][6]">MAIN[24][6]</a></td><td id="spartanxl-IO_N0_E-IO[1]-OFF_USED"><a href="#spartanxl-IO_N0_E-bit-MAIN[10][6]">MAIN[10][6]</a></td></tr>

<tr><td>IFF_CE_ENABLE</td><td id="spartanxl-IO_N0_E-IO[0]-IFF_CE_ENABLE"><a href="#spartanxl-IO_N0_E-bit-MAIN[19][5]">!MAIN[19][5]</a></td><td id="spartanxl-IO_N0_E-IO[1]-IFF_CE_ENABLE"><a href="#spartanxl-IO_N0_E-bit-MAIN[13][4]">!MAIN[13][4]</a></td></tr>

<tr><td>OFF_CE_ENABLE</td><td id="spartanxl-IO_N0_E-IO[0]-OFF_CE_ENABLE"><a href="#spartanxl-IO_N0_E-bit-MAIN[30][6]">!MAIN[30][6]</a></td><td id="spartanxl-IO_N0_E-IO[1]-OFF_CE_ENABLE"><a href="#spartanxl-IO_N0_E-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr><td>SYNC_D</td><td><a href="#spartanxl-IO_N0_E-IO[0]-SYNC_D">[enum: IO_SYNC_D]</a></td><td><a href="#spartanxl-IO_N0_E-IO[1]-SYNC_D">[enum: IO_SYNC_D]</a></td></tr>

<tr><td>IFF_CE_ENABLE_NO_IQ</td><td id="spartanxl-IO_N0_E-IO[0]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_N0_E-bit-MAIN[8][2]">!MAIN[8][2]</a></td><td id="spartanxl-IO_N0_E-IO[1]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_N0_E-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr><td>MUX_T</td><td><a href="#spartanxl-IO_N0_E-IO[0]-MUX_T">[enum: IO_MUX_T]</a></td><td><a href="#spartanxl-IO_N0_E-IO[1]-MUX_T">[enum: IO_MUX_T]</a></td></tr>

<tr><td>DRIVE</td><td><a href="#spartanxl-IO_N0_E-IO[0]-DRIVE">[enum: IO_DRIVE]</a></td><td><a href="#spartanxl-IO_N0_E-IO[1]-DRIVE">[enum: IO_DRIVE]</a></td></tr>

<tr><td>_5V_TOLERANT</td><td id="spartanxl-IO_N0_E-IO[0]-_5V_TOLERANT"><a href="#spartanxl-IO_N0_E-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="spartanxl-IO_N0_E-IO[1]-_5V_TOLERANT"><a href="#spartanxl-IO_N0_E-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E enum IO_SLEW</caption>
<thead>
<tr id="spartanxl-IO_N0_E-IO[0]-SLEW"><th>IO[0].SLEW</th><td id="spartanxl-IO_N0_E-IO[0]-SLEW[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[33][6]">MAIN[33][6]</a></td></tr>

<tr id="spartanxl-IO_N0_E-IO[1]-SLEW"><th>IO[1].SLEW</th><td id="spartanxl-IO_N0_E-IO[1]-SLEW[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[1][6]">MAIN[1][6]</a></td></tr>

</thead>

<tbody>
<tr><td>FAST</td><td>0</td></tr>

<tr><td>SLOW</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E enum IO_PULL</caption>
<thead>
<tr id="spartanxl-IO_N0_E-IO[0]-PULL"><th>IO[0].PULL</th><td id="spartanxl-IO_N0_E-IO[0]-PULL[1]"><a href="#spartanxl-IO_N0_E-bit-MAIN[22][5]">MAIN[22][5]</a></td><td id="spartanxl-IO_N0_E-IO[0]-PULL[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[23][5]">MAIN[23][5]</a></td></tr>

<tr id="spartanxl-IO_N0_E-IO[1]-PULL"><th>IO[1].PULL</th><td id="spartanxl-IO_N0_E-IO[1]-PULL[1]"><a href="#spartanxl-IO_N0_E-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="spartanxl-IO_N0_E-IO[1]-PULL[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[12][5]">MAIN[12][5]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E enum IO_MUX_I</caption>
<thead>
<tr id="spartanxl-IO_N0_E-IO[0]-MUX_I1"><th>IO[0].MUX_I1</th><td id="spartanxl-IO_N0_E-IO[0]-MUX_I1[1]"><a href="#spartanxl-IO_N0_E-bit-MAIN[19][6]">MAIN[19][6]</a></td><td id="spartanxl-IO_N0_E-IO[0]-MUX_I1[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[17][6]">MAIN[17][6]</a></td></tr>

<tr id="spartanxl-IO_N0_E-IO[1]-MUX_I1"><th>IO[1].MUX_I1</th><td id="spartanxl-IO_N0_E-IO[1]-MUX_I1[1]"><a href="#spartanxl-IO_N0_E-bit-MAIN[16][6]">MAIN[16][6]</a></td><td id="spartanxl-IO_N0_E-IO[1]-MUX_I1[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[15][5]">MAIN[15][5]</a></td></tr>

<tr id="spartanxl-IO_N0_E-IO[0]-MUX_I2"><th>IO[0].MUX_I2</th><td id="spartanxl-IO_N0_E-IO[0]-MUX_I2[1]"><a href="#spartanxl-IO_N0_E-bit-MAIN[21][6]">MAIN[21][6]</a></td><td id="spartanxl-IO_N0_E-IO[0]-MUX_I2[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[20][6]">MAIN[20][6]</a></td></tr>

<tr id="spartanxl-IO_N0_E-IO[1]-MUX_I2"><th>IO[1].MUX_I2</th><td id="spartanxl-IO_N0_E-IO[1]-MUX_I2[1]"><a href="#spartanxl-IO_N0_E-bit-MAIN[15][6]">MAIN[15][6]</a></td><td id="spartanxl-IO_N0_E-IO[1]-MUX_I2[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[14][6]">MAIN[14][6]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>0</td><td>1</td></tr>

<tr><td>IQ</td><td>1</td><td>1</td></tr>

<tr><td>IQL</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E enum IO_IFF_D</caption>
<thead>
<tr id="spartanxl-IO_N0_E-IO[0]-IFF_D"><th>IO[0].IFF_D</th><td id="spartanxl-IO_N0_E-IO[0]-IFF_D[1]"><a href="#spartanxl-IO_N0_E-bit-MAIN[18][6]">MAIN[18][6]</a></td><td id="spartanxl-IO_N0_E-IO[0]-IFF_D[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[20][5]">MAIN[20][5]</a></td></tr>

<tr id="spartanxl-IO_N0_E-IO[1]-IFF_D"><th>IO[1].IFF_D</th><td id="spartanxl-IO_N0_E-IO[1]-IFF_D[1]"><a href="#spartanxl-IO_N0_E-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="spartanxl-IO_N0_E-IO[1]-IFF_D[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[14][5]">MAIN[14][5]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td><td>0</td></tr>

<tr><td>MEDDELAY</td><td>0</td><td>1</td></tr>

<tr><td>SYNC</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E enum IO_MUX_OFF_D</caption>
<thead>
<tr id="spartanxl-IO_N0_E-IO[0]-MUX_OFF_D"><th>IO[0].MUX_OFF_D</th><td id="spartanxl-IO_N0_E-IO[0]-MUX_OFF_D[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[26][6]">MAIN[26][6]</a></td></tr>

<tr id="spartanxl-IO_N0_E-IO[1]-MUX_OFF_D"><th>IO[1].MUX_OFF_D</th><td id="spartanxl-IO_N0_E-IO[1]-MUX_OFF_D[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[8][6]">MAIN[8][6]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>1</td></tr>

<tr><td>O2</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E enum IO_MUX_O</caption>
<thead>
<tr id="spartanxl-IO_N0_E-IO[0]-MUX_O"><th>IO[0].MUX_O</th><td id="spartanxl-IO_N0_E-IO[0]-MUX_O[3]"><a href="#spartanxl-IO_N0_E-bit-MAIN[28][6]">MAIN[28][6]</a></td><td id="spartanxl-IO_N0_E-IO[0]-MUX_O[2]"><a href="#spartanxl-IO_N0_E-bit-MAIN[27][6]">MAIN[27][6]</a></td><td id="spartanxl-IO_N0_E-IO[0]-MUX_O[1]"><a href="#spartanxl-IO_N0_E-bit-MAIN[29][6]">MAIN[29][6]</a></td><td id="spartanxl-IO_N0_E-IO[0]-MUX_O[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[31][6]">MAIN[31][6]</a></td></tr>

<tr id="spartanxl-IO_N0_E-IO[1]-MUX_O"><th>IO[1].MUX_O</th><td id="spartanxl-IO_N0_E-IO[1]-MUX_O[3]"><a href="#spartanxl-IO_N0_E-bit-MAIN[4][6]">MAIN[4][6]</a></td><td id="spartanxl-IO_N0_E-IO[1]-MUX_O[2]"><a href="#spartanxl-IO_N0_E-bit-MAIN[3][6]">MAIN[3][6]</a></td><td id="spartanxl-IO_N0_E-IO[1]-MUX_O[1]"><a href="#spartanxl-IO_N0_E-bit-MAIN[7][6]">MAIN[7][6]</a></td><td id="spartanxl-IO_N0_E-IO[1]-MUX_O[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[5][6]">MAIN[5][6]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>O1_INV</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O2</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>O2_INV</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>MUX</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E enum IO_SYNC_D</caption>
<thead>
<tr id="spartanxl-IO_N0_E-IO[0]-SYNC_D"><th>IO[0].SYNC_D</th><td id="spartanxl-IO_N0_E-IO[0]-SYNC_D[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[21][5]">MAIN[21][5]</a></td></tr>

<tr id="spartanxl-IO_N0_E-IO[1]-SYNC_D"><th>IO[1].SYNC_D</th><td id="spartanxl-IO_N0_E-IO[1]-SYNC_D[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[11][6]">MAIN[11][6]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E enum IO_MUX_T</caption>
<thead>
<tr id="spartanxl-IO_N0_E-IO[0]-MUX_T"><th>IO[0].MUX_T</th><td id="spartanxl-IO_N0_E-IO[0]-MUX_T[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[13][3]">MAIN[13][3]</a></td></tr>

<tr id="spartanxl-IO_N0_E-IO[1]-MUX_T"><th>IO[1].MUX_T</th><td id="spartanxl-IO_N0_E-IO[1]-MUX_T[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

</thead>

<tbody>
<tr><td>T</td><td>1</td></tr>

<tr><td>TQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E enum IO_DRIVE</caption>
<thead>
<tr id="spartanxl-IO_N0_E-IO[0]-DRIVE"><th>IO[0].DRIVE</th><td id="spartanxl-IO_N0_E-IO[0]-DRIVE[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[14][2]">MAIN[14][2]</a></td></tr>

<tr id="spartanxl-IO_N0_E-IO[1]-DRIVE"><th>IO[1].DRIVE</th><td id="spartanxl-IO_N0_E-IO[1]-DRIVE[0]"><a href="#spartanxl-IO_N0_E-bit-MAIN[12][3]">MAIN[12][3]</a></td></tr>

</thead>

<tbody>
<tr><td>_12</td><td>1</td></tr>

<tr><td>_24</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-cout-1"><a class="header" href="#bels-cout-1">Bels COUT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E bel COUT pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>COUT</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>out</td><td>CELL.OUT_COUT</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-13"><a class="header" href="#bel-wires-13">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_CLB_F2_N</td><td>IO[0].O2</td></tr>

<tr><td>CELL.IMUX_CLB_G2_N</td><td>IO[1].O2</td></tr>

<tr><td>CELL.IMUX_IO_O1[0]</td><td>IO[0].O1</td></tr>

<tr><td>CELL.IMUX_IO_O1[1]</td><td>IO[1].O1</td></tr>

<tr><td>CELL.IMUX_IO_OK[0]</td><td>IO[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_OK[1]</td><td>IO[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_IK[0]</td><td>IO[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_IK[1]</td><td>IO[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_T[0]</td><td>IO[0].T</td></tr>

<tr><td>CELL.IMUX_IO_T[1]</td><td>IO[1].T</td></tr>

<tr><td>CELL.OUT_IO_SN_I1[0]</td><td>IO[0].I1</td></tr>

<tr><td>CELL.OUT_IO_SN_I1[1]</td><td>IO[1].I1</td></tr>

<tr><td>CELL.OUT_IO_SN_I2[0]</td><td>IO[0].I2</td></tr>

<tr><td>CELL.OUT_IO_SN_I2[1]</td><td>IO[1].I2</td></tr>

<tr><td>CELL.OUT_IO_CLKIN</td><td>IO[0].CLKIN</td></tr>

<tr><td>CELL.OUT_COUT</td><td>COUT.O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-13"><a class="header" href="#bitstream-13">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B6</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#spartanxl-IO_N0_E-IO[0]-inpinv-T">IO[0]: !invert T</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#spartanxl-IO_N0_E-IO[0]-SLEW[0]">IO[0]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#spartanxl-IO_N0_E-IO[0]-inpinv-OK">IO[0]: !invert OK</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#spartanxl-IO_N0_E-IO[0]-MUX_O[0]">IO[0]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#spartanxl-IO_N0_E-IO[0]-OFF_CE_ENABLE">IO[0]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#spartanxl-IO_N0_E-IO[0]-MUX_O[1]">IO[0]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#spartanxl-IO_N0_E-IO[0]-MUX_O[3]">IO[0]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#spartanxl-IO_N0_E-IO[0]-MUX_O[2]">IO[0]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#spartanxl-IO_N0_E-IO[0]-MUX_OFF_D[0]">IO[0]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#spartanxl-IO_N0_E-IO[0]-OFF_D_INV">IO[0]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#spartanxl-IO_N0_E-IO[0]-OFF_USED">IO[0]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#spartanxl-IO_N0_E-IO[0]-IFF_SRVAL[0]">IO[0]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#spartanxl-IO_N0_E-IO[0]-inpinv-IK">IO[0]: !invert IK</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#spartanxl-IO_N0_E-IO[0]-MUX_I2[1]">IO[0]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#spartanxl-IO_N0_E-IO[0]-MUX_I2[0]">IO[0]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#spartanxl-IO_N0_E-IO[0]-MUX_I1[1]">IO[0]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#spartanxl-IO_N0_E-IO[0]-IFF_D[1]">IO[0]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#spartanxl-IO_N0_E-IO[0]-MUX_I1[0]">IO[0]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#spartanxl-IO_N0_E-IO[1]-MUX_I1[1]">IO[1]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#spartanxl-IO_N0_E-IO[1]-MUX_I2[1]">IO[1]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#spartanxl-IO_N0_E-IO[1]-MUX_I2[0]">IO[1]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#spartanxl-IO_N0_E-IO[1]-inpinv-IK">IO[1]: !invert IK</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#spartanxl-IO_N0_E-IO[1]-IFF_SRVAL[0]">IO[1]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#spartanxl-IO_N0_E-IO[1]-SYNC_D[0]">IO[1]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#spartanxl-IO_N0_E-IO[1]-OFF_USED">IO[1]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#spartanxl-IO_N0_E-IO[1]-OFF_D_INV">IO[1]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#spartanxl-IO_N0_E-IO[1]-MUX_OFF_D[0]">IO[1]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#spartanxl-IO_N0_E-IO[1]-MUX_O[1]">IO[1]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[0]-5">INT: mux CELL.IMUX_IO_T[0] bit 5</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#spartanxl-IO_N0_E-IO[1]-MUX_O[0]">IO[1]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#spartanxl-IO_N0_E-IO[1]-MUX_O[3]">IO[1]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#spartanxl-IO_N0_E-IO[1]-MUX_O[2]">IO[1]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#spartanxl-IO_N0_E-IO[1]-inpinv-OK">IO[1]: !invert OK</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#spartanxl-IO_N0_E-IO[1]-SLEW[0]">IO[1]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartanxl-IO_N0_E-IO[1]-inpinv-T">IO[1]: !invert T</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_IO_N0[3]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_N0[3] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_IO_N0[2]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_N0[2] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[33][5]" title="MAIN[33][5]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.DBUF_IO_H[1]-0">INT: mux CELL.DBUF_IO_H[1] bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[32][5]" title="MAIN[32][5]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_N2[3]">INT: !bipass CELL.SINGLE_V[6] = CELL.DOUBLE_IO_N2[3]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N1[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N1[3]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N0[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N0[2]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_N0[2]">INT: !bipass CELL.SINGLE_V[4] = CELL.DOUBLE_IO_N0[2]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N2[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N2[2]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N0[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N0[1]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_N0[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_N0[1]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_IO_N0[1]-CELL.DOUBLE_IO_N2[1]">INT: !bipass CELL.DOUBLE_IO_N0[1] = CELL.DOUBLE_IO_N2[1]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#spartanxl-IO_N0_E-IO[0]-OFF_SRVAL[0]">IO[0]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#spartanxl-IO_N0_E-IO[0]-PULL[0]">IO[0]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#spartanxl-IO_N0_E-IO[0]-PULL[1]">IO[0]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#spartanxl-IO_N0_E-IO[0]-SYNC_D[0]">IO[0]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#spartanxl-IO_N0_E-IO[0]-IFF_D[0]">IO[0]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#spartanxl-IO_N0_E-IO[0]-IFF_CE_ENABLE">IO[0]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_N1[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_N1[0]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[1]-0">INT: mux CELL.LONG_IO_H[1] bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#spartanxl-IO_N0_E-IO[1]-IFF_D[1]">IO[1]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#spartanxl-IO_N0_E-IO[1]-MUX_I1[0]">IO[1]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#spartanxl-IO_N0_E-IO[1]-IFF_D[0]">IO[1]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#spartanxl-IO_N0_E-IO[1]-PULL[1]">IO[1]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#spartanxl-IO_N0_E-IO[1]-PULL[0]">IO[1]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#spartanxl-IO_N0_E-IO[1]-OFF_SRVAL[0]">IO[1]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_IO_N2[3]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_N2[3] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_IO_N2[2]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_N2[2] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.DBUF_IO_H[0]-0">INT: mux CELL.DBUF_IO_H[0] bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.DBUF_IO_H[0]-1">INT: mux CELL.DBUF_IO_H[0] bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[0]-2">INT: mux CELL.IMUX_IO_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[0]-1">INT: mux CELL.IMUX_IO_T[0] bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[0]-0">INT: mux CELL.IMUX_IO_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[1]-4">INT: mux CELL.IMUX_IO_T[1] bit 4</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[1]-3">INT: mux CELL.IMUX_IO_T[1] bit 3</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[1]-1">INT: mux CELL.IMUX_IO_T[1] bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[1]-6">INT: mux CELL.IMUX_IO_T[1] bit 6</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_IO_N0[0]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_N0[0] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[34][4]" title="MAIN[34][4]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_IO_N0[1]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_N0[1] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[33][4]" title="MAIN[33][4]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N0[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N0[3]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[32][4]" title="MAIN[32][4]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_N0[3]">INT: !bipass CELL.SINGLE_V[6] = CELL.DOUBLE_IO_N0[3]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[31][4]" title="MAIN[31][4]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N2[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N2[3]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_N2[2]">INT: !bipass CELL.SINGLE_V[4] = CELL.DOUBLE_IO_N2[2]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N1[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N1[2]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_N1[2]">INT: !bipass CELL.SINGLE_V[5] = CELL.DOUBLE_IO_N1[2]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_N2[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_N2[1]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N2[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N2[1]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N0[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N0[0]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_N0[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_N0[0]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_IO_N0[0]-CELL.DOUBLE_IO_N2[0]">INT: !bipass CELL.DOUBLE_IO_N0[0] = CELL.DOUBLE_IO_N2[0]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_N2[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_N2[0]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N2[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N2[0]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N1[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#spartanxl-IO_N0_E-IO[0]-READBACK_I2[0]">IO[0]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#spartanxl-IO_N0_E-IO[1]-READBACK_I1[0]">IO[1]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#spartanxl-IO_N0_E-IO[1]-READBACK_OQ[0]">IO[1]: ! READBACK_OQ bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[1]-2">INT: mux CELL.LONG_IO_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#spartanxl-IO_N0_E-IO[1]-IFF_CE_ENABLE">IO[1]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#spartanxl-IO_N0_E-IO[1]-OFF_CE_ENABLE">IO[1]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[1]-5">INT: mux CELL.IMUX_IO_T[1] bit 5</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_IO_N2[0]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_N2[0] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_IO_N2[1]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_N2[1] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.DBUF_IO_H[0]-2">INT: mux CELL.DBUF_IO_H[0] bit 2</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.DBUF_IO_H[0]-3">INT: mux CELL.DBUF_IO_H[0] bit 3</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[0]-4">INT: mux CELL.IMUX_IO_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[0]-7">INT: mux CELL.IMUX_IO_T[0] bit 7</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[0]-3">INT: mux CELL.IMUX_IO_T[0] bit 3</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[0]-6">INT: mux CELL.IMUX_IO_T[0] bit 6</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[1]-2">INT: mux CELL.IMUX_IO_T[1] bit 2</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[1]-7">INT: mux CELL.IMUX_IO_T[1] bit 7</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_T[1]-0">INT: mux CELL.IMUX_IO_T[1] bit 0</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.DBUF_IO_H[1]-1">INT: mux CELL.DBUF_IO_H[1] bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.DBUF_IO_H[1]-2">INT: mux CELL.DBUF_IO_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.DBUF_IO_H[1]-3">INT: mux CELL.DBUF_IO_H[1] bit 3</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_IO_N0[3]-CELL.DOUBLE_IO_N2[3]">INT: !bipass CELL.DOUBLE_IO_N0[3] = CELL.DOUBLE_IO_N2[3]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_N1[3]">INT: !bipass CELL.SINGLE_V[7] = CELL.DOUBLE_IO_N1[3]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_IO_N0[2]-CELL.DOUBLE_IO_N2[2]">INT: !bipass CELL.DOUBLE_IO_N0[2] = CELL.DOUBLE_IO_N2[2]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[0]-4">INT: mux CELL.IMUX_IO_O1[0] bit 4</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[0]-1">INT: mux CELL.IMUX_IO_O1[0] bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[0]-2">INT: mux CELL.IMUX_IO_O1[0] bit 2</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[0]-5">INT: mux CELL.IMUX_IO_O1[0] bit 5</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_N1[1]">INT: !bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_N1[1]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#spartanxl-IO_N0_E-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N1[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N1[1]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[1]-3">INT: mux CELL.LONG_IO_H[1] bit 3</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[2]-3">INT: mux CELL.LONG_IO_H[2] bit 3</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.DOUBLE_V0[0] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.DOUBLE_V1[0] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#spartanxl-IO_N0_E-IO[0]-READBACK_I1[0]">IO[0]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#spartanxl-IO_N0_E-IO[1]-READBACK_I2[0]">IO[1]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#spartanxl-IO_N0_E-IO[0]-READBACK_OQ[0]">IO[0]: ! READBACK_OQ bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#spartanxl-IO_N0_E-IO[0]-MUX_T[0]">IO[0]:  MUX_T bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#spartanxl-IO_N0_E-IO[1]-DRIVE[0]">IO[1]:  DRIVE bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#spartanxl-IO_N0_E-IO[1]-MUX_T[0]">IO[1]:  MUX_T bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#spartanxl-IO_N0_E-IO[1]-IFF_CE_ENABLE_NO_IQ">IO[1]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[1]-2">INT: mux CELL.IMUX_IO_O1[1] bit 2</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[1]-3">INT: mux CELL.IMUX_IO_O1[1] bit 3</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[1]-4">INT: mux CELL.IMUX_IO_O1[1] bit 4</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_IO_H[3]">INT: !pass CELL.SINGLE_V[6] ← CELL.LONG_IO_H[3]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_IO_H[2]">INT: !pass CELL.SINGLE_V[5] ← CELL.LONG_IO_H[2]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.SINGLE_V[7] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[0]-3">INT: mux CELL.IMUX_IO_O1[0] bit 3</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[0]-0">INT: mux CELL.IMUX_IO_O1[0] bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[0]-6">INT: mux CELL.IMUX_IO_O1[0] bit 6</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[3]-0">INT: mux CELL.LONG_IO_H[3] bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[2]-0">INT: mux CELL.LONG_IO_H[2] bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[2]-1">INT: mux CELL.LONG_IO_H[2] bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[2]-2">INT: mux CELL.LONG_IO_H[2] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[1]-1">INT: mux CELL.LONG_IO_H[1] bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_IO_H[1]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_IO_H[1]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[0]-0">INT: mux CELL.LONG_IO_H[0] bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_IO_H[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.LONG_IO_H[0]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#spartanxl-IO_N0_E-IO[0]-DRIVE[0]">IO[0]:  DRIVE bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#spartanxl-IO_N0_E-IO[0]-_5V_TOLERANT">IO[0]:  _5V_TOLERANT</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#spartanxl-IO_N0_E-IO[1]-_5V_TOLERANT">IO[1]:  _5V_TOLERANT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#spartanxl-IO_N0_E-IO[0]-IFF_CE_ENABLE_NO_IQ">IO[0]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[1]-1">INT: mux CELL.IMUX_IO_O1[1] bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[1]-6">INT: mux CELL.IMUX_IO_O1[1] bit 6</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[1]-5">INT: mux CELL.IMUX_IO_O1[1] bit 5</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[1]-2">INT: mux CELL.LONG_V[1] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[1]-0">INT: mux CELL.LONG_V[1] bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[2]-1">INT: mux CELL.LONG_V[2] bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[2]-2">INT: mux CELL.LONG_V[2] bit 2</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[2]-0">INT: mux CELL.LONG_V[2] bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[0]-1">INT: mux CELL.LONG_V[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[0]-0">INT: mux CELL.LONG_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[0]-2">INT: mux CELL.LONG_V[0] bit 2</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.SINGLE_V[6] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#spartanxl-IO_N0_E-INT-progbuf-CELL.LONG_H[2]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_H[2] ← CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[0]-5">INT: mux CELL.IMUX_IO_OK[0] bit 5</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[0]-2">INT: mux CELL.IMUX_IO_IK[0] bit 2</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[0]-3">INT: mux CELL.IMUX_IO_IK[0] bit 3</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[0]-4">INT: mux CELL.IMUX_IO_IK[0] bit 4</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[0]-5">INT: mux CELL.IMUX_IO_IK[0] bit 5</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[1]-0">INT: mux CELL.IMUX_IO_IK[1] bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[1]-1">INT: mux CELL.IMUX_IO_IK[1] bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[1]-2">INT: mux CELL.IMUX_IO_IK[1] bit 2</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[1]-3">INT: mux CELL.IMUX_IO_IK[1] bit 3</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[1]-0">INT: mux CELL.IMUX_IO_OK[1] bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[1]-2">INT: mux CELL.IMUX_IO_OK[1] bit 2</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[1]-1">INT: mux CELL.IMUX_IO_OK[1] bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[1]-3">INT: mux CELL.IMUX_IO_OK[1] bit 3</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[5]-1">INT: mux CELL.LONG_V[5] bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[5]-2">INT: mux CELL.LONG_V[5] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[3]-2">INT: mux CELL.LONG_V[3] bit 2</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[4]-2">INT: mux CELL.LONG_V[4] bit 2</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[3]-1">INT: mux CELL.LONG_IO_H[3] bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_O1[1]-0">INT: mux CELL.IMUX_IO_O1[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[1]-1">INT: mux CELL.LONG_V[1] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_V[5] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.DOUBLE_V0[1] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.DOUBLE_V1[1] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[0]-1">INT: mux CELL.IMUX_IO_OK[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[0]-0">INT: mux CELL.IMUX_IO_OK[0] bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[0]-2">INT: mux CELL.IMUX_IO_OK[0] bit 2</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[0]-3">INT: mux CELL.IMUX_IO_OK[0] bit 3</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[0]-4">INT: mux CELL.IMUX_IO_OK[0] bit 4</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[0]-1">INT: mux CELL.IMUX_IO_IK[0] bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[0]-0">INT: mux CELL.IMUX_IO_IK[0] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[1]-5">INT: mux CELL.IMUX_IO_IK[1] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_IK[1]-4">INT: mux CELL.IMUX_IO_IK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[1]-5">INT: mux CELL.IMUX_IO_OK[1] bit 5</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.IMUX_IO_OK[1]-4">INT: mux CELL.IMUX_IO_OK[1] bit 4</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[5]-0">INT: mux CELL.LONG_V[5] bit 0</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[3]-1">INT: mux CELL.LONG_V[3] bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[3]-0">INT: mux CELL.LONG_V[3] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_IO_H[0]-1">INT: mux CELL.LONG_IO_H[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[4]-1">INT: mux CELL.LONG_V[4] bit 1</a>
</td>
<td id="spartanxl-IO_N0_E-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#spartanxl-IO_N0_E-INT-mux-CELL.LONG_V[4]-0">INT: mux CELL.LONG_V[4] bit 0</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E rect MAIN_S</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN_S[28][9]" title="MAIN_S[28][9]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_H[2]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_H[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN_S[29][8]" title="MAIN_S[29][8]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN_S[25][8]" title="MAIN_S[25][8]">
<a href="#spartanxl-IO_N0_E-INT-progbuf-CELL.LONG_H[1]-CELL.SINGLE_V[2]">INT: !buffer CELL.LONG_H[1] ← CELL.SINGLE_V[2]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN_S[23][8]" title="MAIN_S[23][8]">
<a href="#spartanxl-IO_N0_E-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.LONG_H[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN_S[21][8]" title="MAIN_S[21][8]">
<a href="#spartanxl-IO_N0_E-INT-progbuf-CELL.LONG_H[0]-CELL.SINGLE_V[1]">INT: !buffer CELL.LONG_H[0] ← CELL.SINGLE_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E rect MAIN_E</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="41">Frame</th></tr>

<tr>
<th>F40</th>
<th>F39</th>
<th>F38</th>
<th>F37</th>
<th>F36</th>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N0_E rect MAIN_W</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N0_E-bit-MAIN_W[5][0]" title="MAIN_W[5][0]">
<a href="#spartanxl-IO_N0_E-INT-progbuf-CELL.LONG_V[0]-CELL.OUT_COUT_E">INT: !buffer CELL.LONG_V[0] ← CELL.OUT_COUT_E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_n1"><a class="header" href="#tile-io_n1">Tile IO_N1</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-14"><a class="header" href="#switchbox-int-14">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_N1-INT-progbuf-CELL.LONG_H[0]-CELL.SINGLE_V[1]"><td>CELL.LONG_H[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_N1-bit-MAIN_S[21][8]">!MAIN_S[21][8]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-progbuf-CELL.LONG_H[1]-CELL.SINGLE_V[2]"><td>CELL.LONG_H[1]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_N1-bit-MAIN_S[25][8]">!MAIN_S[25][8]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-progbuf-CELL.LONG_H[2]-CELL.SINGLE_V[3]"><td>CELL.LONG_H[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-progbuf-CELL.LONG_V[0]-CELL.OUT_COUT_E"><td>CELL.LONG_V[0]</td><td>CELL.OUT_COUT_E</td><td><a href="#spartanxl-IO_N1-bit-MAIN_W[5][0]">!MAIN_W[5][0]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_SN_I2_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_N1-bit-MAIN[22][1]">!MAIN[22][1]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.LONG_H[0]</td><td><a href="#spartanxl-IO_N1-bit-MAIN_S[23][8]">!MAIN_S[23][8]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_IO_H[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.LONG_IO_H[0]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[15][2]">!MAIN[15][2]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[22][0]">!MAIN[22][0]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[1]</td><td><a href="#spartanxl-IO_N1-bit-MAIN_S[29][8]">!MAIN_S[29][8]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_IO_H[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_IO_H[1]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[17][2]">!MAIN[17][2]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_IO_SN_I1[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[25][2]">!MAIN[25][2]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_H[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_H[2]</td><td><a href="#spartanxl-IO_N1-bit-MAIN_S[28][9]">!MAIN_S[28][9]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_SN_I1_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_N1-bit-MAIN[29][2]">!MAIN[29][2]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_SN_I2_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_N1-bit-MAIN[35][0]">!MAIN[35][0]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_IO_H[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.LONG_IO_H[2]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[33][2]">!MAIN[33][2]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_V[5]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[32][0]">!MAIN[32][0]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_IO_H[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.LONG_IO_H[3]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[34][2]">!MAIN[34][2]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_IO_SN_I1[0]"><td>CELL.SINGLE_V[6]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[25][1]">!MAIN[25][1]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_IO_SN_I1_E1"><td>CELL.SINGLE_V[7]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_N1-bit-MAIN[32][2]">!MAIN[32][2]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_IO_SN_I1_E1"><td>CELL.DOUBLE_V0[0]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_N1-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_SN_I2[0]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[31][0]">!MAIN[31][0]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_IO_SN_I1[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[20][3]">!MAIN[20][3]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_SN_I2_E1"><td>CELL.DOUBLE_V1[1]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_N1-bit-MAIN[30][0]">!MAIN[30][0]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.DOUBLE_IO_N0[0]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_N0[0]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[35][4]">!MAIN[35][4]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.DOUBLE_IO_N0[1]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_N0[1]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[34][4]">!MAIN[34][4]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.DOUBLE_IO_N0[2]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_N0[2]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[34][5]">!MAIN[34][5]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.DOUBLE_IO_N0[3]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_N0[3]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[35][5]">!MAIN[35][5]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.DOUBLE_IO_N2[0]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_N2[0]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.DOUBLE_IO_N2[1]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_N2[1]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.DOUBLE_IO_N2[2]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_N2[2]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-pass-CELL.DOUBLE_IO_N2[3]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_N2[3]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[10][5]">!MAIN[10][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_N1[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.DOUBLE_IO_N1[0]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_N0[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.DOUBLE_IO_N0[0]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[24][4]">!MAIN[24][4]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_N2[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.DOUBLE_IO_N2[0]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[22][4]">!MAIN[22][4]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_N1[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.DOUBLE_IO_N1[1]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[25][3]">!MAIN[25][3]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_N0[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.DOUBLE_IO_N0[1]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[26][5]">!MAIN[26][5]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_N2[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.DOUBLE_IO_N2[1]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[27][4]">!MAIN[27][4]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_N1[2]"><td>CELL.SINGLE_V[4]</td><td>CELL.DOUBLE_IO_N1[2]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[28][4]">!MAIN[28][4]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_N0[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.DOUBLE_IO_N0[2]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[29][5]">!MAIN[29][5]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_N2[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.DOUBLE_IO_N2[2]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[30][4]">!MAIN[30][4]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_N1[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.DOUBLE_IO_N1[3]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[31][3]">!MAIN[31][3]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_N0[3]"><td>CELL.SINGLE_V[7]</td><td>CELL.DOUBLE_IO_N0[3]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[32][4]">!MAIN[32][4]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_N2[3]"><td>CELL.SINGLE_V[7]</td><td>CELL.DOUBLE_IO_N2[3]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[32][5]">!MAIN[32][5]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N0[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_N0[1]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[27][5]">!MAIN[27][5]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N1[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_N1[1]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[24][3]">!MAIN[24][3]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N2[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_N2[1]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[26][4]">!MAIN[26][4]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N0[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_N0[2]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[30][5]">!MAIN[30][5]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N1[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_N1[2]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[29][4]">!MAIN[29][4]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N2[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_N2[2]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[28][5]">!MAIN[28][5]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N0[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_N0[0]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[25][4]">!MAIN[25][4]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N1[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_N1[0]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[20][4]">!MAIN[20][4]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N2[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_N2[0]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N0[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_N0[3]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[33][4]">!MAIN[33][4]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N1[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_N1[3]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[31][5]">!MAIN[31][5]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N2[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_N2[3]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[31][4]">!MAIN[31][4]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_IO_N0[0]-CELL.DOUBLE_IO_N2[0]"><td>CELL.DOUBLE_IO_N0[0]</td><td>CELL.DOUBLE_IO_N2[0]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[23][4]">!MAIN[23][4]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_IO_N0[1]-CELL.DOUBLE_IO_N2[1]"><td>CELL.DOUBLE_IO_N0[1]</td><td>CELL.DOUBLE_IO_N2[1]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_IO_N0[2]-CELL.DOUBLE_IO_N2[2]"><td>CELL.DOUBLE_IO_N0[2]</td><td>CELL.DOUBLE_IO_N2[2]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[30][3]">!MAIN[30][3]</a></td></tr>

<tr id="spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_IO_N0[3]-CELL.DOUBLE_IO_N2[3]"><td>CELL.DOUBLE_IO_N0[3]</td><td>CELL.DOUBLE_IO_N2[3]</td><td><a href="#spartanxl-IO_N1-bit-MAIN[32][3]">!MAIN[32][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT muxes DBUF_IO_H[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1-INT-mux-CELL.DBUF_IO_H[0]-3"><a href="#spartanxl-IO_N1-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.DBUF_IO_H[0]-2"><a href="#spartanxl-IO_N1-bit-MAIN[8][4]">MAIN[8][4]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.DBUF_IO_H[0]-1"><a href="#spartanxl-IO_N1-bit-MAIN[7][5]">MAIN[7][5]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.DBUF_IO_H[0]-0"><a href="#spartanxl-IO_N1-bit-MAIN[8][5]">MAIN[8][5]</a></td><td>CELL.DBUF_IO_H[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_N2[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_N2[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT muxes DBUF_IO_H[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1-INT-mux-CELL.DBUF_IO_H[1]-3"><a href="#spartanxl-IO_N1-bit-MAIN[33][3]">MAIN[33][3]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.DBUF_IO_H[1]-2"><a href="#spartanxl-IO_N1-bit-MAIN[34][3]">MAIN[34][3]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.DBUF_IO_H[1]-1"><a href="#spartanxl-IO_N1-bit-MAIN[35][3]">MAIN[35][3]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.DBUF_IO_H[1]-0"><a href="#spartanxl-IO_N1-bit-MAIN[33][5]">MAIN[33][5]</a></td><td>CELL.DBUF_IO_H[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_N0[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_N0[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT muxes LONG_V[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_V[0]-2"><a href="#spartanxl-IO_N1-bit-MAIN[26][1]">MAIN[26][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_V[0]-1"><a href="#spartanxl-IO_N1-bit-MAIN[29][1]">MAIN[29][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_V[0]-0"><a href="#spartanxl-IO_N1-bit-MAIN[27][1]">MAIN[27][1]</a></td><td>CELL.LONG_V[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT muxes LONG_V[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_V[1]-2"><a href="#spartanxl-IO_N1-bit-MAIN[35][1]">MAIN[35][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_V[1]-1"><a href="#spartanxl-IO_N1-bit-MAIN[34][0]">MAIN[34][0]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_V[1]-0"><a href="#spartanxl-IO_N1-bit-MAIN[33][1]">MAIN[33][1]</a></td><td>CELL.LONG_V[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT muxes LONG_V[2]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_V[2]-2"><a href="#spartanxl-IO_N1-bit-MAIN[31][1]">MAIN[31][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_V[2]-1"><a href="#spartanxl-IO_N1-bit-MAIN[32][1]">MAIN[32][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_V[2]-0"><a href="#spartanxl-IO_N1-bit-MAIN[30][1]">MAIN[30][1]</a></td><td>CELL.LONG_V[2]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT muxes LONG_V[3]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_V[3]-2"><a href="#spartanxl-IO_N1-bit-MAIN[6][1]">MAIN[6][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_V[3]-1"><a href="#spartanxl-IO_N1-bit-MAIN[7][0]">MAIN[7][0]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_V[3]-0"><a href="#spartanxl-IO_N1-bit-MAIN[6][0]">MAIN[6][0]</a></td><td>CELL.LONG_V[3]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT muxes LONG_V[4]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_V[4]-2"><a href="#spartanxl-IO_N1-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_V[4]-1"><a href="#spartanxl-IO_N1-bit-MAIN[2][0]">MAIN[2][0]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_V[4]-0"><a href="#spartanxl-IO_N1-bit-MAIN[1][0]">MAIN[1][0]</a></td><td>CELL.LONG_V[4]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT muxes LONG_V[5]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_V[5]-2"><a href="#spartanxl-IO_N1-bit-MAIN[8][1]">MAIN[8][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_V[5]-1"><a href="#spartanxl-IO_N1-bit-MAIN[9][1]">MAIN[9][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_V[5]-0"><a href="#spartanxl-IO_N1-bit-MAIN[8][0]">MAIN[8][0]</a></td><td>CELL.LONG_V[5]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT muxes LONG_IO_H[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[0]-1"><a href="#spartanxl-IO_N1-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[0]-0"><a href="#spartanxl-IO_N1-bit-MAIN[16][2]">MAIN[16][2]</a></td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT muxes LONG_IO_H[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[1]-3"><a href="#spartanxl-IO_N1-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[1]-2"><a href="#spartanxl-IO_N1-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[1]-1"><a href="#spartanxl-IO_N1-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[1]-0"><a href="#spartanxl-IO_N1-bit-MAIN[17][5]">MAIN[17][5]</a></td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT muxes LONG_IO_H[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[2]-3"><a href="#spartanxl-IO_N1-bit-MAIN[22][3]">MAIN[22][3]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[2]-2"><a href="#spartanxl-IO_N1-bit-MAIN[20][2]">MAIN[20][2]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[2]-1"><a href="#spartanxl-IO_N1-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[2]-0"><a href="#spartanxl-IO_N1-bit-MAIN[22][2]">MAIN[22][2]</a></td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT muxes LONG_IO_H[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[3]-1"><a href="#spartanxl-IO_N1-bit-MAIN[4][1]">MAIN[4][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[3]-0"><a href="#spartanxl-IO_N1-bit-MAIN[23][2]">MAIN[23][2]</a></td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT muxes IMUX_IO_O1[0]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[0]-6"><a href="#spartanxl-IO_N1-bit-MAIN[26][2]">MAIN[26][2]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[0]-5"><a href="#spartanxl-IO_N1-bit-MAIN[26][3]">MAIN[26][3]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[0]-4"><a href="#spartanxl-IO_N1-bit-MAIN[29][3]">MAIN[29][3]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[0]-3"><a href="#spartanxl-IO_N1-bit-MAIN[28][2]">MAIN[28][2]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[0]-2"><a href="#spartanxl-IO_N1-bit-MAIN[27][3]">MAIN[27][3]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[0]-1"><a href="#spartanxl-IO_N1-bit-MAIN[28][3]">MAIN[28][3]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[0]-0"><a href="#spartanxl-IO_N1-bit-MAIN[27][2]">MAIN[27][2]</a></td><td>CELL.IMUX_IO_O1[0]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT muxes IMUX_IO_O1[1]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[1]-6"><a href="#spartanxl-IO_N1-bit-MAIN[1][2]">MAIN[1][2]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[1]-5"><a href="#spartanxl-IO_N1-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[1]-4"><a href="#spartanxl-IO_N1-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[1]-3"><a href="#spartanxl-IO_N1-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[1]-2"><a href="#spartanxl-IO_N1-bit-MAIN[2][3]">MAIN[2][3]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[1]-1"><a href="#spartanxl-IO_N1-bit-MAIN[2][2]">MAIN[2][2]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[1]-0"><a href="#spartanxl-IO_N1-bit-MAIN[3][1]">MAIN[3][1]</a></td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_E.DOUBLE_V0[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_E.DOUBLE_V1[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_E.LONG_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL_E.LONG_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT muxes IMUX_IO_OK[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[0]-5"><a href="#spartanxl-IO_N1-bit-MAIN[23][1]">MAIN[23][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[0]-4"><a href="#spartanxl-IO_N1-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[0]-3"><a href="#spartanxl-IO_N1-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[0]-2"><a href="#spartanxl-IO_N1-bit-MAIN[25][0]">MAIN[25][0]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[0]-1"><a href="#spartanxl-IO_N1-bit-MAIN[28][0]">MAIN[28][0]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[0]-0"><a href="#spartanxl-IO_N1-bit-MAIN[26][0]">MAIN[26][0]</a></td><td>CELL.IMUX_IO_OK[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT muxes IMUX_IO_OK[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[1]-5"><a href="#spartanxl-IO_N1-bit-MAIN[11][0]">MAIN[11][0]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[1]-4"><a href="#spartanxl-IO_N1-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[1]-3"><a href="#spartanxl-IO_N1-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[1]-2"><a href="#spartanxl-IO_N1-bit-MAIN[12][1]">MAIN[12][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[1]-1"><a href="#spartanxl-IO_N1-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[1]-0"><a href="#spartanxl-IO_N1-bit-MAIN[13][1]">MAIN[13][1]</a></td><td>CELL.IMUX_IO_OK[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_E.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT muxes IMUX_IO_IK[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[0]-5"><a href="#spartanxl-IO_N1-bit-MAIN[18][1]">MAIN[18][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[0]-4"><a href="#spartanxl-IO_N1-bit-MAIN[19][1]">MAIN[19][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[0]-3"><a href="#spartanxl-IO_N1-bit-MAIN[20][1]">MAIN[20][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[0]-2"><a href="#spartanxl-IO_N1-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[0]-1"><a href="#spartanxl-IO_N1-bit-MAIN[19][0]">MAIN[19][0]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[0]-0"><a href="#spartanxl-IO_N1-bit-MAIN[18][0]">MAIN[18][0]</a></td><td>CELL.IMUX_IO_IK[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT muxes IMUX_IO_IK[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[1]-5"><a href="#spartanxl-IO_N1-bit-MAIN[16][0]">MAIN[16][0]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[1]-4"><a href="#spartanxl-IO_N1-bit-MAIN[14][0]">MAIN[14][0]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[1]-3"><a href="#spartanxl-IO_N1-bit-MAIN[14][1]">MAIN[14][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[1]-2"><a href="#spartanxl-IO_N1-bit-MAIN[15][1]">MAIN[15][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[1]-1"><a href="#spartanxl-IO_N1-bit-MAIN[16][1]">MAIN[16][1]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[1]-0"><a href="#spartanxl-IO_N1-bit-MAIN[17][1]">MAIN[17][1]</a></td><td>CELL.IMUX_IO_IK[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_E.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT muxes IMUX_IO_T[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[0]-7"><a href="#spartanxl-IO_N1-bit-MAIN[5][4]">MAIN[5][4]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[0]-6"><a href="#spartanxl-IO_N1-bit-MAIN[3][4]">MAIN[3][4]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[0]-5"><a href="#spartanxl-IO_N1-bit-MAIN[6][6]">MAIN[6][6]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[0]-4"><a href="#spartanxl-IO_N1-bit-MAIN[6][4]">MAIN[6][4]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[0]-3"><a href="#spartanxl-IO_N1-bit-MAIN[4][4]">MAIN[4][4]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[0]-2"><a href="#spartanxl-IO_N1-bit-MAIN[6][5]">MAIN[6][5]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[0]-1"><a href="#spartanxl-IO_N1-bit-MAIN[5][5]">MAIN[5][5]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[0]-0"><a href="#spartanxl-IO_N1-bit-MAIN[4][5]">MAIN[4][5]</a></td><td>CELL.IMUX_IO_T[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 switchbox INT muxes IMUX_IO_T[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[1]-7"><a href="#spartanxl-IO_N1-bit-MAIN[1][4]">MAIN[1][4]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[1]-6"><a href="#spartanxl-IO_N1-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[1]-5"><a href="#spartanxl-IO_N1-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[1]-4"><a href="#spartanxl-IO_N1-bit-MAIN[3][5]">MAIN[3][5]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[1]-3"><a href="#spartanxl-IO_N1-bit-MAIN[2][5]">MAIN[2][5]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[1]-2"><a href="#spartanxl-IO_N1-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[1]-1"><a href="#spartanxl-IO_N1-bit-MAIN[1][5]">MAIN[1][5]</a></td><td id="spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[1]-0"><a href="#spartanxl-IO_N1-bit-MAIN[0][4]">MAIN[0][4]</a></td><td>CELL.IMUX_IO_T[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N1[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-14"><a class="header" href="#bels-io-14">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>IK</td><td>in</td><td id="spartanxl-IO_N1-IO[0]-inpinv-IK">CELL.IMUX_IO_IK[0] invert by <a href="#spartanxl-IO_N1-bit-MAIN[22][6]">!MAIN[22][6]</a></td><td id="spartanxl-IO_N1-IO[1]-inpinv-IK">CELL.IMUX_IO_IK[1] invert by <a href="#spartanxl-IO_N1-bit-MAIN[13][6]">!MAIN[13][6]</a></td></tr>

<tr><td>OK</td><td>in</td><td id="spartanxl-IO_N1-IO[0]-inpinv-OK">CELL.IMUX_IO_OK[0] invert by <a href="#spartanxl-IO_N1-bit-MAIN[32][6]">!MAIN[32][6]</a></td><td id="spartanxl-IO_N1-IO[1]-inpinv-OK">CELL.IMUX_IO_OK[1] invert by <a href="#spartanxl-IO_N1-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr><td>O1</td><td>in</td><td>CELL.IMUX_IO_O1[0]</td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><td>O2</td><td>in</td><td>CELL.IMUX_CLB_F2_N</td><td>CELL.IMUX_CLB_G2_N</td></tr>

<tr><td>T</td><td>in</td><td id="spartanxl-IO_N1-IO[0]-inpinv-T">CELL.IMUX_IO_T[0] invert by <a href="#spartanxl-IO_N1-bit-MAIN[34][6]">!MAIN[34][6]</a></td><td id="spartanxl-IO_N1-IO[1]-inpinv-T">CELL.IMUX_IO_T[1] invert by <a href="#spartanxl-IO_N1-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr><td>I1</td><td>out</td><td>CELL.OUT_IO_SN_I1[0]</td><td>CELL.OUT_IO_SN_I1[1]</td></tr>

<tr><td>I2</td><td>out</td><td>CELL.OUT_IO_SN_I2[0]</td><td>CELL.OUT_IO_SN_I2[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>SLEW</td><td><a href="#spartanxl-IO_N1-IO[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#spartanxl-IO_N1-IO[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>PULL</td><td><a href="#spartanxl-IO_N1-IO[0]-PULL">[enum: IO_PULL]</a></td><td><a href="#spartanxl-IO_N1-IO[1]-PULL">[enum: IO_PULL]</a></td></tr>

<tr><td>IFF_SRVAL bit 0</td><td id="spartanxl-IO_N1-IO[0]-IFF_SRVAL[0]"><a href="#spartanxl-IO_N1-bit-MAIN[23][6]">!MAIN[23][6]</a></td><td id="spartanxl-IO_N1-IO[1]-IFF_SRVAL[0]"><a href="#spartanxl-IO_N1-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr><td>OFF_SRVAL bit 0</td><td id="spartanxl-IO_N1-IO[0]-OFF_SRVAL[0]"><a href="#spartanxl-IO_N1-bit-MAIN[24][5]">!MAIN[24][5]</a></td><td id="spartanxl-IO_N1-IO[1]-OFF_SRVAL[0]"><a href="#spartanxl-IO_N1-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

<tr><td>READBACK_I1 bit 0</td><td id="spartanxl-IO_N1-IO[0]-READBACK_I1[0]"><a href="#spartanxl-IO_N1-bit-MAIN[18][3]">!MAIN[18][3]</a></td><td id="spartanxl-IO_N1-IO[1]-READBACK_I1[0]"><a href="#spartanxl-IO_N1-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr><td>READBACK_I2 bit 0</td><td id="spartanxl-IO_N1-IO[0]-READBACK_I2[0]"><a href="#spartanxl-IO_N1-bit-MAIN[18][4]">!MAIN[18][4]</a></td><td id="spartanxl-IO_N1-IO[1]-READBACK_I2[0]"><a href="#spartanxl-IO_N1-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr><td>READBACK_OQ bit 0</td><td id="spartanxl-IO_N1-IO[0]-READBACK_OQ[0]"><a href="#spartanxl-IO_N1-bit-MAIN[16][3]">!MAIN[16][3]</a></td><td id="spartanxl-IO_N1-IO[1]-READBACK_OQ[0]"><a href="#spartanxl-IO_N1-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr><td>MUX_I1</td><td><a href="#spartanxl-IO_N1-IO[0]-MUX_I1">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_N1-IO[1]-MUX_I1">[enum: IO_MUX_I]</a></td></tr>

<tr><td>MUX_I2</td><td><a href="#spartanxl-IO_N1-IO[0]-MUX_I2">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_N1-IO[1]-MUX_I2">[enum: IO_MUX_I]</a></td></tr>

<tr><td>IFF_D</td><td><a href="#spartanxl-IO_N1-IO[0]-IFF_D">[enum: IO_IFF_D]</a></td><td><a href="#spartanxl-IO_N1-IO[1]-IFF_D">[enum: IO_IFF_D]</a></td></tr>

<tr><td>OFF_D_INV</td><td id="spartanxl-IO_N1-IO[0]-OFF_D_INV"><a href="#spartanxl-IO_N1-bit-MAIN[25][6]">!MAIN[25][6]</a></td><td id="spartanxl-IO_N1-IO[1]-OFF_D_INV"><a href="#spartanxl-IO_N1-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr><td>MUX_OFF_D</td><td><a href="#spartanxl-IO_N1-IO[0]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td><td><a href="#spartanxl-IO_N1-IO[1]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#spartanxl-IO_N1-IO[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#spartanxl-IO_N1-IO[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>OFF_USED</td><td id="spartanxl-IO_N1-IO[0]-OFF_USED"><a href="#spartanxl-IO_N1-bit-MAIN[24][6]">MAIN[24][6]</a></td><td id="spartanxl-IO_N1-IO[1]-OFF_USED"><a href="#spartanxl-IO_N1-bit-MAIN[10][6]">MAIN[10][6]</a></td></tr>

<tr><td>IFF_CE_ENABLE</td><td id="spartanxl-IO_N1-IO[0]-IFF_CE_ENABLE"><a href="#spartanxl-IO_N1-bit-MAIN[19][5]">!MAIN[19][5]</a></td><td id="spartanxl-IO_N1-IO[1]-IFF_CE_ENABLE"><a href="#spartanxl-IO_N1-bit-MAIN[13][4]">!MAIN[13][4]</a></td></tr>

<tr><td>OFF_CE_ENABLE</td><td id="spartanxl-IO_N1-IO[0]-OFF_CE_ENABLE"><a href="#spartanxl-IO_N1-bit-MAIN[30][6]">!MAIN[30][6]</a></td><td id="spartanxl-IO_N1-IO[1]-OFF_CE_ENABLE"><a href="#spartanxl-IO_N1-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr><td>SYNC_D</td><td><a href="#spartanxl-IO_N1-IO[0]-SYNC_D">[enum: IO_SYNC_D]</a></td><td><a href="#spartanxl-IO_N1-IO[1]-SYNC_D">[enum: IO_SYNC_D]</a></td></tr>

<tr><td>IFF_CE_ENABLE_NO_IQ</td><td id="spartanxl-IO_N1-IO[0]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_N1-bit-MAIN[8][2]">!MAIN[8][2]</a></td><td id="spartanxl-IO_N1-IO[1]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_N1-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr><td>MUX_T</td><td><a href="#spartanxl-IO_N1-IO[0]-MUX_T">[enum: IO_MUX_T]</a></td><td><a href="#spartanxl-IO_N1-IO[1]-MUX_T">[enum: IO_MUX_T]</a></td></tr>

<tr><td>DRIVE</td><td><a href="#spartanxl-IO_N1-IO[0]-DRIVE">[enum: IO_DRIVE]</a></td><td><a href="#spartanxl-IO_N1-IO[1]-DRIVE">[enum: IO_DRIVE]</a></td></tr>

<tr><td>_5V_TOLERANT</td><td id="spartanxl-IO_N1-IO[0]-_5V_TOLERANT"><a href="#spartanxl-IO_N1-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="spartanxl-IO_N1-IO[1]-_5V_TOLERANT"><a href="#spartanxl-IO_N1-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 enum IO_SLEW</caption>
<thead>
<tr id="spartanxl-IO_N1-IO[0]-SLEW"><th>IO[0].SLEW</th><td id="spartanxl-IO_N1-IO[0]-SLEW[0]"><a href="#spartanxl-IO_N1-bit-MAIN[33][6]">MAIN[33][6]</a></td></tr>

<tr id="spartanxl-IO_N1-IO[1]-SLEW"><th>IO[1].SLEW</th><td id="spartanxl-IO_N1-IO[1]-SLEW[0]"><a href="#spartanxl-IO_N1-bit-MAIN[1][6]">MAIN[1][6]</a></td></tr>

</thead>

<tbody>
<tr><td>FAST</td><td>0</td></tr>

<tr><td>SLOW</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 enum IO_PULL</caption>
<thead>
<tr id="spartanxl-IO_N1-IO[0]-PULL"><th>IO[0].PULL</th><td id="spartanxl-IO_N1-IO[0]-PULL[1]"><a href="#spartanxl-IO_N1-bit-MAIN[22][5]">MAIN[22][5]</a></td><td id="spartanxl-IO_N1-IO[0]-PULL[0]"><a href="#spartanxl-IO_N1-bit-MAIN[23][5]">MAIN[23][5]</a></td></tr>

<tr id="spartanxl-IO_N1-IO[1]-PULL"><th>IO[1].PULL</th><td id="spartanxl-IO_N1-IO[1]-PULL[1]"><a href="#spartanxl-IO_N1-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="spartanxl-IO_N1-IO[1]-PULL[0]"><a href="#spartanxl-IO_N1-bit-MAIN[12][5]">MAIN[12][5]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 enum IO_MUX_I</caption>
<thead>
<tr id="spartanxl-IO_N1-IO[0]-MUX_I1"><th>IO[0].MUX_I1</th><td id="spartanxl-IO_N1-IO[0]-MUX_I1[1]"><a href="#spartanxl-IO_N1-bit-MAIN[19][6]">MAIN[19][6]</a></td><td id="spartanxl-IO_N1-IO[0]-MUX_I1[0]"><a href="#spartanxl-IO_N1-bit-MAIN[17][6]">MAIN[17][6]</a></td></tr>

<tr id="spartanxl-IO_N1-IO[1]-MUX_I1"><th>IO[1].MUX_I1</th><td id="spartanxl-IO_N1-IO[1]-MUX_I1[1]"><a href="#spartanxl-IO_N1-bit-MAIN[16][6]">MAIN[16][6]</a></td><td id="spartanxl-IO_N1-IO[1]-MUX_I1[0]"><a href="#spartanxl-IO_N1-bit-MAIN[15][5]">MAIN[15][5]</a></td></tr>

<tr id="spartanxl-IO_N1-IO[0]-MUX_I2"><th>IO[0].MUX_I2</th><td id="spartanxl-IO_N1-IO[0]-MUX_I2[1]"><a href="#spartanxl-IO_N1-bit-MAIN[21][6]">MAIN[21][6]</a></td><td id="spartanxl-IO_N1-IO[0]-MUX_I2[0]"><a href="#spartanxl-IO_N1-bit-MAIN[20][6]">MAIN[20][6]</a></td></tr>

<tr id="spartanxl-IO_N1-IO[1]-MUX_I2"><th>IO[1].MUX_I2</th><td id="spartanxl-IO_N1-IO[1]-MUX_I2[1]"><a href="#spartanxl-IO_N1-bit-MAIN[15][6]">MAIN[15][6]</a></td><td id="spartanxl-IO_N1-IO[1]-MUX_I2[0]"><a href="#spartanxl-IO_N1-bit-MAIN[14][6]">MAIN[14][6]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>0</td><td>1</td></tr>

<tr><td>IQ</td><td>1</td><td>1</td></tr>

<tr><td>IQL</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 enum IO_IFF_D</caption>
<thead>
<tr id="spartanxl-IO_N1-IO[0]-IFF_D"><th>IO[0].IFF_D</th><td id="spartanxl-IO_N1-IO[0]-IFF_D[1]"><a href="#spartanxl-IO_N1-bit-MAIN[18][6]">MAIN[18][6]</a></td><td id="spartanxl-IO_N1-IO[0]-IFF_D[0]"><a href="#spartanxl-IO_N1-bit-MAIN[20][5]">MAIN[20][5]</a></td></tr>

<tr id="spartanxl-IO_N1-IO[1]-IFF_D"><th>IO[1].IFF_D</th><td id="spartanxl-IO_N1-IO[1]-IFF_D[1]"><a href="#spartanxl-IO_N1-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="spartanxl-IO_N1-IO[1]-IFF_D[0]"><a href="#spartanxl-IO_N1-bit-MAIN[14][5]">MAIN[14][5]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td><td>0</td></tr>

<tr><td>MEDDELAY</td><td>0</td><td>1</td></tr>

<tr><td>SYNC</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 enum IO_MUX_OFF_D</caption>
<thead>
<tr id="spartanxl-IO_N1-IO[0]-MUX_OFF_D"><th>IO[0].MUX_OFF_D</th><td id="spartanxl-IO_N1-IO[0]-MUX_OFF_D[0]"><a href="#spartanxl-IO_N1-bit-MAIN[26][6]">MAIN[26][6]</a></td></tr>

<tr id="spartanxl-IO_N1-IO[1]-MUX_OFF_D"><th>IO[1].MUX_OFF_D</th><td id="spartanxl-IO_N1-IO[1]-MUX_OFF_D[0]"><a href="#spartanxl-IO_N1-bit-MAIN[8][6]">MAIN[8][6]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>1</td></tr>

<tr><td>O2</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 enum IO_MUX_O</caption>
<thead>
<tr id="spartanxl-IO_N1-IO[0]-MUX_O"><th>IO[0].MUX_O</th><td id="spartanxl-IO_N1-IO[0]-MUX_O[3]"><a href="#spartanxl-IO_N1-bit-MAIN[28][6]">MAIN[28][6]</a></td><td id="spartanxl-IO_N1-IO[0]-MUX_O[2]"><a href="#spartanxl-IO_N1-bit-MAIN[27][6]">MAIN[27][6]</a></td><td id="spartanxl-IO_N1-IO[0]-MUX_O[1]"><a href="#spartanxl-IO_N1-bit-MAIN[29][6]">MAIN[29][6]</a></td><td id="spartanxl-IO_N1-IO[0]-MUX_O[0]"><a href="#spartanxl-IO_N1-bit-MAIN[31][6]">MAIN[31][6]</a></td></tr>

<tr id="spartanxl-IO_N1-IO[1]-MUX_O"><th>IO[1].MUX_O</th><td id="spartanxl-IO_N1-IO[1]-MUX_O[3]"><a href="#spartanxl-IO_N1-bit-MAIN[4][6]">MAIN[4][6]</a></td><td id="spartanxl-IO_N1-IO[1]-MUX_O[2]"><a href="#spartanxl-IO_N1-bit-MAIN[3][6]">MAIN[3][6]</a></td><td id="spartanxl-IO_N1-IO[1]-MUX_O[1]"><a href="#spartanxl-IO_N1-bit-MAIN[7][6]">MAIN[7][6]</a></td><td id="spartanxl-IO_N1-IO[1]-MUX_O[0]"><a href="#spartanxl-IO_N1-bit-MAIN[5][6]">MAIN[5][6]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>O1_INV</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O2</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>O2_INV</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>MUX</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 enum IO_SYNC_D</caption>
<thead>
<tr id="spartanxl-IO_N1-IO[0]-SYNC_D"><th>IO[0].SYNC_D</th><td id="spartanxl-IO_N1-IO[0]-SYNC_D[0]"><a href="#spartanxl-IO_N1-bit-MAIN[21][5]">MAIN[21][5]</a></td></tr>

<tr id="spartanxl-IO_N1-IO[1]-SYNC_D"><th>IO[1].SYNC_D</th><td id="spartanxl-IO_N1-IO[1]-SYNC_D[0]"><a href="#spartanxl-IO_N1-bit-MAIN[11][6]">MAIN[11][6]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 enum IO_MUX_T</caption>
<thead>
<tr id="spartanxl-IO_N1-IO[0]-MUX_T"><th>IO[0].MUX_T</th><td id="spartanxl-IO_N1-IO[0]-MUX_T[0]"><a href="#spartanxl-IO_N1-bit-MAIN[13][3]">MAIN[13][3]</a></td></tr>

<tr id="spartanxl-IO_N1-IO[1]-MUX_T"><th>IO[1].MUX_T</th><td id="spartanxl-IO_N1-IO[1]-MUX_T[0]"><a href="#spartanxl-IO_N1-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

</thead>

<tbody>
<tr><td>T</td><td>1</td></tr>

<tr><td>TQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 enum IO_DRIVE</caption>
<thead>
<tr id="spartanxl-IO_N1-IO[0]-DRIVE"><th>IO[0].DRIVE</th><td id="spartanxl-IO_N1-IO[0]-DRIVE[0]"><a href="#spartanxl-IO_N1-bit-MAIN[14][2]">MAIN[14][2]</a></td></tr>

<tr id="spartanxl-IO_N1-IO[1]-DRIVE"><th>IO[1].DRIVE</th><td id="spartanxl-IO_N1-IO[1]-DRIVE[0]"><a href="#spartanxl-IO_N1-bit-MAIN[12][3]">MAIN[12][3]</a></td></tr>

</thead>

<tbody>
<tr><td>_12</td><td>1</td></tr>

<tr><td>_24</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-cout-2"><a class="header" href="#bels-cout-2">Bels COUT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 bel COUT pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>COUT</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>out</td><td>CELL.OUT_COUT</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-14"><a class="header" href="#bel-wires-14">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_CLB_F2_N</td><td>IO[0].O2</td></tr>

<tr><td>CELL.IMUX_CLB_G2_N</td><td>IO[1].O2</td></tr>

<tr><td>CELL.IMUX_IO_O1[0]</td><td>IO[0].O1</td></tr>

<tr><td>CELL.IMUX_IO_O1[1]</td><td>IO[1].O1</td></tr>

<tr><td>CELL.IMUX_IO_OK[0]</td><td>IO[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_OK[1]</td><td>IO[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_IK[0]</td><td>IO[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_IK[1]</td><td>IO[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_T[0]</td><td>IO[0].T</td></tr>

<tr><td>CELL.IMUX_IO_T[1]</td><td>IO[1].T</td></tr>

<tr><td>CELL.OUT_IO_SN_I1[0]</td><td>IO[0].I1</td></tr>

<tr><td>CELL.OUT_IO_SN_I1[1]</td><td>IO[1].I1</td></tr>

<tr><td>CELL.OUT_IO_SN_I2[0]</td><td>IO[0].I2</td></tr>

<tr><td>CELL.OUT_IO_SN_I2[1]</td><td>IO[1].I2</td></tr>

<tr><td>CELL.OUT_COUT</td><td>COUT.O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-14"><a class="header" href="#bitstream-14">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B6</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#spartanxl-IO_N1-IO[0]-inpinv-T">IO[0]: !invert T</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#spartanxl-IO_N1-IO[0]-SLEW[0]">IO[0]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#spartanxl-IO_N1-IO[0]-inpinv-OK">IO[0]: !invert OK</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#spartanxl-IO_N1-IO[0]-MUX_O[0]">IO[0]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#spartanxl-IO_N1-IO[0]-OFF_CE_ENABLE">IO[0]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#spartanxl-IO_N1-IO[0]-MUX_O[1]">IO[0]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#spartanxl-IO_N1-IO[0]-MUX_O[3]">IO[0]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#spartanxl-IO_N1-IO[0]-MUX_O[2]">IO[0]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#spartanxl-IO_N1-IO[0]-MUX_OFF_D[0]">IO[0]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#spartanxl-IO_N1-IO[0]-OFF_D_INV">IO[0]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#spartanxl-IO_N1-IO[0]-OFF_USED">IO[0]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#spartanxl-IO_N1-IO[0]-IFF_SRVAL[0]">IO[0]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#spartanxl-IO_N1-IO[0]-inpinv-IK">IO[0]: !invert IK</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#spartanxl-IO_N1-IO[0]-MUX_I2[1]">IO[0]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#spartanxl-IO_N1-IO[0]-MUX_I2[0]">IO[0]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#spartanxl-IO_N1-IO[0]-MUX_I1[1]">IO[0]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#spartanxl-IO_N1-IO[0]-IFF_D[1]">IO[0]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#spartanxl-IO_N1-IO[0]-MUX_I1[0]">IO[0]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#spartanxl-IO_N1-IO[1]-MUX_I1[1]">IO[1]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#spartanxl-IO_N1-IO[1]-MUX_I2[1]">IO[1]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#spartanxl-IO_N1-IO[1]-MUX_I2[0]">IO[1]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#spartanxl-IO_N1-IO[1]-inpinv-IK">IO[1]: !invert IK</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#spartanxl-IO_N1-IO[1]-IFF_SRVAL[0]">IO[1]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#spartanxl-IO_N1-IO[1]-SYNC_D[0]">IO[1]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#spartanxl-IO_N1-IO[1]-OFF_USED">IO[1]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#spartanxl-IO_N1-IO[1]-OFF_D_INV">IO[1]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#spartanxl-IO_N1-IO[1]-MUX_OFF_D[0]">IO[1]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#spartanxl-IO_N1-IO[1]-MUX_O[1]">IO[1]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[0]-5">INT: mux CELL.IMUX_IO_T[0] bit 5</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#spartanxl-IO_N1-IO[1]-MUX_O[0]">IO[1]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#spartanxl-IO_N1-IO[1]-MUX_O[3]">IO[1]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#spartanxl-IO_N1-IO[1]-MUX_O[2]">IO[1]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#spartanxl-IO_N1-IO[1]-inpinv-OK">IO[1]: !invert OK</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#spartanxl-IO_N1-IO[1]-SLEW[0]">IO[1]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartanxl-IO_N1-IO[1]-inpinv-T">IO[1]: !invert T</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartanxl-IO_N1-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.DOUBLE_IO_N0[3]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_N0[3] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.DOUBLE_IO_N0[2]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_N0[2] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[33][5]" title="MAIN[33][5]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.DBUF_IO_H[1]-0">INT: mux CELL.DBUF_IO_H[1] bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[32][5]" title="MAIN[32][5]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_N2[3]">INT: !bipass CELL.SINGLE_V[7] = CELL.DOUBLE_IO_N2[3]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N1[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N1[3]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N0[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N0[2]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_N0[2]">INT: !bipass CELL.SINGLE_V[5] = CELL.DOUBLE_IO_N0[2]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N2[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N2[2]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N0[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N0[1]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_N0[1]">INT: !bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_N0[1]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_IO_N0[1]-CELL.DOUBLE_IO_N2[1]">INT: !bipass CELL.DOUBLE_IO_N0[1] = CELL.DOUBLE_IO_N2[1]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#spartanxl-IO_N1-IO[0]-OFF_SRVAL[0]">IO[0]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#spartanxl-IO_N1-IO[0]-PULL[0]">IO[0]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#spartanxl-IO_N1-IO[0]-PULL[1]">IO[0]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#spartanxl-IO_N1-IO[0]-SYNC_D[0]">IO[0]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#spartanxl-IO_N1-IO[0]-IFF_D[0]">IO[0]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#spartanxl-IO_N1-IO[0]-IFF_CE_ENABLE">IO[0]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_N1[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_N1[0]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[1]-0">INT: mux CELL.LONG_IO_H[1] bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#spartanxl-IO_N1-IO[1]-IFF_D[1]">IO[1]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#spartanxl-IO_N1-IO[1]-MUX_I1[0]">IO[1]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#spartanxl-IO_N1-IO[1]-IFF_D[0]">IO[1]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#spartanxl-IO_N1-IO[1]-PULL[1]">IO[1]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#spartanxl-IO_N1-IO[1]-PULL[0]">IO[1]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#spartanxl-IO_N1-IO[1]-OFF_SRVAL[0]">IO[1]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.DOUBLE_IO_N2[3]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_N2[3] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.DOUBLE_IO_N2[2]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_N2[2] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.DBUF_IO_H[0]-0">INT: mux CELL.DBUF_IO_H[0] bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.DBUF_IO_H[0]-1">INT: mux CELL.DBUF_IO_H[0] bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[0]-2">INT: mux CELL.IMUX_IO_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[0]-1">INT: mux CELL.IMUX_IO_T[0] bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[0]-0">INT: mux CELL.IMUX_IO_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[1]-4">INT: mux CELL.IMUX_IO_T[1] bit 4</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[1]-3">INT: mux CELL.IMUX_IO_T[1] bit 3</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[1]-1">INT: mux CELL.IMUX_IO_T[1] bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[1]-6">INT: mux CELL.IMUX_IO_T[1] bit 6</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartanxl-IO_N1-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.DOUBLE_IO_N0[0]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_N0[0] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[34][4]" title="MAIN[34][4]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.DOUBLE_IO_N0[1]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_N0[1] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[33][4]" title="MAIN[33][4]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N0[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N0[3]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[32][4]" title="MAIN[32][4]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_N0[3]">INT: !bipass CELL.SINGLE_V[7] = CELL.DOUBLE_IO_N0[3]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[31][4]" title="MAIN[31][4]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N2[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N2[3]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_N2[2]">INT: !bipass CELL.SINGLE_V[5] = CELL.DOUBLE_IO_N2[2]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N1[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N1[2]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_N1[2]">INT: !bipass CELL.SINGLE_V[4] = CELL.DOUBLE_IO_N1[2]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_N2[1]">INT: !bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_N2[1]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N2[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N2[1]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N0[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N0[0]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_N0[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_N0[0]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_IO_N0[0]-CELL.DOUBLE_IO_N2[0]">INT: !bipass CELL.DOUBLE_IO_N0[0] = CELL.DOUBLE_IO_N2[0]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_N2[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_N2[0]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N2[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N2[0]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N1[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#spartanxl-IO_N1-IO[0]-READBACK_I2[0]">IO[0]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#spartanxl-IO_N1-IO[1]-READBACK_I1[0]">IO[1]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#spartanxl-IO_N1-IO[1]-READBACK_OQ[0]">IO[1]: ! READBACK_OQ bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[1]-2">INT: mux CELL.LONG_IO_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#spartanxl-IO_N1-IO[1]-IFF_CE_ENABLE">IO[1]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#spartanxl-IO_N1-IO[1]-OFF_CE_ENABLE">IO[1]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[1]-5">INT: mux CELL.IMUX_IO_T[1] bit 5</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.DOUBLE_IO_N2[0]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_N2[0] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.DOUBLE_IO_N2[1]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_N2[1] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.DBUF_IO_H[0]-2">INT: mux CELL.DBUF_IO_H[0] bit 2</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.DBUF_IO_H[0]-3">INT: mux CELL.DBUF_IO_H[0] bit 3</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[0]-4">INT: mux CELL.IMUX_IO_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[0]-7">INT: mux CELL.IMUX_IO_T[0] bit 7</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[0]-3">INT: mux CELL.IMUX_IO_T[0] bit 3</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[0]-6">INT: mux CELL.IMUX_IO_T[0] bit 6</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[1]-2">INT: mux CELL.IMUX_IO_T[1] bit 2</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[1]-7">INT: mux CELL.IMUX_IO_T[1] bit 7</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_T[1]-0">INT: mux CELL.IMUX_IO_T[1] bit 0</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartanxl-IO_N1-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.DBUF_IO_H[1]-1">INT: mux CELL.DBUF_IO_H[1] bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.DBUF_IO_H[1]-2">INT: mux CELL.DBUF_IO_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.DBUF_IO_H[1]-3">INT: mux CELL.DBUF_IO_H[1] bit 3</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_IO_N0[3]-CELL.DOUBLE_IO_N2[3]">INT: !bipass CELL.DOUBLE_IO_N0[3] = CELL.DOUBLE_IO_N2[3]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_N1[3]">INT: !bipass CELL.SINGLE_V[6] = CELL.DOUBLE_IO_N1[3]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_IO_N0[2]-CELL.DOUBLE_IO_N2[2]">INT: !bipass CELL.DOUBLE_IO_N0[2] = CELL.DOUBLE_IO_N2[2]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[0]-4">INT: mux CELL.IMUX_IO_O1[0] bit 4</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[0]-1">INT: mux CELL.IMUX_IO_O1[0] bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[0]-2">INT: mux CELL.IMUX_IO_O1[0] bit 2</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[0]-5">INT: mux CELL.IMUX_IO_O1[0] bit 5</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_N1[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_N1[1]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#spartanxl-IO_N1-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N1[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N1[1]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[1]-3">INT: mux CELL.LONG_IO_H[1] bit 3</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[2]-3">INT: mux CELL.LONG_IO_H[2] bit 3</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.DOUBLE_V0[0] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.DOUBLE_V1[0] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#spartanxl-IO_N1-IO[0]-READBACK_I1[0]">IO[0]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#spartanxl-IO_N1-IO[1]-READBACK_I2[0]">IO[1]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#spartanxl-IO_N1-IO[0]-READBACK_OQ[0]">IO[0]: ! READBACK_OQ bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#spartanxl-IO_N1-IO[0]-MUX_T[0]">IO[0]:  MUX_T bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#spartanxl-IO_N1-IO[1]-DRIVE[0]">IO[1]:  DRIVE bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#spartanxl-IO_N1-IO[1]-MUX_T[0]">IO[1]:  MUX_T bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#spartanxl-IO_N1-IO[1]-IFF_CE_ENABLE_NO_IQ">IO[1]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[1]-2">INT: mux CELL.IMUX_IO_O1[1] bit 2</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[1]-3">INT: mux CELL.IMUX_IO_O1[1] bit 3</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[1]-4">INT: mux CELL.IMUX_IO_O1[1] bit 4</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_IO_H[3]">INT: !pass CELL.SINGLE_V[6] ← CELL.LONG_IO_H[3]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_IO_H[2]">INT: !pass CELL.SINGLE_V[5] ← CELL.LONG_IO_H[2]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.SINGLE_V[7] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[0]-3">INT: mux CELL.IMUX_IO_O1[0] bit 3</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[0]-0">INT: mux CELL.IMUX_IO_O1[0] bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[0]-6">INT: mux CELL.IMUX_IO_O1[0] bit 6</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[3]-0">INT: mux CELL.LONG_IO_H[3] bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[2]-0">INT: mux CELL.LONG_IO_H[2] bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[2]-1">INT: mux CELL.LONG_IO_H[2] bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[2]-2">INT: mux CELL.LONG_IO_H[2] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[1]-1">INT: mux CELL.LONG_IO_H[1] bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_IO_H[1]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_IO_H[1]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[0]-0">INT: mux CELL.LONG_IO_H[0] bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_IO_H[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.LONG_IO_H[0]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#spartanxl-IO_N1-IO[0]-DRIVE[0]">IO[0]:  DRIVE bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#spartanxl-IO_N1-IO[0]-_5V_TOLERANT">IO[0]:  _5V_TOLERANT</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#spartanxl-IO_N1-IO[1]-_5V_TOLERANT">IO[1]:  _5V_TOLERANT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#spartanxl-IO_N1-IO[0]-IFF_CE_ENABLE_NO_IQ">IO[0]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[1]-1">INT: mux CELL.IMUX_IO_O1[1] bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[1]-6">INT: mux CELL.IMUX_IO_O1[1] bit 6</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[1]-5">INT: mux CELL.IMUX_IO_O1[1] bit 5</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartanxl-IO_N1-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_V[1]-2">INT: mux CELL.LONG_V[1] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_V[1]-0">INT: mux CELL.LONG_V[1] bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_V[2]-1">INT: mux CELL.LONG_V[2] bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_V[2]-2">INT: mux CELL.LONG_V[2] bit 2</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_V[2]-0">INT: mux CELL.LONG_V[2] bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_V[0]-1">INT: mux CELL.LONG_V[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_V[0]-0">INT: mux CELL.LONG_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_V[0]-2">INT: mux CELL.LONG_V[0] bit 2</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.SINGLE_V[6] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#spartanxl-IO_N1-INT-progbuf-CELL.LONG_H[2]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_H[2] ← CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[0]-5">INT: mux CELL.IMUX_IO_OK[0] bit 5</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[0]-2">INT: mux CELL.IMUX_IO_IK[0] bit 2</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[0]-3">INT: mux CELL.IMUX_IO_IK[0] bit 3</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[0]-4">INT: mux CELL.IMUX_IO_IK[0] bit 4</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[0]-5">INT: mux CELL.IMUX_IO_IK[0] bit 5</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[1]-0">INT: mux CELL.IMUX_IO_IK[1] bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[1]-1">INT: mux CELL.IMUX_IO_IK[1] bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[1]-2">INT: mux CELL.IMUX_IO_IK[1] bit 2</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[1]-3">INT: mux CELL.IMUX_IO_IK[1] bit 3</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[1]-0">INT: mux CELL.IMUX_IO_OK[1] bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[1]-2">INT: mux CELL.IMUX_IO_OK[1] bit 2</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[1]-1">INT: mux CELL.IMUX_IO_OK[1] bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[1]-3">INT: mux CELL.IMUX_IO_OK[1] bit 3</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_V[5]-1">INT: mux CELL.LONG_V[5] bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_V[5]-2">INT: mux CELL.LONG_V[5] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_V[3]-2">INT: mux CELL.LONG_V[3] bit 2</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_V[4]-2">INT: mux CELL.LONG_V[4] bit 2</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[3]-1">INT: mux CELL.LONG_IO_H[3] bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_O1[1]-0">INT: mux CELL.IMUX_IO_O1[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="spartanxl-IO_N1-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_V[1]-1">INT: mux CELL.LONG_V[1] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_V[5] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.DOUBLE_V0[1] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.DOUBLE_V1[1] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[0]-1">INT: mux CELL.IMUX_IO_OK[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[0]-0">INT: mux CELL.IMUX_IO_OK[0] bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[0]-2">INT: mux CELL.IMUX_IO_OK[0] bit 2</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[0]-3">INT: mux CELL.IMUX_IO_OK[0] bit 3</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[0]-4">INT: mux CELL.IMUX_IO_OK[0] bit 4</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[0]-1">INT: mux CELL.IMUX_IO_IK[0] bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[0]-0">INT: mux CELL.IMUX_IO_IK[0] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[1]-5">INT: mux CELL.IMUX_IO_IK[1] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_IK[1]-4">INT: mux CELL.IMUX_IO_IK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[1]-5">INT: mux CELL.IMUX_IO_OK[1] bit 5</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.IMUX_IO_OK[1]-4">INT: mux CELL.IMUX_IO_OK[1] bit 4</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_V[5]-0">INT: mux CELL.LONG_V[5] bit 0</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_V[3]-1">INT: mux CELL.LONG_V[3] bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_V[3]-0">INT: mux CELL.LONG_V[3] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_IO_H[0]-1">INT: mux CELL.LONG_IO_H[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_V[4]-1">INT: mux CELL.LONG_V[4] bit 1</a>
</td>
<td id="spartanxl-IO_N1-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#spartanxl-IO_N1-INT-mux-CELL.LONG_V[4]-0">INT: mux CELL.LONG_V[4] bit 0</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 rect MAIN_S</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN_S[28][9]" title="MAIN_S[28][9]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_H[2]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_H[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN_S[29][8]" title="MAIN_S[29][8]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN_S[25][8]" title="MAIN_S[25][8]">
<a href="#spartanxl-IO_N1-INT-progbuf-CELL.LONG_H[1]-CELL.SINGLE_V[2]">INT: !buffer CELL.LONG_H[1] ← CELL.SINGLE_V[2]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN_S[23][8]" title="MAIN_S[23][8]">
<a href="#spartanxl-IO_N1-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.LONG_H[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN_S[21][8]" title="MAIN_S[21][8]">
<a href="#spartanxl-IO_N1-INT-progbuf-CELL.LONG_H[0]-CELL.SINGLE_V[1]">INT: !buffer CELL.LONG_H[0] ← CELL.SINGLE_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 rect MAIN_E</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1 rect MAIN_W</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1-bit-MAIN_W[5][0]" title="MAIN_W[5][0]">
<a href="#spartanxl-IO_N1-INT-progbuf-CELL.LONG_V[0]-CELL.OUT_COUT_E">INT: !buffer CELL.LONG_V[0] ← CELL.OUT_COUT_E</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-io_n1_w"><a class="header" href="#tile-io_n1_w">Tile IO_N1_W</a></h2>
<p>Cells: 3</p>
<h3 id="switchbox-int-15"><a class="header" href="#switchbox-int-15">Switchbox INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_N1_W-INT-progbuf-CELL.LONG_H[0]-CELL.SINGLE_V[1]"><td>CELL.LONG_H[0]</td><td>CELL.SINGLE_V[1]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN_S[21][8]">!MAIN_S[21][8]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-progbuf-CELL.LONG_H[1]-CELL.SINGLE_V[2]"><td>CELL.LONG_H[1]</td><td>CELL.SINGLE_V[2]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN_S[25][8]">!MAIN_S[25][8]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-progbuf-CELL.LONG_H[2]-CELL.SINGLE_V[3]"><td>CELL.LONG_H[2]</td><td>CELL.SINGLE_V[3]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[24][1]">!MAIN[24][1]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT pass gates</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_SN_I2_E1"><td>CELL.SINGLE_V[0]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[22][1]">!MAIN[22][1]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_H[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.LONG_H[0]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN_S[23][8]">!MAIN_S[23][8]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_IO_H[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.LONG_IO_H[0]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[15][2]">!MAIN[15][2]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[22][0]">!MAIN[22][0]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_H[1]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN_S[29][8]">!MAIN_S[29][8]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_IO_H[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.LONG_IO_H[1]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[17][2]">!MAIN[17][2]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_IO_SN_I1[0]"><td>CELL.SINGLE_V[2]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[25][2]">!MAIN[25][2]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_H[2]"><td>CELL.SINGLE_V[3]</td><td>CELL.LONG_H[2]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN_S[28][9]">!MAIN_S[28][9]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_SN_I1_E1"><td>CELL.SINGLE_V[3]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[29][2]">!MAIN[29][2]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_SN_I2_E1"><td>CELL.SINGLE_V[4]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[35][0]">!MAIN[35][0]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_IO_H[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.LONG_IO_H[2]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[33][2]">!MAIN[33][2]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_SN_I2[0]"><td>CELL.SINGLE_V[5]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[32][0]">!MAIN[32][0]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_IO_H[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.LONG_IO_H[3]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[34][2]">!MAIN[34][2]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_IO_SN_I1[0]"><td>CELL.SINGLE_V[6]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[25][1]">!MAIN[25][1]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_IO_SN_I1_E1"><td>CELL.SINGLE_V[7]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[32][2]">!MAIN[32][2]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_IO_SN_I1_E1"><td>CELL.DOUBLE_V0[0]</td><td>CELL.OUT_IO_SN_I1_E1</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[21][3]">!MAIN[21][3]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_SN_I2[0]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.OUT_IO_SN_I2[0]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[31][0]">!MAIN[31][0]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_IO_SN_I1[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.OUT_IO_SN_I1[0]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[20][3]">!MAIN[20][3]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_SN_I2_E1"><td>CELL.DOUBLE_V1[1]</td><td>CELL.OUT_IO_SN_I2_E1</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[30][0]">!MAIN[30][0]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_IO_N0[0]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_N0[0]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[35][4]">!MAIN[35][4]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_IO_N0[1]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_N0[1]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[34][4]">!MAIN[34][4]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_IO_N0[2]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_N0[2]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[34][5]">!MAIN[34][5]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_IO_N0[3]-CELL.DBUF_IO_H[0]"><td>CELL.DOUBLE_IO_N0[3]</td><td>CELL.DBUF_IO_H[0]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[35][5]">!MAIN[35][5]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_IO_N2[0]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_N2[0]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[10][4]">!MAIN[10][4]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_IO_N2[1]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_N2[1]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[9][4]">!MAIN[9][4]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_IO_N2[2]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_N2[2]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[9][5]">!MAIN[9][5]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_IO_N2[3]-CELL.DBUF_IO_H[1]"><td>CELL.DOUBLE_IO_N2[3]</td><td>CELL.DBUF_IO_H[1]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[10][5]">!MAIN[10][5]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT bidirectional pass gates</caption>
<thead>
<tr><th>Side A</th><th>Side B</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_N1[0]"><td>CELL.SINGLE_V[0]</td><td>CELL.DOUBLE_IO_N1[0]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[18][5]">!MAIN[18][5]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_N0[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.DOUBLE_IO_N0[0]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[24][4]">!MAIN[24][4]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_N2[0]"><td>CELL.SINGLE_V[1]</td><td>CELL.DOUBLE_IO_N2[0]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[22][4]">!MAIN[22][4]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_N1[1]"><td>CELL.SINGLE_V[2]</td><td>CELL.DOUBLE_IO_N1[1]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[25][3]">!MAIN[25][3]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_N0[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.DOUBLE_IO_N0[1]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[26][5]">!MAIN[26][5]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_N2[1]"><td>CELL.SINGLE_V[3]</td><td>CELL.DOUBLE_IO_N2[1]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[27][4]">!MAIN[27][4]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_N1[2]"><td>CELL.SINGLE_V[4]</td><td>CELL.DOUBLE_IO_N1[2]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[28][4]">!MAIN[28][4]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_N0[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.DOUBLE_IO_N0[2]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[29][5]">!MAIN[29][5]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_N2[2]"><td>CELL.SINGLE_V[5]</td><td>CELL.DOUBLE_IO_N2[2]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[30][4]">!MAIN[30][4]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_N1[3]"><td>CELL.SINGLE_V[6]</td><td>CELL.DOUBLE_IO_N1[3]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[31][3]">!MAIN[31][3]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_N0[3]"><td>CELL.SINGLE_V[7]</td><td>CELL.DOUBLE_IO_N0[3]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[32][4]">!MAIN[32][4]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_N2[3]"><td>CELL.SINGLE_V[7]</td><td>CELL.DOUBLE_IO_N2[3]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[32][5]">!MAIN[32][5]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N0[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_N0[1]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[27][5]">!MAIN[27][5]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N1[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_N1[1]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[24][3]">!MAIN[24][3]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N2[1]"><td>CELL.DOUBLE_V0[0]</td><td>CELL.DOUBLE_IO_N2[1]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[26][4]">!MAIN[26][4]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N0[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_N0[2]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[30][5]">!MAIN[30][5]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N1[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_N1[2]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[29][4]">!MAIN[29][4]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N2[2]"><td>CELL.DOUBLE_V0[1]</td><td>CELL.DOUBLE_IO_N2[2]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[28][5]">!MAIN[28][5]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N0[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_N0[0]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[25][4]">!MAIN[25][4]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N1[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_N1[0]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[20][4]">!MAIN[20][4]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N2[0]"><td>CELL.DOUBLE_V1[0]</td><td>CELL.DOUBLE_IO_N2[0]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[21][4]">!MAIN[21][4]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N0[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_N0[3]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[33][4]">!MAIN[33][4]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N1[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_N1[3]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[31][5]">!MAIN[31][5]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N2[3]"><td>CELL.DOUBLE_V1[1]</td><td>CELL.DOUBLE_IO_N2[3]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[31][4]">!MAIN[31][4]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_IO_N0[0]-CELL.DOUBLE_IO_N2[0]"><td>CELL.DOUBLE_IO_N0[0]</td><td>CELL.DOUBLE_IO_N2[0]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[23][4]">!MAIN[23][4]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_IO_N0[1]-CELL.DOUBLE_IO_N2[1]"><td>CELL.DOUBLE_IO_N0[1]</td><td>CELL.DOUBLE_IO_N2[1]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[25][5]">!MAIN[25][5]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_IO_N0[2]-CELL.DOUBLE_IO_N2[2]"><td>CELL.DOUBLE_IO_N0[2]</td><td>CELL.DOUBLE_IO_N2[2]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[30][3]">!MAIN[30][3]</a></td></tr>

<tr id="spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_IO_N0[3]-CELL.DOUBLE_IO_N2[3]"><td>CELL.DOUBLE_IO_N0[3]</td><td>CELL.DOUBLE_IO_N2[3]</td><td><a href="#spartanxl-IO_N1_W-bit-MAIN[32][3]">!MAIN[32][3]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT muxes DBUF_IO_H[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1_W-INT-mux-CELL.DBUF_IO_H[0]-3"><a href="#spartanxl-IO_N1_W-bit-MAIN[7][4]">MAIN[7][4]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.DBUF_IO_H[0]-2"><a href="#spartanxl-IO_N1_W-bit-MAIN[8][4]">MAIN[8][4]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.DBUF_IO_H[0]-1"><a href="#spartanxl-IO_N1_W-bit-MAIN[7][5]">MAIN[7][5]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.DBUF_IO_H[0]-0"><a href="#spartanxl-IO_N1_W-bit-MAIN[8][5]">MAIN[8][5]</a></td><td>CELL.DBUF_IO_H[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_N2[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_N2[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT muxes DBUF_IO_H[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1_W-INT-mux-CELL.DBUF_IO_H[1]-3"><a href="#spartanxl-IO_N1_W-bit-MAIN[33][3]">MAIN[33][3]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.DBUF_IO_H[1]-2"><a href="#spartanxl-IO_N1_W-bit-MAIN[34][3]">MAIN[34][3]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.DBUF_IO_H[1]-1"><a href="#spartanxl-IO_N1_W-bit-MAIN[35][3]">MAIN[35][3]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.DBUF_IO_H[1]-0"><a href="#spartanxl-IO_N1_W-bit-MAIN[33][5]">MAIN[33][5]</a></td><td>CELL.DBUF_IO_H[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N0[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.DOUBLE_IO_N0[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.DOUBLE_IO_N0[3]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N0[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT muxes LONG_V[0]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[0]-2"><a href="#spartanxl-IO_N1_W-bit-MAIN[26][1]">MAIN[26][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[0]-1"><a href="#spartanxl-IO_N1_W-bit-MAIN[29][1]">MAIN[29][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[0]-0"><a href="#spartanxl-IO_N1_W-bit-MAIN[27][1]">MAIN[27][1]</a></td><td>CELL.LONG_V[0]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT muxes LONG_V[1]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[1]-2"><a href="#spartanxl-IO_N1_W-bit-MAIN[35][1]">MAIN[35][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[1]-1"><a href="#spartanxl-IO_N1_W-bit-MAIN[34][0]">MAIN[34][0]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[1]-0"><a href="#spartanxl-IO_N1_W-bit-MAIN[33][1]">MAIN[33][1]</a></td><td>CELL.LONG_V[1]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT muxes LONG_V[2]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[2]-2"><a href="#spartanxl-IO_N1_W-bit-MAIN[31][1]">MAIN[31][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[2]-1"><a href="#spartanxl-IO_N1_W-bit-MAIN[32][1]">MAIN[32][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[2]-0"><a href="#spartanxl-IO_N1_W-bit-MAIN[30][1]">MAIN[30][1]</a></td><td>CELL.LONG_V[2]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2_E1</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT muxes LONG_V[3]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[3]-2"><a href="#spartanxl-IO_N1_W-bit-MAIN[6][1]">MAIN[6][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[3]-1"><a href="#spartanxl-IO_N1_W-bit-MAIN[7][0]">MAIN[7][0]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[3]-0"><a href="#spartanxl-IO_N1_W-bit-MAIN[6][0]">MAIN[6][0]</a></td><td>CELL.LONG_V[3]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT muxes LONG_V[4]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[4]-2"><a href="#spartanxl-IO_N1_W-bit-MAIN[5][1]">MAIN[5][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[4]-1"><a href="#spartanxl-IO_N1_W-bit-MAIN[2][0]">MAIN[2][0]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[4]-0"><a href="#spartanxl-IO_N1_W-bit-MAIN[1][0]">MAIN[1][0]</a></td><td>CELL.LONG_V[4]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT muxes LONG_V[5]</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[5]-2"><a href="#spartanxl-IO_N1_W-bit-MAIN[8][1]">MAIN[8][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[5]-1"><a href="#spartanxl-IO_N1_W-bit-MAIN[9][1]">MAIN[9][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[5]-0"><a href="#spartanxl-IO_N1_W-bit-MAIN[8][0]">MAIN[8][0]</a></td><td>CELL.LONG_V[5]</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL.OUT_IO_SN_I2[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT muxes LONG_IO_H[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[0]-1"><a href="#spartanxl-IO_N1_W-bit-MAIN[4][0]">MAIN[4][0]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[0]-0"><a href="#spartanxl-IO_N1_W-bit-MAIN[16][2]">MAIN[16][2]</a></td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[0]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[1]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT muxes LONG_IO_H[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[1]-3"><a href="#spartanxl-IO_N1_W-bit-MAIN[23][3]">MAIN[23][3]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[1]-2"><a href="#spartanxl-IO_N1_W-bit-MAIN[14][4]">MAIN[14][4]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[1]-1"><a href="#spartanxl-IO_N1_W-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[1]-0"><a href="#spartanxl-IO_N1_W-bit-MAIN[17][5]">MAIN[17][5]</a></td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT muxes LONG_IO_H[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[2]-3"><a href="#spartanxl-IO_N1_W-bit-MAIN[22][3]">MAIN[22][3]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[2]-2"><a href="#spartanxl-IO_N1_W-bit-MAIN[20][2]">MAIN[20][2]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[2]-1"><a href="#spartanxl-IO_N1_W-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[2]-0"><a href="#spartanxl-IO_N1_W-bit-MAIN[22][2]">MAIN[22][2]</a></td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_V[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT muxes LONG_IO_H[3]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[3]-1"><a href="#spartanxl-IO_N1_W-bit-MAIN[4][1]">MAIN[4][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[3]-0"><a href="#spartanxl-IO_N1_W-bit-MAIN[23][2]">MAIN[23][2]</a></td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>CELL.SINGLE_V[6]</td></tr>

<tr><td>1</td><td>1</td><td>off</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT muxes IMUX_IO_O1[0]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[0]-6"><a href="#spartanxl-IO_N1_W-bit-MAIN[26][2]">MAIN[26][2]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[0]-5"><a href="#spartanxl-IO_N1_W-bit-MAIN[26][3]">MAIN[26][3]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[0]-4"><a href="#spartanxl-IO_N1_W-bit-MAIN[29][3]">MAIN[29][3]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[0]-3"><a href="#spartanxl-IO_N1_W-bit-MAIN[28][2]">MAIN[28][2]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[0]-2"><a href="#spartanxl-IO_N1_W-bit-MAIN[27][3]">MAIN[27][3]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[0]-1"><a href="#spartanxl-IO_N1_W-bit-MAIN[28][3]">MAIN[28][3]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[0]-0"><a href="#spartanxl-IO_N1_W-bit-MAIN[27][2]">MAIN[27][2]</a></td><td>CELL.IMUX_IO_O1[0]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_V[5]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_V1[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT muxes IMUX_IO_O1[1]</caption>
<thead>
<tr><th colspan="7">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[1]-6"><a href="#spartanxl-IO_N1_W-bit-MAIN[1][2]">MAIN[1][2]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[1]-5"><a href="#spartanxl-IO_N1_W-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[1]-4"><a href="#spartanxl-IO_N1_W-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[1]-3"><a href="#spartanxl-IO_N1_W-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[1]-2"><a href="#spartanxl-IO_N1_W-bit-MAIN[2][3]">MAIN[2][3]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[1]-1"><a href="#spartanxl-IO_N1_W-bit-MAIN[2][2]">MAIN[2][2]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[1]-0"><a href="#spartanxl-IO_N1_W-bit-MAIN[3][1]">MAIN[3][1]</a></td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><th colspan="7"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_E.DOUBLE_V0[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL_E.DOUBLE_V1[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL_E.LONG_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.LONG_V[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL_E.LONG_V[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT muxes IMUX_IO_OK[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[0]-5"><a href="#spartanxl-IO_N1_W-bit-MAIN[23][1]">MAIN[23][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[0]-4"><a href="#spartanxl-IO_N1_W-bit-MAIN[23][0]">MAIN[23][0]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[0]-3"><a href="#spartanxl-IO_N1_W-bit-MAIN[24][0]">MAIN[24][0]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[0]-2"><a href="#spartanxl-IO_N1_W-bit-MAIN[25][0]">MAIN[25][0]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[0]-1"><a href="#spartanxl-IO_N1_W-bit-MAIN[28][0]">MAIN[28][0]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[0]-0"><a href="#spartanxl-IO_N1_W-bit-MAIN[26][0]">MAIN[26][0]</a></td><td>CELL.IMUX_IO_OK[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT muxes IMUX_IO_OK[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[1]-5"><a href="#spartanxl-IO_N1_W-bit-MAIN[11][0]">MAIN[11][0]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[1]-4"><a href="#spartanxl-IO_N1_W-bit-MAIN[10][0]">MAIN[10][0]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[1]-3"><a href="#spartanxl-IO_N1_W-bit-MAIN[10][1]">MAIN[10][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[1]-2"><a href="#spartanxl-IO_N1_W-bit-MAIN[12][1]">MAIN[12][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[1]-1"><a href="#spartanxl-IO_N1_W-bit-MAIN[11][1]">MAIN[11][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[1]-0"><a href="#spartanxl-IO_N1_W-bit-MAIN[13][1]">MAIN[13][1]</a></td><td>CELL.IMUX_IO_OK[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_E.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT muxes IMUX_IO_IK[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[0]-5"><a href="#spartanxl-IO_N1_W-bit-MAIN[18][1]">MAIN[18][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[0]-4"><a href="#spartanxl-IO_N1_W-bit-MAIN[19][1]">MAIN[19][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[0]-3"><a href="#spartanxl-IO_N1_W-bit-MAIN[20][1]">MAIN[20][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[0]-2"><a href="#spartanxl-IO_N1_W-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[0]-1"><a href="#spartanxl-IO_N1_W-bit-MAIN[19][0]">MAIN[19][0]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[0]-0"><a href="#spartanxl-IO_N1_W-bit-MAIN[18][0]">MAIN[18][0]</a></td><td>CELL.IMUX_IO_IK[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.SINGLE_V[5]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.SINGLE_V[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT muxes IMUX_IO_IK[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[1]-5"><a href="#spartanxl-IO_N1_W-bit-MAIN[16][0]">MAIN[16][0]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[1]-4"><a href="#spartanxl-IO_N1_W-bit-MAIN[14][0]">MAIN[14][0]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[1]-3"><a href="#spartanxl-IO_N1_W-bit-MAIN[14][1]">MAIN[14][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[1]-2"><a href="#spartanxl-IO_N1_W-bit-MAIN[15][1]">MAIN[15][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[1]-1"><a href="#spartanxl-IO_N1_W-bit-MAIN[16][1]">MAIN[16][1]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[1]-0"><a href="#spartanxl-IO_N1_W-bit-MAIN[17][1]">MAIN[17][1]</a></td><td>CELL.IMUX_IO_IK[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.GCLK[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL.GCLK[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL.GCLK[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL_E.SINGLE_V[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>CELL_E.SINGLE_V[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL_E.SINGLE_V[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT muxes IMUX_IO_T[0]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[0]-7"><a href="#spartanxl-IO_N1_W-bit-MAIN[5][4]">MAIN[5][4]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[0]-6"><a href="#spartanxl-IO_N1_W-bit-MAIN[3][4]">MAIN[3][4]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[0]-5"><a href="#spartanxl-IO_N1_W-bit-MAIN[6][6]">MAIN[6][6]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[0]-4"><a href="#spartanxl-IO_N1_W-bit-MAIN[6][4]">MAIN[6][4]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[0]-3"><a href="#spartanxl-IO_N1_W-bit-MAIN[4][4]">MAIN[4][4]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[0]-2"><a href="#spartanxl-IO_N1_W-bit-MAIN[6][5]">MAIN[6][5]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[0]-1"><a href="#spartanxl-IO_N1_W-bit-MAIN[5][5]">MAIN[5][5]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[0]-0"><a href="#spartanxl-IO_N1_W-bit-MAIN[4][5]">MAIN[4][5]</a></td><td>CELL.IMUX_IO_T[0]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N1[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W switchbox INT muxes IMUX_IO_T[1]</caption>
<thead>
<tr><th colspan="8">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[1]-7"><a href="#spartanxl-IO_N1_W-bit-MAIN[1][4]">MAIN[1][4]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[1]-6"><a href="#spartanxl-IO_N1_W-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[1]-5"><a href="#spartanxl-IO_N1_W-bit-MAIN[11][4]">MAIN[11][4]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[1]-4"><a href="#spartanxl-IO_N1_W-bit-MAIN[3][5]">MAIN[3][5]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[1]-3"><a href="#spartanxl-IO_N1_W-bit-MAIN[2][5]">MAIN[2][5]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[1]-2"><a href="#spartanxl-IO_N1_W-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[1]-1"><a href="#spartanxl-IO_N1_W-bit-MAIN[1][5]">MAIN[1][5]</a></td><td id="spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[1]-0"><a href="#spartanxl-IO_N1_W-bit-MAIN[0][4]">MAIN[0][4]</a></td><td>CELL.IMUX_IO_T[1]</td></tr>

<tr><th colspan="8"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.TIE_0</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.GCLK[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL.LONG_IO_H[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>CELL.LONG_IO_H[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N1[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N2[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL.LONG_IO_H[1]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL.DOUBLE_IO_N1[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-io-15"><a class="header" href="#bels-io-15">Bels IO</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W bel IO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>IK</td><td>in</td><td id="spartanxl-IO_N1_W-IO[0]-inpinv-IK">CELL.IMUX_IO_IK[0] invert by <a href="#spartanxl-IO_N1_W-bit-MAIN[22][6]">!MAIN[22][6]</a></td><td id="spartanxl-IO_N1_W-IO[1]-inpinv-IK">CELL.IMUX_IO_IK[1] invert by <a href="#spartanxl-IO_N1_W-bit-MAIN[13][6]">!MAIN[13][6]</a></td></tr>

<tr><td>OK</td><td>in</td><td id="spartanxl-IO_N1_W-IO[0]-inpinv-OK">CELL.IMUX_IO_OK[0] invert by <a href="#spartanxl-IO_N1_W-bit-MAIN[32][6]">!MAIN[32][6]</a></td><td id="spartanxl-IO_N1_W-IO[1]-inpinv-OK">CELL.IMUX_IO_OK[1] invert by <a href="#spartanxl-IO_N1_W-bit-MAIN[2][6]">!MAIN[2][6]</a></td></tr>

<tr><td>O1</td><td>in</td><td>CELL.IMUX_IO_O1[0]</td><td>CELL.IMUX_IO_O1[1]</td></tr>

<tr><td>O2</td><td>in</td><td>CELL.IMUX_CLB_F2_N</td><td>CELL.IMUX_CLB_G2_N</td></tr>

<tr><td>T</td><td>in</td><td id="spartanxl-IO_N1_W-IO[0]-inpinv-T">CELL.IMUX_IO_T[0] invert by <a href="#spartanxl-IO_N1_W-bit-MAIN[34][6]">!MAIN[34][6]</a></td><td id="spartanxl-IO_N1_W-IO[1]-inpinv-T">CELL.IMUX_IO_T[1] invert by <a href="#spartanxl-IO_N1_W-bit-MAIN[0][6]">!MAIN[0][6]</a></td></tr>

<tr><td>I1</td><td>out</td><td>CELL.OUT_IO_SN_I1[0]</td><td>CELL.OUT_IO_SN_I1[1]</td></tr>

<tr><td>I2</td><td>out</td><td>CELL.OUT_IO_SN_I2[0]</td><td>CELL.OUT_IO_SN_I2[1]</td></tr>

<tr><td>CLKIN</td><td>out</td><td>CELL.OUT_IO_CLKIN</td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W bel IO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IO[0]</th><th>IO[1]</th></tr>

</thead>

<tbody>
<tr><td>SLEW</td><td><a href="#spartanxl-IO_N1_W-IO[0]-SLEW">[enum: IO_SLEW]</a></td><td><a href="#spartanxl-IO_N1_W-IO[1]-SLEW">[enum: IO_SLEW]</a></td></tr>

<tr><td>PULL</td><td><a href="#spartanxl-IO_N1_W-IO[0]-PULL">[enum: IO_PULL]</a></td><td><a href="#spartanxl-IO_N1_W-IO[1]-PULL">[enum: IO_PULL]</a></td></tr>

<tr><td>IFF_SRVAL bit 0</td><td id="spartanxl-IO_N1_W-IO[0]-IFF_SRVAL[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[23][6]">!MAIN[23][6]</a></td><td id="spartanxl-IO_N1_W-IO[1]-IFF_SRVAL[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[12][6]">!MAIN[12][6]</a></td></tr>

<tr><td>OFF_SRVAL bit 0</td><td id="spartanxl-IO_N1_W-IO[0]-OFF_SRVAL[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[24][5]">!MAIN[24][5]</a></td><td id="spartanxl-IO_N1_W-IO[1]-OFF_SRVAL[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[11][5]">!MAIN[11][5]</a></td></tr>

<tr><td>READBACK_I1 bit 0</td><td id="spartanxl-IO_N1_W-IO[0]-READBACK_I1[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[18][3]">!MAIN[18][3]</a></td><td id="spartanxl-IO_N1_W-IO[1]-READBACK_I1[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[17][4]">!MAIN[17][4]</a></td></tr>

<tr><td>READBACK_I2 bit 0</td><td id="spartanxl-IO_N1_W-IO[0]-READBACK_I2[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[18][4]">!MAIN[18][4]</a></td><td id="spartanxl-IO_N1_W-IO[1]-READBACK_I2[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[17][3]">!MAIN[17][3]</a></td></tr>

<tr><td>READBACK_OQ bit 0</td><td id="spartanxl-IO_N1_W-IO[0]-READBACK_OQ[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[16][3]">!MAIN[16][3]</a></td><td id="spartanxl-IO_N1_W-IO[1]-READBACK_OQ[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[16][4]">!MAIN[16][4]</a></td></tr>

<tr><td>MUX_I1</td><td><a href="#spartanxl-IO_N1_W-IO[0]-MUX_I1">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_N1_W-IO[1]-MUX_I1">[enum: IO_MUX_I]</a></td></tr>

<tr><td>MUX_I2</td><td><a href="#spartanxl-IO_N1_W-IO[0]-MUX_I2">[enum: IO_MUX_I]</a></td><td><a href="#spartanxl-IO_N1_W-IO[1]-MUX_I2">[enum: IO_MUX_I]</a></td></tr>

<tr><td>IFF_D</td><td><a href="#spartanxl-IO_N1_W-IO[0]-IFF_D">[enum: IO_IFF_D]</a></td><td><a href="#spartanxl-IO_N1_W-IO[1]-IFF_D">[enum: IO_IFF_D]</a></td></tr>

<tr><td>OFF_D_INV</td><td id="spartanxl-IO_N1_W-IO[0]-OFF_D_INV"><a href="#spartanxl-IO_N1_W-bit-MAIN[25][6]">!MAIN[25][6]</a></td><td id="spartanxl-IO_N1_W-IO[1]-OFF_D_INV"><a href="#spartanxl-IO_N1_W-bit-MAIN[9][6]">!MAIN[9][6]</a></td></tr>

<tr><td>MUX_OFF_D</td><td><a href="#spartanxl-IO_N1_W-IO[0]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td><td><a href="#spartanxl-IO_N1_W-IO[1]-MUX_OFF_D">[enum: IO_MUX_OFF_D]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#spartanxl-IO_N1_W-IO[0]-MUX_O">[enum: IO_MUX_O]</a></td><td><a href="#spartanxl-IO_N1_W-IO[1]-MUX_O">[enum: IO_MUX_O]</a></td></tr>

<tr><td>OFF_USED</td><td id="spartanxl-IO_N1_W-IO[0]-OFF_USED"><a href="#spartanxl-IO_N1_W-bit-MAIN[24][6]">MAIN[24][6]</a></td><td id="spartanxl-IO_N1_W-IO[1]-OFF_USED"><a href="#spartanxl-IO_N1_W-bit-MAIN[10][6]">MAIN[10][6]</a></td></tr>

<tr><td>IFF_CE_ENABLE</td><td id="spartanxl-IO_N1_W-IO[0]-IFF_CE_ENABLE"><a href="#spartanxl-IO_N1_W-bit-MAIN[19][5]">!MAIN[19][5]</a></td><td id="spartanxl-IO_N1_W-IO[1]-IFF_CE_ENABLE"><a href="#spartanxl-IO_N1_W-bit-MAIN[13][4]">!MAIN[13][4]</a></td></tr>

<tr><td>OFF_CE_ENABLE</td><td id="spartanxl-IO_N1_W-IO[0]-OFF_CE_ENABLE"><a href="#spartanxl-IO_N1_W-bit-MAIN[30][6]">!MAIN[30][6]</a></td><td id="spartanxl-IO_N1_W-IO[1]-OFF_CE_ENABLE"><a href="#spartanxl-IO_N1_W-bit-MAIN[12][4]">!MAIN[12][4]</a></td></tr>

<tr><td>SYNC_D</td><td><a href="#spartanxl-IO_N1_W-IO[0]-SYNC_D">[enum: IO_SYNC_D]</a></td><td><a href="#spartanxl-IO_N1_W-IO[1]-SYNC_D">[enum: IO_SYNC_D]</a></td></tr>

<tr><td>IFF_CE_ENABLE_NO_IQ</td><td id="spartanxl-IO_N1_W-IO[0]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_N1_W-bit-MAIN[8][2]">!MAIN[8][2]</a></td><td id="spartanxl-IO_N1_W-IO[1]-IFF_CE_ENABLE_NO_IQ"><a href="#spartanxl-IO_N1_W-bit-MAIN[8][3]">!MAIN[8][3]</a></td></tr>

<tr><td>MUX_T</td><td><a href="#spartanxl-IO_N1_W-IO[0]-MUX_T">[enum: IO_MUX_T]</a></td><td><a href="#spartanxl-IO_N1_W-IO[1]-MUX_T">[enum: IO_MUX_T]</a></td></tr>

<tr><td>DRIVE</td><td><a href="#spartanxl-IO_N1_W-IO[0]-DRIVE">[enum: IO_DRIVE]</a></td><td><a href="#spartanxl-IO_N1_W-IO[1]-DRIVE">[enum: IO_DRIVE]</a></td></tr>

<tr><td>_5V_TOLERANT</td><td id="spartanxl-IO_N1_W-IO[0]-_5V_TOLERANT"><a href="#spartanxl-IO_N1_W-bit-MAIN[13][2]">MAIN[13][2]</a></td><td id="spartanxl-IO_N1_W-IO[1]-_5V_TOLERANT"><a href="#spartanxl-IO_N1_W-bit-MAIN[12][2]">MAIN[12][2]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W enum IO_SLEW</caption>
<thead>
<tr id="spartanxl-IO_N1_W-IO[0]-SLEW"><th>IO[0].SLEW</th><td id="spartanxl-IO_N1_W-IO[0]-SLEW[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[33][6]">MAIN[33][6]</a></td></tr>

<tr id="spartanxl-IO_N1_W-IO[1]-SLEW"><th>IO[1].SLEW</th><td id="spartanxl-IO_N1_W-IO[1]-SLEW[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[1][6]">MAIN[1][6]</a></td></tr>

</thead>

<tbody>
<tr><td>FAST</td><td>0</td></tr>

<tr><td>SLOW</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W enum IO_PULL</caption>
<thead>
<tr id="spartanxl-IO_N1_W-IO[0]-PULL"><th>IO[0].PULL</th><td id="spartanxl-IO_N1_W-IO[0]-PULL[1]"><a href="#spartanxl-IO_N1_W-bit-MAIN[22][5]">MAIN[22][5]</a></td><td id="spartanxl-IO_N1_W-IO[0]-PULL[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[23][5]">MAIN[23][5]</a></td></tr>

<tr id="spartanxl-IO_N1_W-IO[1]-PULL"><th>IO[1].PULL</th><td id="spartanxl-IO_N1_W-IO[1]-PULL[1]"><a href="#spartanxl-IO_N1_W-bit-MAIN[13][5]">MAIN[13][5]</a></td><td id="spartanxl-IO_N1_W-IO[1]-PULL[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[12][5]">MAIN[12][5]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>1</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W enum IO_MUX_I</caption>
<thead>
<tr id="spartanxl-IO_N1_W-IO[0]-MUX_I1"><th>IO[0].MUX_I1</th><td id="spartanxl-IO_N1_W-IO[0]-MUX_I1[1]"><a href="#spartanxl-IO_N1_W-bit-MAIN[19][6]">MAIN[19][6]</a></td><td id="spartanxl-IO_N1_W-IO[0]-MUX_I1[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[17][6]">MAIN[17][6]</a></td></tr>

<tr id="spartanxl-IO_N1_W-IO[1]-MUX_I1"><th>IO[1].MUX_I1</th><td id="spartanxl-IO_N1_W-IO[1]-MUX_I1[1]"><a href="#spartanxl-IO_N1_W-bit-MAIN[16][6]">MAIN[16][6]</a></td><td id="spartanxl-IO_N1_W-IO[1]-MUX_I1[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[15][5]">MAIN[15][5]</a></td></tr>

<tr id="spartanxl-IO_N1_W-IO[0]-MUX_I2"><th>IO[0].MUX_I2</th><td id="spartanxl-IO_N1_W-IO[0]-MUX_I2[1]"><a href="#spartanxl-IO_N1_W-bit-MAIN[21][6]">MAIN[21][6]</a></td><td id="spartanxl-IO_N1_W-IO[0]-MUX_I2[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[20][6]">MAIN[20][6]</a></td></tr>

<tr id="spartanxl-IO_N1_W-IO[1]-MUX_I2"><th>IO[1].MUX_I2</th><td id="spartanxl-IO_N1_W-IO[1]-MUX_I2[1]"><a href="#spartanxl-IO_N1_W-bit-MAIN[15][6]">MAIN[15][6]</a></td><td id="spartanxl-IO_N1_W-IO[1]-MUX_I2[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[14][6]">MAIN[14][6]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>0</td><td>1</td></tr>

<tr><td>IQ</td><td>1</td><td>1</td></tr>

<tr><td>IQL</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W enum IO_IFF_D</caption>
<thead>
<tr id="spartanxl-IO_N1_W-IO[0]-IFF_D"><th>IO[0].IFF_D</th><td id="spartanxl-IO_N1_W-IO[0]-IFF_D[1]"><a href="#spartanxl-IO_N1_W-bit-MAIN[18][6]">MAIN[18][6]</a></td><td id="spartanxl-IO_N1_W-IO[0]-IFF_D[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[20][5]">MAIN[20][5]</a></td></tr>

<tr id="spartanxl-IO_N1_W-IO[1]-IFF_D"><th>IO[1].IFF_D</th><td id="spartanxl-IO_N1_W-IO[1]-IFF_D[1]"><a href="#spartanxl-IO_N1_W-bit-MAIN[16][5]">MAIN[16][5]</a></td><td id="spartanxl-IO_N1_W-IO[1]-IFF_D[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[14][5]">MAIN[14][5]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td><td>0</td></tr>

<tr><td>MEDDELAY</td><td>0</td><td>1</td></tr>

<tr><td>SYNC</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W enum IO_MUX_OFF_D</caption>
<thead>
<tr id="spartanxl-IO_N1_W-IO[0]-MUX_OFF_D"><th>IO[0].MUX_OFF_D</th><td id="spartanxl-IO_N1_W-IO[0]-MUX_OFF_D[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[26][6]">MAIN[26][6]</a></td></tr>

<tr id="spartanxl-IO_N1_W-IO[1]-MUX_OFF_D"><th>IO[1].MUX_OFF_D</th><td id="spartanxl-IO_N1_W-IO[1]-MUX_OFF_D[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[8][6]">MAIN[8][6]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>1</td></tr>

<tr><td>O2</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W enum IO_MUX_O</caption>
<thead>
<tr id="spartanxl-IO_N1_W-IO[0]-MUX_O"><th>IO[0].MUX_O</th><td id="spartanxl-IO_N1_W-IO[0]-MUX_O[3]"><a href="#spartanxl-IO_N1_W-bit-MAIN[28][6]">MAIN[28][6]</a></td><td id="spartanxl-IO_N1_W-IO[0]-MUX_O[2]"><a href="#spartanxl-IO_N1_W-bit-MAIN[27][6]">MAIN[27][6]</a></td><td id="spartanxl-IO_N1_W-IO[0]-MUX_O[1]"><a href="#spartanxl-IO_N1_W-bit-MAIN[29][6]">MAIN[29][6]</a></td><td id="spartanxl-IO_N1_W-IO[0]-MUX_O[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[31][6]">MAIN[31][6]</a></td></tr>

<tr id="spartanxl-IO_N1_W-IO[1]-MUX_O"><th>IO[1].MUX_O</th><td id="spartanxl-IO_N1_W-IO[1]-MUX_O[3]"><a href="#spartanxl-IO_N1_W-bit-MAIN[4][6]">MAIN[4][6]</a></td><td id="spartanxl-IO_N1_W-IO[1]-MUX_O[2]"><a href="#spartanxl-IO_N1_W-bit-MAIN[3][6]">MAIN[3][6]</a></td><td id="spartanxl-IO_N1_W-IO[1]-MUX_O[1]"><a href="#spartanxl-IO_N1_W-bit-MAIN[7][6]">MAIN[7][6]</a></td><td id="spartanxl-IO_N1_W-IO[1]-MUX_O[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[5][6]">MAIN[5][6]</a></td></tr>

</thead>

<tbody>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>O1_INV</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>O2</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>O2_INV</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>OQ</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>MUX</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W enum IO_SYNC_D</caption>
<thead>
<tr id="spartanxl-IO_N1_W-IO[0]-SYNC_D"><th>IO[0].SYNC_D</th><td id="spartanxl-IO_N1_W-IO[0]-SYNC_D[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[21][5]">MAIN[21][5]</a></td></tr>

<tr id="spartanxl-IO_N1_W-IO[1]-SYNC_D"><th>IO[1].SYNC_D</th><td id="spartanxl-IO_N1_W-IO[1]-SYNC_D[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[11][6]">MAIN[11][6]</a></td></tr>

</thead>

<tbody>
<tr><td>I</td><td>1</td></tr>

<tr><td>DELAY</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W enum IO_MUX_T</caption>
<thead>
<tr id="spartanxl-IO_N1_W-IO[0]-MUX_T"><th>IO[0].MUX_T</th><td id="spartanxl-IO_N1_W-IO[0]-MUX_T[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[13][3]">MAIN[13][3]</a></td></tr>

<tr id="spartanxl-IO_N1_W-IO[1]-MUX_T"><th>IO[1].MUX_T</th><td id="spartanxl-IO_N1_W-IO[1]-MUX_T[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[10][3]">MAIN[10][3]</a></td></tr>

</thead>

<tbody>
<tr><td>T</td><td>1</td></tr>

<tr><td>TQ</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W enum IO_DRIVE</caption>
<thead>
<tr id="spartanxl-IO_N1_W-IO[0]-DRIVE"><th>IO[0].DRIVE</th><td id="spartanxl-IO_N1_W-IO[0]-DRIVE[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[14][2]">MAIN[14][2]</a></td></tr>

<tr id="spartanxl-IO_N1_W-IO[1]-DRIVE"><th>IO[1].DRIVE</th><td id="spartanxl-IO_N1_W-IO[1]-DRIVE[0]"><a href="#spartanxl-IO_N1_W-bit-MAIN[12][3]">MAIN[12][3]</a></td></tr>

</thead>

<tbody>
<tr><td>_12</td><td>1</td></tr>

<tr><td>_24</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-cout-3"><a class="header" href="#bels-cout-3">Bels COUT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W bel COUT pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>COUT</th></tr>

</thead>

<tbody>
<tr><td>O</td><td>out</td><td>CELL.OUT_COUT</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-15"><a class="header" href="#bel-wires-15">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL.IMUX_CLB_F2_N</td><td>IO[0].O2</td></tr>

<tr><td>CELL.IMUX_CLB_G2_N</td><td>IO[1].O2</td></tr>

<tr><td>CELL.IMUX_IO_O1[0]</td><td>IO[0].O1</td></tr>

<tr><td>CELL.IMUX_IO_O1[1]</td><td>IO[1].O1</td></tr>

<tr><td>CELL.IMUX_IO_OK[0]</td><td>IO[0].OK</td></tr>

<tr><td>CELL.IMUX_IO_OK[1]</td><td>IO[1].OK</td></tr>

<tr><td>CELL.IMUX_IO_IK[0]</td><td>IO[0].IK</td></tr>

<tr><td>CELL.IMUX_IO_IK[1]</td><td>IO[1].IK</td></tr>

<tr><td>CELL.IMUX_IO_T[0]</td><td>IO[0].T</td></tr>

<tr><td>CELL.IMUX_IO_T[1]</td><td>IO[1].T</td></tr>

<tr><td>CELL.OUT_IO_SN_I1[0]</td><td>IO[0].I1</td></tr>

<tr><td>CELL.OUT_IO_SN_I1[1]</td><td>IO[1].I1</td></tr>

<tr><td>CELL.OUT_IO_SN_I2[0]</td><td>IO[0].I2</td></tr>

<tr><td>CELL.OUT_IO_SN_I2[1]</td><td>IO[1].I2</td></tr>

<tr><td>CELL.OUT_IO_CLKIN</td><td>IO[0].CLKIN</td></tr>

<tr><td>CELL.OUT_COUT</td><td>COUT.O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-15"><a class="header" href="#bitstream-15">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B6</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[34][6]" title="MAIN[34][6]">
<a href="#spartanxl-IO_N1_W-IO[0]-inpinv-T">IO[0]: !invert T</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[33][6]" title="MAIN[33][6]">
<a href="#spartanxl-IO_N1_W-IO[0]-SLEW[0]">IO[0]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[32][6]" title="MAIN[32][6]">
<a href="#spartanxl-IO_N1_W-IO[0]-inpinv-OK">IO[0]: !invert OK</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[31][6]" title="MAIN[31][6]">
<a href="#spartanxl-IO_N1_W-IO[0]-MUX_O[0]">IO[0]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[30][6]" title="MAIN[30][6]">
<a href="#spartanxl-IO_N1_W-IO[0]-OFF_CE_ENABLE">IO[0]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[29][6]" title="MAIN[29][6]">
<a href="#spartanxl-IO_N1_W-IO[0]-MUX_O[1]">IO[0]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[28][6]" title="MAIN[28][6]">
<a href="#spartanxl-IO_N1_W-IO[0]-MUX_O[3]">IO[0]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[27][6]" title="MAIN[27][6]">
<a href="#spartanxl-IO_N1_W-IO[0]-MUX_O[2]">IO[0]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#spartanxl-IO_N1_W-IO[0]-MUX_OFF_D[0]">IO[0]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#spartanxl-IO_N1_W-IO[0]-OFF_D_INV">IO[0]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#spartanxl-IO_N1_W-IO[0]-OFF_USED">IO[0]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[23][6]" title="MAIN[23][6]">
<a href="#spartanxl-IO_N1_W-IO[0]-IFF_SRVAL[0]">IO[0]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[22][6]" title="MAIN[22][6]">
<a href="#spartanxl-IO_N1_W-IO[0]-inpinv-IK">IO[0]: !invert IK</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#spartanxl-IO_N1_W-IO[0]-MUX_I2[1]">IO[0]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#spartanxl-IO_N1_W-IO[0]-MUX_I2[0]">IO[0]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#spartanxl-IO_N1_W-IO[0]-MUX_I1[1]">IO[0]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[18][6]" title="MAIN[18][6]">
<a href="#spartanxl-IO_N1_W-IO[0]-IFF_D[1]">IO[0]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[17][6]" title="MAIN[17][6]">
<a href="#spartanxl-IO_N1_W-IO[0]-MUX_I1[0]">IO[0]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[16][6]" title="MAIN[16][6]">
<a href="#spartanxl-IO_N1_W-IO[1]-MUX_I1[1]">IO[1]:  MUX_I1 bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[15][6]" title="MAIN[15][6]">
<a href="#spartanxl-IO_N1_W-IO[1]-MUX_I2[1]">IO[1]:  MUX_I2 bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[14][6]" title="MAIN[14][6]">
<a href="#spartanxl-IO_N1_W-IO[1]-MUX_I2[0]">IO[1]:  MUX_I2 bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[13][6]" title="MAIN[13][6]">
<a href="#spartanxl-IO_N1_W-IO[1]-inpinv-IK">IO[1]: !invert IK</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[12][6]" title="MAIN[12][6]">
<a href="#spartanxl-IO_N1_W-IO[1]-IFF_SRVAL[0]">IO[1]: ! IFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[11][6]" title="MAIN[11][6]">
<a href="#spartanxl-IO_N1_W-IO[1]-SYNC_D[0]">IO[1]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[10][6]" title="MAIN[10][6]">
<a href="#spartanxl-IO_N1_W-IO[1]-OFF_USED">IO[1]:  OFF_USED</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[9][6]" title="MAIN[9][6]">
<a href="#spartanxl-IO_N1_W-IO[1]-OFF_D_INV">IO[1]: ! OFF_D_INV</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[8][6]" title="MAIN[8][6]">
<a href="#spartanxl-IO_N1_W-IO[1]-MUX_OFF_D[0]">IO[1]:  MUX_OFF_D bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[7][6]" title="MAIN[7][6]">
<a href="#spartanxl-IO_N1_W-IO[1]-MUX_O[1]">IO[1]:  MUX_O bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[6][6]" title="MAIN[6][6]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[0]-5">INT: mux CELL.IMUX_IO_T[0] bit 5</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[5][6]" title="MAIN[5][6]">
<a href="#spartanxl-IO_N1_W-IO[1]-MUX_O[0]">IO[1]:  MUX_O bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[4][6]" title="MAIN[4][6]">
<a href="#spartanxl-IO_N1_W-IO[1]-MUX_O[3]">IO[1]:  MUX_O bit 3</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#spartanxl-IO_N1_W-IO[1]-MUX_O[2]">IO[1]:  MUX_O bit 2</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#spartanxl-IO_N1_W-IO[1]-inpinv-OK">IO[1]: !invert OK</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#spartanxl-IO_N1_W-IO[1]-SLEW[0]">IO[1]:  SLEW bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartanxl-IO_N1_W-IO[1]-inpinv-T">IO[1]: !invert T</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[35][5]" title="MAIN[35][5]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_IO_N0[3]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_N0[3] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[34][5]" title="MAIN[34][5]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_IO_N0[2]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_N0[2] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[33][5]" title="MAIN[33][5]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.DBUF_IO_H[1]-0">INT: mux CELL.DBUF_IO_H[1] bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[32][5]" title="MAIN[32][5]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_N2[3]">INT: !bipass CELL.SINGLE_V[7] = CELL.DOUBLE_IO_N2[3]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[31][5]" title="MAIN[31][5]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N1[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N1[3]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[30][5]" title="MAIN[30][5]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N0[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N0[2]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[29][5]" title="MAIN[29][5]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_N0[2]">INT: !bipass CELL.SINGLE_V[5] = CELL.DOUBLE_IO_N0[2]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[28][5]" title="MAIN[28][5]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N2[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N2[2]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[27][5]" title="MAIN[27][5]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N0[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N0[1]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[26][5]" title="MAIN[26][5]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_N0[1]">INT: !bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_N0[1]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_IO_N0[1]-CELL.DOUBLE_IO_N2[1]">INT: !bipass CELL.DOUBLE_IO_N0[1] = CELL.DOUBLE_IO_N2[1]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#spartanxl-IO_N1_W-IO[0]-OFF_SRVAL[0]">IO[0]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[23][5]" title="MAIN[23][5]">
<a href="#spartanxl-IO_N1_W-IO[0]-PULL[0]">IO[0]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[22][5]" title="MAIN[22][5]">
<a href="#spartanxl-IO_N1_W-IO[0]-PULL[1]">IO[0]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#spartanxl-IO_N1_W-IO[0]-SYNC_D[0]">IO[0]:  SYNC_D bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#spartanxl-IO_N1_W-IO[0]-IFF_D[0]">IO[0]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#spartanxl-IO_N1_W-IO[0]-IFF_CE_ENABLE">IO[0]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[0]-CELL.DOUBLE_IO_N1[0]">INT: !bipass CELL.SINGLE_V[0] = CELL.DOUBLE_IO_N1[0]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[17][5]" title="MAIN[17][5]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[1]-0">INT: mux CELL.LONG_IO_H[1] bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[16][5]" title="MAIN[16][5]">
<a href="#spartanxl-IO_N1_W-IO[1]-IFF_D[1]">IO[1]:  IFF_D bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[15][5]" title="MAIN[15][5]">
<a href="#spartanxl-IO_N1_W-IO[1]-MUX_I1[0]">IO[1]:  MUX_I1 bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[14][5]" title="MAIN[14][5]">
<a href="#spartanxl-IO_N1_W-IO[1]-IFF_D[0]">IO[1]:  IFF_D bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[13][5]" title="MAIN[13][5]">
<a href="#spartanxl-IO_N1_W-IO[1]-PULL[1]">IO[1]:  PULL bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[12][5]" title="MAIN[12][5]">
<a href="#spartanxl-IO_N1_W-IO[1]-PULL[0]">IO[1]:  PULL bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[11][5]" title="MAIN[11][5]">
<a href="#spartanxl-IO_N1_W-IO[1]-OFF_SRVAL[0]">IO[1]: ! OFF_SRVAL bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[10][5]" title="MAIN[10][5]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_IO_N2[3]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_N2[3] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[9][5]" title="MAIN[9][5]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_IO_N2[2]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_N2[2] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[8][5]" title="MAIN[8][5]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.DBUF_IO_H[0]-0">INT: mux CELL.DBUF_IO_H[0] bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[7][5]" title="MAIN[7][5]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.DBUF_IO_H[0]-1">INT: mux CELL.DBUF_IO_H[0] bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[6][5]" title="MAIN[6][5]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[0]-2">INT: mux CELL.IMUX_IO_T[0] bit 2</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[5][5]" title="MAIN[5][5]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[0]-1">INT: mux CELL.IMUX_IO_T[0] bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[4][5]" title="MAIN[4][5]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[0]-0">INT: mux CELL.IMUX_IO_T[0] bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[1]-4">INT: mux CELL.IMUX_IO_T[1] bit 4</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[1]-3">INT: mux CELL.IMUX_IO_T[1] bit 3</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[1]-1">INT: mux CELL.IMUX_IO_T[1] bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[1]-6">INT: mux CELL.IMUX_IO_T[1] bit 6</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[35][4]" title="MAIN[35][4]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_IO_N0[0]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_N0[0] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[34][4]" title="MAIN[34][4]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_IO_N0[1]-CELL.DBUF_IO_H[0]">INT: !pass CELL.DOUBLE_IO_N0[1] ← CELL.DBUF_IO_H[0]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[33][4]" title="MAIN[33][4]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N0[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N0[3]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[32][4]" title="MAIN[32][4]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[7]-CELL.DOUBLE_IO_N0[3]">INT: !bipass CELL.SINGLE_V[7] = CELL.DOUBLE_IO_N0[3]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[31][4]" title="MAIN[31][4]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V1[1]-CELL.DOUBLE_IO_N2[3]">INT: !bipass CELL.DOUBLE_V1[1] = CELL.DOUBLE_IO_N2[3]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[30][4]" title="MAIN[30][4]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[5]-CELL.DOUBLE_IO_N2[2]">INT: !bipass CELL.SINGLE_V[5] = CELL.DOUBLE_IO_N2[2]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[29][4]" title="MAIN[29][4]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V0[1]-CELL.DOUBLE_IO_N1[2]">INT: !bipass CELL.DOUBLE_V0[1] = CELL.DOUBLE_IO_N1[2]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[28][4]" title="MAIN[28][4]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[4]-CELL.DOUBLE_IO_N1[2]">INT: !bipass CELL.SINGLE_V[4] = CELL.DOUBLE_IO_N1[2]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[27][4]" title="MAIN[27][4]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[3]-CELL.DOUBLE_IO_N2[1]">INT: !bipass CELL.SINGLE_V[3] = CELL.DOUBLE_IO_N2[1]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N2[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N2[1]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N0[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N0[0]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_N0[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_N0[0]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[23][4]" title="MAIN[23][4]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_IO_N0[0]-CELL.DOUBLE_IO_N2[0]">INT: !bipass CELL.DOUBLE_IO_N0[0] = CELL.DOUBLE_IO_N2[0]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[22][4]" title="MAIN[22][4]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[1]-CELL.DOUBLE_IO_N2[0]">INT: !bipass CELL.SINGLE_V[1] = CELL.DOUBLE_IO_N2[0]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N2[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N2[0]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V1[0]-CELL.DOUBLE_IO_N1[0]">INT: !bipass CELL.DOUBLE_V1[0] = CELL.DOUBLE_IO_N1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[18][4]" title="MAIN[18][4]">
<a href="#spartanxl-IO_N1_W-IO[0]-READBACK_I2[0]">IO[0]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[17][4]" title="MAIN[17][4]">
<a href="#spartanxl-IO_N1_W-IO[1]-READBACK_I1[0]">IO[1]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[16][4]" title="MAIN[16][4]">
<a href="#spartanxl-IO_N1_W-IO[1]-READBACK_OQ[0]">IO[1]: ! READBACK_OQ bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[14][4]" title="MAIN[14][4]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[1]-2">INT: mux CELL.LONG_IO_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[13][4]" title="MAIN[13][4]">
<a href="#spartanxl-IO_N1_W-IO[1]-IFF_CE_ENABLE">IO[1]: ! IFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[12][4]" title="MAIN[12][4]">
<a href="#spartanxl-IO_N1_W-IO[1]-OFF_CE_ENABLE">IO[1]: ! OFF_CE_ENABLE</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[11][4]" title="MAIN[11][4]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[1]-5">INT: mux CELL.IMUX_IO_T[1] bit 5</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[10][4]" title="MAIN[10][4]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_IO_N2[0]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_N2[0] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[9][4]" title="MAIN[9][4]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_IO_N2[1]-CELL.DBUF_IO_H[1]">INT: !pass CELL.DOUBLE_IO_N2[1] ← CELL.DBUF_IO_H[1]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[8][4]" title="MAIN[8][4]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.DBUF_IO_H[0]-2">INT: mux CELL.DBUF_IO_H[0] bit 2</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[7][4]" title="MAIN[7][4]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.DBUF_IO_H[0]-3">INT: mux CELL.DBUF_IO_H[0] bit 3</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[6][4]" title="MAIN[6][4]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[0]-4">INT: mux CELL.IMUX_IO_T[0] bit 4</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[5][4]" title="MAIN[5][4]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[0]-7">INT: mux CELL.IMUX_IO_T[0] bit 7</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[4][4]" title="MAIN[4][4]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[0]-3">INT: mux CELL.IMUX_IO_T[0] bit 3</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[0]-6">INT: mux CELL.IMUX_IO_T[0] bit 6</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[1]-2">INT: mux CELL.IMUX_IO_T[1] bit 2</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[1]-7">INT: mux CELL.IMUX_IO_T[1] bit 7</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_T[1]-0">INT: mux CELL.IMUX_IO_T[1] bit 0</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[35][3]" title="MAIN[35][3]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.DBUF_IO_H[1]-1">INT: mux CELL.DBUF_IO_H[1] bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[34][3]" title="MAIN[34][3]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.DBUF_IO_H[1]-2">INT: mux CELL.DBUF_IO_H[1] bit 2</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[33][3]" title="MAIN[33][3]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.DBUF_IO_H[1]-3">INT: mux CELL.DBUF_IO_H[1] bit 3</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[32][3]" title="MAIN[32][3]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_IO_N0[3]-CELL.DOUBLE_IO_N2[3]">INT: !bipass CELL.DOUBLE_IO_N0[3] = CELL.DOUBLE_IO_N2[3]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[31][3]" title="MAIN[31][3]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[6]-CELL.DOUBLE_IO_N1[3]">INT: !bipass CELL.SINGLE_V[6] = CELL.DOUBLE_IO_N1[3]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[30][3]" title="MAIN[30][3]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_IO_N0[2]-CELL.DOUBLE_IO_N2[2]">INT: !bipass CELL.DOUBLE_IO_N0[2] = CELL.DOUBLE_IO_N2[2]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[29][3]" title="MAIN[29][3]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[0]-4">INT: mux CELL.IMUX_IO_O1[0] bit 4</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[28][3]" title="MAIN[28][3]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[0]-1">INT: mux CELL.IMUX_IO_O1[0] bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[27][3]" title="MAIN[27][3]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[0]-2">INT: mux CELL.IMUX_IO_O1[0] bit 2</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[0]-5">INT: mux CELL.IMUX_IO_O1[0] bit 5</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[25][3]" title="MAIN[25][3]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.SINGLE_V[2]-CELL.DOUBLE_IO_N1[1]">INT: !bipass CELL.SINGLE_V[2] = CELL.DOUBLE_IO_N1[1]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#spartanxl-IO_N1_W-INT-bipass-CELL.DOUBLE_V0[0]-CELL.DOUBLE_IO_N1[1]">INT: !bipass CELL.DOUBLE_V0[0] = CELL.DOUBLE_IO_N1[1]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[23][3]" title="MAIN[23][3]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[1]-3">INT: mux CELL.LONG_IO_H[1] bit 3</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[22][3]" title="MAIN[22][3]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[2]-3">INT: mux CELL.LONG_IO_H[2] bit 3</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_V0[0]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.DOUBLE_V0[0] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_V1[0]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.DOUBLE_V1[0] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[18][3]" title="MAIN[18][3]">
<a href="#spartanxl-IO_N1_W-IO[0]-READBACK_I1[0]">IO[0]: ! READBACK_I1 bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[17][3]" title="MAIN[17][3]">
<a href="#spartanxl-IO_N1_W-IO[1]-READBACK_I2[0]">IO[1]: ! READBACK_I2 bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[16][3]" title="MAIN[16][3]">
<a href="#spartanxl-IO_N1_W-IO[0]-READBACK_OQ[0]">IO[0]: ! READBACK_OQ bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[13][3]" title="MAIN[13][3]">
<a href="#spartanxl-IO_N1_W-IO[0]-MUX_T[0]">IO[0]:  MUX_T bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[12][3]" title="MAIN[12][3]">
<a href="#spartanxl-IO_N1_W-IO[1]-DRIVE[0]">IO[1]:  DRIVE bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[10][3]" title="MAIN[10][3]">
<a href="#spartanxl-IO_N1_W-IO[1]-MUX_T[0]">IO[1]:  MUX_T bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[8][3]" title="MAIN[8][3]">
<a href="#spartanxl-IO_N1_W-IO[1]-IFF_CE_ENABLE_NO_IQ">IO[1]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[1]-2">INT: mux CELL.IMUX_IO_O1[1] bit 2</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[1]-3">INT: mux CELL.IMUX_IO_O1[1] bit 3</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[1]-4">INT: mux CELL.IMUX_IO_O1[1] bit 4</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[34][2]" title="MAIN[34][2]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[6]-CELL.LONG_IO_H[3]">INT: !pass CELL.SINGLE_V[6] ← CELL.LONG_IO_H[3]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[33][2]" title="MAIN[33][2]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[5]-CELL.LONG_IO_H[2]">INT: !pass CELL.SINGLE_V[5] ← CELL.LONG_IO_H[2]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[32][2]" title="MAIN[32][2]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[7]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.SINGLE_V[7] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[29][2]" title="MAIN[29][2]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[3]-CELL.OUT_IO_SN_I1_E1">INT: !pass CELL.SINGLE_V[3] ← CELL.OUT_IO_SN_I1_E1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[28][2]" title="MAIN[28][2]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[0]-3">INT: mux CELL.IMUX_IO_O1[0] bit 3</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[27][2]" title="MAIN[27][2]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[0]-0">INT: mux CELL.IMUX_IO_O1[0] bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[0]-6">INT: mux CELL.IMUX_IO_O1[0] bit 6</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[2]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.SINGLE_V[2] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[23][2]" title="MAIN[23][2]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[3]-0">INT: mux CELL.LONG_IO_H[3] bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[22][2]" title="MAIN[22][2]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[2]-0">INT: mux CELL.LONG_IO_H[2] bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[2]-1">INT: mux CELL.LONG_IO_H[2] bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[2]-2">INT: mux CELL.LONG_IO_H[2] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[1]-1">INT: mux CELL.LONG_IO_H[1] bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[17][2]" title="MAIN[17][2]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_IO_H[1]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_IO_H[1]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[16][2]" title="MAIN[16][2]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[0]-0">INT: mux CELL.LONG_IO_H[0] bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[15][2]" title="MAIN[15][2]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_IO_H[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.LONG_IO_H[0]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[14][2]" title="MAIN[14][2]">
<a href="#spartanxl-IO_N1_W-IO[0]-DRIVE[0]">IO[0]:  DRIVE bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[13][2]" title="MAIN[13][2]">
<a href="#spartanxl-IO_N1_W-IO[0]-_5V_TOLERANT">IO[0]:  _5V_TOLERANT</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[12][2]" title="MAIN[12][2]">
<a href="#spartanxl-IO_N1_W-IO[1]-_5V_TOLERANT">IO[1]:  _5V_TOLERANT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[8][2]" title="MAIN[8][2]">
<a href="#spartanxl-IO_N1_W-IO[0]-IFF_CE_ENABLE_NO_IQ">IO[0]: ! IFF_CE_ENABLE_NO_IQ</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[1]-1">INT: mux CELL.IMUX_IO_O1[1] bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[1]-6">INT: mux CELL.IMUX_IO_O1[1] bit 6</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[1]-5">INT: mux CELL.IMUX_IO_O1[1] bit 5</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[35][1]" title="MAIN[35][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[1]-2">INT: mux CELL.LONG_V[1] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[33][1]" title="MAIN[33][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[1]-0">INT: mux CELL.LONG_V[1] bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[32][1]" title="MAIN[32][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[2]-1">INT: mux CELL.LONG_V[2] bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[31][1]" title="MAIN[31][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[2]-2">INT: mux CELL.LONG_V[2] bit 2</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[30][1]" title="MAIN[30][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[2]-0">INT: mux CELL.LONG_V[2] bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[29][1]" title="MAIN[29][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[0]-1">INT: mux CELL.LONG_V[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[27][1]" title="MAIN[27][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[0]-0">INT: mux CELL.LONG_V[0] bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[0]-2">INT: mux CELL.LONG_V[0] bit 2</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[6]-CELL.OUT_IO_SN_I1[0]">INT: !pass CELL.SINGLE_V[6] ← CELL.OUT_IO_SN_I1[0]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#spartanxl-IO_N1_W-INT-progbuf-CELL.LONG_H[2]-CELL.SINGLE_V[3]">INT: !buffer CELL.LONG_H[2] ← CELL.SINGLE_V[3]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[23][1]" title="MAIN[23][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[0]-5">INT: mux CELL.IMUX_IO_OK[0] bit 5</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[22][1]" title="MAIN[22][1]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[0]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.SINGLE_V[0] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[0]-2">INT: mux CELL.IMUX_IO_IK[0] bit 2</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[0]-3">INT: mux CELL.IMUX_IO_IK[0] bit 3</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[0]-4">INT: mux CELL.IMUX_IO_IK[0] bit 4</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[18][1]" title="MAIN[18][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[0]-5">INT: mux CELL.IMUX_IO_IK[0] bit 5</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[17][1]" title="MAIN[17][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[1]-0">INT: mux CELL.IMUX_IO_IK[1] bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[16][1]" title="MAIN[16][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[1]-1">INT: mux CELL.IMUX_IO_IK[1] bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[15][1]" title="MAIN[15][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[1]-2">INT: mux CELL.IMUX_IO_IK[1] bit 2</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[14][1]" title="MAIN[14][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[1]-3">INT: mux CELL.IMUX_IO_IK[1] bit 3</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[13][1]" title="MAIN[13][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[1]-0">INT: mux CELL.IMUX_IO_OK[1] bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[12][1]" title="MAIN[12][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[1]-2">INT: mux CELL.IMUX_IO_OK[1] bit 2</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[11][1]" title="MAIN[11][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[1]-1">INT: mux CELL.IMUX_IO_OK[1] bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[10][1]" title="MAIN[10][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[1]-3">INT: mux CELL.IMUX_IO_OK[1] bit 3</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[9][1]" title="MAIN[9][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[5]-1">INT: mux CELL.LONG_V[5] bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[8][1]" title="MAIN[8][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[5]-2">INT: mux CELL.LONG_V[5] bit 2</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[6][1]" title="MAIN[6][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[3]-2">INT: mux CELL.LONG_V[3] bit 2</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[5][1]" title="MAIN[5][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[4]-2">INT: mux CELL.LONG_V[4] bit 2</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[4][1]" title="MAIN[4][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[3]-1">INT: mux CELL.LONG_IO_H[3] bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_O1[1]-0">INT: mux CELL.IMUX_IO_O1[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[35][0]" title="MAIN[35][0]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[4]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.SINGLE_V[4] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[34][0]" title="MAIN[34][0]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[1]-1">INT: mux CELL.LONG_V[1] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[32][0]" title="MAIN[32][0]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[5]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_V[5] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[31][0]" title="MAIN[31][0]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_V0[1]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.DOUBLE_V0[1] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[30][0]" title="MAIN[30][0]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.DOUBLE_V1[1]-CELL.OUT_IO_SN_I2_E1">INT: !pass CELL.DOUBLE_V1[1] ← CELL.OUT_IO_SN_I2_E1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[28][0]" title="MAIN[28][0]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[0]-1">INT: mux CELL.IMUX_IO_OK[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[0]-0">INT: mux CELL.IMUX_IO_OK[0] bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[0]-2">INT: mux CELL.IMUX_IO_OK[0] bit 2</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[0]-3">INT: mux CELL.IMUX_IO_OK[0] bit 3</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[23][0]" title="MAIN[23][0]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[0]-4">INT: mux CELL.IMUX_IO_OK[0] bit 4</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[22][0]" title="MAIN[22][0]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[1]-CELL.OUT_IO_SN_I2[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.OUT_IO_SN_I2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[0]-1">INT: mux CELL.IMUX_IO_IK[0] bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[0]-0">INT: mux CELL.IMUX_IO_IK[0] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[16][0]" title="MAIN[16][0]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[1]-5">INT: mux CELL.IMUX_IO_IK[1] bit 5</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[14][0]" title="MAIN[14][0]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_IK[1]-4">INT: mux CELL.IMUX_IO_IK[1] bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[11][0]" title="MAIN[11][0]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[1]-5">INT: mux CELL.IMUX_IO_OK[1] bit 5</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[10][0]" title="MAIN[10][0]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.IMUX_IO_OK[1]-4">INT: mux CELL.IMUX_IO_OK[1] bit 4</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[8][0]" title="MAIN[8][0]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[5]-0">INT: mux CELL.LONG_V[5] bit 0</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[7][0]" title="MAIN[7][0]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[3]-1">INT: mux CELL.LONG_V[3] bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[6][0]" title="MAIN[6][0]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[3]-0">INT: mux CELL.LONG_V[3] bit 0</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[4][0]" title="MAIN[4][0]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_IO_H[0]-1">INT: mux CELL.LONG_IO_H[0] bit 1</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[2][0]" title="MAIN[2][0]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[4]-1">INT: mux CELL.LONG_V[4] bit 1</a>
</td>
<td id="spartanxl-IO_N1_W-bit-MAIN[1][0]" title="MAIN[1][0]">
<a href="#spartanxl-IO_N1_W-INT-mux-CELL.LONG_V[4]-0">INT: mux CELL.LONG_V[4] bit 0</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W rect MAIN_S</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN_S[28][9]" title="MAIN_S[28][9]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[3]-CELL.LONG_H[2]">INT: !pass CELL.SINGLE_V[3] ← CELL.LONG_H[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN_S[29][8]" title="MAIN_S[29][8]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[2]-CELL.LONG_H[1]">INT: !pass CELL.SINGLE_V[2] ← CELL.LONG_H[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN_S[25][8]" title="MAIN_S[25][8]">
<a href="#spartanxl-IO_N1_W-INT-progbuf-CELL.LONG_H[1]-CELL.SINGLE_V[2]">INT: !buffer CELL.LONG_H[1] ← CELL.SINGLE_V[2]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN_S[23][8]" title="MAIN_S[23][8]">
<a href="#spartanxl-IO_N1_W-INT-pass-CELL.SINGLE_V[1]-CELL.LONG_H[0]">INT: !pass CELL.SINGLE_V[1] ← CELL.LONG_H[0]</a>
</td>
<td>-</td>
<td id="spartanxl-IO_N1_W-bit-MAIN_S[21][8]" title="MAIN_S[21][8]">
<a href="#spartanxl-IO_N1_W-INT-progbuf-CELL.LONG_H[0]-CELL.SINGLE_V[1]">INT: !buffer CELL.LONG_H[0] ← CELL.SINGLE_V[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W rect MAIN_E</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="36">Frame</th></tr>

<tr>
<th>F35</th>
<th>F34</th>
<th>F33</th>
<th>F32</th>
<th>F31</th>
<th>F30</th>
<th>F29</th>
<th>F28</th>
<th>F27</th>
<th>F26</th>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartanxl IO_N1_W rect MAIN_W</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="26">Frame</th></tr>

<tr>
<th>F25</th>
<th>F24</th>
<th>F23</th>
<th>F22</th>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../xc4000/spartanxl/clb.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../xc4000/spartanxl/corner.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../xc4000/spartanxl/clb.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../xc4000/spartanxl/corner.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
