#! /nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/bin/vvp -v
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x5b24730 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
v0x5c81250_0 .var "clk", 0 0;
v0x5c812f0_0 .var "reset", 0 0;
S_0x5b0f540 .scope module, "processor" "top" 2 11, 3 1 0, S_0x5b24730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x5c80aa0_0 .net "DataAdrM", 31 0, v0x5c6d7a0_0;  1 drivers
v0x5c80b80_0 .net "InstrF", 31 0, L_0x5ca2700;  1 drivers
v0x5c80cd0_0 .net "MemWriteM", 0 0, L_0x5c85c80;  1 drivers
v0x5c80d70_0 .net "PCF", 31 0, v0x5c74550_0;  1 drivers
v0x5c80e10_0 .net "ReadDataM", 31 0, L_0x5ca2950;  1 drivers
v0x5c80f60_0 .net "WriteDataM", 31 0, v0x5c7a250_0;  1 drivers
v0x5c810b0_0 .net "clk", 0 0, v0x5c81250_0;  1 drivers
v0x5c81150_0 .net "reset", 0 0, v0x5c812f0_0;  1 drivers
S_0x5b10fc0 .scope module, "DataMem" "DataMemory" 3 46, 4 1 0, S_0x5b0f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data";
L_0x5ca2950 .functor BUFZ 32, L_0x5ca2770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5bff7c0 .array "RAM", 0 2097151, 31 0;
v0x5bfdf70_0 .net *"_ivl_0", 31 0, L_0x5ca2770;  1 drivers
v0x5bfe040_0 .net *"_ivl_3", 20 0, L_0x5ca2810;  1 drivers
v0x5c01240_0 .net *"_ivl_4", 22 0, L_0x5ca28b0;  1 drivers
L_0x793bb4d9a0f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c01340_0 .net *"_ivl_7", 1 0, L_0x793bb4d9a0f8;  1 drivers
v0x5b0f400_0 .net "address", 31 0, v0x5c6d7a0_0;  alias, 1 drivers
v0x5b0ee40_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c58130_0 .net "read_data", 31 0, L_0x5ca2950;  alias, 1 drivers
v0x5c58210_0 .net "we", 0 0, L_0x5c85c80;  alias, 1 drivers
v0x5c582d0_0 .net "write_data", 31 0, v0x5c7a250_0;  alias, 1 drivers
E_0x5b87e50 .event posedge, v0x5b0ee40_0;
L_0x5ca2770 .array/port v0x5bff7c0, L_0x5ca28b0;
L_0x5ca2810 .part v0x5c6d7a0_0, 2, 21;
L_0x5ca28b0 .concat [ 21 2 0 0], L_0x5ca2810, L_0x793bb4d9a0f8;
S_0x5c58450 .scope module, "InstrMem" "InstructionMemory" 3 37, 5 1 0, S_0x5b0f540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x5ca2700 .functor BUFZ 32, L_0x5ca2520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5c58600 .array "RAM", 0 2097151, 31 0;
v0x5c586e0_0 .net *"_ivl_0", 31 0, L_0x5ca2520;  1 drivers
v0x5c587c0_0 .net *"_ivl_3", 20 0, L_0x5ca25c0;  1 drivers
v0x5c58880_0 .net *"_ivl_4", 22 0, L_0x5ca2660;  1 drivers
L_0x793bb4d9a0b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c58960_0 .net *"_ivl_7", 1 0, L_0x793bb4d9a0b0;  1 drivers
v0x5c58a90_0 .net "address", 31 0, v0x5c74550_0;  alias, 1 drivers
v0x5c58b70_0 .net "instruction", 31 0, L_0x5ca2700;  alias, 1 drivers
L_0x5ca2520 .array/port v0x5c58600, L_0x5ca2660;
L_0x5ca25c0 .part v0x5c74550_0, 2, 21;
L_0x5ca2660 .concat [ 21 2 0 0], L_0x5ca25c0, L_0x793bb4d9a0b0;
S_0x5c58cb0 .scope module, "arm" "arm" 3 22, 6 1 0, S_0x5b0f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PCF";
    .port_info 3 /INPUT 32 "InstrF";
    .port_info 4 /OUTPUT 1 "MemWriteM";
    .port_info 5 /OUTPUT 32 "ALUOutM";
    .port_info 6 /OUTPUT 32 "WriteDataM";
    .port_info 7 /INPUT 32 "ReadDataM";
P_0x5c58e90 .param/l "ALUCONTROL_WIDTH" 1 6 11, +C4<00000000000000000000000000000101>;
P_0x5c58ed0 .param/l "ALU_FLAGS_WIDTH" 1 6 12, +C4<00000000000000000000000000000101>;
v0x5c7d990_0 .net "ALUControlE", 4 0, L_0x5c84480;  1 drivers
v0x5c7ee80_0 .net "ALUFlagsE", 4 0, L_0x5ca1400;  1 drivers
v0x5c7ef40_0 .net "ALUOutM", 31 0, v0x5c6d7a0_0;  alias, 1 drivers
v0x5c7efe0_0 .net "ALUSrcE", 0 0, L_0x5c843e0;  1 drivers
v0x5c7f080_0 .net "BranchTakenE", 0 0, L_0x5c856e0;  1 drivers
RS_0x793bb4de2768 .resolv tri, L_0x5c84640, L_0x5c84950;
v0x5c7f1b0_0 .net8 "CarryE", 0 0, RS_0x793bb4de2768;  2 drivers
v0x5c7f250_0 .net "FlushD", 0 0, L_0x5ca22d0;  1 drivers
v0x5c7f2f0_0 .net "FlushE", 0 0, L_0x5ca20d0;  1 drivers
v0x5c7f390_0 .net "ForwardAE", 1 0, v0x5c7dd30_0;  1 drivers
v0x5c7f4e0_0 .net "ForwardBE", 1 0, v0x5c7de20_0;  1 drivers
v0x5c7f5a0_0 .net "ImmSrcD", 1 0, L_0x5c81d10;  1 drivers
v0x5c7f660_0 .net "InstrD", 31 0, v0x5c70a60_0;  1 drivers
v0x5c7f720_0 .net "InstrF", 31 0, L_0x5ca2700;  alias, 1 drivers
v0x5c7f7e0_0 .net "Match_12D_E", 0 0, L_0x5ca1df0;  1 drivers
v0x5c7f880_0 .net "Match_1E_M", 0 0, L_0x5ca1910;  1 drivers
v0x5c7f920_0 .net "Match_1E_W", 0 0, L_0x5ca19b0;  1 drivers
v0x5c7f9c0_0 .net "Match_2E_M", 0 0, L_0x5ca1a50;  1 drivers
v0x5c7fa60_0 .net "Match_2E_W", 0 0, L_0x5ca1b80;  1 drivers
v0x5c7fb00_0 .net "MemWriteM", 0 0, L_0x5c85c80;  alias, 1 drivers
v0x5c7fbf0_0 .net "MemtoRegE", 0 0, L_0x5c84190;  1 drivers
v0x5c7fce0_0 .net "MemtoRegW", 0 0, L_0x5c86540;  1 drivers
v0x5c7fd80_0 .net "PCF", 31 0, v0x5c74550_0;  alias, 1 drivers
v0x5c7fe40_0 .net "PCSrcW", 0 0, L_0x5c86880;  1 drivers
v0x5c7ff70_0 .net "PCWrPendingF", 0 0, L_0x5c86990;  1 drivers
v0x5c80010_0 .net "ReadDataM", 31 0, L_0x5ca2950;  alias, 1 drivers
v0x5c800d0_0 .net "RegSrcD", 1 0, L_0x5c819a0;  1 drivers
v0x5c80190_0 .net "RegWriteM", 0 0, L_0x5c85f90;  1 drivers
v0x5c80280_0 .net "RegWriteW", 0 0, L_0x5c86670;  1 drivers
v0x5c803b0_0 .net "StallD", 0 0, L_0x5ca1ed0;  1 drivers
v0x5c80450_0 .net "StallF", 0 0, L_0x5ca1f40;  1 drivers
v0x5c80540_0 .net "WriteDataM", 31 0, v0x5c7a250_0;  alias, 1 drivers
v0x5c80600_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c806a0_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
L_0x5c86a50 .part v0x5c70a60_0, 12, 20;
S_0x5c59170 .scope module, "Control_unit" "controller" 6 41, 7 1 0, S_0x5c58cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "InstrD";
    .port_info 3 /INPUT 5 "ALUFlagsE";
    .port_info 4 /OUTPUT 2 "RegSrcD";
    .port_info 5 /OUTPUT 2 "ImmSrcD";
    .port_info 6 /OUTPUT 1 "ALUSrcE";
    .port_info 7 /OUTPUT 1 "BranchTakenE";
    .port_info 8 /OUTPUT 5 "ALUControlE";
    .port_info 9 /OUTPUT 1 "CarryE";
    .port_info 10 /OUTPUT 1 "MemWriteM";
    .port_info 11 /OUTPUT 1 "MemtoRegW";
    .port_info 12 /OUTPUT 1 "PCSrcW";
    .port_info 13 /OUTPUT 1 "RegWriteW";
    .port_info 14 /OUTPUT 1 "RegWriteM";
    .port_info 15 /OUTPUT 1 "MemtoRegE";
    .port_info 16 /OUTPUT 1 "PCWrPendingF";
    .port_info 17 /INPUT 1 "FlushE";
P_0x5c58f70 .param/l "ALUCONTROL_WIDTH" 1 7 21, +C4<00000000000000000000000000000101>;
P_0x5c58fb0 .param/l "ALU_FLAGS_WIDTH" 1 7 22, +C4<00000000000000000000000000000101>;
L_0x5c816c0 .functor NOT 1, L_0x5c81590, C4<0>, C4<0>, C4<0>;
L_0x5c82480 .functor NOT 1, L_0x5c81590, C4<0>, C4<0>, C4<0>;
L_0x5c822d0 .functor AND 1, L_0x5c835b0, L_0x5c826f0, C4<1>, C4<1>;
L_0x5c83860 .functor OR 1, L_0x5c822d0, L_0x5c82f70, C4<0>, C4<0>;
L_0x5c856e0 .functor AND 1, L_0x5c83cd0, v0x5c59c90_0, C4<1>, C4<1>;
L_0x5c85830 .functor AND 1, L_0x5c83f50, v0x5c59c90_0, C4<1>, C4<1>;
L_0x5c858e0 .functor AND 1, L_0x5c83dc0, v0x5c59c90_0, C4<1>, C4<1>;
L_0x5c859a0 .functor AND 1, L_0x5c83ff0, v0x5c59c90_0, C4<1>, C4<1>;
L_0x5c86920 .functor OR 1, L_0x5c83860, L_0x5c83ff0, C4<0>, C4<0>;
L_0x5c86990 .functor OR 1, L_0x5c86920, L_0x5c86180, C4<0>, C4<0>;
v0x5c5d9f0_0 .var "ALUControlD", 4 0;
v0x5c5daf0_0 .net "ALUControlE", 4 0, L_0x5c84480;  alias, 1 drivers
v0x5c5dbd0_0 .net "ALUFlagsE", 4 0, L_0x5ca1400;  alias, 1 drivers
v0x5c5dca0_0 .net "ALUOpD", 0 0, L_0x5c83310;  1 drivers
v0x5c5dd40_0 .net "ALUSrcD", 0 0, L_0x5c82020;  1 drivers
v0x5c5de50_0 .net "ALUSrcE", 0 0, L_0x5c843e0;  alias, 1 drivers
v0x5c5df10_0 .net "BranchD", 0 0, L_0x5c82f70;  1 drivers
v0x5c5dfd0_0 .net "BranchE", 0 0, L_0x5c83cd0;  1 drivers
v0x5c5e090_0 .net "BranchTakenE", 0 0, L_0x5c856e0;  alias, 1 drivers
o0x793bb4de3248 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c5e150_0 .net "CarryD", 0 0, o0x793bb4de3248;  0 drivers
v0x5c5e210_0 .net8 "CarryE", 0 0, RS_0x793bb4de2768;  alias, 2 drivers
v0x5c5e2b0_0 .net "CondE", 3 0, v0x5c5b320_0;  1 drivers
v0x5c5e350_0 .net "CondExE", 0 0, v0x5c59c90_0;  1 drivers
v0x5c5e3f0_0 .var "FlagWriteD", 1 0;
v0x5c5e4b0_0 .net "FlagWriteE", 1 0, L_0x5c83b00;  1 drivers
v0x5c5e5a0_0 .net "FlagsE", 3 0, v0x5c5ba00_0;  1 drivers
v0x5c5e690_0 .net "FlagsNextE", 3 0, L_0x5c850e0;  1 drivers
v0x5c5e7a0_0 .net "FlushE", 0 0, L_0x5ca20d0;  alias, 1 drivers
v0x5c5e840_0 .net "ImmSrcD", 1 0, L_0x5c81d10;  alias, 1 drivers
v0x5c5e900_0 .net "InstrD", 31 12, L_0x5c86a50;  1 drivers
v0x5c5e9e0_0 .net "MemWriteD", 0 0, L_0x5c82b40;  1 drivers
v0x5c5eaa0_0 .net "MemWriteE", 0 0, L_0x5c83dc0;  1 drivers
v0x5c5eb60_0 .net "MemWriteGatedE", 0 0, L_0x5c858e0;  1 drivers
v0x5c5ec20_0 .net "MemWriteM", 0 0, L_0x5c85c80;  alias, 1 drivers
v0x5c5ecc0_0 .net "MemtoRegD", 0 0, L_0x5c82340;  1 drivers
v0x5c5ed60_0 .net "MemtoRegE", 0 0, L_0x5c84190;  alias, 1 drivers
v0x5c5ee20_0 .net "MemtoRegM", 0 0, L_0x5c85ef0;  1 drivers
v0x5c5eee0_0 .net "MemtoRegW", 0 0, L_0x5c86540;  alias, 1 drivers
v0x5c5efa0_0 .net "PCSrcD", 0 0, L_0x5c83860;  1 drivers
v0x5c5f060_0 .net "PCSrcE", 0 0, L_0x5c83ff0;  1 drivers
v0x5c5f120_0 .net "PCSrcGatedE", 0 0, L_0x5c859a0;  1 drivers
v0x5c5f1e0_0 .net "PCSrcM", 0 0, L_0x5c86180;  1 drivers
v0x5c5f2a0_0 .net "PCSrcW", 0 0, L_0x5c86880;  alias, 1 drivers
v0x5c5f570_0 .net "PCWrPendingF", 0 0, L_0x5c86990;  alias, 1 drivers
v0x5c5f630_0 .net "RegSrcD", 1 0, L_0x5c819a0;  alias, 1 drivers
v0x5c5f710_0 .net "RegWriteD", 0 0, L_0x5c826f0;  1 drivers
v0x5c5f7d0_0 .net "RegWriteE", 0 0, L_0x5c83f50;  1 drivers
v0x5c5f890_0 .net "RegWriteGatedE", 0 0, L_0x5c85830;  1 drivers
v0x5c5f950_0 .net "RegWriteM", 0 0, L_0x5c85f90;  alias, 1 drivers
v0x5c5fa10_0 .net "RegWriteW", 0 0, L_0x5c86670;  alias, 1 drivers
L_0x793bb4d99060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5c5fad0_0 .net/2u *"_ivl_10", 1 0, L_0x793bb4d99060;  1 drivers
v0x5c5fbb0_0 .net *"_ivl_12", 0 0, L_0x5c816c0;  1 drivers
L_0x793bb4d990a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c5fc90_0 .net/2u *"_ivl_14", 0 0, L_0x793bb4d990a8;  1 drivers
v0x5c5fd70_0 .net *"_ivl_142", 0 0, L_0x5c86920;  1 drivers
v0x5c5fe50_0 .net *"_ivl_16", 1 0, L_0x5c81730;  1 drivers
v0x5c5ff30_0 .net *"_ivl_18", 1 0, L_0x5c817d0;  1 drivers
L_0x793bb4d990f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c60010_0 .net/2u *"_ivl_22", 1 0, L_0x793bb4d990f0;  1 drivers
L_0x793bb4d99138 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5c600f0_0 .net/2u *"_ivl_24", 1 0, L_0x793bb4d99138;  1 drivers
L_0x793bb4d99180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5c601d0_0 .net/2u *"_ivl_26", 1 0, L_0x793bb4d99180;  1 drivers
v0x5c602b0_0 .net *"_ivl_28", 1 0, L_0x5c81b80;  1 drivers
L_0x793bb4d991c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c60390_0 .net/2u *"_ivl_32", 0 0, L_0x793bb4d991c8;  1 drivers
L_0x793bb4d99210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5c60470_0 .net/2u *"_ivl_34", 0 0, L_0x793bb4d99210;  1 drivers
v0x5c60550_0 .net *"_ivl_36", 0 0, L_0x5c81e90;  1 drivers
L_0x793bb4d99258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c60630_0 .net/2u *"_ivl_40", 0 0, L_0x793bb4d99258;  1 drivers
L_0x793bb4d992a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c60710_0 .net/2u *"_ivl_42", 0 0, L_0x793bb4d992a0;  1 drivers
v0x5c607f0_0 .net *"_ivl_44", 0 0, L_0x5c82230;  1 drivers
L_0x793bb4d992e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5c608d0_0 .net/2u *"_ivl_48", 0 0, L_0x793bb4d992e8;  1 drivers
L_0x793bb4d99330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c609b0_0 .net/2u *"_ivl_50", 0 0, L_0x793bb4d99330;  1 drivers
v0x5c60a90_0 .net *"_ivl_52", 0 0, L_0x5c82480;  1 drivers
v0x5c60b70_0 .net *"_ivl_54", 0 0, L_0x5c82580;  1 drivers
L_0x793bb4d99378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c60c50_0 .net/2u *"_ivl_58", 0 0, L_0x793bb4d99378;  1 drivers
L_0x793bb4d993c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5c60d30_0 .net/2u *"_ivl_60", 0 0, L_0x793bb4d993c0;  1 drivers
L_0x793bb4d99408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c60e10_0 .net/2u *"_ivl_62", 0 0, L_0x793bb4d99408;  1 drivers
L_0x793bb4d99450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5c60ef0_0 .net/2u *"_ivl_64", 0 0, L_0x793bb4d99450;  1 drivers
v0x5c60fd0_0 .net *"_ivl_66", 0 0, L_0x5c82830;  1 drivers
v0x5c614c0_0 .net *"_ivl_68", 0 0, L_0x5c82a00;  1 drivers
L_0x793bb4d99498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c615a0_0 .net/2u *"_ivl_72", 0 0, L_0x793bb4d99498;  1 drivers
L_0x793bb4d994e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5c61680_0 .net/2u *"_ivl_74", 0 0, L_0x793bb4d994e0;  1 drivers
L_0x793bb4d99528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c61760_0 .net/2u *"_ivl_76", 0 0, L_0x793bb4d99528;  1 drivers
v0x5c61840_0 .net *"_ivl_78", 0 0, L_0x5c82d20;  1 drivers
L_0x793bb4d99018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c61920_0 .net/2u *"_ivl_8", 1 0, L_0x793bb4d99018;  1 drivers
L_0x793bb4d99570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5c61a00_0 .net/2u *"_ivl_82", 0 0, L_0x793bb4d99570;  1 drivers
L_0x793bb4d995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c61ae0_0 .net/2u *"_ivl_84", 0 0, L_0x793bb4d995b8;  1 drivers
L_0x793bb4d99600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c61bc0_0 .net/2u *"_ivl_86", 0 0, L_0x793bb4d99600;  1 drivers
v0x5c61ca0_0 .net *"_ivl_88", 0 0, L_0x5c82be0;  1 drivers
v0x5c61d80_0 .net *"_ivl_93", 3 0, L_0x5c83510;  1 drivers
L_0x793bb4d99648 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5c61e60_0 .net/2u *"_ivl_94", 3 0, L_0x793bb4d99648;  1 drivers
v0x5c61f40_0 .net *"_ivl_96", 0 0, L_0x5c835b0;  1 drivers
v0x5c62000_0 .net *"_ivl_98", 0 0, L_0x5c822d0;  1 drivers
v0x5c620e0_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c62180_0 .net "is_alu_src", 0 0, L_0x5c814f0;  1 drivers
v0x5c62240_0 .net "is_branch", 0 0, L_0x5c81450;  1 drivers
v0x5c62300_0 .net "is_data_op", 0 0, L_0x5c813b0;  1 drivers
v0x5c623c0_0 .net "modifies_memory", 0 0, L_0x5c81590;  1 drivers
v0x5c62480_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
E_0x5c4f5c0 .event anyedge, v0x5c5dca0_0, v0x5c5e900_0, v0x5c5d9f0_0;
L_0x5c813b0 .part L_0x5c86a50, 15, 1;
L_0x5c81450 .part L_0x5c86a50, 14, 1;
L_0x5c814f0 .part L_0x5c86a50, 13, 1;
L_0x5c81590 .part L_0x5c86a50, 8, 1;
L_0x5c81730 .concat [ 1 1 0 0], L_0x793bb4d990a8, L_0x5c816c0;
L_0x5c817d0 .functor MUXZ 2, L_0x5c81730, L_0x793bb4d99060, L_0x5c81450, C4<>;
L_0x5c819a0 .functor MUXZ 2, L_0x5c817d0, L_0x793bb4d99018, L_0x5c813b0, C4<>;
L_0x5c81b80 .functor MUXZ 2, L_0x793bb4d99180, L_0x793bb4d99138, L_0x5c81450, C4<>;
L_0x5c81d10 .functor MUXZ 2, L_0x5c81b80, L_0x793bb4d990f0, L_0x5c813b0, C4<>;
L_0x5c81e90 .functor MUXZ 1, L_0x793bb4d99210, L_0x793bb4d991c8, L_0x5c81450, C4<>;
L_0x5c82020 .functor MUXZ 1, L_0x5c81e90, L_0x5c814f0, L_0x5c813b0, C4<>;
L_0x5c82230 .functor MUXZ 1, L_0x5c81590, L_0x793bb4d992a0, L_0x5c81450, C4<>;
L_0x5c82340 .functor MUXZ 1, L_0x5c82230, L_0x793bb4d99258, L_0x5c813b0, C4<>;
L_0x5c82580 .functor MUXZ 1, L_0x5c82480, L_0x793bb4d99330, L_0x5c81450, C4<>;
L_0x5c826f0 .functor MUXZ 1, L_0x5c82580, L_0x793bb4d992e8, L_0x5c813b0, C4<>;
L_0x5c82830 .functor MUXZ 1, L_0x793bb4d99450, L_0x793bb4d99408, L_0x5c81590, C4<>;
L_0x5c82a00 .functor MUXZ 1, L_0x5c82830, L_0x793bb4d993c0, L_0x5c81450, C4<>;
L_0x5c82b40 .functor MUXZ 1, L_0x5c82a00, L_0x793bb4d99378, L_0x5c813b0, C4<>;
L_0x5c82d20 .functor MUXZ 1, L_0x793bb4d99528, L_0x793bb4d994e0, L_0x5c81450, C4<>;
L_0x5c82f70 .functor MUXZ 1, L_0x5c82d20, L_0x793bb4d99498, L_0x5c813b0, C4<>;
L_0x5c82be0 .functor MUXZ 1, L_0x793bb4d99600, L_0x793bb4d995b8, L_0x5c81450, C4<>;
L_0x5c83310 .functor MUXZ 1, L_0x5c82be0, L_0x793bb4d99570, L_0x5c813b0, C4<>;
L_0x5c83510 .part L_0x5c86a50, 0, 4;
L_0x5c835b0 .cmp/eq 4, L_0x5c83510, L_0x793bb4d99648;
LS_0x5c83970_0_0 .concat [ 1 1 1 1], L_0x5c82340, L_0x5c83860, L_0x5c826f0, L_0x5c82b40;
LS_0x5c83970_0_4 .concat [ 1 2 0 0], L_0x5c82f70, v0x5c5e3f0_0;
L_0x5c83970 .concat [ 4 3 0 0], LS_0x5c83970_0_0, LS_0x5c83970_0_4;
L_0x5c83b00 .part v0x5c5c2b0_0, 5, 2;
L_0x5c83cd0 .part v0x5c5c2b0_0, 4, 1;
L_0x5c83dc0 .part v0x5c5c2b0_0, 3, 1;
L_0x5c83f50 .part v0x5c5c2b0_0, 2, 1;
L_0x5c83ff0 .part v0x5c5c2b0_0, 1, 1;
L_0x5c84190 .part v0x5c5c2b0_0, 0, 1;
L_0x5c84230 .concat [ 1 5 1 0], o0x793bb4de3248, v0x5c5d9f0_0, L_0x5c82020;
L_0x5c843e0 .part v0x5c5ca40_0, 6, 1;
L_0x5c84480 .part v0x5c5ca40_0, 1, 5;
L_0x5c84640 .part v0x5c5ca40_0, 0, 1;
L_0x5c846e0 .part L_0x5c86a50, 16, 4;
L_0x5c85ab0 .concat [ 1 1 1 1], L_0x5c859a0, L_0x5c85830, L_0x5c84190, L_0x5c858e0;
L_0x5c85c80 .part v0x5c5d0e0_0, 3, 1;
L_0x5c85ef0 .part v0x5c5d0e0_0, 2, 1;
L_0x5c85f90 .part v0x5c5d0e0_0, 1, 1;
L_0x5c86180 .part v0x5c5d0e0_0, 0, 1;
L_0x5c862b0 .concat [ 1 1 1 0], L_0x5c86180, L_0x5c85f90, L_0x5c85ef0;
L_0x5c86540 .part v0x5c5d7b0_0, 2, 1;
L_0x5c86670 .part v0x5c5d7b0_0, 1, 1;
L_0x5c86880 .part v0x5c5d7b0_0, 0, 1;
S_0x5c59700 .scope module, "Cond" "conditional" 7 163, 8 1 0, S_0x5c59170;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /INPUT 5 "ALUFlags";
    .port_info 3 /INPUT 2 "FlagsWrite";
    .port_info 4 /OUTPUT 1 "CondEx";
    .port_info 5 /OUTPUT 4 "FlagsNext";
    .port_info 6 /OUTPUT 1 "carry";
P_0x5c59900 .param/l "ALU_FLAGS_WIDTH" 1 8 10, +C4<00000000000000000000000000000101>;
L_0x5c845c0 .functor BUFZ 4, v0x5c5ba00_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5c84b20 .functor XNOR 1, L_0x5c84520, L_0x5c849f0, C4<0>, C4<0>;
L_0x5c84c30 .functor AND 1, L_0x5c84b90, v0x5c59c90_0, C4<1>, C4<1>;
L_0x5c85300 .functor AND 1, L_0x5c851d0, v0x5c59c90_0, C4<1>, C4<1>;
v0x5c59ab0_0 .net "ALUFlags", 4 0, L_0x5ca1400;  alias, 1 drivers
v0x5c59bb0_0 .net "Cond", 3 0, v0x5c5b320_0;  alias, 1 drivers
v0x5c59c90_0 .var "CondEx", 0 0;
v0x5c59d60_0 .net "Flags", 3 0, v0x5c5ba00_0;  alias, 1 drivers
v0x5c59e40_0 .net "FlagsNext", 3 0, L_0x5c850e0;  alias, 1 drivers
v0x5c59f70_0 .net "FlagsWrite", 1 0, L_0x5c83b00;  alias, 1 drivers
v0x5c5a050_0 .net *"_ivl_12", 0 0, L_0x5c84b90;  1 drivers
v0x5c5a130_0 .net *"_ivl_13", 0 0, L_0x5c84c30;  1 drivers
v0x5c5a210_0 .net *"_ivl_16", 1 0, L_0x5c84d40;  1 drivers
v0x5c5a2f0_0 .net *"_ivl_18", 1 0, L_0x5c84e20;  1 drivers
v0x5c5a3d0_0 .net *"_ivl_19", 1 0, L_0x5c84f50;  1 drivers
v0x5c5a4b0_0 .net *"_ivl_25", 0 0, L_0x5c851d0;  1 drivers
v0x5c5a590_0 .net *"_ivl_26", 0 0, L_0x5c85300;  1 drivers
v0x5c5a670_0 .net *"_ivl_29", 1 0, L_0x5c853a0;  1 drivers
v0x5c5a750_0 .net *"_ivl_31", 1 0, L_0x5c85440;  1 drivers
v0x5c5a830_0 .net *"_ivl_32", 1 0, L_0x5c85550;  1 drivers
v0x5c5a910_0 .net *"_ivl_6", 3 0, L_0x5c845c0;  1 drivers
v0x5c5a9f0_0 .net8 "carry", 0 0, RS_0x793bb4de2768;  alias, 2 drivers
v0x5c5aab0_0 .net "ge", 0 0, L_0x5c84b20;  1 drivers
v0x5c5ab70_0 .net "neg", 0 0, L_0x5c84520;  1 drivers
v0x5c5ac30_0 .net "overflow", 0 0, L_0x5c849f0;  1 drivers
v0x5c5acf0_0 .net "zero", 0 0, L_0x5c848b0;  1 drivers
E_0x5c4f580/0 .event anyedge, v0x5c59bb0_0, v0x5c5acf0_0, v0x5c5a9f0_0, v0x5c5ab70_0;
E_0x5c4f580/1 .event anyedge, v0x5c5ac30_0, v0x5c5aab0_0;
E_0x5c4f580 .event/or E_0x5c4f580/0, E_0x5c4f580/1;
L_0x5c84520 .part L_0x5c845c0, 3, 1;
L_0x5c848b0 .part L_0x5c845c0, 2, 1;
L_0x5c84950 .part L_0x5c845c0, 1, 1;
L_0x5c849f0 .part L_0x5c845c0, 0, 1;
L_0x5c84b90 .part L_0x5c83b00, 1, 1;
L_0x5c84d40 .part L_0x5ca1400, 2, 2;
L_0x5c84e20 .part v0x5c5ba00_0, 2, 2;
L_0x5c84f50 .functor MUXZ 2, L_0x5c84e20, L_0x5c84d40, L_0x5c84c30, C4<>;
L_0x5c850e0 .concat8 [ 2 2 0 0], L_0x5c85550, L_0x5c84f50;
L_0x5c851d0 .part L_0x5c83b00, 0, 1;
L_0x5c853a0 .part L_0x5ca1400, 0, 2;
L_0x5c85440 .part v0x5c5ba00_0, 0, 2;
L_0x5c85550 .functor MUXZ 2, L_0x5c85440, L_0x5c853a0, L_0x5c85300, C4<>;
S_0x5c5aed0 .scope module, "condregE" "registro_flanco_positivo" 7 149, 9 66 0, S_0x5c59170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x5c5b080 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x5c5b170_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c5b260_0 .net "d", 3 0, L_0x5c846e0;  1 drivers
v0x5c5b320_0 .var "q", 3 0;
v0x5c5b420_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
E_0x5c4f650 .event posedge, v0x5c5b420_0, v0x5b0ee40_0;
S_0x5c5b570 .scope module, "flagsreg" "registro_flanco_positivo" 7 157, 9 66 0, S_0x5c59170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x5c5b750 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x5c5b850_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c5b940_0 .net "d", 3 0, L_0x5c850e0;  alias, 1 drivers
v0x5c5ba00_0 .var "q", 3 0;
v0x5c5bb00_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
S_0x5c5bc20 .scope module, "flushedregsE" "registro_flanco_positivo_habilitacion_limpieza" 7 131, 9 25 0, S_0x5c59170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 7 "d";
    .port_info 5 /OUTPUT 7 "q";
P_0x5c5be00 .param/l "WIDTH" 0 9 33, +C4<00000000000000000000000000000111>;
v0x5c5bf80_0 .net "clear", 0 0, L_0x5ca20d0;  alias, 1 drivers
v0x5c5c060_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c5c120_0 .net "d", 6 0, L_0x5c83970;  1 drivers
L_0x793bb4d99690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5c5c1f0_0 .net "en", 0 0, L_0x793bb4d99690;  1 drivers
v0x5c5c2b0_0 .var "q", 6 0;
v0x5c5c3e0_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
S_0x5c5c5d0 .scope module, "regsE" "registro_flanco_positivo" 7 141, 9 66 0, S_0x5c59170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "d";
    .port_info 3 /OUTPUT 7 "q";
P_0x5c5c800 .param/l "WIDTH" 0 9 72, +C4<000000000000000000000000000000111>;
v0x5c5c8a0_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c5c960_0 .net "d", 6 0, L_0x5c84230;  1 drivers
v0x5c5ca40_0 .var "q", 6 0;
v0x5c5cb00_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
S_0x5c5cc50 .scope module, "regs_M" "registro_flanco_positivo" 7 182, 9 66 0, S_0x5c59170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x5c5cde0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x5c5cf40_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c5d000_0 .net "d", 3 0, L_0x5c85ab0;  1 drivers
v0x5c5d0e0_0 .var "q", 3 0;
v0x5c5d1d0_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
S_0x5c5d320 .scope module, "regs_W" "registro_flanco_positivo" 7 190, 9 66 0, S_0x5c59170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "d";
    .port_info 3 /OUTPUT 3 "q";
P_0x5c5d4b0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000011>;
v0x5c5d610_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c5d6d0_0 .net "d", 2 0, L_0x5c862b0;  1 drivers
v0x5c5d7b0_0 .var "q", 2 0;
v0x5c5d8a0_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
S_0x5c62800 .scope module, "Data_path" "datapath" 6 63, 10 1 0, S_0x5c58cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrcD";
    .port_info 3 /INPUT 2 "ImmSrcD";
    .port_info 4 /INPUT 1 "ALUSrcE";
    .port_info 5 /INPUT 1 "BranchTakenE";
    .port_info 6 /INPUT 5 "ALUControlE";
    .port_info 7 /INPUT 1 "CarryE";
    .port_info 8 /INPUT 1 "MemtoRegW";
    .port_info 9 /INPUT 1 "PCSrcW";
    .port_info 10 /INPUT 1 "RegWriteW";
    .port_info 11 /OUTPUT 32 "PCF";
    .port_info 12 /INPUT 32 "InstrF";
    .port_info 13 /OUTPUT 32 "InstrD";
    .port_info 14 /OUTPUT 32 "ALUOutM";
    .port_info 15 /OUTPUT 32 "WriteDataM";
    .port_info 16 /INPUT 32 "ReadDataM";
    .port_info 17 /OUTPUT 5 "ALUFlagsE";
    .port_info 18 /OUTPUT 1 "Match_1E_M";
    .port_info 19 /OUTPUT 1 "Match_1E_W";
    .port_info 20 /OUTPUT 1 "Match_2E_M";
    .port_info 21 /OUTPUT 1 "Match_2E_W";
    .port_info 22 /OUTPUT 1 "Match_12D_E";
    .port_info 23 /INPUT 2 "ForwardAE";
    .port_info 24 /INPUT 2 "ForwardBE";
    .port_info 25 /INPUT 1 "StallF";
    .port_info 26 /INPUT 1 "StallD";
    .port_info 27 /INPUT 1 "FlushD";
P_0x5c5d550 .param/l "ALUCONTROL_WIDTH" 0 10 35, +C4<00000000000000000000000000000101>;
P_0x5c5d590 .param/l "ALU_FLAGS_WIDTH" 1 10 34, +C4<00000000000000000000000000000101>;
L_0x5c873c0 .functor NOT 1, L_0x5ca1f40, C4<0>, C4<0>, C4<0>;
L_0x5c874d0 .functor BUFZ 32, L_0x5c87430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c975e0 .functor NOT 1, L_0x5ca1ed0, C4<0>, C4<0>, C4<0>;
L_0x5ca1df0 .functor OR 1, L_0x5ca1cb0, L_0x5ca1d50, C4<0>, C4<0>;
v0x5c7a450_0 .net "ALUControlE", 4 0, L_0x5c84480;  alias, 1 drivers
v0x5c7a580_0 .net "ALUFlagsE", 4 0, L_0x5ca1400;  alias, 1 drivers
v0x5c7a640_0 .net "ALUOutM", 31 0, v0x5c6d7a0_0;  alias, 1 drivers
v0x5c7a6e0_0 .net "ALUOutW", 31 0, v0x5c6d120_0;  1 drivers
v0x5c7a7f0_0 .net "ALUResultE", 31 0, v0x5c64870_0;  1 drivers
v0x5c7a900_0 .net "ALUSrcE", 0 0, L_0x5c843e0;  alias, 1 drivers
v0x5c7a9f0_0 .net "BranchTakenE", 0 0, L_0x5c856e0;  alias, 1 drivers
v0x5c7aae0_0 .net8 "CarryE", 0 0, RS_0x793bb4de2768;  alias, 2 drivers
v0x5c7abd0_0 .net "ExtImmD", 31 0, v0x5c6fa30_0;  1 drivers
v0x5c7ac90_0 .net "ExtImmE", 31 0, v0x5c701a0_0;  1 drivers
v0x5c7ada0_0 .net "FlushD", 0 0, L_0x5ca22d0;  alias, 1 drivers
v0x5c7ae40_0 .net "ForwardAE", 1 0, v0x5c7dd30_0;  alias, 1 drivers
v0x5c7aee0_0 .net "ForwardBE", 1 0, v0x5c7de20_0;  alias, 1 drivers
v0x5c7af80_0 .net "ImmSrcD", 1 0, L_0x5c81d10;  alias, 1 drivers
v0x5c7b070_0 .net "InstrD", 31 0, v0x5c70a60_0;  alias, 1 drivers
v0x5c7b130_0 .net "InstrF", 31 0, L_0x5ca2700;  alias, 1 drivers
v0x5c7b220_0 .net "Match_12D_E", 0 0, L_0x5ca1df0;  alias, 1 drivers
v0x5c7b2e0_0 .net "Match_1D_E", 0 0, L_0x5ca1cb0;  1 drivers
v0x5c7b380_0 .net "Match_1E_M", 0 0, L_0x5ca1910;  alias, 1 drivers
v0x5c7b420_0 .net "Match_1E_W", 0 0, L_0x5ca19b0;  alias, 1 drivers
v0x5c7b4c0_0 .net "Match_2D_E", 0 0, L_0x5ca1d50;  1 drivers
v0x5c7b560_0 .net "Match_2E_M", 0 0, L_0x5ca1a50;  alias, 1 drivers
v0x5c7b600_0 .net "Match_2E_W", 0 0, L_0x5ca1b80;  alias, 1 drivers
v0x5c7b6a0_0 .net "MemtoRegW", 0 0, L_0x5c86540;  alias, 1 drivers
v0x5c7b790_0 .net "PCF", 31 0, v0x5c74550_0;  alias, 1 drivers
v0x5c7b830_0 .net "PCPlus4F", 31 0, L_0x5c87430;  1 drivers
v0x5c7b920_0 .net "PCPlus8D", 31 0, L_0x5c874d0;  1 drivers
v0x5c7b9c0_0 .net "PCSrcW", 0 0, L_0x5c86880;  alias, 1 drivers
v0x5c7bab0_0 .net "PCnext1F", 31 0, L_0x5c87160;  1 drivers
v0x5c7bba0_0 .net "PCnextF", 31 0, L_0x5c87200;  1 drivers
v0x5c7bc90_0 .net "RA1D", 3 0, L_0x5c86af0;  1 drivers
v0x5c7bd30_0 .net "RA1E", 3 0, v0x5c753a0_0;  1 drivers
v0x5c7bdd0_0 .net "RA2D", 3 0, L_0x5c86e40;  1 drivers
v0x5c7c130_0 .net "RA2E", 3 0, v0x5c761e0_0;  1 drivers
v0x5c7c1f0_0 .net "ReadDataM", 31 0, L_0x5ca2950;  alias, 1 drivers
v0x5c7c2b0_0 .net "ReadDataW", 31 0, v0x5c776b0_0;  1 drivers
v0x5c7c370_0 .net "RegSrcD", 1 0, L_0x5c819a0;  alias, 1 drivers
v0x5c7c430_0 .net "RegWriteW", 0 0, L_0x5c86670;  alias, 1 drivers
v0x5c7c520_0 .net "ResultW", 31 0, L_0x5ca1870;  1 drivers
v0x5c7c5c0_0 .net "SrcAE", 31 0, L_0x5c982a0;  1 drivers
v0x5c7c6d0_0 .net "SrcBE", 31 0, L_0x5c988e0;  1 drivers
v0x5c7c7e0_0 .net "StallD", 0 0, L_0x5ca1ed0;  alias, 1 drivers
v0x5c7c8a0_0 .net "StallF", 0 0, L_0x5ca1f40;  alias, 1 drivers
v0x5c7c960_0 .net "WA3E", 3 0, v0x5c78d80_0;  1 drivers
v0x5c7cab0_0 .net "WA3M", 3 0, v0x5c79460_0;  1 drivers
v0x5c7cc00_0 .net "WA3W", 3 0, v0x5c79b40_0;  1 drivers
v0x5c7cd50_0 .net "WriteDataE", 31 0, L_0x5c987c0;  1 drivers
v0x5c7ce10_0 .net "WriteDataM", 31 0, v0x5c7a250_0;  alias, 1 drivers
o0x793bb4de4208 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c7ced0_0 .net "carryE", 0 0, o0x793bb4de4208;  0 drivers
v0x5c7cf70_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c7d010_0 .net "rd1D", 31 0, L_0x5c978d0;  1 drivers
v0x5c7d0b0_0 .net "rd1E", 31 0, v0x5c768f0_0;  1 drivers
v0x5c7d170_0 .net "rd2D", 31 0, L_0x5c97d20;  1 drivers
v0x5c7d280_0 .net "rd2E", 31 0, v0x5c76fd0_0;  1 drivers
v0x5c7d390_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
L_0x5c86b90 .part v0x5c70a60_0, 16, 4;
L_0x5c86cc0 .part L_0x5c819a0, 0, 1;
L_0x5c86ee0 .part v0x5c70a60_0, 0, 4;
L_0x5c86f80 .part v0x5c70a60_0, 12, 4;
L_0x5c87070 .part L_0x5c819a0, 1, 1;
L_0x5c97f40 .part v0x5c70a60_0, 0, 24;
L_0x5c98020 .part v0x5c70a60_0, 12, 4;
S_0x5c62e40 .scope module, "ALU" "alu" 10 254, 11 1 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "ALUControl";
    .port_info 3 /INPUT 1 "CarryIn";
    .port_info 4 /OUTPUT 32 "Result";
    .port_info 5 /OUTPUT 5 "ALUFlags";
P_0x5c63020 .param/l "ADC" 1 11 16, C4<00001>;
P_0x5c63060 .param/l "ADD" 1 11 15, C4<00000>;
P_0x5c630a0 .param/l "ALUCONTROL_WIDTH" 0 11 10, +C4<00000000000000000000000000000101>;
P_0x5c630e0 .param/l "ALU_FLAGS_WIDTH" 1 11 11, +C4<00000000000000000000000000000101>;
P_0x5c63120 .param/l "AND_OP" 1 11 36, C4<10000>;
P_0x5c63160 .param/l "ASHIFT" 1 11 50, C4<11011>;
P_0x5c631a0 .param/l "BIC" 1 11 37, C4<10001>;
P_0x5c631e0 .param/l "CMN" 1 11 42, C4<10101>;
P_0x5c63220 .param/l "CMP" 1 11 45, C4<11000>;
P_0x5c63260 .param/l "DATA_WIDTH" 0 11 12, +C4<00000000000000000000000000100000>;
P_0x5c632a0 .param/l "EOR" 1 11 40, C4<10100>;
P_0x5c632e0 .param/l "LSHIFT" 1 11 48, C4<11100>;
P_0x5c63320 .param/l "MOV" 1 11 47, C4<11001>;
P_0x5c63360 .param/l "MUL" 1 11 24, C4<00111>;
P_0x5c633a0 .param/l "ORN" 1 11 39, C4<10011>;
P_0x5c633e0 .param/l "ORR" 1 11 38, C4<10010>;
P_0x5c63420 .param/l "QADD" 1 11 17, C4<00010>;
P_0x5c63460 .param/l "QSUB" 1 11 22, C4<00110>;
P_0x5c634a0 .param/l "ROR" 1 11 51, C4<11101>;
P_0x5c634e0 .param/l "RRX" 1 11 52, C4<11110>;
P_0x5c63520 .param/l "RSB" 1 11 21, C4<00101>;
P_0x5c63560 .param/l "RSHIFT" 1 11 49, C4<11010>;
P_0x5c635a0 .param/l "SATURATED_MAX" 1 11 62, C4<01111111111111111111111111111111>;
P_0x5c635e0 .param/l "SATURATED_MIN" 1 11 63, C4<10000000000000000000000000000000>;
P_0x5c63620 .param/l "SBC" 1 11 20, C4<00100>;
P_0x5c63660 .param/l "SDIV" 1 11 34, C4<01111>;
P_0x5c636a0 .param/l "SUB" 1 11 19, C4<00011>;
P_0x5c636e0 .param/l "TEQ" 1 11 44, C4<10111>;
P_0x5c63720 .param/l "TST" 1 11 43, C4<10110>;
P_0x5c63760 .param/l "UDIV" 1 11 33, C4<01110>;
L_0x5c99910 .functor AND 1, L_0x5c99d70, L_0x5c99e10, C4<1>, C4<1>;
L_0x5c98d20 .functor AND 1, L_0x5c9a010, L_0x5c9a0b0, C4<1>, C4<1>;
L_0x5c9a2c0 .functor OR 1, L_0x5c99910, L_0x5c98d20, C4<0>, C4<0>;
L_0x5c9a5c0 .functor AND 1, L_0x5c9a3d0, L_0x5c9a470, C4<1>, C4<1>;
L_0x5c9a700 .functor OR 1, L_0x5c9a2c0, L_0x5c9a5c0, C4<0>, C4<0>;
L_0x5c9a810 .functor NOT 1, L_0x5c9a150, C4<0>, C4<0>, C4<0>;
L_0x5c9aa70 .functor AND 1, L_0x5c9a810, L_0x5c9a910, C4<1>, C4<1>;
L_0x5c9ad90 .functor AND 1, L_0x5c9ab80, L_0x5c9ac20, C4<1>, C4<1>;
L_0x5c9aef0 .functor OR 1, L_0x5c9aa70, L_0x5c9ad90, C4<0>, C4<0>;
L_0x5c9b330 .functor NOT 1, L_0x5c9b1b0, C4<0>, C4<0>, C4<0>;
L_0x5c9b3f0 .functor AND 1, L_0x5c9b000, L_0x5c9b330, C4<1>, C4<1>;
L_0x5c9b4b0 .functor OR 1, L_0x5c9aef0, L_0x5c9b3f0, C4<0>, C4<0>;
L_0x5c9b9f0 .functor XOR 1, L_0x5c9d0d0, L_0x5c9d1c0, C4<0>, C4<0>;
L_0x5c9d870 .functor XOR 1, L_0x5c9d560, L_0x5c9d7d0, C4<0>, C4<0>;
L_0x5c9b5c0 .functor OR 1, L_0x5c9e850, L_0x5c9eb40, C4<0>, C4<0>;
L_0x5c9f1e0 .functor OR 1, L_0x5c9b5c0, L_0x5c9ed00, C4<0>, C4<0>;
L_0x793bb4d9a068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5ca01f0 .functor XNOR 1, L_0x5c9ff40, L_0x793bb4d9a068, C4<0>, C4<0>;
L_0x5ca0870 .functor XOR 1, L_0x5ca0300, L_0x5ca05b0, C4<0>, C4<0>;
L_0x5ca0ac0 .functor XOR 1, L_0x5ca0870, L_0x5ca0a20, C4<0>, C4<0>;
L_0x5ca0bd0 .functor NOT 1, L_0x5ca0ac0, C4<0>, C4<0>, C4<0>;
L_0x5ca0d40 .functor AND 1, L_0x5ca01f0, L_0x5ca0bd0, C4<1>, C4<1>;
L_0x5ca1120 .functor XOR 1, L_0x5ca0980, L_0x5ca1080, C4<0>, C4<0>;
L_0x5ca12f0 .functor AND 1, L_0x5ca0d40, L_0x5ca1120, C4<1>, C4<1>;
v0x5c645d0_0 .net "ALUControl", 4 0, L_0x5c84480;  alias, 1 drivers
v0x5c646e0_0 .net "ALUFlags", 4 0, L_0x5ca1400;  alias, 1 drivers
v0x5c647d0_0 .net "CarryIn", 0 0, o0x793bb4de4208;  alias, 0 drivers
v0x5c64870_0 .var "Result", 31 0;
L_0x793bb4d99b58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c64950_0 .net *"_ivl_101", 26 0, L_0x793bb4d99b58;  1 drivers
v0x5c64a80_0 .net *"_ivl_102", 31 0, L_0x5c9b950;  1 drivers
v0x5c64b60_0 .net *"_ivl_105", 0 0, L_0x5c9bb00;  1 drivers
L_0x793bb4d99ba0 .functor BUFT 1, C4<11010>, C4<0>, C4<0>, C4<0>;
v0x5c64c40_0 .net/2u *"_ivl_106", 4 0, L_0x793bb4d99ba0;  1 drivers
v0x5c64d20_0 .net *"_ivl_108", 0 0, L_0x5c9bcf0;  1 drivers
v0x5c64de0_0 .net *"_ivl_110", 31 0, L_0x5c9bde0;  1 drivers
L_0x793bb4d99be8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c64ec0_0 .net *"_ivl_113", 26 0, L_0x793bb4d99be8;  1 drivers
L_0x793bb4d99c30 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5c64fa0_0 .net/2u *"_ivl_114", 31 0, L_0x793bb4d99c30;  1 drivers
v0x5c65080_0 .net *"_ivl_116", 31 0, L_0x5c9c010;  1 drivers
v0x5c65160_0 .net *"_ivl_119", 0 0, L_0x5c9c180;  1 drivers
L_0x793bb4d99918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c65240_0 .net/2u *"_ivl_12", 0 0, L_0x793bb4d99918;  1 drivers
L_0x793bb4d99c78 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x5c65320_0 .net/2u *"_ivl_120", 4 0, L_0x793bb4d99c78;  1 drivers
v0x5c65400_0 .net *"_ivl_122", 0 0, L_0x5c9c390;  1 drivers
v0x5c654c0_0 .net *"_ivl_125", 0 0, L_0x5c9c480;  1 drivers
L_0x793bb4d99cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c655a0_0 .net/2u *"_ivl_126", 0 0, L_0x793bb4d99cc0;  1 drivers
v0x5c65680_0 .net *"_ivl_128", 0 0, L_0x5c9c2a0;  1 drivers
v0x5c65760_0 .net *"_ivl_130", 0 0, L_0x5c9c740;  1 drivers
L_0x793bb4d99d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c65840_0 .net/2u *"_ivl_136", 31 0, L_0x793bb4d99d08;  1 drivers
v0x5c65920_0 .net *"_ivl_14", 32 0, L_0x5c99070;  1 drivers
L_0x793bb4d99d50 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x5c65a00_0 .net/2u *"_ivl_140", 4 0, L_0x793bb4d99d50;  1 drivers
v0x5c65ae0_0 .net *"_ivl_142", 0 0, L_0x5c9ce80;  1 drivers
v0x5c65ba0_0 .net *"_ivl_145", 0 0, L_0x5c9d0d0;  1 drivers
v0x5c65c80_0 .net *"_ivl_147", 0 0, L_0x5c9d1c0;  1 drivers
v0x5c65d60_0 .net *"_ivl_148", 0 0, L_0x5c9b9f0;  1 drivers
L_0x793bb4d99d98 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x5c65e20_0 .net/2u *"_ivl_150", 4 0, L_0x793bb4d99d98;  1 drivers
v0x5c65f00_0 .net *"_ivl_152", 0 0, L_0x5c9d470;  1 drivers
v0x5c65fc0_0 .net *"_ivl_155", 0 0, L_0x5c9d560;  1 drivers
v0x5c660a0_0 .net *"_ivl_157", 0 0, L_0x5c9d7d0;  1 drivers
v0x5c66180_0 .net *"_ivl_158", 0 0, L_0x5c9d870;  1 drivers
L_0x793bb4d99960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c66240_0 .net/2u *"_ivl_16", 0 0, L_0x793bb4d99960;  1 drivers
L_0x793bb4d99de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c66320_0 .net/2u *"_ivl_160", 0 0, L_0x793bb4d99de0;  1 drivers
v0x5c66400_0 .net *"_ivl_162", 0 0, L_0x5c9da00;  1 drivers
L_0x793bb4d99e28 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5c664e0_0 .net/2u *"_ivl_166", 4 0, L_0x793bb4d99e28;  1 drivers
v0x5c665c0_0 .net *"_ivl_168", 0 0, L_0x5c9deb0;  1 drivers
v0x5c66680_0 .net *"_ivl_171", 0 0, L_0x5c9e140;  1 drivers
L_0x793bb4d99e70 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x5c66760_0 .net/2u *"_ivl_172", 4 0, L_0x793bb4d99e70;  1 drivers
v0x5c66840_0 .net *"_ivl_174", 0 0, L_0x5c9e1e0;  1 drivers
v0x5c66900_0 .net *"_ivl_177", 0 0, L_0x5c9e430;  1 drivers
L_0x793bb4d99eb8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x5c669e0_0 .net/2u *"_ivl_178", 4 0, L_0x793bb4d99eb8;  1 drivers
v0x5c66ac0_0 .net *"_ivl_18", 32 0, L_0x5c99160;  1 drivers
v0x5c66ba0_0 .net *"_ivl_180", 0 0, L_0x5c9e4d0;  1 drivers
L_0x793bb4d99f00 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x5c66c60_0 .net/2u *"_ivl_182", 4 0, L_0x793bb4d99f00;  1 drivers
v0x5c66d40_0 .net *"_ivl_184", 0 0, L_0x5c9e730;  1 drivers
L_0x793bb4d99f48 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x5c66e00_0 .net/2u *"_ivl_186", 4 0, L_0x793bb4d99f48;  1 drivers
v0x5c66ee0_0 .net *"_ivl_188", 0 0, L_0x5c9e850;  1 drivers
L_0x793bb4d99f90 .functor BUFT 1, C4<11010>, C4<0>, C4<0>, C4<0>;
v0x5c66fa0_0 .net/2u *"_ivl_190", 4 0, L_0x793bb4d99f90;  1 drivers
v0x5c67080_0 .net *"_ivl_192", 0 0, L_0x5c9eb40;  1 drivers
v0x5c67140_0 .net *"_ivl_195", 0 0, L_0x5c9b5c0;  1 drivers
L_0x793bb4d99fd8 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x5c67200_0 .net/2u *"_ivl_196", 4 0, L_0x793bb4d99fd8;  1 drivers
v0x5c672e0_0 .net *"_ivl_198", 0 0, L_0x5c9ed00;  1 drivers
L_0x793bb4d99888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c673a0_0 .net/2u *"_ivl_2", 0 0, L_0x793bb4d99888;  1 drivers
v0x5c67480_0 .net *"_ivl_201", 0 0, L_0x5c9f1e0;  1 drivers
L_0x793bb4d9a020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c67540_0 .net/2u *"_ivl_202", 0 0, L_0x793bb4d9a020;  1 drivers
v0x5c67620_0 .net *"_ivl_204", 0 0, L_0x5c9f380;  1 drivers
v0x5c67700_0 .net *"_ivl_206", 0 0, L_0x5c9f510;  1 drivers
v0x5c677e0_0 .net *"_ivl_208", 0 0, L_0x5c9f890;  1 drivers
v0x5c678c0_0 .net *"_ivl_210", 0 0, L_0x5c9fa20;  1 drivers
v0x5c679a0_0 .net *"_ivl_215", 0 0, L_0x5c9ff40;  1 drivers
v0x5c67a80_0 .net/2u *"_ivl_216", 0 0, L_0x793bb4d9a068;  1 drivers
v0x5c67b60_0 .net *"_ivl_218", 0 0, L_0x5ca01f0;  1 drivers
L_0x793bb4d999a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c67c20_0 .net/2u *"_ivl_22", 31 0, L_0x793bb4d999a8;  1 drivers
v0x5c68110_0 .net *"_ivl_221", 0 0, L_0x5ca0300;  1 drivers
v0x5c681f0_0 .net *"_ivl_223", 0 0, L_0x5ca05b0;  1 drivers
v0x5c682d0_0 .net *"_ivl_224", 0 0, L_0x5ca0870;  1 drivers
v0x5c683b0_0 .net *"_ivl_227", 0 0, L_0x5ca0a20;  1 drivers
v0x5c68490_0 .net *"_ivl_228", 0 0, L_0x5ca0ac0;  1 drivers
v0x5c68570_0 .net *"_ivl_230", 0 0, L_0x5ca0bd0;  1 drivers
v0x5c68650_0 .net *"_ivl_232", 0 0, L_0x5ca0d40;  1 drivers
v0x5c68730_0 .net *"_ivl_235", 0 0, L_0x5ca0980;  1 drivers
v0x5c68810_0 .net *"_ivl_237", 0 0, L_0x5ca1080;  1 drivers
v0x5c688f0_0 .net *"_ivl_238", 0 0, L_0x5ca1120;  1 drivers
v0x5c689d0_0 .net *"_ivl_24", 0 0, L_0x5c993d0;  1 drivers
v0x5c68a90_0 .net *"_ivl_26", 31 0, L_0x5c99510;  1 drivers
L_0x793bb4d999f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c68b70_0 .net/2u *"_ivl_28", 31 0, L_0x793bb4d999f0;  1 drivers
L_0x793bb4d99a38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c68c50_0 .net/2u *"_ivl_32", 31 0, L_0x793bb4d99a38;  1 drivers
v0x5c68d30_0 .net *"_ivl_34", 0 0, L_0x5c99780;  1 drivers
v0x5c68df0_0 .net *"_ivl_36", 31 0, L_0x5c99870;  1 drivers
L_0x793bb4d99a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c68ed0_0 .net/2u *"_ivl_38", 31 0, L_0x793bb4d99a80;  1 drivers
v0x5c68fb0_0 .net *"_ivl_4", 32 0, L_0x5c98ab0;  1 drivers
v0x5c69090_0 .net *"_ivl_45", 0 0, L_0x5c99d70;  1 drivers
v0x5c69170_0 .net *"_ivl_47", 0 0, L_0x5c99e10;  1 drivers
v0x5c69250_0 .net *"_ivl_48", 0 0, L_0x5c99910;  1 drivers
v0x5c69330_0 .net *"_ivl_51", 0 0, L_0x5c9a010;  1 drivers
v0x5c69410_0 .net *"_ivl_53", 0 0, L_0x5c9a0b0;  1 drivers
v0x5c694f0_0 .net *"_ivl_54", 0 0, L_0x5c98d20;  1 drivers
v0x5c695d0_0 .net *"_ivl_56", 0 0, L_0x5c9a2c0;  1 drivers
v0x5c696b0_0 .net *"_ivl_59", 0 0, L_0x5c9a3d0;  1 drivers
L_0x793bb4d998d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c69790_0 .net/2u *"_ivl_6", 0 0, L_0x793bb4d998d0;  1 drivers
v0x5c69870_0 .net *"_ivl_61", 0 0, L_0x5c9a470;  1 drivers
v0x5c69950_0 .net *"_ivl_62", 0 0, L_0x5c9a5c0;  1 drivers
v0x5c69a30_0 .net *"_ivl_67", 0 0, L_0x5c9a150;  1 drivers
v0x5c69b10_0 .net *"_ivl_68", 0 0, L_0x5c9a810;  1 drivers
v0x5c69bf0_0 .net *"_ivl_71", 0 0, L_0x5c9a910;  1 drivers
v0x5c69cd0_0 .net *"_ivl_72", 0 0, L_0x5c9aa70;  1 drivers
v0x5c69db0_0 .net *"_ivl_75", 0 0, L_0x5c9ab80;  1 drivers
v0x5c69e90_0 .net *"_ivl_77", 0 0, L_0x5c9ac20;  1 drivers
v0x5c69f70_0 .net *"_ivl_78", 0 0, L_0x5c9ad90;  1 drivers
v0x5c6a050_0 .net *"_ivl_8", 32 0, L_0x5c98be0;  1 drivers
v0x5c6a130_0 .net *"_ivl_80", 0 0, L_0x5c9aef0;  1 drivers
v0x5c6a210_0 .net *"_ivl_83", 0 0, L_0x5c9b000;  1 drivers
v0x5c6a2f0_0 .net *"_ivl_85", 0 0, L_0x5c9b1b0;  1 drivers
v0x5c6a3d0_0 .net *"_ivl_86", 0 0, L_0x5c9b330;  1 drivers
v0x5c6a4b0_0 .net *"_ivl_88", 0 0, L_0x5c9b3f0;  1 drivers
L_0x793bb4d99ac8 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x5c6a590_0 .net/2u *"_ivl_92", 4 0, L_0x793bb4d99ac8;  1 drivers
v0x5c6a670_0 .net *"_ivl_94", 0 0, L_0x5c9b630;  1 drivers
L_0x793bb4d99b10 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x5c6a730_0 .net/2u *"_ivl_96", 31 0, L_0x793bb4d99b10;  1 drivers
v0x5c6a810_0 .net *"_ivl_98", 31 0, L_0x5c9b720;  1 drivers
v0x5c6a8f0_0 .net "a", 31 0, L_0x5c982a0;  alias, 1 drivers
v0x5c6a9d0_0 .net "b", 31 0, L_0x5c988e0;  alias, 1 drivers
v0x5c6aab0_0 .net "carry", 0 0, L_0x5c9fdb0;  1 drivers
v0x5c6ab70_0 .net "carry_adc", 0 0, L_0x5c9a700;  1 drivers
v0x5c6ac30_0 .net "carry_sbc", 0 0, L_0x5c9b4b0;  1 drivers
v0x5c6acf0_0 .net "carry_shift", 0 0, L_0x5c9ca10;  1 drivers
v0x5c6adb0_0 .net "carry_sub", 0 0, L_0x5c99b40;  1 drivers
v0x5c6ae70_0 .net "extended_add", 32 0, L_0x5c98c80;  1 drivers
v0x5c6af50_0 .net "extended_sub", 32 0, L_0x5c99290;  1 drivers
v0x5c6b030_0 .net "neg", 0 0, L_0x5c9cba0;  1 drivers
v0x5c6b0f0_0 .net "overflow", 0 0, L_0x5ca12f0;  1 drivers
v0x5c6b1b0_0 .net "saturated", 0 0, L_0x5c9dd20;  1 drivers
v0x5c6b270_0 .net "sdiv_result", 31 0, L_0x5c995b0;  1 drivers
v0x5c6b350_0 .net "shift_amount", 4 0, L_0x5c98980;  1 drivers
v0x5c6b430_0 .net "udiv_result", 31 0, L_0x5c99980;  1 drivers
v0x5c6b510_0 .net "zero", 0 0, L_0x5c9cd90;  1 drivers
E_0x5c64540/0 .event anyedge, v0x5c5daf0_0, v0x5c6a8f0_0, v0x5c6a9d0_0, v0x5c647d0_0;
E_0x5c64540/1 .event anyedge, v0x5c6ae70_0, v0x5c6af50_0, v0x5c6b430_0, v0x5c6b270_0;
E_0x5c64540/2 .event anyedge, v0x5c6b350_0;
E_0x5c64540 .event/or E_0x5c64540/0, E_0x5c64540/1, E_0x5c64540/2;
L_0x5c98980 .part L_0x5c988e0, 0, 5;
L_0x5c98ab0 .concat [ 32 1 0 0], L_0x5c982a0, L_0x793bb4d99888;
L_0x5c98be0 .concat [ 32 1 0 0], L_0x5c988e0, L_0x793bb4d998d0;
L_0x5c98c80 .arith/sum 33, L_0x5c98ab0, L_0x5c98be0;
L_0x5c99070 .concat [ 32 1 0 0], L_0x5c982a0, L_0x793bb4d99918;
L_0x5c99160 .concat [ 32 1 0 0], L_0x5c988e0, L_0x793bb4d99960;
L_0x5c99290 .arith/sub 33, L_0x5c99070, L_0x5c99160;
L_0x5c993d0 .cmp/ne 32, L_0x5c988e0, L_0x793bb4d999a8;
L_0x5c99510 .arith/div 32, L_0x5c982a0, L_0x5c988e0;
L_0x5c995b0 .functor MUXZ 32, L_0x793bb4d999f0, L_0x5c99510, L_0x5c993d0, C4<>;
L_0x5c99780 .cmp/ne 32, L_0x5c988e0, L_0x793bb4d99a38;
L_0x5c99870 .arith/div 32, L_0x5c982a0, L_0x5c988e0;
L_0x5c99980 .functor MUXZ 32, L_0x793bb4d99a80, L_0x5c99870, L_0x5c99780, C4<>;
L_0x5c99b40 .part L_0x5c982a0, 0, 1;
L_0x5c99d70 .part L_0x5c982a0, 0, 1;
L_0x5c99e10 .part L_0x5c988e0, 0, 1;
L_0x5c9a010 .part L_0x5c988e0, 0, 1;
L_0x5c9a0b0 .part v0x5c64870_0, 0, 1;
L_0x5c9a3d0 .part v0x5c64870_0, 0, 1;
L_0x5c9a470 .part L_0x5c982a0, 0, 1;
L_0x5c9a150 .part L_0x5c982a0, 0, 1;
L_0x5c9a910 .part L_0x5c988e0, 0, 1;
L_0x5c9ab80 .part L_0x5c988e0, 0, 1;
L_0x5c9ac20 .part v0x5c64870_0, 0, 1;
L_0x5c9b000 .part v0x5c64870_0, 0, 1;
L_0x5c9b1b0 .part L_0x5c982a0, 0, 1;
L_0x5c9b630 .cmp/eq 5, L_0x5c84480, L_0x793bb4d99ac8;
L_0x5c9b720 .concat [ 5 27 0 0], L_0x5c98980, L_0x793bb4d99b58;
L_0x5c9b950 .arith/sub 32, L_0x793bb4d99b10, L_0x5c9b720;
L_0x5c9bb00 .part/v L_0x5c982a0, L_0x5c9b950, 1;
L_0x5c9bcf0 .cmp/eq 5, L_0x5c84480, L_0x793bb4d99ba0;
L_0x5c9bde0 .concat [ 5 27 0 0], L_0x5c98980, L_0x793bb4d99be8;
L_0x5c9c010 .arith/sub 32, L_0x5c9bde0, L_0x793bb4d99c30;
L_0x5c9c180 .part/v L_0x5c982a0, L_0x5c9c010, 1;
L_0x5c9c390 .cmp/eq 5, L_0x5c84480, L_0x793bb4d99c78;
L_0x5c9c480 .part L_0x5c982a0, 31, 1;
L_0x5c9c2a0 .functor MUXZ 1, L_0x793bb4d99cc0, L_0x5c9c480, L_0x5c9c390, C4<>;
L_0x5c9c740 .functor MUXZ 1, L_0x5c9c2a0, L_0x5c9c180, L_0x5c9bcf0, C4<>;
L_0x5c9ca10 .functor MUXZ 1, L_0x5c9c740, L_0x5c9bb00, L_0x5c9b630, C4<>;
L_0x5c9cba0 .part v0x5c64870_0, 31, 1;
L_0x5c9cd90 .cmp/eq 32, v0x5c64870_0, L_0x793bb4d99d08;
L_0x5c9ce80 .cmp/eq 5, L_0x5c84480, L_0x793bb4d99d50;
L_0x5c9d0d0 .part L_0x5c98c80, 32, 1;
L_0x5c9d1c0 .part L_0x5c98c80, 31, 1;
L_0x5c9d470 .cmp/eq 5, L_0x5c84480, L_0x793bb4d99d98;
L_0x5c9d560 .part L_0x5c99290, 32, 1;
L_0x5c9d7d0 .part L_0x5c99290, 31, 1;
L_0x5c9da00 .functor MUXZ 1, L_0x793bb4d99de0, L_0x5c9d870, L_0x5c9d470, C4<>;
L_0x5c9dd20 .functor MUXZ 1, L_0x5c9da00, L_0x5c9b9f0, L_0x5c9ce80, C4<>;
L_0x5c9deb0 .cmp/eq 5, L_0x5c84480, L_0x793bb4d99e28;
L_0x5c9e140 .part L_0x5c98c80, 32, 1;
L_0x5c9e1e0 .cmp/eq 5, L_0x5c84480, L_0x793bb4d99e70;
L_0x5c9e430 .part L_0x5c99290, 32, 1;
L_0x5c9e4d0 .cmp/eq 5, L_0x5c84480, L_0x793bb4d99eb8;
L_0x5c9e730 .cmp/eq 5, L_0x5c84480, L_0x793bb4d99f00;
L_0x5c9e850 .cmp/eq 5, L_0x5c84480, L_0x793bb4d99f48;
L_0x5c9eb40 .cmp/eq 5, L_0x5c84480, L_0x793bb4d99f90;
L_0x5c9ed00 .cmp/eq 5, L_0x5c84480, L_0x793bb4d99fd8;
L_0x5c9f380 .functor MUXZ 1, L_0x793bb4d9a020, L_0x5c9ca10, L_0x5c9f1e0, C4<>;
L_0x5c9f510 .functor MUXZ 1, L_0x5c9f380, L_0x5c9b4b0, L_0x5c9e730, C4<>;
L_0x5c9f890 .functor MUXZ 1, L_0x5c9f510, L_0x5c9a700, L_0x5c9e4d0, C4<>;
L_0x5c9fa20 .functor MUXZ 1, L_0x5c9f890, L_0x5c9e430, L_0x5c9e1e0, C4<>;
L_0x5c9fdb0 .functor MUXZ 1, L_0x5c9fa20, L_0x5c9e140, L_0x5c9deb0, C4<>;
L_0x5c9ff40 .part L_0x5c84480, 1, 1;
L_0x5ca0300 .part L_0x5c982a0, 31, 1;
L_0x5ca05b0 .part L_0x5c988e0, 31, 1;
L_0x5ca0a20 .part L_0x5c84480, 0, 1;
L_0x5ca0980 .part L_0x5c982a0, 31, 1;
L_0x5ca1080 .part L_0x5c98c80, 31, 1;
LS_0x5ca1400_0_0 .concat [ 1 1 1 1], L_0x5ca12f0, o0x793bb4de4208, L_0x5c9cd90, L_0x5c9cba0;
LS_0x5ca1400_0_4 .concat [ 1 0 0 0], L_0x5c9dd20;
L_0x5ca1400 .concat [ 4 1 0 0], LS_0x5ca1400_0_0, LS_0x5ca1400_0_4;
S_0x5c6b6d0 .scope module, "Registros" "regfile" 10 144, 12 3 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v0x5c6b9d0 .array "Registros", 0 14, 31 0;
L_0x793bb4d99768 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5c6bab0_0 .net/2u *"_ivl_0", 3 0, L_0x793bb4d99768;  1 drivers
L_0x793bb4d997f8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5c6bb90_0 .net/2u *"_ivl_12", 3 0, L_0x793bb4d997f8;  1 drivers
v0x5c6bc50_0 .net *"_ivl_14", 0 0, L_0x5c97a10;  1 drivers
v0x5c6bd10_0 .net *"_ivl_16", 31 0, L_0x5c97b00;  1 drivers
v0x5c6be40_0 .net *"_ivl_18", 5 0, L_0x5c97be0;  1 drivers
v0x5c6bf20_0 .net *"_ivl_2", 0 0, L_0x5c97650;  1 drivers
L_0x793bb4d99840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c6bfe0_0 .net *"_ivl_21", 1 0, L_0x793bb4d99840;  1 drivers
v0x5c6c0c0_0 .net *"_ivl_4", 31 0, L_0x5c976f0;  1 drivers
v0x5c6c1a0_0 .net *"_ivl_6", 5 0, L_0x5c97790;  1 drivers
L_0x793bb4d997b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c6c280_0 .net *"_ivl_9", 1 0, L_0x793bb4d997b0;  1 drivers
v0x5c6c360_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c6c400_0 .net "r15", 31 0, L_0x5c874d0;  alias, 1 drivers
v0x5c6c4e0_0 .net "ra1", 3 0, L_0x5c86af0;  alias, 1 drivers
v0x5c6c5c0_0 .net "ra2", 3 0, L_0x5c86e40;  alias, 1 drivers
v0x5c6c6a0_0 .net "rd1", 31 0, L_0x5c978d0;  alias, 1 drivers
v0x5c6c780_0 .net "rd2", 31 0, L_0x5c97d20;  alias, 1 drivers
v0x5c6c970_0 .net "wa3", 3 0, v0x5c79b40_0;  alias, 1 drivers
v0x5c6ca50_0 .net "wd3", 31 0, L_0x5ca1870;  alias, 1 drivers
v0x5c6cb30_0 .net "we3", 0 0, L_0x5c86670;  alias, 1 drivers
E_0x5c5bea0 .event negedge, v0x5b0ee40_0;
L_0x5c97650 .cmp/eq 4, L_0x5c86af0, L_0x793bb4d99768;
L_0x5c976f0 .array/port v0x5c6b9d0, L_0x5c97790;
L_0x5c97790 .concat [ 4 2 0 0], L_0x5c86af0, L_0x793bb4d997b0;
L_0x5c978d0 .functor MUXZ 32, L_0x5c976f0, L_0x5c874d0, L_0x5c97650, C4<>;
L_0x5c97a10 .cmp/eq 4, L_0x5c86e40, L_0x793bb4d997f8;
L_0x5c97b00 .array/port v0x5c6b9d0, L_0x5c97be0;
L_0x5c97be0 .concat [ 4 2 0 0], L_0x5c86e40, L_0x793bb4d99840;
L_0x5c97d20 .functor MUXZ 32, L_0x5c97b00, L_0x5c874d0, L_0x5c97a10, C4<>;
S_0x5c6ccd0 .scope module, "alu_out_reg" "registro_flanco_positivo" 10 296, 9 66 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x5c6ce90 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x5c6cf90_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c6d030_0 .net "d", 31 0, v0x5c6d7a0_0;  alias, 1 drivers
v0x5c6d120_0 .var "q", 31 0;
v0x5c6d1f0_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
S_0x5c6d340 .scope module, "alu_res_reg" "registro_flanco_positivo" 10 266, 9 66 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x5c6d520 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x5c6d5f0_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c6d6b0_0 .net "d", 31 0, v0x5c64870_0;  alias, 1 drivers
v0x5c6d7a0_0 .var "q", 31 0;
v0x5c6d8c0_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
S_0x5c6dad0 .scope module, "branch_mux" "mux2" 10 104, 9 82 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5c6dd00 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x5c6de10_0 .net "d0", 31 0, L_0x5c87160;  alias, 1 drivers
v0x5c6df10_0 .net "d1", 31 0, v0x5c64870_0;  alias, 1 drivers
v0x5c6e020_0 .net "s", 0 0, L_0x5c856e0;  alias, 1 drivers
v0x5c6e0f0_0 .net "y", 31 0, L_0x5c87200;  alias, 1 drivers
L_0x5c87200 .functor MUXZ 32, L_0x5c87160, v0x5c64870_0, L_0x5c856e0, C4<>;
S_0x5c6e240 .scope module, "by_pass1_mux" "mux3" 10 226, 9 96 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x5c6e420 .param/l "WIDTH" 0 9 103, +C4<00000000000000000000000000100000>;
v0x5c6e4f0_0 .net *"_ivl_1", 0 0, L_0x5c980c0;  1 drivers
v0x5c6e5f0_0 .net *"_ivl_3", 0 0, L_0x5c98160;  1 drivers
v0x5c6e6d0_0 .net *"_ivl_4", 31 0, L_0x5c98200;  1 drivers
v0x5c6e7c0_0 .net "d0", 31 0, v0x5c768f0_0;  alias, 1 drivers
v0x5c6e8a0_0 .net "d1", 31 0, L_0x5ca1870;  alias, 1 drivers
v0x5c6e9b0_0 .net "d2", 31 0, v0x5c6d7a0_0;  alias, 1 drivers
v0x5c6ea50_0 .net "s", 1 0, v0x5c7dd30_0;  alias, 1 drivers
v0x5c6eb30_0 .net "y", 31 0, L_0x5c982a0;  alias, 1 drivers
L_0x5c980c0 .part v0x5c7dd30_0, 1, 1;
L_0x5c98160 .part v0x5c7dd30_0, 0, 1;
L_0x5c98200 .functor MUXZ 32, v0x5c768f0_0, L_0x5ca1870, L_0x5c98160, C4<>;
L_0x5c982a0 .functor MUXZ 32, L_0x5c98200, v0x5c6d7a0_0, L_0x5c980c0, C4<>;
S_0x5c6ecd0 .scope module, "by_pass2_mux" "mux3" 10 235, 9 96 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x5c6eeb0 .param/l "WIDTH" 0 9 103, +C4<00000000000000000000000000100000>;
v0x5c6ef80_0 .net *"_ivl_1", 0 0, L_0x5c984d0;  1 drivers
v0x5c6f080_0 .net *"_ivl_3", 0 0, L_0x5c98570;  1 drivers
v0x5c6f160_0 .net *"_ivl_4", 31 0, L_0x5c98610;  1 drivers
v0x5c6f250_0 .net "d0", 31 0, v0x5c76fd0_0;  alias, 1 drivers
v0x5c6f330_0 .net "d1", 31 0, L_0x5ca1870;  alias, 1 drivers
v0x5c6f490_0 .net "d2", 31 0, v0x5c6d7a0_0;  alias, 1 drivers
v0x5c6f550_0 .net "s", 1 0, v0x5c7de20_0;  alias, 1 drivers
v0x5c6f630_0 .net "y", 31 0, L_0x5c987c0;  alias, 1 drivers
L_0x5c984d0 .part v0x5c7de20_0, 1, 1;
L_0x5c98570 .part v0x5c7de20_0, 0, 1;
L_0x5c98610 .functor MUXZ 32, v0x5c76fd0_0, L_0x5ca1870, L_0x5c98570, C4<>;
L_0x5c987c0 .functor MUXZ 32, L_0x5c98610, v0x5c6d7a0_0, L_0x5c984d0, C4<>;
S_0x5c6f7b0 .scope module, "extender" "extend" 10 155, 13 1 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x5c6fa30_0 .var "ExtImm", 31 0;
v0x5c6fb30_0 .net "ImmSrc", 1 0, L_0x5c81d10;  alias, 1 drivers
v0x5c6fbf0_0 .net "Instr", 23 0, L_0x5c97f40;  1 drivers
E_0x5c6f9b0 .event anyedge, v0x5c5e840_0, v0x5c6fbf0_0;
S_0x5c6fd10 .scope module, "imm_reg" "registro_flanco_positivo" 10 184, 9 66 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x5c6dcb0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x5c70010_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c700b0_0 .net "d", 31 0, v0x5c6fa30_0;  alias, 1 drivers
v0x5c701a0_0 .var "q", 31 0;
v0x5c70270_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
S_0x5c703c0 .scope module, "instr_reg" "registro_flanco_positivo_habilitacion_limpieza" 10 136, 9 25 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0x5c705a0 .param/l "WIDTH" 0 9 33, +C4<00000000000000000000000000100000>;
v0x5c70720_0 .net "clear", 0 0, L_0x5ca22d0;  alias, 1 drivers
v0x5c70800_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c708c0_0 .net "d", 31 0, L_0x5ca2700;  alias, 1 drivers
v0x5c709c0_0 .net "en", 0 0, L_0x5c975e0;  1 drivers
v0x5c70a60_0 .var "q", 31 0;
v0x5c70b70_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
S_0x5c70d10 .scope module, "m0" "comparador_igualdad" 10 337, 9 13 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x5c70ef0 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x5c71000_0 .net "a", 3 0, v0x5c79460_0;  alias, 1 drivers
v0x5c71100_0 .net "b", 3 0, v0x5c753a0_0;  alias, 1 drivers
v0x5c711e0_0 .net "y", 0 0, L_0x5ca1910;  alias, 1 drivers
L_0x5ca1910 .cmp/eq 4, v0x5c79460_0, v0x5c753a0_0;
S_0x5c71330 .scope module, "m1" "comparador_igualdad" 10 347, 9 13 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x5c71510 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x5c71630_0 .net "a", 3 0, v0x5c79b40_0;  alias, 1 drivers
v0x5c71740_0 .net "b", 3 0, v0x5c753a0_0;  alias, 1 drivers
v0x5c71810_0 .net "y", 0 0, L_0x5ca19b0;  alias, 1 drivers
L_0x5ca19b0 .cmp/eq 4, v0x5c79b40_0, v0x5c753a0_0;
S_0x5c71940 .scope module, "m2" "comparador_igualdad" 10 357, 9 13 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x5c71b20 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x5c71c40_0 .net "a", 3 0, v0x5c79460_0;  alias, 1 drivers
v0x5c71d50_0 .net "b", 3 0, v0x5c761e0_0;  alias, 1 drivers
v0x5c71e10_0 .net "y", 0 0, L_0x5ca1a50;  alias, 1 drivers
L_0x5ca1a50 .cmp/eq 4, v0x5c79460_0, v0x5c761e0_0;
S_0x5c71f60 .scope module, "m3" "comparador_igualdad" 10 367, 9 13 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x5c72140 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x5c72260_0 .net "a", 3 0, v0x5c79b40_0;  alias, 1 drivers
v0x5c72390_0 .net "b", 3 0, v0x5c761e0_0;  alias, 1 drivers
v0x5c72450_0 .net "y", 0 0, L_0x5ca1b80;  alias, 1 drivers
L_0x5ca1b80 .cmp/eq 4, v0x5c79b40_0, v0x5c761e0_0;
S_0x5c72580 .scope module, "m4a" "comparador_igualdad" 10 377, 9 13 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x5c72760 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x5c72880_0 .net "a", 3 0, v0x5c78d80_0;  alias, 1 drivers
v0x5c72980_0 .net "b", 3 0, L_0x5c86af0;  alias, 1 drivers
v0x5c72a70_0 .net "y", 0 0, L_0x5ca1cb0;  alias, 1 drivers
L_0x5ca1cb0 .cmp/eq 4, v0x5c78d80_0, L_0x5c86af0;
S_0x5c72ba0 .scope module, "m4b" "comparador_igualdad" 10 387, 9 13 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x5c72d80 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x5c72ea0_0 .net "a", 3 0, v0x5c78d80_0;  alias, 1 drivers
v0x5c72fb0_0 .net "b", 3 0, L_0x5c86e40;  alias, 1 drivers
v0x5c73080_0 .net "y", 0 0, L_0x5ca1d50;  alias, 1 drivers
L_0x5ca1d50 .cmp/eq 4, v0x5c78d80_0, L_0x5c86e40;
S_0x5c731b0 .scope module, "pc_add" "adder" 10 125, 9 1 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x5c734a0 .param/l "WIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
v0x5c735c0_0 .net "a", 31 0, v0x5c74550_0;  alias, 1 drivers
L_0x793bb4d99720 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5c736d0_0 .net "b", 31 0, L_0x793bb4d99720;  1 drivers
v0x5c73790_0 .net "y", 31 0, L_0x5c87430;  alias, 1 drivers
L_0x5c87430 .arith/sum 32, v0x5c74550_0, L_0x793bb4d99720;
S_0x5c73900 .scope module, "pc_next_mux" "mux2" 10 93, 9 82 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5c73ae0 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x5c73c50_0 .net "d0", 31 0, L_0x5c87430;  alias, 1 drivers
v0x5c73d40_0 .net "d1", 31 0, L_0x5ca1870;  alias, 1 drivers
v0x5c73de0_0 .net "s", 0 0, L_0x5c86880;  alias, 1 drivers
v0x5c73ee0_0 .net "y", 31 0, L_0x5c87160;  alias, 1 drivers
L_0x5c87160 .functor MUXZ 32, L_0x5c87430, L_0x5ca1870, L_0x5c86880, C4<>;
S_0x5c74020 .scope module, "pc_reg_Stalls" "registro_flanco_positivo_habilitacion" 10 115, 9 48 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x5c74200 .param/l "WIDTH" 0 9 55, +C4<00000000000000000000000000100000>;
v0x5c742d0_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c74390_0 .net "d", 31 0, L_0x5c87200;  alias, 1 drivers
v0x5c74480_0 .net "en", 0 0, L_0x5c873c0;  1 drivers
v0x5c74550_0 .var "q", 31 0;
v0x5c74640_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
S_0x5c747d0 .scope module, "ra1_mux" "mux2" 10 71, 9 82 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x5c749b0 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000000100>;
v0x5c74ac0_0 .net "d0", 3 0, L_0x5c86b90;  1 drivers
L_0x793bb4d996d8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5c74bc0_0 .net "d1", 3 0, L_0x793bb4d996d8;  1 drivers
v0x5c74ca0_0 .net "s", 0 0, L_0x5c86cc0;  1 drivers
v0x5c74d70_0 .net "y", 3 0, L_0x5c86af0;  alias, 1 drivers
L_0x5c86af0 .functor MUXZ 4, L_0x5c86b90, L_0x793bb4d996d8, L_0x5c86cc0, C4<>;
S_0x5c74f00 .scope module, "ra1_reg" "registro_flanco_positivo" 10 204, 9 66 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x5c750e0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x5c75220_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c752e0_0 .net "d", 3 0, L_0x5c86af0;  alias, 1 drivers
v0x5c753a0_0 .var "q", 3 0;
v0x5c754c0_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
S_0x5c755e0 .scope module, "ra2_mux" "mux2" 10 82, 9 82 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x5c757c0 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000000100>;
v0x5c75900_0 .net "d0", 3 0, L_0x5c86ee0;  1 drivers
v0x5c75a00_0 .net "d1", 3 0, L_0x5c86f80;  1 drivers
v0x5c75ae0_0 .net "s", 0 0, L_0x5c87070;  1 drivers
v0x5c75bb0_0 .net "y", 3 0, L_0x5c86e40;  alias, 1 drivers
L_0x5c86e40 .functor MUXZ 4, L_0x5c86ee0, L_0x5c86f80, L_0x5c87070, C4<>;
S_0x5c75d40 .scope module, "ra2_reg" "registro_flanco_positivo" 10 214, 9 66 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x5c75f20 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x5c76060_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c76120_0 .net "d", 3 0, L_0x5c86e40;  alias, 1 drivers
v0x5c761e0_0 .var "q", 3 0;
v0x5c76300_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
S_0x5c76420 .scope module, "rd1_reg" "registro_flanco_positivo" 10 164, 9 66 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x5c76600 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x5c76740_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c76800_0 .net "d", 31 0, L_0x5c978d0;  alias, 1 drivers
v0x5c768f0_0 .var "q", 31 0;
v0x5c769f0_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
S_0x5c76b00 .scope module, "rd2_reg" "registro_flanco_positivo" 10 174, 9 66 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x5c76ce0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x5c76e20_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c76ee0_0 .net "d", 31 0, L_0x5c97d20;  alias, 1 drivers
v0x5c76fd0_0 .var "q", 31 0;
v0x5c770d0_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
S_0x5c771e0 .scope module, "rd_reg" "registro_flanco_positivo" 10 306, 9 66 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x5c773c0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x5c77500_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c775c0_0 .net "d", 31 0, L_0x5ca2950;  alias, 1 drivers
v0x5c776b0_0 .var "q", 31 0;
v0x5c77780_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
S_0x5c77ae0 .scope module, "res_mux" "mux2" 10 326, 9 82 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5c77cc0 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x5c77e00_0 .net "d0", 31 0, v0x5c6d120_0;  alias, 1 drivers
v0x5c77f10_0 .net "d1", 31 0, v0x5c776b0_0;  alias, 1 drivers
v0x5c77fe0_0 .net "s", 0 0, L_0x5c86540;  alias, 1 drivers
v0x5c780e0_0 .net "y", 31 0, L_0x5ca1870;  alias, 1 drivers
L_0x5ca1870 .functor MUXZ 32, v0x5c6d120_0, v0x5c776b0_0, L_0x5c86540, C4<>;
S_0x5c781f0 .scope module, "srcb_mux" "mux2" 10 247, 9 82 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5c78380 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x5c784c0_0 .net "d0", 31 0, L_0x5c987c0;  alias, 1 drivers
v0x5c785d0_0 .net "d1", 31 0, v0x5c701a0_0;  alias, 1 drivers
v0x5c786a0_0 .net "s", 0 0, L_0x5c843e0;  alias, 1 drivers
v0x5c787a0_0 .net "y", 31 0, L_0x5c988e0;  alias, 1 drivers
L_0x5c988e0 .functor MUXZ 32, L_0x5c987c0, v0x5c701a0_0, L_0x5c843e0, C4<>;
S_0x5c788c0 .scope module, "wa3e_reg" "registro_flanco_positivo" 10 194, 9 66 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x5c78aa0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x5c78be0_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c78ca0_0 .net "d", 3 0, L_0x5c98020;  1 drivers
v0x5c78d80_0 .var "q", 3 0;
v0x5c78ea0_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
S_0x5c78fc0 .scope module, "wa3m_reg" "registro_flanco_positivo" 10 286, 9 66 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x5c791a0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x5c792e0_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c793a0_0 .net "d", 3 0, v0x5c78d80_0;  alias, 1 drivers
v0x5c79460_0 .var "q", 3 0;
v0x5c79580_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
S_0x5c796a0 .scope module, "wa3w_reg" "registro_flanco_positivo" 10 316, 9 66 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x5c79880 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x5c799c0_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c79a80_0 .net "d", 3 0, v0x5c79460_0;  alias, 1 drivers
v0x5c79b40_0 .var "q", 3 0;
v0x5c79c10_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
S_0x5c79d60 .scope module, "wd_reg" "registro_flanco_positivo" 10 276, 9 66 0, S_0x5c62800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x5c79f40 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x5c7a080_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c7a140_0 .net "d", 31 0, L_0x5c987c0;  alias, 1 drivers
v0x5c7a250_0 .var "q", 31 0;
v0x5c7a320_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
S_0x5c7d7b0 .scope module, "Hazard_unit" "hazardUnit" 6 98, 14 1 0, S_0x5c58cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Match_1E_M";
    .port_info 3 /INPUT 1 "Match_1E_W";
    .port_info 4 /INPUT 1 "Match_2E_M";
    .port_info 5 /INPUT 1 "Match_2E_W";
    .port_info 6 /INPUT 1 "Match_12D_E";
    .port_info 7 /INPUT 1 "RegWriteM";
    .port_info 8 /INPUT 1 "RegWriteW";
    .port_info 9 /INPUT 1 "BranchTakenE";
    .port_info 10 /INPUT 1 "MemtoRegE";
    .port_info 11 /INPUT 1 "PCWrPendingF";
    .port_info 12 /INPUT 1 "PCSrcW";
    .port_info 13 /OUTPUT 2 "ForwardAE";
    .port_info 14 /OUTPUT 2 "ForwardBE";
    .port_info 15 /OUTPUT 1 "StallF";
    .port_info 16 /OUTPUT 1 "StallD";
    .port_info 17 /OUTPUT 1 "FlushD";
    .port_info 18 /OUTPUT 1 "FlushE";
L_0x5ca1e60 .functor AND 1, L_0x5ca1df0, L_0x5c84190, C4<1>, C4<1>;
L_0x5ca1ed0 .functor BUFZ 1, L_0x5ca1e60, C4<0>, C4<0>, C4<0>;
L_0x5ca1f40 .functor OR 1, L_0x5ca1e60, L_0x5c86990, C4<0>, C4<0>;
L_0x5ca20d0 .functor OR 1, L_0x5ca1e60, L_0x5c856e0, C4<0>, C4<0>;
L_0x5ca2260 .functor OR 1, L_0x5c86990, L_0x5c86880, C4<0>, C4<0>;
L_0x5ca22d0 .functor OR 1, L_0x5ca2260, L_0x5c856e0, C4<0>, C4<0>;
v0x5c7da70_0 .net "BranchTakenE", 0 0, L_0x5c856e0;  alias, 1 drivers
v0x5c7db30_0 .net "FlushD", 0 0, L_0x5ca22d0;  alias, 1 drivers
v0x5c7dc40_0 .net "FlushE", 0 0, L_0x5ca20d0;  alias, 1 drivers
v0x5c7dd30_0 .var "ForwardAE", 1 0;
v0x5c7de20_0 .var "ForwardBE", 1 0;
v0x5c7df60_0 .net "Match_12D_E", 0 0, L_0x5ca1df0;  alias, 1 drivers
v0x5c7e000_0 .net "Match_1E_M", 0 0, L_0x5ca1910;  alias, 1 drivers
v0x5c7e0f0_0 .net "Match_1E_W", 0 0, L_0x5ca19b0;  alias, 1 drivers
v0x5c7e1e0_0 .net "Match_2E_M", 0 0, L_0x5ca1a50;  alias, 1 drivers
v0x5c7e310_0 .net "Match_2E_W", 0 0, L_0x5ca1b80;  alias, 1 drivers
v0x5c7e400_0 .net "MemtoRegE", 0 0, L_0x5c84190;  alias, 1 drivers
v0x5c7e4a0_0 .net "PCSrcW", 0 0, L_0x5c86880;  alias, 1 drivers
v0x5c7e540_0 .net "PCWrPendingF", 0 0, L_0x5c86990;  alias, 1 drivers
v0x5c7e5e0_0 .net "RegWriteM", 0 0, L_0x5c85f90;  alias, 1 drivers
v0x5c7e680_0 .net "RegWriteW", 0 0, L_0x5c86670;  alias, 1 drivers
v0x5c7e720_0 .net "StallD", 0 0, L_0x5ca1ed0;  alias, 1 drivers
v0x5c7e7c0_0 .net "StallF", 0 0, L_0x5ca1f40;  alias, 1 drivers
v0x5c7e860_0 .net *"_ivl_8", 0 0, L_0x5ca2260;  1 drivers
v0x5c7e900_0 .net "clk", 0 0, v0x5c81250_0;  alias, 1 drivers
v0x5c7e9a0_0 .net "ldrStallD", 0 0, L_0x5ca1e60;  1 drivers
v0x5c7ea40_0 .net "reset", 0 0, v0x5c812f0_0;  alias, 1 drivers
v0x5c7eae0_0 .var "temp", 0 0;
E_0x5c70640/0 .event anyedge, v0x5c711e0_0, v0x5c5f950_0, v0x5c71810_0, v0x5c5fa10_0;
E_0x5c70640/1 .event anyedge, v0x5c71e10_0, v0x5c72450_0;
E_0x5c70640 .event/or E_0x5c70640/0, E_0x5c70640/1;
    .scope S_0x5c5bc20;
T_0 ;
    %wait E_0x5c4f650;
    %load/vec4 v0x5c5c3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5c5c2b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5c5c1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5c5bf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5c5c2b0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5c5c120_0;
    %assign/vec4 v0x5c5c2b0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5c5c5d0;
T_1 ;
    %wait E_0x5c4f650;
    %load/vec4 v0x5c5cb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5c5ca40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5c5c960_0;
    %assign/vec4 v0x5c5ca40_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5c5aed0;
T_2 ;
    %wait E_0x5c4f650;
    %load/vec4 v0x5c5b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c5b320_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5c5b260_0;
    %assign/vec4 v0x5c5b320_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5c5b570;
T_3 ;
    %wait E_0x5c4f650;
    %load/vec4 v0x5c5bb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c5ba00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5c5b940_0;
    %assign/vec4 v0x5c5ba00_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5c59700;
T_4 ;
    %wait E_0x5c4f580;
    %load/vec4 v0x5c59bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5c59c90_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0x5c5acf0_0;
    %store/vec4 v0x5c59c90_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0x5c5acf0_0;
    %inv;
    %store/vec4 v0x5c59c90_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0x5c5a9f0_0;
    %store/vec4 v0x5c59c90_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0x5c5a9f0_0;
    %inv;
    %store/vec4 v0x5c59c90_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x5c5ab70_0;
    %store/vec4 v0x5c59c90_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x5c5ab70_0;
    %inv;
    %store/vec4 v0x5c59c90_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x5c5ac30_0;
    %store/vec4 v0x5c59c90_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x5c5ac30_0;
    %inv;
    %store/vec4 v0x5c59c90_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x5c5a9f0_0;
    %load/vec4 v0x5c5acf0_0;
    %inv;
    %and;
    %store/vec4 v0x5c59c90_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x5c5a9f0_0;
    %load/vec4 v0x5c5acf0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x5c59c90_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x5c5aab0_0;
    %store/vec4 v0x5c59c90_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x5c5aab0_0;
    %inv;
    %store/vec4 v0x5c59c90_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x5c5acf0_0;
    %inv;
    %load/vec4 v0x5c5aab0_0;
    %and;
    %store/vec4 v0x5c59c90_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x5c5acf0_0;
    %inv;
    %load/vec4 v0x5c5aab0_0;
    %and;
    %inv;
    %store/vec4 v0x5c59c90_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c59c90_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5c5cc50;
T_5 ;
    %wait E_0x5c4f650;
    %load/vec4 v0x5c5d1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c5d0e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5c5d000_0;
    %assign/vec4 v0x5c5d0e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5c5d320;
T_6 ;
    %wait E_0x5c4f650;
    %load/vec4 v0x5c5d8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5c5d7b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5c5d6d0_0;
    %assign/vec4 v0x5c5d7b0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5c59170;
T_7 ;
    %wait E_0x5c4f5c0;
    %load/vec4 v0x5c5dca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5c5e900_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x5c5e900_0;
    %parti/s 4, 9, 5;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.3 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.4 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.5 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.6 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.7 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.8 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.9 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.10 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.11 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.12 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.13 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.14 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.15 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.16 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.17 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.18 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.19 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.20 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.21 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.22 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.23 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.24 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.25 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.26 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.27 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.28 ;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.29 ;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.30 ;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.31 ;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.32 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %jmp T_7.34;
T_7.34 ;
    %pop/vec4 1;
    %load/vec4 v0x5c5e900_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c5e3f0_0, 4, 1;
    %load/vec4 v0x5c5e900_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5c5d9f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5c5d9f0_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c5e3f0_0, 4, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5c5d9f0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c5e3f0_0, 0, 2;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5c74020;
T_8 ;
    %wait E_0x5c4f650;
    %load/vec4 v0x5c74640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c74550_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5c74480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5c74390_0;
    %assign/vec4 v0x5c74550_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5c703c0;
T_9 ;
    %wait E_0x5c4f650;
    %load/vec4 v0x5c70b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c70a60_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5c709c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5c70720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c70a60_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5c708c0_0;
    %assign/vec4 v0x5c70a60_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5c6b6d0;
T_10 ;
    %wait E_0x5c5bea0;
    %load/vec4 v0x5c6cb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5c6ca50_0;
    %load/vec4 v0x5c6c970_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c6b9d0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5c6f7b0;
T_11 ;
    %wait E_0x5c6f9b0;
    %load/vec4 v0x5c6fb30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5c6fa30_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c6fbf0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c6fa30_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5c6fbf0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c6fa30_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x5c6fbf0_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x5c6fbf0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5c6fa30_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5c76420;
T_12 ;
    %wait E_0x5c4f650;
    %load/vec4 v0x5c769f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c768f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5c76800_0;
    %assign/vec4 v0x5c768f0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5c76b00;
T_13 ;
    %wait E_0x5c4f650;
    %load/vec4 v0x5c770d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c76fd0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5c76ee0_0;
    %assign/vec4 v0x5c76fd0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5c6fd10;
T_14 ;
    %wait E_0x5c4f650;
    %load/vec4 v0x5c70270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c701a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5c700b0_0;
    %assign/vec4 v0x5c701a0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5c788c0;
T_15 ;
    %wait E_0x5c4f650;
    %load/vec4 v0x5c78ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c78d80_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5c78ca0_0;
    %assign/vec4 v0x5c78d80_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5c74f00;
T_16 ;
    %wait E_0x5c4f650;
    %load/vec4 v0x5c754c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c753a0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5c752e0_0;
    %assign/vec4 v0x5c753a0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5c75d40;
T_17 ;
    %wait E_0x5c4f650;
    %load/vec4 v0x5c76300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c761e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5c76120_0;
    %assign/vec4 v0x5c761e0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5c62e40;
T_18 ;
    %wait E_0x5c64540;
    %load/vec4 v0x5c645d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/x;
    %jmp/1 T_18.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/x;
    %jmp/1 T_18.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/x;
    %jmp/1 T_18.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/x;
    %jmp/1 T_18.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/x;
    %jmp/1 T_18.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/x;
    %jmp/1 T_18.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/x;
    %jmp/1 T_18.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/x;
    %jmp/1 T_18.7, 4;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/x;
    %jmp/1 T_18.8, 4;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/x;
    %jmp/1 T_18.9, 4;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/x;
    %jmp/1 T_18.10, 4;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/x;
    %jmp/1 T_18.11, 4;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/x;
    %jmp/1 T_18.12, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/x;
    %jmp/1 T_18.13, 4;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/x;
    %jmp/1 T_18.14, 4;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/x;
    %jmp/1 T_18.15, 4;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/x;
    %jmp/1 T_18.16, 4;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/x;
    %jmp/1 T_18.17, 4;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/x;
    %jmp/1 T_18.18, 4;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/x;
    %jmp/1 T_18.19, 4;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/x;
    %jmp/1 T_18.20, 4;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/x;
    %jmp/1 T_18.21, 4;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/x;
    %jmp/1 T_18.22, 4;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/x;
    %jmp/1 T_18.23, 4;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/x;
    %jmp/1 T_18.24, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.0 ;
    %load/vec4 v0x5c6a8f0_0;
    %load/vec4 v0x5c6a9d0_0;
    %add;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.1 ;
    %load/vec4 v0x5c6a8f0_0;
    %load/vec4 v0x5c6a9d0_0;
    %add;
    %load/vec4 v0x5c647d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.2 ;
    %load/vec4 v0x5c6ae70_0;
    %cmpi/u 2147483647, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_18.27, 8;
    %pushi/vec4 2147483647, 0, 32;
    %jmp/1 T_18.28, 8;
T_18.27 ; End of true expr.
    %load/vec4 v0x5c6ae70_0;
    %cmpi/u 2147483648, 0, 33;
    %flag_mov 9, 5;
    %jmp/0 T_18.29, 9;
    %pushi/vec4 2147483648, 0, 32;
    %jmp/1 T_18.30, 9;
T_18.29 ; End of true expr.
    %load/vec4 v0x5c6ae70_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_18.30, 9;
 ; End of false expr.
    %blend;
T_18.30;
    %jmp/0 T_18.28, 8;
 ; End of false expr.
    %blend;
T_18.28;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.3 ;
    %load/vec4 v0x5c6a8f0_0;
    %load/vec4 v0x5c6a9d0_0;
    %sub;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.4 ;
    %load/vec4 v0x5c6a8f0_0;
    %load/vec4 v0x5c6a9d0_0;
    %sub;
    %load/vec4 v0x5c647d0_0;
    %pad/u 32;
    %inv;
    %sub;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.5 ;
    %load/vec4 v0x5c6a9d0_0;
    %load/vec4 v0x5c6a8f0_0;
    %sub;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.6 ;
    %load/vec4 v0x5c6af50_0;
    %cmpi/u 2147483647, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_18.31, 8;
    %pushi/vec4 2147483647, 0, 32;
    %jmp/1 T_18.32, 8;
T_18.31 ; End of true expr.
    %load/vec4 v0x5c6af50_0;
    %cmpi/u 2147483648, 0, 33;
    %flag_mov 9, 5;
    %jmp/0 T_18.33, 9;
    %pushi/vec4 2147483648, 0, 32;
    %jmp/1 T_18.34, 9;
T_18.33 ; End of true expr.
    %load/vec4 v0x5c6af50_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_18.34, 9;
 ; End of false expr.
    %blend;
T_18.34;
    %jmp/0 T_18.32, 8;
 ; End of false expr.
    %blend;
T_18.32;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.7 ;
    %load/vec4 v0x5c6a8f0_0;
    %load/vec4 v0x5c6a9d0_0;
    %mul;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.8 ;
    %load/vec4 v0x5c6b430_0;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.9 ;
    %load/vec4 v0x5c6b270_0;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.10 ;
    %load/vec4 v0x5c6a8f0_0;
    %load/vec4 v0x5c6a9d0_0;
    %and;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.11 ;
    %load/vec4 v0x5c6a8f0_0;
    %load/vec4 v0x5c6a9d0_0;
    %inv;
    %and;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.12 ;
    %load/vec4 v0x5c6a8f0_0;
    %load/vec4 v0x5c6a9d0_0;
    %or;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.13 ;
    %load/vec4 v0x5c6a8f0_0;
    %load/vec4 v0x5c6a9d0_0;
    %inv;
    %or;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.14 ;
    %load/vec4 v0x5c6a8f0_0;
    %load/vec4 v0x5c6a9d0_0;
    %xor;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.15 ;
    %load/vec4 v0x5c6a8f0_0;
    %load/vec4 v0x5c6a9d0_0;
    %add;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.16 ;
    %load/vec4 v0x5c6a8f0_0;
    %load/vec4 v0x5c6a9d0_0;
    %and;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.17 ;
    %load/vec4 v0x5c6a8f0_0;
    %load/vec4 v0x5c6a9d0_0;
    %xor;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.18 ;
    %load/vec4 v0x5c6a8f0_0;
    %load/vec4 v0x5c6a9d0_0;
    %sub;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.19 ;
    %load/vec4 v0x5c6a9d0_0;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.20 ;
    %load/vec4 v0x5c6a8f0_0;
    %ix/getv 4, v0x5c6b350_0;
    %shiftl 4;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.21 ;
    %load/vec4 v0x5c6a8f0_0;
    %ix/getv 4, v0x5c6b350_0;
    %shiftr/s 4;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.22 ;
    %load/vec4 v0x5c6a8f0_0;
    %ix/getv 4, v0x5c6b350_0;
    %shiftr 4;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.23 ;
    %load/vec4 v0x5c6a8f0_0;
    %ix/getv 4, v0x5c6b350_0;
    %shiftr 4;
    %load/vec4 v0x5c6a8f0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x5c6b350_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.24 ;
    %load/vec4 v0x5c647d0_0;
    %load/vec4 v0x5c6a8f0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c64870_0, 0, 32;
    %jmp T_18.26;
T_18.26 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5c6d340;
T_19 ;
    %wait E_0x5c4f650;
    %load/vec4 v0x5c6d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c6d7a0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5c6d6b0_0;
    %assign/vec4 v0x5c6d7a0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5c79d60;
T_20 ;
    %wait E_0x5c4f650;
    %load/vec4 v0x5c7a320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c7a250_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5c7a140_0;
    %assign/vec4 v0x5c7a250_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5c78fc0;
T_21 ;
    %wait E_0x5c4f650;
    %load/vec4 v0x5c79580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c79460_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5c793a0_0;
    %assign/vec4 v0x5c79460_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5c6ccd0;
T_22 ;
    %wait E_0x5c4f650;
    %load/vec4 v0x5c6d1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c6d120_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5c6d030_0;
    %assign/vec4 v0x5c6d120_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5c771e0;
T_23 ;
    %wait E_0x5c4f650;
    %load/vec4 v0x5c77780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c776b0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5c775c0_0;
    %assign/vec4 v0x5c776b0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5c796a0;
T_24 ;
    %wait E_0x5c4f650;
    %load/vec4 v0x5c79c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c79b40_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5c79a80_0;
    %assign/vec4 v0x5c79b40_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5c7d7b0;
T_25 ;
    %wait E_0x5c70640;
    %load/vec4 v0x5c7e000_0;
    %load/vec4 v0x5c7e5e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5c7dd30_0, 0, 2;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5c7e0f0_0;
    %load/vec4 v0x5c7e680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5c7dd30_0, 0, 2;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c7dd30_0, 0, 2;
T_25.3 ;
T_25.1 ;
    %load/vec4 v0x5c7e1e0_0;
    %load/vec4 v0x5c7e5e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5c7de20_0, 0, 2;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x5c7e310_0;
    %load/vec4 v0x5c7e680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5c7de20_0, 0, 2;
    %jmp T_25.7;
T_25.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c7de20_0, 0, 2;
T_25.7 ;
T_25.5 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5c7d7b0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7eae0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x5c58450;
T_27 ;
    %vpi_call 5 10 "$readmemh", "memfile.dat", v0x5c58600 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x5b10fc0;
T_28 ;
    %vpi_call 4 9 "$readmemh", "memfile.dat", v0x5bff7c0 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x5b10fc0;
T_29 ;
    %wait E_0x5b87e50;
    %load/vec4 v0x5c58210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x5c582d0_0;
    %load/vec4 v0x5b0f400_0;
    %parti/s 21, 2, 3;
    %pad/u 23;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bff7c0, 0, 4;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5b24730;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c81250_0, 0, 1;
T_30.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5c81250_0;
    %inv;
    %store/vec4 v0x5c81250_0, 0, 1;
    %jmp T_30.0;
    %end;
    .thread T_30;
    .scope S_0x5b24730;
T_31 ;
    %vpi_call 2 25 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b24730 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c812f0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c812f0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c812f0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x5b24730;
T_32 ;
    %vpi_call 2 55 "$monitor", "Time: %0t | WriteDataM: %d | rd2D: %d | PC: %h | AluSRC %b | AluA %d - AluB %d | ALUResult: %d | AluCTRL: %b | Registers: %d %d %d ", $time, v0x5c80f60_0, v0x5c7d170_0, v0x5c80d70_0, v0x5c7efe0_0, v0x5c7c5c0_0, v0x5c7c6d0_0, v0x5c7a7f0_0, v0x5c7d990_0, &A<v0x5c6b9d0, 0>, &A<v0x5c6b9d0, 1>, &A<v0x5c6b9d0, 2> {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x5b24730;
T_33 ;
    %delay 400000, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5c6b9d0, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_33.0, 6;
    %vpi_call 2 82 "$display", "Error: R0 != 0" {0 0 0};
    %vpi_call 2 83 "$stop" {0 0 0};
T_33.0 ;
    %vpi_call 2 88 "$display", "All checks passed." {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "arm.v";
    "controller.v";
    "conditional.v";
    "estructuras_varias.v";
    "datapath.v";
    "alu.v";
    "regfile.v";
    "extend.v";
    "hazard.v";
