SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/sdram_controller.sv 
TOPLEVEL        = sdram_controller
MODULE          = test_sdram_controller
PYTHONPATH      = /src
HASH            = 79f98d64714692cea0fa3090ba08f92bc98dd1cd
