Time resolution is 1 ps
Note: [DEBUG][FSM][WRITE] Data: 90 to Addr: 0
Time: 95 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [DEBUG][BRAM] Write: 90 @ addr: 0
Time: 105 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/line__101  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/input_layer_top.vhd
Note: [DEBUG][FSM][READ] Data: 0 from Addr: 0
Time: 115 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [DEBUG][FSM][WRITE] Data: 7 to Addr: 1
Time: 145 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [DEBUG][BRAM] Write: 7 @ addr: 1
Time: 155 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/line__101  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/input_layer_top.vhd
Note: [DEBUG][FSM][READ] Data: 0 from Addr: 1
Time: 165 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 90, crc = 139, parity = ''0''
Time: 165 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 240, crc = 22, parity = ''0''
Time: 175 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Error: Encoded data does not match input data
Time: 180 ns  Iteration: 0  Process: /top_level_tb/stimulus  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 15, crc = 22, parity = ''0''
Time: 185 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 13, crc = 80, parity = ''0''
Time: 215 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 166746
Time: 215 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 245, crc = 160, parity = ''0''
Time: 225 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 90
Time: 225 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 5, crc = 133, parity = ''0''
Time: 235 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 139
Time: 235 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 90
Time: 235 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Error: Decoded data not marked valid
Time: 240 ns  Iteration: 0  Process: /top_level_tb/stimulus  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
Error: Decoded data does not match expected
Time: 240 ns  Iteration: 0  Process: /top_level_tb/stimulus  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 228, crc = 10, parity = ''0''
Time: 245 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][FSM][WRITE] Data: 165 to Addr: 2
Time: 255 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 38, crc = 224, parity = ''0''
Time: 255 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][BRAM] Write: 165 @ addr: 2
Time: 265 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/line__101  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/input_layer_top.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 163, crc = 52, parity = ''0''
Time: 265 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][FSM][READ] Data: 0 from Addr: 2
Time: 275 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 168, crc = 156, parity = ''0''
Time: 275 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 191, crc = 253, parity = ''0''
Time: 285 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 136944
Time: 285 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 144, crc = 253, parity = ''0''
Time: 295 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 240
Time: 295 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][FSM][WRITE] Data: 0 to Addr: 3
Time: 305 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [DEBUG][TX] Sending CRC byte: 22
Time: 305 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 90
Time: 305 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [DEBUG][BRAM] Write: 0 @ addr: 3
Time: 315 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/line__101  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/input_layer_top.vhd
Note: [DEBUG] Decryption input: 90, decrypted: 240
Time: 315 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [DEBUG][FSM][READ] Data: 0 from Addr: 3
Time: 325 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 114, crc = 205, parity = ''0''
Time: 325 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 240, lfsr_in = 132, data_out = 116
Time: 325 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 10, crc = 95, parity = ''0''
Time: 335 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 240, lfsr_in = 9, data_out = 249
Time: 335 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 251, crc = 95, parity = ''0''
Time: 345 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 116
Time: 345 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [DEBUG][TX] FIFO read: 136719
Time: 355 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 249
Time: 355 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [DEBUG][TX] Sending DATA byte: 15
Time: 365 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 249
Time: 365 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 222, crc = 16, parity = ''0''
Time: 375 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 22
Time: 375 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 15
Time: 375 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Error: CRC error not triggered
Time: 380 ns  Iteration: 0  Process: /top_level_tb/stimulus  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
Error: Error LED not set despite CRC error
Time: 380 ns  Iteration: 0  Process: /top_level_tb/stimulus  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
Note: End of simulation
Time: 380 ns  Iteration: 0  Process: /top_level_tb/stimulus  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 83, crc = 17, parity = ''0''
Time: 385 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 73, crc = 19, parity = ''0''
Time: 395 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 125, crc = 23, parity = ''0''
Time: 405 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 21, crc = 235, parity = ''0''
Time: 415 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 197, crc = 214, parity = ''0''
Time: 425 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 151565
Time: 425 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 101, crc = 172, parity = ''0''
Time: 435 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 13
Time: 435 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 37, crc = 157, parity = ''0''
Time: 445 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 80
Time: 445 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 15
Time: 445 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 165, crc = 255, parity = ''0''
Time: 455 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] Decryption input: 15, decrypted: 165
Time: 455 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 164, crc = 59, parity = ''0''
Time: 465 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 165, lfsr_in = 225, data_out = 68
Time: 465 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 166, crc = 130, parity = ''0''
Time: 475 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 165, lfsr_in = 194, data_out = 103
Time: 475 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 162, crc = 240, parity = ''0''
Time: 485 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 68
Time: 485 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 170, crc = 37, parity = ''0''
Time: 495 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 172277
Time: 495 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 103
Time: 495 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 187, crc = 143, parity = ''0''
Time: 505 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 245
Time: 505 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 103
Time: 505 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 152, crc = 234, parity = ''0''
Time: 515 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 160
Time: 515 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 245
Time: 515 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 223, crc = 212, parity = ''0''
Time: 525 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 81, crc = 168, parity = ''0''
Time: 535 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 77, crc = 97, parity = ''0''
Time: 545 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 117, crc = 194, parity = ''0''
Time: 555 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 4, crc = 65, parity = ''0''
Time: 565 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 165125
Time: 565 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 230, crc = 179, parity = ''0''
Time: 575 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 5
Time: 575 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 34, crc = 146, parity = ''0''
Time: 585 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 133
Time: 585 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 245
Time: 585 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 171, crc = 225, parity = ''0''
Time: 595 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] Decryption input: 245, decrypted: 95
Time: 595 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 185, crc = 54, parity = ''0''
Time: 605 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 95, lfsr_in = 52, data_out = 107
Time: 605 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 156, crc = 152, parity = ''0''
Time: 615 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 95, lfsr_in = 104, data_out = 55
Time: 615 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 215, crc = 1, parity = ''0''
Time: 625 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 107
Time: 625 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 64, crc = 2, parity = ''0''
Time: 635 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 133860
Time: 635 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 55
Time: 635 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 110, crc = 4, parity = ''0''
Time: 645 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 228
Time: 645 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 55
Time: 645 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 50, crc = 252, parity = ''0''
Time: 655 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 10
Time: 655 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 228
Time: 655 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 138, crc = 61, parity = ''0''
Time: 665 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 250, crc = 122, parity = ''0''
Time: 675 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 26, crc = 49, parity = ''0''
Time: 685 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 218, crc = 98, parity = ''0''
Time: 695 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 91, crc = 196, parity = ''0''
Time: 705 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 188454
Time: 705 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 88, crc = 185, parity = ''0''
Time: 715 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 38
Time: 715 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 94, crc = 114, parity = ''0''
Time: 725 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 224
Time: 725 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 228
Time: 725 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 82, crc = 213, parity = ''0''
Time: 735 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] Decryption input: 228, decrypted: 78
Time: 735 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 75, crc = 170, parity = ''0''
Time: 745 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 78, lfsr_in = 28, data_out = 82
Time: 745 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 121, crc = 101, parity = ''0''
Time: 755 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 78, lfsr_in = 56, data_out = 118
Time: 755 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 29, crc = 62, parity = ''0''
Time: 765 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 82
Time: 765 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 212, crc = 124, parity = ''0''
Time: 775 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 144547
Time: 775 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 118
Time: 775 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 70, crc = 201, parity = ''0''
Time: 785 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 163
Time: 785 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 118
Time: 785 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 98, crc = 163, parity = ''0''
Time: 795 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 52
Time: 795 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 163
Time: 795 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 43, crc = 131, parity = ''0''
Time: 805 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 184, crc = 242, parity = ''0''
Time: 815 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 158, crc = 33, parity = ''0''
Time: 825 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 211, crc = 115, parity = ''0''
Time: 835 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 72, crc = 215, parity = ''0''
Time: 845 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 171176
Time: 845 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 127, crc = 174, parity = ''0''
Time: 855 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 168
Time: 855 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 17, crc = 153, parity = ''0''
Time: 865 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 156
Time: 865 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 163
Time: 865 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 205, crc = 3, parity = ''0''
Time: 875 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] Decryption input: 163, decrypted: 9
Time: 875 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 116, crc = 6, parity = ''0''
Time: 885 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 9, lfsr_in = 224, data_out = 233
Time: 885 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 6, crc = 248, parity = ''0''
Time: 895 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 9, lfsr_in = 192, data_out = 201
Time: 895 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 226, crc = 193, parity = ''0''
Time: 905 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 233
Time: 905 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 42, crc = 71, parity = ''0''
Time: 915 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 196031
Time: 915 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 201
Time: 915 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 186, crc = 75, parity = ''0''
Time: 925 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 191
Time: 925 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 201
Time: 925 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 154, crc = 83, parity = ''0''
Time: 935 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 253
Time: 935 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 191
Time: 935 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 219, crc = 166, parity = ''0''
Time: 945 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 89, crc = 125, parity = ''0''
Time: 955 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 92, crc = 203, parity = ''0''
Time: 965 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 86, crc = 167, parity = ''0''
Time: 975 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 67, crc = 127, parity = ''0''
Time: 985 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 195984
Time: 985 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 104, crc = 207, parity = ''0''
Time: 995 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 144
Time: 995 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][FSM][WRITE] Data: 90 to Addr: 0
Time: 95 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [DEBUG][BRAM] Write: 90 @ addr: 0
Time: 105 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/line__101  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/input_layer_top.vhd
Note: [DEBUG][FSM][READ] Data: 0 from Addr: 0
Time: 115 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [DEBUG][FSM][WRITE] Data: 7 to Addr: 1
Time: 145 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [DEBUG][BRAM] Write: 7 @ addr: 1
Time: 155 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/line__101  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/input_layer_top.vhd
Note: [DEBUG][FSM][READ] Data: 0 from Addr: 1
Time: 165 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 90, crc = 139, parity = ''0''
Time: 165 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 240, crc = 22, parity = ''0''
Time: 175 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Error: Encoded data does not match input data
Time: 180 ns  Iteration: 0  Process: /top_level_tb/stimulus  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 15, crc = 22, parity = ''0''
Time: 185 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 13, crc = 80, parity = ''0''
Time: 215 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 166746
Time: 215 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 245, crc = 160, parity = ''0''
Time: 225 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 90
Time: 225 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 5, crc = 133, parity = ''0''
Time: 235 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 139
Time: 235 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 90
Time: 235 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Error: Decoded data not marked valid
Time: 240 ns  Iteration: 0  Process: /top_level_tb/stimulus  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
Error: Decoded data does not match expected
Time: 240 ns  Iteration: 0  Process: /top_level_tb/stimulus  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 228, crc = 10, parity = ''0''
Time: 245 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][FSM][WRITE] Data: 165 to Addr: 2
Time: 255 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 38, crc = 224, parity = ''0''
Time: 255 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][BRAM] Write: 165 @ addr: 2
Time: 265 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/line__101  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/input_layer_top.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 163, crc = 52, parity = ''0''
Time: 265 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][FSM][READ] Data: 0 from Addr: 2
Time: 275 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 168, crc = 156, parity = ''0''
Time: 275 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 191, crc = 253, parity = ''0''
Time: 285 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 136944
Time: 285 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 144, crc = 253, parity = ''0''
Time: 295 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 240
Time: 295 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][FSM][WRITE] Data: 0 to Addr: 3
Time: 305 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [DEBUG][TX] Sending CRC byte: 22
Time: 305 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 90
Time: 305 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [DEBUG][BRAM] Write: 0 @ addr: 3
Time: 315 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/line__101  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/input_layer_top.vhd
Note: [DEBUG] Decryption input: 90, decrypted: 240
Time: 315 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [DEBUG][FSM][READ] Data: 0 from Addr: 3
Time: 325 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 114, crc = 205, parity = ''0''
Time: 325 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 240, lfsr_in = 132, data_out = 116
Time: 325 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 10, crc = 95, parity = ''0''
Time: 335 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 240, lfsr_in = 9, data_out = 249
Time: 335 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 251, crc = 95, parity = ''0''
Time: 345 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 116
Time: 345 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [DEBUG][TX] FIFO read: 136719
Time: 355 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 249
Time: 355 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [DEBUG][TX] Sending DATA byte: 15
Time: 365 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 249
Time: 365 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 222, crc = 16, parity = ''0''
Time: 375 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 22
Time: 375 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 15
Time: 375 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Error: CRC error not triggered
Time: 380 ns  Iteration: 0  Process: /top_level_tb/stimulus  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
Error: Error LED not set despite CRC error
Time: 380 ns  Iteration: 0  Process: /top_level_tb/stimulus  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
Note: End of simulation
Time: 380 ns  Iteration: 0  Process: /top_level_tb/stimulus  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 83, crc = 17, parity = ''0''
Time: 385 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 73, crc = 19, parity = ''0''
Time: 395 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 125, crc = 23, parity = ''0''
Time: 405 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 21, crc = 235, parity = ''0''
Time: 415 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 197, crc = 214, parity = ''0''
Time: 425 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 151565
Time: 425 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 101, crc = 172, parity = ''0''
Time: 435 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 13
Time: 435 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 37, crc = 157, parity = ''0''
Time: 445 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 80
Time: 445 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 15
Time: 445 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 165, crc = 255, parity = ''0''
Time: 455 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] Decryption input: 15, decrypted: 165
Time: 455 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 164, crc = 59, parity = ''0''
Time: 465 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 165, lfsr_in = 225, data_out = 68
Time: 465 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 166, crc = 130, parity = ''0''
Time: 475 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 165, lfsr_in = 194, data_out = 103
Time: 475 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 162, crc = 240, parity = ''0''
Time: 485 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 68
Time: 485 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 170, crc = 37, parity = ''0''
Time: 495 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 172277
Time: 495 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 103
Time: 495 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 187, crc = 143, parity = ''0''
Time: 505 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 245
Time: 505 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 103
Time: 505 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 152, crc = 234, parity = ''0''
Time: 515 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 160
Time: 515 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 245
Time: 515 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 223, crc = 212, parity = ''0''
Time: 525 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 81, crc = 168, parity = ''0''
Time: 535 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 77, crc = 97, parity = ''0''
Time: 545 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 117, crc = 194, parity = ''0''
Time: 555 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 4, crc = 65, parity = ''0''
Time: 565 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 165125
Time: 565 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 230, crc = 179, parity = ''0''
Time: 575 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 5
Time: 575 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 34, crc = 146, parity = ''0''
Time: 585 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 133
Time: 585 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 245
Time: 585 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 171, crc = 225, parity = ''0''
Time: 595 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] Decryption input: 245, decrypted: 95
Time: 595 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 185, crc = 54, parity = ''0''
Time: 605 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 95, lfsr_in = 52, data_out = 107
Time: 605 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 156, crc = 152, parity = ''0''
Time: 615 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 95, lfsr_in = 104, data_out = 55
Time: 615 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 215, crc = 1, parity = ''0''
Time: 625 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 107
Time: 625 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 64, crc = 2, parity = ''0''
Time: 635 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 133860
Time: 635 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 55
Time: 635 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 110, crc = 4, parity = ''0''
Time: 645 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 228
Time: 645 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 55
Time: 645 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 50, crc = 252, parity = ''0''
Time: 655 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 10
Time: 655 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 228
Time: 655 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 138, crc = 61, parity = ''0''
Time: 665 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 250, crc = 122, parity = ''0''
Time: 675 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 26, crc = 49, parity = ''0''
Time: 685 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 218, crc = 98, parity = ''0''
Time: 695 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 91, crc = 196, parity = ''0''
Time: 705 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 188454
Time: 705 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 88, crc = 185, parity = ''0''
Time: 715 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 38
Time: 715 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 94, crc = 114, parity = ''0''
Time: 725 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 224
Time: 725 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 228
Time: 725 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 82, crc = 213, parity = ''0''
Time: 735 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] Decryption input: 228, decrypted: 78
Time: 735 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 75, crc = 170, parity = ''0''
Time: 745 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 78, lfsr_in = 28, data_out = 82
Time: 745 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 121, crc = 101, parity = ''0''
Time: 755 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 78, lfsr_in = 56, data_out = 118
Time: 755 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 29, crc = 62, parity = ''0''
Time: 765 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 82
Time: 765 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 212, crc = 124, parity = ''0''
Time: 775 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 144547
Time: 775 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 118
Time: 775 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 70, crc = 201, parity = ''0''
Time: 785 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 163
Time: 785 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 118
Time: 785 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 98, crc = 163, parity = ''0''
Time: 795 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 52
Time: 795 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 163
Time: 795 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 43, crc = 131, parity = ''0''
Time: 805 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 184, crc = 242, parity = ''0''
Time: 815 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 158, crc = 33, parity = ''0''
Time: 825 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 211, crc = 115, parity = ''0''
Time: 835 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 72, crc = 215, parity = ''0''
Time: 845 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 171176
Time: 845 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 127, crc = 174, parity = ''0''
Time: 855 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 168
Time: 855 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 17, crc = 153, parity = ''0''
Time: 865 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 156
Time: 865 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 163
Time: 865 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 205, crc = 3, parity = ''0''
Time: 875 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] Decryption input: 163, decrypted: 9
Time: 875 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 116, crc = 6, parity = ''0''
Time: 885 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 9, lfsr_in = 224, data_out = 233
Time: 885 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 6, crc = 248, parity = ''0''
Time: 895 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 9, lfsr_in = 192, data_out = 201
Time: 895 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 226, crc = 193, parity = ''0''
Time: 905 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 233
Time: 905 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 42, crc = 71, parity = ''0''
Time: 915 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 196031
Time: 915 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 201
Time: 915 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 186, crc = 75, parity = ''0''
Time: 925 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 191
Time: 925 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 201
Time: 925 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 154, crc = 83, parity = ''0''
Time: 935 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 253
Time: 935 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 191
Time: 935 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 219, crc = 166, parity = ''0''
Time: 945 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 89, crc = 125, parity = ''0''
Time: 955 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 92, crc = 203, parity = ''0''
Time: 965 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 86, crc = 167, parity = ''0''
Time: 975 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 67, crc = 127, parity = ''0''
Time: 985 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 195984
Time: 985 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 104, crc = 207, parity = ''0''
Time: 995 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 144
Time: 995 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][FSM][WRITE] Data: 90 to Addr: 0
Time: 95 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [DEBUG][BRAM] Write: 90 @ addr: 0
Time: 105 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/line__101  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/input_layer_top.vhd
Note: [DEBUG][FSM][READ] Data: 0 from Addr: 0
Time: 115 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [DEBUG][FSM][WRITE] Data: 7 to Addr: 1
Time: 145 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [DEBUG][BRAM] Write: 7 @ addr: 1
Time: 155 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/line__101  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/input_layer_top.vhd
Note: [DEBUG][FSM][READ] Data: 0 from Addr: 1
Time: 165 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 90, crc = 139, parity = ''0''
Time: 165 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 240, crc = 22, parity = ''0''
Time: 175 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Error: Encoded data does not match input data
Time: 180 ns  Iteration: 0  Process: /top_level_tb/stimulus  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 15, crc = 22, parity = ''0''
Time: 185 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 13, crc = 80, parity = ''0''
Time: 215 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 166746
Time: 215 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 245, crc = 160, parity = ''0''
Time: 225 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 90
Time: 225 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 5, crc = 133, parity = ''0''
Time: 235 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 139
Time: 235 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 90
Time: 235 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Error: Decoded data not marked valid
Time: 240 ns  Iteration: 0  Process: /top_level_tb/stimulus  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
Error: Decoded data does not match expected
Time: 240 ns  Iteration: 0  Process: /top_level_tb/stimulus  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 228, crc = 10, parity = ''0''
Time: 245 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][FSM][WRITE] Data: 165 to Addr: 2
Time: 255 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 38, crc = 224, parity = ''0''
Time: 255 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][BRAM] Write: 165 @ addr: 2
Time: 265 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/line__101  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/input_layer_top.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 163, crc = 52, parity = ''0''
Time: 265 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][FSM][READ] Data: 0 from Addr: 2
Time: 275 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 168, crc = 156, parity = ''0''
Time: 275 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 191, crc = 253, parity = ''0''
Time: 285 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 136944
Time: 285 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 144, crc = 253, parity = ''0''
Time: 295 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 240
Time: 295 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][FSM][WRITE] Data: 0 to Addr: 3
Time: 305 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [DEBUG][TX] Sending CRC byte: 22
Time: 305 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 90
Time: 305 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [DEBUG][BRAM] Write: 0 @ addr: 3
Time: 315 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/line__101  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/input_layer_top.vhd
Note: [DEBUG] Decryption input: 90, decrypted: 240
Time: 315 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [DEBUG][FSM][READ] Data: 0 from Addr: 3
Time: 325 ns  Iteration: 1  Process: /top_level_tb/uut/u_input/u_bram_fsm/line__31  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 114, crc = 205, parity = ''0''
Time: 325 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 240, lfsr_in = 132, data_out = 116
Time: 325 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 10, crc = 95, parity = ''0''
Time: 335 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 240, lfsr_in = 9, data_out = 249
Time: 335 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 251, crc = 95, parity = ''0''
Time: 345 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 116
Time: 345 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [DEBUG][TX] FIFO read: 136719
Time: 355 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 249
Time: 355 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [DEBUG][TX] Sending DATA byte: 15
Time: 365 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 249
Time: 365 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 222, crc = 16, parity = ''0''
Time: 375 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 22
Time: 375 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 15
Time: 375 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Error: CRC error not triggered
Time: 380 ns  Iteration: 0  Process: /top_level_tb/stimulus  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
Error: Error LED not set despite CRC error
Time: 380 ns  Iteration: 0  Process: /top_level_tb/stimulus  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
Note: End of simulation
Time: 380 ns  Iteration: 0  Process: /top_level_tb/stimulus  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 83, crc = 17, parity = ''0''
Time: 385 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 73, crc = 19, parity = ''0''
Time: 395 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 125, crc = 23, parity = ''0''
Time: 405 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 21, crc = 235, parity = ''0''
Time: 415 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 197, crc = 214, parity = ''0''
Time: 425 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 151565
Time: 425 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 101, crc = 172, parity = ''0''
Time: 435 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 13
Time: 435 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 37, crc = 157, parity = ''0''
Time: 445 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 80
Time: 445 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 15
Time: 445 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 165, crc = 255, parity = ''0''
Time: 455 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] Decryption input: 15, decrypted: 165
Time: 455 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 164, crc = 59, parity = ''0''
Time: 465 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 165, lfsr_in = 225, data_out = 68
Time: 465 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 166, crc = 130, parity = ''0''
Time: 475 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 165, lfsr_in = 194, data_out = 103
Time: 475 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 162, crc = 240, parity = ''0''
Time: 485 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 68
Time: 485 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 170, crc = 37, parity = ''0''
Time: 495 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 172277
Time: 495 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 103
Time: 495 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 187, crc = 143, parity = ''0''
Time: 505 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 245
Time: 505 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 103
Time: 505 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 152, crc = 234, parity = ''0''
Time: 515 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 160
Time: 515 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 245
Time: 515 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 223, crc = 212, parity = ''0''
Time: 525 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 81, crc = 168, parity = ''0''
Time: 535 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 77, crc = 97, parity = ''0''
Time: 545 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 117, crc = 194, parity = ''0''
Time: 555 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 4, crc = 65, parity = ''0''
Time: 565 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 165125
Time: 565 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 230, crc = 179, parity = ''0''
Time: 575 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 5
Time: 575 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 34, crc = 146, parity = ''0''
Time: 585 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 133
Time: 585 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 245
Time: 585 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 171, crc = 225, parity = ''0''
Time: 595 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] Decryption input: 245, decrypted: 95
Time: 595 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 185, crc = 54, parity = ''0''
Time: 605 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 95, lfsr_in = 52, data_out = 107
Time: 605 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 156, crc = 152, parity = ''0''
Time: 615 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 95, lfsr_in = 104, data_out = 55
Time: 615 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 215, crc = 1, parity = ''0''
Time: 625 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 107
Time: 625 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 64, crc = 2, parity = ''0''
Time: 635 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 133860
Time: 635 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 55
Time: 635 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 110, crc = 4, parity = ''0''
Time: 645 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 228
Time: 645 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 55
Time: 645 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 50, crc = 252, parity = ''0''
Time: 655 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 10
Time: 655 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 228
Time: 655 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 138, crc = 61, parity = ''0''
Time: 665 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 250, crc = 122, parity = ''0''
Time: 675 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 26, crc = 49, parity = ''0''
Time: 685 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 218, crc = 98, parity = ''0''
Time: 695 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 91, crc = 196, parity = ''0''
Time: 705 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 188454
Time: 705 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 88, crc = 185, parity = ''0''
Time: 715 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 38
Time: 715 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 94, crc = 114, parity = ''0''
Time: 725 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 224
Time: 725 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 228
Time: 725 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 82, crc = 213, parity = ''0''
Time: 735 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] Decryption input: 228, decrypted: 78
Time: 735 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 75, crc = 170, parity = ''0''
Time: 745 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 78, lfsr_in = 28, data_out = 82
Time: 745 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 121, crc = 101, parity = ''0''
Time: 755 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 78, lfsr_in = 56, data_out = 118
Time: 755 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 29, crc = 62, parity = ''0''
Time: 765 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 82
Time: 765 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 212, crc = 124, parity = ''0''
Time: 775 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 144547
Time: 775 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 118
Time: 775 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 70, crc = 201, parity = ''0''
Time: 785 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 163
Time: 785 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 118
Time: 785 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 98, crc = 163, parity = ''0''
Time: 795 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 52
Time: 795 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 163
Time: 795 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 43, crc = 131, parity = ''0''
Time: 805 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 184, crc = 242, parity = ''0''
Time: 815 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 158, crc = 33, parity = ''0''
Time: 825 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 211, crc = 115, parity = ''0''
Time: 835 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 72, crc = 215, parity = ''0''
Time: 845 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 171176
Time: 845 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 127, crc = 174, parity = ''0''
Time: 855 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 168
Time: 855 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 17, crc = 153, parity = ''0''
Time: 865 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 156
Time: 865 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 163
Time: 865 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 205, crc = 3, parity = ''0''
Time: 875 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] Decryption input: 163, decrypted: 9
Time: 875 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 116, crc = 6, parity = ''0''
Time: 885 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 9, lfsr_in = 224, data_out = 233
Time: 885 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 6, crc = 248, parity = ''0''
Time: 895 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 9, lfsr_in = 192, data_out = 201
Time: 895 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 226, crc = 193, parity = ''0''
Time: 905 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 233
Time: 905 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 42, crc = 71, parity = ''0''
Time: 915 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 196031
Time: 915 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 201
Time: 915 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 186, crc = 75, parity = ''0''
Time: 925 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 191
Time: 925 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 201
Time: 925 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 154, crc = 83, parity = ''0''
Time: 935 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 253
Time: 935 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 191
Time: 935 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 219, crc = 166, parity = ''0''
Time: 945 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 89, crc = 125, parity = ''0''
Time: 955 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 92, crc = 203, parity = ''0''
Time: 965 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 86, crc = 167, parity = ''0''
Time: 975 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 67, crc = 127, parity = ''0''
Time: 985 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 195984
Time: 985 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 104, crc = 207, parity = ''0''
Time: 995 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 144
Time: 995 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 62, crc = 91, parity = ''0''
Time: 1005 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 253
Time: 1005 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 191
Time: 1005 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 147, crc = 66, parity = ''0''
Time: 1015 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] Decryption input: 191, decrypted: 21
Time: 1015 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 200, crc = 181, parity = ''0''
Time: 1025 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 21, lfsr_in = 38, data_out = 51
Time: 1025 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 126, crc = 106, parity = ''0''
Time: 1035 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 21, lfsr_in = 77, data_out = 88
Time: 1035 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 19, crc = 32, parity = ''0''
Time: 1045 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 51
Time: 1045 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 201, crc = 113, parity = ''0''
Time: 1055 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 183666
Time: 1055 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 88
Time: 1055 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 124, crc = 211, parity = ''0''
Time: 1065 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 114
Time: 1065 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 88
Time: 1065 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 23, crc = 82, parity = ''0''
Time: 1075 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 205
Time: 1075 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 114
Time: 1075 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 193, crc = 164, parity = ''0''
Time: 1085 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 109, crc = 121, parity = ''0''
Time: 1095 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 52, crc = 55, parity = ''0''
Time: 1105 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 134, crc = 154, parity = ''0''
Time: 1115 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 227, crc = 5, parity = ''0''
Time: 1125 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 155402
Time: 1125 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 40, crc = 254, parity = ''0''
Time: 1135 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 10
Time: 1135 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 190, crc = 57, parity = ''0''
Time: 1145 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 95
Time: 1145 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 114
Time: 1145 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 146, crc = 134, parity = ''0''
Time: 1155 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] Decryption input: 114, decrypted: 216
Time: 1155 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 202, crc = 12, parity = ''0''
Time: 1165 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 216, lfsr_in = 5, data_out = 221
Time: 1165 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 122, crc = 24, parity = ''0''
Time: 1175 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 216, lfsr_in = 10, data_out = 210
Time: 1175 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 27, crc = 245, parity = ''0''
Time: 1185 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 221
Time: 1185 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 216, crc = 219, parity = ''0''
Time: 1195 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 155643
Time: 1195 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 210
Time: 1195 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 95, crc = 182, parity = ''0''
Time: 1205 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 251
Time: 1205 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 210
Time: 1205 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 80, crc = 108, parity = ''0''
Time: 1215 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 95
Time: 1215 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 251
Time: 1215 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 79, crc = 216, parity = ''0''
Time: 1225 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 113, crc = 176, parity = ''0''
Time: 1235 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 12, crc = 148, parity = ''0''
Time: 1245 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 247, crc = 25, parity = ''0''
Time: 1255 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 1, crc = 247, parity = ''0''
Time: 1265 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 135390
Time: 1265 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 236, crc = 223, parity = ''0''
Time: 1275 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 222
Time: 1275 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 55, crc = 74, parity = ''0''
Time: 1285 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 16
Time: 1285 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 251
Time: 1285 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 128, crc = 81, parity = ''0''
Time: 1295 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] Decryption input: 251, decrypted: 81
Time: 1295 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 239, crc = 162, parity = ''0''
Time: 1305 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 81, lfsr_in = 89, data_out = 8
Time: 1305 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 49, crc = 129, parity = ''0''
Time: 1315 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 81, lfsr_in = 178, data_out = 227
Time: 1315 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 140, crc = 246, parity = ''0''
Time: 1325 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 8
Time: 1325 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 246, crc = 221, parity = ''0''
Time: 1335 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 135507
Time: 1335 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 227
Time: 1335 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 3, crc = 78, parity = ''0''
Time: 1345 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 83
Time: 1345 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 227
Time: 1345 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 232, crc = 173, parity = ''0''
Time: 1355 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 17
Time: 1355 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 83
Time: 1355 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 63, crc = 159, parity = ''0''
Time: 1365 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 145, crc = 251, parity = ''0''
Time: 1375 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 204, crc = 199, parity = ''0''
Time: 1385 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 118, crc = 191, parity = ''0''
Time: 1395 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 2, crc = 138, parity = ''0''
Time: 1405 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 136009
Time: 1405 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 234, crc = 20, parity = ''0''
Time: 1415 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 73
Time: 1415 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 59, crc = 237, parity = ''0''
Time: 1425 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 19
Time: 1425 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 83
Time: 1425 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 153, crc = 46, parity = ''0''
Time: 1435 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] Decryption input: 83, decrypted: 249
Time: 1435 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 221, crc = 109, parity = ''0''
Time: 1445 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 249, lfsr_in = 125, data_out = 132
Time: 1445 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 85, crc = 218, parity = ''0''
Time: 1455 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 249, lfsr_in = 251, data_out = 2
Time: 1455 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 69, crc = 180, parity = ''0''
Time: 1465 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 132
Time: 1465 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 100, crc = 104, parity = ''0''
Time: 1475 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 137085
Time: 1475 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 2
Time: 1475 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 39, crc = 36, parity = ''0''
Time: 1485 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 125
Time: 1485 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 2
Time: 1485 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 161, crc = 141, parity = ''0''
Time: 1495 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 23
Time: 1495 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 125
Time: 1495 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 172, crc = 238, parity = ''0''
Time: 1505 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 183, crc = 40, parity = ''0''
Time: 1515 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 129, crc = 149, parity = ''0''
Time: 1525 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 237, crc = 27, parity = ''0''
Time: 1535 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 53, crc = 243, parity = ''0''
Time: 1545 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 191253
Time: 1545 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 132, crc = 35, parity = ''0''
Time: 1555 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 21
Time: 1555 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 231, crc = 119, parity = ''0''
Time: 1565 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 235
Time: 1565 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 125
Time: 1565 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 32, crc = 43, parity = ''0''
Time: 1575 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] Decryption input: 125, decrypted: 215
Time: 1575 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 175, crc = 147, parity = ''0''
Time: 1585 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 215, lfsr_in = 93, data_out = 138
Time: 1585 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 177, crc = 227, parity = ''0''
Time: 1595 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 215, lfsr_in = 186, data_out = 109
Time: 1595 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 141, crc = 50, parity = ''0''
Time: 1605 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 138
Time: 1605 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 244, crc = 100, parity = ''0''
Time: 1615 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 186053
Time: 1615 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 109
Time: 1615 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 7, crc = 60, parity = ''0''
Time: 1625 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 197
Time: 1625 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 109
Time: 1625 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 224, crc = 120, parity = ''0''
Time: 1635 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 214
Time: 1635 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 197
Time: 1635 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 46, crc = 53, parity = ''0''
Time: 1645 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 178, crc = 158, parity = ''0''
Time: 1655 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 139, crc = 249, parity = ''0''
Time: 1665 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 248, crc = 195, parity = ''0''
Time: 1675 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 30, crc = 67, parity = ''0''
Time: 1685 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 175205
Time: 1685 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 210, crc = 183, parity = ''0''
Time: 1695 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 101
Time: 1695 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 74, crc = 110, parity = ''0''
Time: 1705 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 172
Time: 1705 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 197
Time: 1705 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 123, crc = 220, parity = ''0''
Time: 1715 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] Decryption input: 197, decrypted: 111
Time: 1715 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 25, crc = 76, parity = ''0''
Time: 1725 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 111, lfsr_in = 54, data_out = 89
Time: 1725 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 220, crc = 169, parity = ''0''
Time: 1735 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 111, lfsr_in = 108, data_out = 3
Time: 1735 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 87, crc = 99, parity = ''0''
Time: 1745 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 89
Time: 1745 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 65, crc = 198, parity = ''0''
Time: 1755 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 171301
Time: 1755 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 3
Time: 1755 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 108, crc = 189, parity = ''0''
Time: 1765 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 37
Time: 1765 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 3
Time: 1765 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 54, crc = 142, parity = ''0''
Time: 1775 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 157
Time: 1775 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 37
Time: 1775 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 130, crc = 232, parity = ''0''
Time: 1785 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 235, crc = 208, parity = ''0''
Time: 1795 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 57, crc = 84, parity = ''0''
Time: 1805 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 157, crc = 92, parity = ''0''
Time: 1815 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 213, crc = 184, parity = ''0''
Time: 1825 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 196517
Time: 1825 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 68, crc = 112, parity = ''0''
Time: 1835 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 165
Time: 1835 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 102, crc = 209, parity = ''0''
Time: 1845 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 255
Time: 1845 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 37
Time: 1845 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 35, crc = 86, parity = ''0''
Time: 1855 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] Decryption input: 37, decrypted: 143
Time: 1855 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 169, crc = 88, parity = ''0''
Time: 1865 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 143, lfsr_in = 57, data_out = 182
Time: 1865 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 189, crc = 68, parity = ''0''
Time: 1875 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] UnScrambler: data_in = 143, lfsr_in = 115, data_out = 252
Time: 1875 ns  Iteration: 1  Process: /top_level_tb/uut/u_unscrambler/line__23  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 148, crc = 77, parity = ''0''
Time: 1885 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] LED updated with value: 182
Time: 1885 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 198, crc = 171, parity = ''0''
Time: 1895 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 146340
Time: 1895 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 252
Time: 1895 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 99, crc = 103, parity = ''0''
Time: 1905 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 164
Time: 1905 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] LED updated with value: 252
Time: 1905 ns  Iteration: 1  Process: /top_level_tb/uut/u_display/line__19  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/output_display.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 41, crc = 58, parity = ''0''
Time: 1915 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 59
Time: 1915 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG] Received data byte: 164
Time: 1915 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 188, crc = 128, parity = ''0''
Time: 1925 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 150, crc = 244, parity = ''0''
Time: 1935 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 194, crc = 217, parity = ''0''
Time: 1945 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 107, crc = 178, parity = ''0''
Time: 1955 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 56, crc = 144, parity = ''0''
Time: 1965 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] FIFO read: 164518
Time: 1965 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 159, crc = 229, parity = ''0''
Time: 1975 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending DATA byte: 166
Time: 1975 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 209, crc = 202, parity = ''0''
Time: 1985 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG][TX] Sending CRC byte: 130
Time: 1985 ns  Iteration: 1  Process: /top_level_tb/uut/u_tx/line__34  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd
Note: [DEBUG][TEMP] CRC check bypassed. Forwarding data to decryption anyway: 164
Time: 1985 ns  Iteration: 1  Process: /top_level_tb/uut/u_rx/line__50  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd
Note: [BRIDGE] Writing to FIFO: encrypted_data = 76, crc = 165, parity = ''0''
Time: 1995 ns  Iteration: 1  Process: /top_level_tb/uut/u_bridge/line__25  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd
Note: [DEBUG] Decryption input: 164, decrypted: 14
Time: 1995 ns  Iteration: 1  Process: /top_level_tb/uut/u_decryption/line__22  File: /home/razgo/Documents/FPGA/FPGA_FINAL_PROJECT/CipherComm_FPGA/CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd
