
---------- Begin Simulation Statistics ----------
final_tick                                57659038500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 203534                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434628                       # Number of bytes of host memory used
host_op_rate                                   324747                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    73.57                       # Real time elapsed on the host
host_tick_rate                              783779349                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14973068                       # Number of instructions simulated
sim_ops                                      23890115                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057659                       # Number of seconds simulated
sim_ticks                                 57659038500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               65                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             31                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              31                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     65                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           18                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4973067                       # Number of instructions committed
system.cpu0.committedOps                      9380747                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             23.188507                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3099474                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     785258                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2043                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    4747591                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        18095                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       99659439                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.043125                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1961407                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          196                       # TLB misses on write requests
system.cpu0.numCycles                       115317997                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4425812     47.18%     47.20% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     47.21% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.01%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     47.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     47.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     47.23% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     47.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     47.23% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     47.23% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.01%     47.25% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     47.25% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.01%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      2.13%     49.40% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      1.42%     50.82% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.02%     50.84% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         4611571     49.16%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 9380747                       # Class of committed instruction
system.cpu0.tickCycles                       15658558                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     85                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000001                       # Number of instructions committed
system.cpu1.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.531807                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1920438                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1871003                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       365539                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    7295814                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        28453                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       95347933                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.086717                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2313323                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          260                       # TLB misses on write requests
system.cpu1.numCycles                       115318077                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14509368                       # Class of committed instruction
system.cpu1.tickCycles                       19970144                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1497716                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2996492                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1539152                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1470                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3078370                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1470                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              11043                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1487009                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10707                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1487733                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1487732                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11043                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4495267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4495267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4495267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    191090176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    191090176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               191090176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1498776                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1498776    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1498776                       # Request fanout histogram
system.membus.reqLayer4.occupancy          9515024500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              16.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7821349750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1952532                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1952532                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1952532                       # number of overall hits
system.cpu0.icache.overall_hits::total        1952532                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8832                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8832                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8832                       # number of overall misses
system.cpu0.icache.overall_misses::total         8832                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    302152500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    302152500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    302152500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    302152500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1961364                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1961364                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1961364                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1961364                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004503                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004503                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004503                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004503                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 34211.107337                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 34211.107337                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 34211.107337                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 34211.107337                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8816                       # number of writebacks
system.cpu0.icache.writebacks::total             8816                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8832                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8832                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8832                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8832                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    293320500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    293320500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    293320500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    293320500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004503                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004503                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004503                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004503                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 33211.107337                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 33211.107337                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 33211.107337                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 33211.107337                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8816                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1952532                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1952532                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8832                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8832                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    302152500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    302152500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1961364                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1961364                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004503                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004503                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 34211.107337                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 34211.107337                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8832                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8832                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    293320500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    293320500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004503                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004503                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 33211.107337                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 33211.107337                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999763                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1961364                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8832                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           222.074728                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999763                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         15699744                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        15699744                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4337728                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4337728                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4337728                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4337728                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1180977                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1180977                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1180977                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1180977                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 103415493000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 103415493000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 103415493000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 103415493000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      5518705                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5518705                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      5518705                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5518705                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.213995                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.213995                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.213995                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.213995                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87567.745180                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87567.745180                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87567.745180                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87567.745180                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       585538                       # number of writebacks
system.cpu0.dcache.writebacks::total           585538                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       581282                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       581282                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       581282                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       581282                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       599695                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       599695                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       599695                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       599695                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  51361005500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  51361005500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  51361005500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  51361005500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.108666                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.108666                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.108666                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.108666                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85645.212150                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85645.212150                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85645.212150                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85645.212150                       # average overall mshr miss latency
system.cpu0.dcache.replacements                599678                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       766326                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         766326                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16401                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16401                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    536222000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    536222000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       782727                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       782727                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.020954                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020954                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 32694.469849                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32694.469849                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          310                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          310                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16091                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16091                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    502475000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    502475000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.020558                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.020558                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 31227.083463                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 31227.083463                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3571402                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3571402                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1164576                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1164576                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 102879271000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 102879271000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4735978                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4735978                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.245900                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.245900                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 88340.538531                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88340.538531                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       580972                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       580972                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       583604                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       583604                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  50858530500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  50858530500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.123228                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.123228                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 87145.616720                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 87145.616720                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999778                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4937422                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           599694                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.233236                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999778                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         44749334                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        44749334                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2302144                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2302144                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2302144                       # number of overall hits
system.cpu1.icache.overall_hits::total        2302144                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11112                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11112                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11112                       # number of overall misses
system.cpu1.icache.overall_misses::total        11112                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    272529000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    272529000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    272529000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    272529000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2313256                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2313256                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2313256                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2313256                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004804                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004804                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004804                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004804                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24525.647948                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24525.647948                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24525.647948                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24525.647948                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11096                       # number of writebacks
system.cpu1.icache.writebacks::total            11096                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11112                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11112                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11112                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11112                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    261417000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    261417000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    261417000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    261417000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004804                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004804                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004804                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004804                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23525.647948                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23525.647948                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23525.647948                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23525.647948                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11096                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2302144                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2302144                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11112                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11112                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    272529000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    272529000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2313256                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2313256                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004804                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004804                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24525.647948                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24525.647948                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11112                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11112                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    261417000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    261417000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004804                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004804                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23525.647948                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23525.647948                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999753                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2313256                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11112                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           208.176386                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999753                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18517160                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18517160                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7320219                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7320219                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7320219                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7320219                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1465623                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1465623                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1465623                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1465623                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  99017675500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  99017675500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  99017675500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  99017675500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8785842                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8785842                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8785842                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8785842                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166816                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166816                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166816                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166816                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67560.126649                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67560.126649                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67560.126649                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67560.126649                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       912921                       # number of writebacks
system.cpu1.dcache.writebacks::total           912921                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       546044                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       546044                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       546044                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       546044                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       919579                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       919579                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       919579                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       919579                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  78842111000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  78842111000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  78842111000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  78842111000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85737.180819                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85737.180819                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85737.180819                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85737.180819                       # average overall mshr miss latency
system.cpu1.dcache.replacements                919562                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1495636                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1495636                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    328401000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    328401000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.006229                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006229                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 35033.176872                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35033.176872                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    305171000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    305171000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 33757.853982                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 33757.853982                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5824583                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5824583                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1456249                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1456249                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  98689274500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  98689274500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200011                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200011                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67769.505421                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67769.505421                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       545710                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       545710                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       910539                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       910539                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  78536940000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  78536940000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86253.241212                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86253.241212                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999769                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8239797                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           919578                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.960411                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999769                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         71206314                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        71206314                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6331                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               16987                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9377                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7746                       # number of demand (read+write) hits
system.l2.demand_hits::total                    40441                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6331                       # number of overall hits
system.l2.overall_hits::.cpu0.data              16987                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9377                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7746                       # number of overall hits
system.l2.overall_hits::total                   40441                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2501                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            582708                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1735                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            911833                       # number of demand (read+write) misses
system.l2.demand_misses::total                1498777                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2501                       # number of overall misses
system.l2.overall_misses::.cpu0.data           582708                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1735                       # number of overall misses
system.l2.overall_misses::.cpu1.data           911833                       # number of overall misses
system.l2.overall_misses::total               1498777                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    207615000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  50210946000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    141024000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  77372062000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     127931647000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    207615000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  50210946000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    141024000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  77372062000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    127931647000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8832                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          599695                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11112                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          919579                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1539218                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8832                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         599695                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11112                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         919579                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1539218                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.283175                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.971674                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.156138                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.991577                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.973726                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.283175                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.971674                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.156138                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.991577                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.973726                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83012.794882                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86168.279825                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81281.844380                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84853.325115                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85357.359367                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83012.794882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86168.279825                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81281.844380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84853.325115                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85357.359367                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1487009                       # number of writebacks
system.l2.writebacks::total                   1487009                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       582708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       911833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1498777                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       582708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       911833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1498777                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    182605000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  44383876000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    123674000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  68253742000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 112943897000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    182605000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  44383876000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    123674000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  68253742000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 112943897000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.283175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.971674                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.156138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.991577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.973726                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.283175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.971674                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.156138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.991577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.973726                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73012.794882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76168.296986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71281.844380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74853.336082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75357.372711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73012.794882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76168.296986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71281.844380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74853.336082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75357.372711                       # average overall mshr miss latency
system.l2.replacements                        1498585                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1498459                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1498459                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1498459                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1498459                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19912                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19912                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19912                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19912                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          601                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           601                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5003                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1406                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6409                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         578601                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         909133                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1487734                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  49859384500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  77149439500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  127008824000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       583604                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       910539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1494143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.991427                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.998456                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995711                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86172.309588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84860.454411                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85370.653625                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       578601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       909133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1487734                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  44073384500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  68058119500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 112131504000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.991427                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.998456                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995711                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76172.326871                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74860.465410                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75370.667068                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6331                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9377                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15708                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1735                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4236                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    207615000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    141024000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    348639000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8832                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.283175                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.156138                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.212395                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83012.794882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81281.844380                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82303.824363                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1735                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4236                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    182605000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    123674000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    306279000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.283175                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.156138                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.212395                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73012.794882                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71281.844380                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72303.824363                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        11984                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6340                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         4107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2700                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6807                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    351561500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    222622500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    574184000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16091                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25131                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.255236                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.298673                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.270861                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85600.560019                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82452.777778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84351.990598                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         4107                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2700                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6807                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    310491500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    195622500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    506114000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.255236                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.298673                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.270861                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75600.560019                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72452.777778                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74351.990598                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.433347                       # Cycle average of tags in use
system.l2.tags.total_refs                     3077767                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1499609                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.052380                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.361611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.555798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      127.426707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.836447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      891.252783                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.124440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.870364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999447                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          246                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          778                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26126569                       # Number of tag accesses
system.l2.tags.data_accesses                 26126569                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        160064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      37293312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        111040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58357248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95921664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       160064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       111040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        271104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     95168576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        95168576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         582708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         911832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1498776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1487009                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1487009                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2776044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        646790390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1925804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1012109281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1663601518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2776044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1925804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4701847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1650540461                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1650540461                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1650540461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2776044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       646790390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1925804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1012109281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3314141980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1486940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    582547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    911816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000168602500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92704                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92704                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4152155                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1396670                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1498776                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1487009                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1498776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1487009                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    177                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    69                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             94151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             93029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             93145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             93091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             93045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            92813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92871                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22775877750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7492995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             50874609000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15198.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33948.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1390035                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1385964                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1498776                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1487009                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  777552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  581366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  139410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 106371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 105801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 101458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  95176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  95451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       209505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    912.009699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   826.077897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.695320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4959      2.37%      2.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6723      3.21%      5.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5333      2.55%      8.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5100      2.43%     10.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5324      2.54%     13.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4841      2.31%     15.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4912      2.34%     17.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5232      2.50%     20.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       167081     79.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       209505                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        92704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.165268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.067560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.219459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          92595     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            46      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            26      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           10      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           11      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92704                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.039308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.035307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.386424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            91633     98.84%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              119      0.13%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               79      0.09%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              341      0.37%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              329      0.35%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              190      0.20%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92704                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95910336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                95162112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95921664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             95168576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1663.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1650.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1663.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1650.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57659000000                       # Total gap between requests
system.mem_ctrls.avgGap                      19311.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       160064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     37283008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       111040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58356224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     95162112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2776043.516577197239                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 646611684.306875824928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1925803.878952993546                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1012091521.435966968536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1650428353.917140007019                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       582708                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1735                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       911832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1487009                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     79838750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  20132082500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     52500750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  30610187000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1468400132750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31922.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34549.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30259.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33569.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    987485.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            745951500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            396471240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5348017080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3878506980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4551409200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21974532270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3636201600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40531089870                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        702.944255                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9088440250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1925300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  46645298250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            749935620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            398600235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5351979780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3883152780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4551409200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22083218160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3544676640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40562972415                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        703.497205                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8854972500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1925300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  46878766000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             45075                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2985468                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19912                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           32357                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1494143                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1494141                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19944                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25131                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1799067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2758719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4617586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1129472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     75854848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1421312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    117279936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              195685568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1498585                       # Total snoops (count)
system.tol2bus.snoopTraffic                  95168576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3037803                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000484                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021992                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3036333     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1470      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3037803                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3057556000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1379421889                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16678978                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         899562956                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13307379                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57659038500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
