/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.28
Hash     : 67fa7a4
Date     : Jul 14 2024
Type     : Engineering
Log Time   : Sun Jul 14 15:07:08 2024 GMT

INFO: Created design: GJC31. Project type: rtl
INFO: Target device: GEMINI_COMPACT_22x4
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/../pin_constraints.pin
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/../constraints.sdc
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: GJC31
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/analysis/GJC31_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/analysis/GJC31_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/analysis/GJC31_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v' to AST representation.
Generating RTLIL representation for module `\GJC31'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top GJC31' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \GJC31

3.2. Analyzing design hierarchy..
Top module:  \GJC31
Removed 0 unused modules.
Mapping positional arguments of cell GJC31.data_i_ddr (I_DDR).
Mapping positional arguments of cell GJC31.data_buf (I_BUF).
Mapping positional arguments of cell GJC31.clock_buffer (CLK_BUF).
Mapping positional arguments of cell GJC31.obuf1_ (O_BUF).
Mapping positional arguments of cell GJC31.obuf0_ (O_BUF).
Mapping positional arguments of cell GJC31.buf3_ (I_BUF).
Mapping positional arguments of cell GJC31.buf2_ (I_BUF).
Mapping positional arguments of cell GJC31.buf1_ (I_BUF).
Mapping positional arguments of cell GJC31.buf0_ (I_BUF).

Dumping file hier_info.json ...
 Process module "CLK_BUF"
 Process module "I_BUF"
 Process module "I_DDR"
 Process module "I_DELAY"
 Process module "O_BUF"
 Process module "PLL"
Dumping file port_info.json ...

End of script. Logfile hash: e9294fce3c, CPU: user 0.03s system 0.01s, MEM: 15.87 MB peak
Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)
Time spent: 94% 4x read_verilog (0 sec), 4% 1x analyze (0 sec), ...
INFO: ANL: Design GJC31 is analyzed
INFO: ANL: Top Modules: GJC31

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: GJC31
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/yosys -s GJC31.ys -l GJC31_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/yosys -s GJC31.ys -l GJC31_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `GJC31.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v' to AST representation.
Generating RTLIL representation for module `\GJC31'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \GJC31

3.2. Analyzing design hierarchy..
Top module:  \GJC31
Removed 0 unused modules.
Mapping positional arguments of cell GJC31.data_i_ddr (I_DDR).
Mapping positional arguments of cell GJC31.data_buf (I_BUF).
Mapping positional arguments of cell GJC31.clock_buffer (CLK_BUF).
Mapping positional arguments of cell GJC31.obuf1_ (O_BUF).
Mapping positional arguments of cell GJC31.obuf0_ (O_BUF).
Mapping positional arguments of cell GJC31.buf3_ (I_BUF).
Mapping positional arguments of cell GJC31.buf2_ (I_BUF).
Mapping positional arguments of cell GJC31.buf1_ (I_BUF).
Mapping positional arguments of cell GJC31.buf0_ (I_BUF).

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-342.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \GJC31

4.17.2. Analyzing design hierarchy..
Top module:  \GJC31
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:60$3 in module GJC31.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 2 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\GJC31.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:28$6'.
  Set init value: \data_o = 2'00
Found init rule in `\GJC31.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:22$5'.
  Set init value: \dly_ld = 1'0

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\GJC31.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:28$6'.
Creating decoders for process `\GJC31.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:22$5'.
Creating decoders for process `\GJC31.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:60$3'.
     1/3: $0\data_o[1:0] [1]
     2/3: $0\data_o[1:0] [0]
     3/3: $0\dly_ld[0:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\GJC31.\dly_ld' using process `\GJC31.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:60$3'.
  created $dff cell `$procdff$22' with positive edge clock.
Creating register for signal `\GJC31.\data_o' using process `\GJC31.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:60$3'.
  created $dff cell `$procdff$23' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `GJC31.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:28$6'.
Removing empty process `GJC31.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:22$5'.
Found and cleaned up 2 empty switches in `\GJC31.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:60$3'.
Removing empty process `GJC31.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:60$3'.
Cleaned up 2 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.
<suppressed ~3 debug messages>

4.19. Executing FLATTEN pass (flatten design).

# -------------------- 
#  Design entry stats  
# -------------------- 

4.20. Printing statistics.

=== GJC31 ===

   Number of wires:                 39
   Number of wire bits:             44
   Number of public wires:          20
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $dff                            2
     $logic_not                      1
     $mux                            6
     $not                            2
     CLK_BUF                         1
     I_BUF                           5
     I_DDR                           1
     I_DELAY                         1
     O_BUF                           2
     PLL                             1

4.21. Executing SPLITNETS pass (splitting up multi-bit signals).

4.22. Executing DEMUXMAP pass.

4.23. Executing FLATTEN pass (flatten design).

4.24. Executing DEMUXMAP pass.

4.25. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

4.26. Executing DEMINOUT pass (demote inout ports to input or output).

4.27. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 1 unused cells and 14 unused wires.
<suppressed ~2 debug messages>

4.29. Executing CHECK pass (checking for obvious problems).
Checking module GJC31...
Found and reported 0 problems.

4.30. Printing statistics.

=== GJC31 ===

   Number of wires:                 25
   Number of wire bits:             29
   Number of public wires:          20
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $dff                            2
     $mux                            6
     $not                            2
     CLK_BUF                         1
     I_BUF                           5
     I_DDR                           1
     I_DELAY                         1
     O_BUF                           2
     PLL                             1

4.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.36. Executing OPT_SHARE pass.

4.37. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 1

4.40. Executing FSM pass (extract and optimize FSM).

4.40.1. Executing FSM_DETECT pass (finding FSMs in design).

4.40.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.40.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.40.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.40.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.40.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.40.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.41. Executing WREDUCE pass (reducing word size of cells).

4.42. Executing PEEPOPT pass (run peephole optimizers).

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.49. Executing OPT_SHARE pass.

4.50. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$23 ($dff) from module GJC31 (D = { $procmux$7_Y $procmux$12_Y }, Q = \data_o, rval = 2'00).
Adding EN signal on $auto$ff.cc:298:slice$24 ($sdff) from module GJC31 (D = \data_reg, Q = \data_o).
Adding SRST signal on $procdff$22 ($dff) from module GJC31 (D = $procmux$17_Y, Q = \dly_ld, rval = 1'1).
Adding EN signal on GJC31:dly_ld_26 ($sdff) from module GJC31 (D = 1'0, Q = \dly_ld).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 6 unused cells and 5 unused wires.
<suppressed ~7 debug messages>

4.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.56. Executing OPT_SHARE pass.

4.57. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 2

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.65. Executing OPT_SHARE pass.

4.66. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 1

4.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.72. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.74. Executing OPT_SHARE pass.

4.75. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.76. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=2, #remove=0, time=0.00 sec.]

4.77. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.78. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 1

4.79. Executing WREDUCE pass (reducing word size of cells).

4.80. Executing PEEPOPT pass (run peephole optimizers).

4.81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.82. Executing DEMUXMAP pass.

4.83. Executing SPLITNETS pass (splitting up multi-bit signals).

4.84. Printing statistics.

=== GJC31 ===

   Number of wires:                 20
   Number of wire bits:             23
   Number of public wires:          20
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $not                            1
     $sdffe                          2
     CLK_BUF                         1
     I_BUF                           5
     I_DDR                           1
     I_DELAY                         1
     O_BUF                           2
     PLL                             1

4.85. Executing RS_DSP_MULTADD pass.

4.86. Executing WREDUCE pass (reducing word size of cells).

4.87. Executing RS_DSP_MACC pass.

4.88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.89. Executing TECHMAP pass (map to technology primitives).

4.89.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.90. Printing statistics.

=== GJC31 ===

   Number of wires:                 20
   Number of wire bits:             23
   Number of public wires:          20
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $not                            1
     $sdffe                          2
     CLK_BUF                         1
     I_BUF                           5
     I_DDR                           1
     I_DELAY                         1
     O_BUF                           2
     PLL                             1

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.92. Printing statistics.

=== GJC31 ===

   Number of wires:                 20
   Number of wire bits:             23
   Number of public wires:          20
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $not                            1
     $sdffe                          2
     CLK_BUF                         1
     I_BUF                           5
     I_DDR                           1
     I_DELAY                         1
     O_BUF                           2
     PLL                             1

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.96. Executing RS_DSP_SIMD pass.

4.97. Executing TECHMAP pass (map to technology primitives).

4.97.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.97.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.98. Executing TECHMAP pass (map to technology primitives).

4.98.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.98.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.99. Executing rs_pack_dsp_regs pass.

4.100. Executing RS_DSP_IO_REGS pass.

4.101. Executing TECHMAP pass (map to technology primitives).

4.101.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.101.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.102. Executing TECHMAP pass (map to technology primitives).

4.102.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.102.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.103. Printing statistics.

=== GJC31 ===

   Number of wires:                 20
   Number of wire bits:             23
   Number of public wires:          20
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $not                            1
     $sdffe                          2
     CLK_BUF                         1
     I_BUF                           5
     I_DDR                           1
     I_DELAY                         1
     O_BUF                           2
     PLL                             1

4.104. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module GJC31:
  created 0 $alu and 0 $macc cells.

4.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.107. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.108. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.109. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.110. Executing OPT_SHARE pass.

4.111. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 1

4.114. Printing statistics.

=== GJC31 ===

   Number of wires:                 20
   Number of wire bits:             23
   Number of public wires:          20
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $not                            1
     $sdffe                          2
     CLK_BUF                         1
     I_BUF                           5
     I_DDR                           1
     I_DELAY                         1
     O_BUF                           2
     PLL                             1

4.115. Executing MEMORY pass.

4.115.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.115.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.115.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.115.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.115.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.115.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.115.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.115.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.115.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.115.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.116. Printing statistics.

=== GJC31 ===

   Number of wires:                 20
   Number of wire bits:             23
   Number of public wires:          20
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $not                            1
     $sdffe                          2
     CLK_BUF                         1
     I_BUF                           5
     I_DDR                           1
     I_DELAY                         1
     O_BUF                           2
     PLL                             1

4.117. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.119. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.120. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.121. Executing Rs_BRAM_Split pass.

4.122. Executing TECHMAP pass (map to technology primitives).

4.122.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.122.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.123. Executing TECHMAP pass (map to technology primitives).

4.123.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.123.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.124. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.127. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.128. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.130. Executing OPT_SHARE pass.

4.131. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:298:slice$25 ($dff) from module GJC31 (D = $auto$rtlil.cc:2613:Mux$47, Q = \data_o).
Adding EN signal on GJC31:dly_ld_27 ($dff) from module GJC31 (D = $auto$rtlil.cc:2613:Mux$51, Q = \dly_ld).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.132. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.135. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.137. Executing OPT_SHARE pass.

4.138. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.141. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.142. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.144. Executing OPT_SHARE pass.

4.145. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.146. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 3

4.148. Executing PMUXTREE pass.

4.149. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~4 debug messages>

4.150. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.151. Executing TECHMAP pass (map to technology primitives).

4.151.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.151.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.151.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~81 debug messages>

4.152. Printing statistics.

=== GJC31 ===

   Number of wires:                 27
   Number of wire bits:             33
   Number of public wires:          20
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $_DFFE_PP_                      3
     $_MUX_                          6
     $_NOT_                          1
     $_OR_                           1
     $_XOR_                          2
     CLK_BUF                         1
     I_BUF                           5
     I_DDR                           1
     I_DELAY                         1
     O_BUF                           2
     PLL                             1

4.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.
<suppressed ~2 debug messages>

4.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.155. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.156. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.158. Executing OPT_SHARE pass.

4.159. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.160. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 1

4.162. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.
<suppressed ~5 debug messages>

4.163. Executing TECHMAP pass (map to technology primitives).

4.163.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.163.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.164. Printing statistics.

=== GJC31 ===

   Number of wires:                 26
   Number of wire bits:             31
   Number of public wires:          20
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $_AND_                          2
     $_DFFE_PP_                      3
     $_NOT_                          3
     $_OR_                           1
     CLK_BUF                         1
     I_BUF                           5
     I_DDR                           1
     I_DELAY                         1
     O_BUF                           2
     PLL                             1

4.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.166. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.167. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.168. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.169. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.170. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.171. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 1

4.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.174. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.175. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.176. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.177. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.178. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 1

4.181. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.182. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.183. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.184. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.186. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.187. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=3, #remove=0, time=0.00 sec.]

4.188. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.189. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 1

4.190. Printing statistics.

=== GJC31 ===

   Number of wires:                 23
   Number of wire bits:             27
   Number of public wires:          20
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          2
     $_DFFE_PP_                      3
     $_NOT_                          2
     $_OR_                           1
     CLK_BUF                         1
     I_BUF                           5
     I_DDR                           1
     I_DELAY                         1
     O_BUF                           2
     PLL                             1

   Number of Generic REGs:          3

ABC-DFF iteration : 1

4.191. Executing ABC pass (technology mapping using ABC).

4.191.1. Summary of detected clock domains:
  19 cells in clk=\clk_i, en=$auto$opt_dff.cc:195:make_patterns_logic$53, arst={ }, srst={ }

  #logic partitions = 1

4.191.2. Extracting gate netlist of module `\GJC31' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:195:make_patterns_logic$53
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 5 outputs (dfl=1).

4.191.2.1. Executing ABC.
[Time = 0.07 sec.]

4.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.197. Executing OPT_SHARE pass.

4.198. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.199. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

4.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.201. Executing ABC pass (technology mapping using ABC).

4.201.1. Summary of detected clock domains:
  19 cells in clk=\clk_i, en=$abc$238$auto$opt_dff.cc:195:make_patterns_logic$53, arst={ }, srst={ }

  #logic partitions = 1

4.201.2. Extracting gate netlist of module `\GJC31' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$238$auto$opt_dff.cc:195:make_patterns_logic$53
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 5 outputs (dfl=1).

4.201.2.1. Executing ABC.
[Time = 0.05 sec.]

4.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.203. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.204. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.205. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.206. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.207. Executing OPT_SHARE pass.

4.208. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.209. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

4.210. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.211. Executing ABC pass (technology mapping using ABC).

4.211.1. Summary of detected clock domains:
  19 cells in clk=\clk_i, en=$abc$238$auto$opt_dff.cc:195:make_patterns_logic$53, arst={ }, srst={ }

  #logic partitions = 1

4.211.2. Extracting gate netlist of module `\GJC31' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$238$auto$opt_dff.cc:195:make_patterns_logic$53
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 5 outputs (dfl=2).

4.211.2.1. Executing ABC.
[Time = 0.07 sec.]

4.212. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.213. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.214. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.215. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.216. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.217. Executing OPT_SHARE pass.

4.218. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.219. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

4.220. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.221. Executing ABC pass (technology mapping using ABC).

4.221.1. Summary of detected clock domains:
  19 cells in clk=\clk_i, en=$abc$238$auto$opt_dff.cc:195:make_patterns_logic$53, arst={ }, srst={ }

  #logic partitions = 1

4.221.2. Extracting gate netlist of module `\GJC31' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$238$auto$opt_dff.cc:195:make_patterns_logic$53
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 5 outputs (dfl=2).

4.221.2.1. Executing ABC.
[Time = 0.05 sec.]

4.222. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.224. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.225. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.226. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.227. Executing OPT_SHARE pass.

4.228. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.229. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

4.230. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.231. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          3

ABC-DFF iteration : 1

4.232. Executing ABC pass (technology mapping using ABC).

4.232.1. Summary of detected clock domains:
  19 cells in clk=\clk_i, en=$auto$opt_dff.cc:195:make_patterns_logic$53, arst={ }, srst={ }

  #logic partitions = 1

4.232.2. Extracting gate netlist of module `\GJC31' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:195:make_patterns_logic$53
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 5 outputs (dfl=1).

4.232.2.1. Executing ABC.
[Time = 0.07 sec.]

4.233. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.234. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.235. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

4.236. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.237. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.238. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.239. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.241. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.242. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

4.243. Executing ABC pass (technology mapping using ABC).

4.243.1. Summary of detected clock domains:
  22 cells in clk=\clk_i, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.243.2. Extracting gate netlist of module `\GJC31' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 11 gates and 16 wires to a netlist network with 5 inputs and 4 outputs (dfl=1).

4.243.2.1. Executing ABC.
[Time = 0.07 sec.]

4.244. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.245. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.246. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

4.247. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.248. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.249. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.250. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$304$auto$blifparse.cc:377:parse_blif$307 ($_DFF_P_) from module GJC31 (D = $abc$304$new_n25_, Q = \data_o [0]).
Adding EN signal on $abc$304$auto$blifparse.cc:377:parse_blif$306 ($_DFF_P_) from module GJC31 (D = $abc$304$new_n23_, Q = \data_o [1]).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.252. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

4.253. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

4.254. Executing ABC pass (technology mapping using ABC).

4.254.1. Summary of detected clock domains:
  22 cells in clk=\clk_i, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.254.2. Extracting gate netlist of module `\GJC31' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 11 gates and 16 wires to a netlist network with 5 inputs and 4 outputs (dfl=2).

4.254.2.1. Executing ABC.
[Time = 0.11 sec.]

4.255. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.256. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.257. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

4.258. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.259. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.260. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.261. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.262. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.263. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.264. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

4.265. Executing ABC pass (technology mapping using ABC).

4.265.1. Summary of detected clock domains:
  21 cells in clk=\clk_i, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.265.2. Extracting gate netlist of module `\GJC31' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 4 outputs (dfl=2).

4.265.2.1. Executing ABC.
[Time = 0.11 sec.]

4.266. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.267. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.268. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

4.269. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.270. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.271. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.272. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.273. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.274. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.275. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.276. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

4.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.278. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.279. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.280. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.281. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.282. Executing OPT_SHARE pass.

4.283. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.284. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 1

4.286. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.287. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.288. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.289. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.290. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.291. Executing OPT_SHARE pass.

4.292. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.293. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.294. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 1

4.295. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.296. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.297. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.298. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.299. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.300. Executing OPT_SHARE pass.

4.301. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.302. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=3, #remove=0, time=0.00 sec.]

4.303. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.304. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 1

4.305. Executing BMUXMAP pass.

4.306. Executing DEMUXMAP pass.

4.307. Executing SPLITNETS pass (splitting up multi-bit signals).

4.308. Executing ABC pass (technology mapping using ABC).

4.308.1. Extracting gate netlist of module `\GJC31' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 5 outputs (dfl=1).

4.308.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =   5  #Luts =     5  Max Lvl =   1  Avg Lvl =   0.60  [   0.09 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =   5  #Luts =     5  Max Lvl =   1  Avg Lvl =   0.60  [   0.11 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =   5  #Luts =     5  Max Lvl =   1  Avg Lvl =   0.60  [   0.09 sec. at Pass 2]{map}[9]
DE:   #PIs =   5  #Luts =     5  Max Lvl =   1  Avg Lvl =   0.60  [   0.16 sec. at Pass 3]{postMap}[18]
DE:   #PIs =   5  #Luts =     5  Max Lvl =   1  Avg Lvl =   0.60  [   0.27 sec. at Pass 4]{map}[54]
DE:   #PIs =   5  #Luts =     5  Max Lvl =   1  Avg Lvl =   0.60  [   0.76 sec. at Pass 5]{postMap}[100]
DE:   #PIs =   5  #Luts =     5  Max Lvl =   1  Avg Lvl =   0.60  [   0.80 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =   5  #Luts =     5  Max Lvl =   1  Avg Lvl =   0.60  [   0.77 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   5  #Luts =     5  Max Lvl =   1  Avg Lvl =   0.60  [   0.80 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   5  #Luts =     5  Max Lvl =   1  Avg Lvl =   0.60  [   0.71 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    4.66 sec.
[Time = 6.73 sec.]

4.309. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.310. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.311. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.312. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.313. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.314. Executing OPT_SHARE pass.

4.315. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.316. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

4.317. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 1

4.318. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.319. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.320. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.321. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.322. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.323. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.324. Executing OPT_SHARE pass.

4.325. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.326. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.327. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 1

4.328. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.329. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.330. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.331. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.332. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.333. Executing OPT_SHARE pass.

4.334. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.335. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=3, #remove=0, time=0.00 sec.]

4.336. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.337. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 1

4.338. Printing statistics.

=== GJC31 ===

   Number of wires:                 24
   Number of wire bits:             27
   Number of public wires:          20
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_DFFE_PP_                      3
     $lut                            5
     CLK_BUF                         1
     I_BUF                           5
     I_DDR                           1
     I_DELAY                         1
     O_BUF                           2
     PLL                             1

4.339. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.340. Executing RS_DFFSR_CONV pass.

4.341. Printing statistics.

=== GJC31 ===

   Number of wires:                 24
   Number of wire bits:             27
   Number of public wires:          20
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_DFFE_PP0P_                    3
     $lut                            5
     CLK_BUF                         1
     I_BUF                           5
     I_DDR                           1
     I_DELAY                         1
     O_BUF                           2
     PLL                             1

4.342. Executing TECHMAP pass (map to technology primitives).

4.342.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.342.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.342.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~133 debug messages>

4.343. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.
<suppressed ~9 debug messages>

4.344. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.345. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.346. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.347. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.348. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

4.349. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.350. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.351. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.352. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.353. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.354. Executing OPT_SHARE pass.

4.355. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.356. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..

4.357. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 1

4.358. Executing TECHMAP pass (map to technology primitives).

4.358.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.358.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.359. Executing ABC pass (technology mapping using ABC).

4.359.1. Extracting gate netlist of module `\GJC31' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 12 wires to a netlist network with 5 inputs and 5 outputs (dfl=1).

4.359.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =   5  #Luts =     5  Max Lvl =   1  Avg Lvl =   0.60  [   0.12 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =   5  #Luts =     5  Max Lvl =   1  Avg Lvl =   0.60  [   0.13 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =   5  #Luts =     5  Max Lvl =   1  Avg Lvl =   0.60  [   0.10 sec. at Pass 2]{map}[9]
DE:   #PIs =   5  #Luts =     5  Max Lvl =   1  Avg Lvl =   0.60  [   0.16 sec. at Pass 3]{postMap}[18]
DE:   #PIs =   5  #Luts =     5  Max Lvl =   1  Avg Lvl =   0.60  [   0.24 sec. at Pass 4]{map}[54]
DE:   #PIs =   5  #Luts =     5  Max Lvl =   1  Avg Lvl =   0.60  [   0.72 sec. at Pass 5]{postMap}[100]
DE:   #PIs =   5  #Luts =     5  Max Lvl =   1  Avg Lvl =   0.60  [   0.79 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =   5  #Luts =     5  Max Lvl =   1  Avg Lvl =   0.60  [   0.80 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   5  #Luts =     5  Max Lvl =   1  Avg Lvl =   0.60  [   0.83 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   5  #Luts =     5  Max Lvl =   1  Avg Lvl =   0.60  [   0.70 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    4.77 sec.
[Time = 6.85 sec.]

4.360. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

4.361. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.362. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.363. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC31.
Performed a total of 0 changes.

4.364. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC31'.
Removed a total of 0 cells.

4.365. Executing OPT_SHARE pass.

4.366. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.367. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

4.368. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC31.

RUN-OPT ITERATIONS DONE : 1

4.369. Executing HIERARCHY pass (managing design hierarchy).

4.369.1. Analyzing design hierarchy..
Top module:  \GJC31

4.369.2. Analyzing design hierarchy..
Top module:  \GJC31
Removed 0 unused modules.

4.370. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>
 *********************************
   Removing Input/Output Buffers
 *********************************

4.371. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
 ***************************
   Inserting Input Buffers
 ***************************
WARNING: port '\clk_i_buf' has no associated I_BUF
WARNING: port '\data_i' has no associated I_BUF
WARNING: port '\dly_inc_pulse_inv_buf' has no associated I_BUF
WARNING: port '\enable_buf' has no associated I_BUF
WARNING: port '\reset_n_buf' has no associated I_BUF
 ***************************
   Inserting Clock Buffers
 ***************************
 *****************************
   Inserting Output Buffers
 *****************************
WARNING: OUTPUT port '\data_o_buf' has no associated O_BUF
 *****************************
   Mapping Tri-state Buffers
 *****************************

4.372. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

4.373. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.374. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FCLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10.
Generating RTLIL representation for module `\FCLK_BUF'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-311.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:321.1-329.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:339.1-351.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.1-380.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:390.1-396.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:406.1-412.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:422.1-428.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:438.1-444.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:454.1-460.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:470.1-476.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:486.1-500.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:510.1-524.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.1-547.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:557.1-570.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:580.1-588.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:598.1-610.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:620.1-629.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.1-656.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:666.1-684.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:694.1-708.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:718.1-735.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:745.1-784.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:794.1-833.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:843.1-849.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:859.1-865.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:875.1-883.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:893.1-901.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:911.1-964.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:974.1-1003.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1020.1-1025.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1033.1-1038.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1047.1-1053.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.1-1067.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1076.1-1082.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1091.1-1097.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1102.1-1152.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1157.1-1191.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1196.1-1242.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.375. Executing TECHMAP pass (map to technology primitives).

4.375.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.375.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~13 debug messages>

4.376. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

4.377. Printing statistics.

=== GJC31 ===

   Number of wires:                 23
   Number of wire bits:             26
   Number of public wires:          18
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $lut                            5
     CLK_BUF                         1
     DFFRE                           3
     I_BUF                           5
     I_DDR                           1
     I_DELAY                         1
     O_BUF                           2
     PLL                             1

4.378. Executing TECHMAP pass (map to technology primitives).

4.378.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.378.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~47 debug messages>

4.379. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC31..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

4.380. Printing statistics.

=== GJC31 ===

   Number of wires:                 23
   Number of wire bits:             26
   Number of public wires:          18
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     CLK_BUF                         1
     DFFRE                           3
     I_BUF                           5
     I_DDR                           1
     I_DELAY                         1
     LUT1                            2
     LUT2                            3
     O_BUF                           2
     PLL                             1


==========================
Post Design clean up ... 

Split to bits ... 

4.381. Executing SPLITNETS pass (splitting up multi-bit signals).

Split into bits ...     [0.00 sec.]
Building Sig2cells ...  [0.00 sec.]
Building Sig2sig ...    [0.00 sec.]
Backward clean up ...   [0.00 sec.]
Before cleanup :

4.382. Printing statistics.

=== GJC31 ===

   Number of wires:                 25
   Number of wire bits:             26
   Number of public wires:          20
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     CLK_BUF                         1
     DFFRE                           3
     I_BUF                           5
     I_DDR                           1
     I_DELAY                         1
     LUT1                            2
     LUT2                            3
     O_BUF                           2
     PLL                             1

 --------------------------
   Removed assigns : 1
   Removed wires   : 1
   Removed cells   : 0
 --------------------------
After cleanup :

4.383. Printing statistics.

=== GJC31 ===

   Number of wires:                 24
   Number of wire bits:             25
   Number of public wires:          20
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     CLK_BUF                         1
     DFFRE                           3
     I_BUF                           5
     I_DDR                           1
     I_DELAY                         1
     LUT1                            2
     LUT2                            3
     O_BUF                           2
     PLL                             1


Total time for 'obs_clean' ...   
 [0.00 sec.]

4.384. Executing SPLITNETS pass (splitting up multi-bit signals).

4.385. Executing HIERARCHY pass (managing design hierarchy).

4.385.1. Analyzing design hierarchy..
Top module:  \GJC31

4.385.2. Analyzing design hierarchy..
Top module:  \GJC31
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

Inserting O_FAB on cell '\data_i_ddr' (\I_DDR) on port '\E'

4.386. Printing statistics.

=== GJC31 ===

   Number of wires:                 25
   Number of wire bits:             26
   Number of public wires:          20
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     CLK_BUF                         1
     DFFRE                           3
     I_BUF                           5
     I_DDR                           1
     I_DELAY                         1
     LUT1                            2
     LUT2                            3
     O_BUF                           2
     O_FAB                           1
     PLL                             1

   Number of LUTs:                   5
   Number of REGs:                   3
   Number of CARRY ADDERs:           0

# -------------------- 
# Core Synthesis done 
# -------------------- 

5. Executing Verilog backend.
Dumping module `\GJC31'.

5.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

5.2. Executing RTLIL backend.
Output filename: design.rtlil

5.3. Executing SPLITNETS pass (splitting up multi-bit signals).

5.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_GJC31.
<suppressed ~1 debug messages>

5.5. Executing Verilog backend.
Dumping module `\GJC31'.

5.5.1. Executing BLIF backend.
Run Script

5.5.2. Executing Verilog backend.
Dumping module `\GJC31'.

5.5.2.1. Executing BLIF backend.

5.5.2.2. Executing Verilog backend.
Dumping module `\fabric_GJC31'.

5.5.2.2.1. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 085c959ed9, CPU: user 0.86s system 0.09s, MEM: 26.96 MB peak
Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 10x abc (155 sec), 0% 43x read_verilog (0 sec), ...
INFO: SYN: Design GJC31 is synthesized
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././sim/co_sim_tb/co_sim_GJC31.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v
Modification completed.
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: GJC31
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_GJC31 -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././sim/co_sim_tb/co_sim_GJC31.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/GJC31_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_IRQ.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_FAB.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_S.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_M.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FCLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_FAB.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M0.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_DMA.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
 ... done, ELABORATING DESIGN
0.03 seconds.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:31: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:32: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:33: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:34: warning: input port I is coerced to inout.
RUNNING FUNCTORS
 ... done, 0.01 seconds.
 -F cprop ...
 ... Iteration detected 13 optimizations.
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 -F nodangle ...
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 92 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 92 dangling signals and 26 events.
 ... done
CALCULATING ISLANDS
 ... done, 0 seconds.CODE GENERATION

 ... invoking target_design
STATISTICS
lex_string: add_count=4801 hit_count=29466
 ... done, 0.01 seconds.
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg241735b71" -f"/tmp/ivrlg41735b71" -p"/tmp/ivrli41735b71" |/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh41735b71" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile tb.vcd opened for output.
Data Matched: Actual output: 0, Netlist Output 0, Time: 1000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 1200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 1400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 1600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 1800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 2000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 2200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 2400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 2600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 2800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 3000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 3200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 3400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 3600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 3800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 4000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 4200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 4400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 4600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 4800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 5000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 5200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 5400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 5600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 5800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 6000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 6200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 6400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 6600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 6800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 7000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 7200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 7400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 7600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 7800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 8000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 8200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 8400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 8600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 8800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 9000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 9200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 9400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 9600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 9800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 10000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 10200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 10400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 10600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 10800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 11000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 11200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 11400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 11600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 11800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 12000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 12200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 12400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 12600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 12800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 13000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 13200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 13400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 13600000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 13800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 14000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 14200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 14400000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 14600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 14800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 15000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 15200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 15400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 15600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 15800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 16000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 16200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 16400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 16600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 16800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 17000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 17200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 17400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 17600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 17800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 18000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 18200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 18400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 18600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 18800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 19000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 19200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 19400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 19600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 19800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 20000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 20200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 20400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 20600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 20800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 21000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 21200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 21400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 21600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 21800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 22000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 22200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 22400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 22600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 22800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 23000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 23200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 23400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 23600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 23800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 24000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 24200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 24400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 24600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 24800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 25000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 25200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 25400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 25600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 25800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 26000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 26200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 26400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 26600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 26800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 27000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 27200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 27400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 27600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 27800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 28000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 28200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 28400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 28600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 28800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 29000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 29200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 29400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 29600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 29800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 30000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 30200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 30400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 30600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 30800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 31000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 31200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 31400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 31600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 31800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 32000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 32200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 32400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 32600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 32800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 33000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 33200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 33400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 33600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 33800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 34000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 34200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 34400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 34600000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 34800000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 35000000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 35200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 35400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 35600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 35800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 36000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 36200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 36400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 36600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 36800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 37000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 37200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 37400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 37600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 37800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 38000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 38200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 38400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 38600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 38800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 39000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 39200000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 39400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 39600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 39800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 40000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 40200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 40400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 40600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 40800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 41000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 41200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 41400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 41600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 41800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 42000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 42200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 42400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 42600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 42800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 43000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 43200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 43400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 43600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 43800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 44000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 44200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 44400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 44600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 44800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 45000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 45200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 45400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 45600000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 45800000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 46000000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 46200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 46400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 46600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 46800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 47000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 47200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 47400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 47600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 47800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 48000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 48200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 48400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 48600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 48800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 49000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 49200000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 49400000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 49600000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 49800000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 50000000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 50200000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 50400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 50600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 50800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 51000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 51200000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 51400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 51600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 51800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 52000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 52200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 52400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 52600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 52800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 53000000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 53200000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 53400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 53600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 53800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 54000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 54200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 54400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 54600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 54800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 55000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 55200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 55400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 55600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 55800000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 56000000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 56200000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 56400000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 56600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 56800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 57000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 57200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 57400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 57600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 57800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 58000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 58200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 58400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 58600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 58800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 59000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 59200000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 59400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 59600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 59800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 60000000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 60200000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 60400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 60600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 60800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 61000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 61200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 61400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 61600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 61800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 62000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 62200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 62400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 62600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 62800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 63000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 63200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 63400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 63600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 63800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 64000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 64200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 64400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 64600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 64800000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 65000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 65200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 65400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 65600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 65800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 66000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 66200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 66400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 66600000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 66800000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 67000000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 67200000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 67400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 67600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 67800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 68000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 68200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 68400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 68600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 68800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 69000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 69200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 69400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 69600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 69800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 70000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 70200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 70400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 70600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 70800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 71000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 71200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 71400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 71600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 71800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 72000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 72200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 72400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 72600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 72800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 73000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 73200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 73400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 73600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 73800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 74000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 74200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 74400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 74600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 74800000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 75000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 75200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 75400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 75600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 75800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 76000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 76200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 76400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 76600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 76800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 77000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 77200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 77400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 77600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 77800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 78000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 78200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 78400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 78600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 78800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 79000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 79200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 79400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 79600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 79800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 80000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 80200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 80400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 80600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 80800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 81000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 81200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 81400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 81600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 81800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 82000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 82200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 82400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 82600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 82800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 83000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 83200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 83400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 83600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 83800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 84000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 84200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 84400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 84600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 84800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 85000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 85200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 85400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 85600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 85800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 86000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 86200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 86400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 86600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 86800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 87000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 87200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 87400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 87600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 87800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 88000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 88200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 88400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 88600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 88800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 89000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 89200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 89400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 89600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 89800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 90000000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 90200000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 90400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 90600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 90800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 91000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 91200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 91400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 91600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 91800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 92000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 92200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 92400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 92600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 92800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 93000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 93200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 93400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 93600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 93800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 94000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 94200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 94400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 94600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 94800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 95000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 95200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 95400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 95600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 95800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 96000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 96200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 96400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 96600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 96800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 97000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 97200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 97400000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 97600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 97800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 98000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 98200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 98400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 98600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 98800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 99000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 99200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 99400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 99600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 99800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 100000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 100200000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 100400000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 100600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 100800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 101000000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 101200000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 101400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 101600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 101800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 102000000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 102200000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 102400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 102600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 102800000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 103000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 103200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 103400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 103600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 103800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 104000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 104200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 104400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 104600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 104800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 105000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 105200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 105400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 105600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 105800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 106000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 106200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 106400000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 106600000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 106800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 107000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 107200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 107400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 107600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 107800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 108000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 108200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 108400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 108600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 108800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 109000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 109200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 109400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 109600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 109800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 110000000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 110200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 110400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 110600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 110800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 111000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 111200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 111400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 111600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 111800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 112000000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 112200000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 112400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 112600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 112800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 113000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 113200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 113400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 113600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 113800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 114000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 114200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 114400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 114600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 114800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 115000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 115200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 115400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 115600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 115800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 116000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 116200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 116400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 116600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 116800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 117000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 117200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 117400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 117600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 117800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 118000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 118200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 118400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 118600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 118800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 119000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 119200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 119400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 119600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 119800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 120000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 120200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 120400000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 120600000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 120800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 121000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 121200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 121400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 121600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 121800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 122000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 122200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 122400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 122600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 122800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 123000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 123200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 123400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 123600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 123800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 124000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 124200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 124400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 124600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 124800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 125000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 125200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 125400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 125600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 125800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 126000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 126200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 126400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 126600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 126800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 127000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 127200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 127400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 127600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 127800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 128000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 128200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 128400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 128600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 128800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 129000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 129200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 129400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 129600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 129800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 130000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 130200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 130400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 130600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 130800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 131000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 131200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 131400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 131600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 131800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 132000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 132200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 132400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 132600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 132800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 133000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 133200000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 133400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 133600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 133800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 134000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 134200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 134400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 134600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 134800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 135000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 135200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 135400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 135600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 135800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 136000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 136200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 136400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 136600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 136800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 137000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 137200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 137400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 137600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 137800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 138000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 138200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 138400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 138600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 138800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 139000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 139200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 139400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 139600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 139800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 140000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 140200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 140400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 140600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 140800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 141000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 141200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 141400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 141600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 141800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 142000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 142200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 142400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 142600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 142800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 143000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 143200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 143400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 143600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 143800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 144000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 144200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 144400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 144600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 144800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 145000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 145200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 145400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 145600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 145800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 146000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 146200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 146400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 146600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 146800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 147000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 147200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 147400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 147600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 147800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 148000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 148200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 148400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 148600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 148800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 149000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 149200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 149400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 149600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 149800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 150000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 150200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 150400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 150600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 150800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 151000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 151200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 151400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 151600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 151800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 152000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 152200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 152400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 152600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 152800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 153000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 153200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 153400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 153600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 153800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 154000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 154200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 154400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 154600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 154800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 155000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 155200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 155400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 155600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 155800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 156000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 156200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 156400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 156600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 156800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 157000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 157200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 157400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 157600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 157800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 158000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 158200000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 158400000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 158600000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 158800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 159000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 159200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 159400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 159600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 159800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 160000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 160200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 160400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 160600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 160800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 161000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 161200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 161400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 161600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 161800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 162000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 162200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 162400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 162600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 162800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 163000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 163200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 163400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 163600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 163800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 164000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 164200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 164400000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 164600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 164800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 165000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 165200000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 165400000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 165600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 165800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 166000000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 166200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 166400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 166600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 166800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 167000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 167200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 167400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 167600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 167800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 168000000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 168200000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 168400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 168600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 168800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 169000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 169200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 169400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 169600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 169800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 170000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 170200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 170400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 170600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 170800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 171000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 171200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 171400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 171600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 171800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 172000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 172200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 172400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 172600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 172800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 173000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 173200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 173400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 173600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 173800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 174000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 174200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 174400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 174600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 174800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 175000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 175200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 175400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 175600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 175800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 176000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 176200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 176400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 176600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 176800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 177000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 177200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 177400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 177600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 177800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 178000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 178200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 178400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 178600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 178800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 179000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 179200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 179400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 179600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 179800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 180000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 180200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 180400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 180600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 180800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 181000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 181200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 181400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 181600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 181800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 182000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 182200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 182400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 182600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 182800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 183000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 183200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 183400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 183600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 183800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 184000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 184200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 184400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 184600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 184800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 185000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 185200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 185400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 185600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 185800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 186000000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 186200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 186400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 186600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 186800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 187000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 187200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 187400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 187600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 187800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 188000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 188200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 188400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 188600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 188800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 189000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 189200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 189400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 189600000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 189800000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 190000000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 190200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 190400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 190600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 190800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 191000000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 191200000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 191400000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 191600000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 191800000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 192000000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 192200000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 192400000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 192600000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 192800000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 193000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 193200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 193400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 193600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 193800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 194000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 194200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 194400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 194600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 194800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 195000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 195200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 195400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 195600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 195800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 196000000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 196200000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 196400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 196600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 196800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 197000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 197200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 197400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 197600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 197800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 198000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 198200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 198400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 198600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 198800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 199000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 199200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 199400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 199600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 199800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 200000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 200200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 200400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 200600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 200800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 201000000 
307 comparison(s) mismatched
ERROR: SIM: Simulation Failed
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././sim/co_sim_tb/co_sim_GJC31.v:45: $finish called at 221000000 (10fs)
INFO: SGT: Gate simulation for design: GJC31 had ended
INFO: PAC: ##################################################
INFO: PAC: Packing for design: GJC31
INFO: PAC: ##################################################
INFO: PAC: ##################################################
INFO: PAC: Analysis for design: GJC31
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: GJC31, skipping analysis.
INFO: PAC: Top Modules: GJC31

INFO: PAC: ##################################################
INFO: PAC: Analysis for design: GJC31
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: GJC31, skipping analysis.
INFO: PAC: Top Modules: GJC31

INFO: PAC: Constraint: set_pin_loc $auto$rs_design_edit.cc:1153:execute$621.clk_pll HP_1_CC_18_9P 
INFO: PAC: Constraint: set_pin_loc dly_inc_pulse_inv HP_1_0_0P 
INFO: PAC: Constraint: set_pin_loc enable HP_1_4_2P 
INFO: PAC: Constraint: set_pin_loc reset_n HP_1_2_1P 
INFO: PAC: Constraint: set_pin_loc data_o_buf[0] HP_1_3_1N 
INFO: PAC: Constraint: set_pin_loc data_o_buf[1] HP_1_4_2P 
INFO: PAC: Constraint: create_clock -period 20.000000 clk_i 
INFO: PAC: Constraint: set_output_delay 2 -clock clk_i [get_ports data_o] 
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/fabric_GJC31_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC31_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC31 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC31_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/fabric_GJC31_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC31_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC31 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC31_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml
Circuit name: fabric_GJC31_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.08 seconds (max_rss 17.4 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC31_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.9 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/fabric_GJC31_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    6 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 6
# Clean circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 33
    .input :       6
    .output:      11
    0-LUT  :       1
    6-LUT  :      12
    dffre  :       3
  Nets  : 22
    Avg Fanout:     1.7
    Max Fanout:     9.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 60
  Timing Graph Edges: 65
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk_i' Fanout: 3 pins (5.0%), 3 blocks (9.1%)
# Load Timing Constraints
Warning 167: get_ports target name or pattern 'data_o' matched no ports
Warning 168: Found no matching primary inputs or primary outputs for set_output_delay

Applied 2 SDC commands from '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clk_i' Source: 'clk_i.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.4 MiB)
# Packing
Warning 169: Block type 'dsp' was not specified in device grid layout
Warning 170: Block type 'bram' was not specified in device grid layout
Begin packing '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/fabric_GJC31_post_synth.eblif'.

After removing unused inputs...
	total blocks: 33, total nets: 22, total inputs: 6, total outputs: 11
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Warning 171: 5 timing startpoints were not constrained during timing analysis
Warning 172: 17 timing endpoints were not constrained during timing analysis
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
Warning 173: Block type 'dsp' was not specified in device grid layout
Warning 174: Block type 'bram' was not specified in device grid layout
     1/30        3%                            0    24 x 6     
     2/30        6%                            1    24 x 6     
     3/30       10%                            1    24 x 6     
     4/30       13%                            1    24 x 6     
     5/30       16%                            1    24 x 6     
     6/30       20%                            1    24 x 6     
     7/30       23%                            1    24 x 6     
     8/30       26%                            1    24 x 6     
     9/30       30%                            1    24 x 6     
    10/30       33%                            1    24 x 6     
    11/30       36%                            1    24 x 6     
    12/30       40%                            1    24 x 6     
    13/30       43%                            1    24 x 6     
    14/30       46%                            1    24 x 6     
    15/30       50%                            2    24 x 6     
    16/30       53%                            3    24 x 6     
    17/30       56%                            4    24 x 6     
    18/30       60%                            5    24 x 6     
    19/30       63%                            6    24 x 6     
    20/30       66%                            7    24 x 6     
    21/30       70%                            8    24 x 6     
    22/30       73%                            9    24 x 6     
    23/30       76%                           10    24 x 6     
    24/30       80%                           11    24 x 6     
    25/30       83%                           12    24 x 6     
    26/30       86%                           13    24 x 6     
    27/30       90%                           14    24 x 6     
    28/30       93%                           15    24 x 6     
    29/30       96%                           16    24 x 6     
    30/30      100%                           17    24 x 6     

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 7
  LEs used for logic and registers    : 0
  LEs used for logic only             : 7
  LEs used for registers only         : 0

Incr Slack updates 1 in 2.698e-06 sec
Full Max Req/Worst Slack updates 1 in 7.34e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.558e-06 sec
Warning 175: Block type 'dsp' was not specified in device grid layout
Warning 176: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6 (castor22x4_heterogeneous)
Device Utilization: 0.01 (target 1.00)
	Block Utilization: 0.00 Type: io
	Block Utilization: 0.03 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         17                               0.647059                     0.352941   
       clb          1                                      9                           13   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 3 out of 22 nets, 19 nets not absorbed.

Netlist conversion complete.

# Packing took 0.02 seconds (max_rss 20.5 MiB, delta_rss +1.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.05 seconds (max_rss 58.6 MiB, delta_rss +38.2 MiB)
Warning 177: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 19
Netlist num_blocks: 18
Netlist EMPTY blocks: 0.
Netlist io blocks: 17.
Netlist clb blocks: 1.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 6
Netlist output pins: 11

Pb types usage...
  io             : 17
   io_output     : 11
    outpad       : 11
   io_input      : 6
    inpad        : 6
  clb            : 1
   clb_lr        : 1
    fle          : 7
     ble5        : 13
      lut5       : 13
       lut       : 13
      ff         : 3
       DFFRE     : 3

# Create Device
## Build Device Grid
Warning 178: Block type 'dsp' was not specified in device grid layout
Warning 179: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6: 144 grid tiles (castor22x4_heterogeneous)

Resource usage...
	Netlist
		17	blocks of type: io
	Architecture
		1440	blocks of type: io_top
		288	blocks of type: io_right
		1440	blocks of type: io_bottom
		288	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		40	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		0	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		0	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 58.7 MiB, delta_rss +0.0 MiB)
Warning 180: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 181: Sized nonsensical R=0 transistor to minimum width
Warning 182: Sized nonsensical R=0 transistor to minimum width
Warning 183: Sized nonsensical R=0 transistor to minimum width
Warning 184: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.65 seconds (max_rss 58.7 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 159896
  RR Graph Edges: 279220
# Create Device took 0.67 seconds (max_rss 58.7 MiB, delta_rss +0.0 MiB)


Flow timing analysis took 0.00367746 seconds (0.00364783 STA, 2.9626e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 0.98 seconds (max_rss 58.7 MiB)
INFO: PAC: Design GJC31 is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: GJC31
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/planning --csv /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/Virgo_Pin_Table.csv --pcf GJC31_openfpga.pcf --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/fabric_GJC31_post_synth.eblif --output GJC31_pin_loc.place --assign_unconstrained_pins in_define_order --clk_map GJC31.temp_file_clkmap --read_repack /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/fpga_repack_constraints.xml --write_repack GJC31_repack_constraints.xml --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/config.json







Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/fabric_GJC31_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC31_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC31 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC31_post_synth.route --place --fix_clusters GJC31_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/fabric_GJC31_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC31_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC31 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC31_post_synth.route --place --fix_clusters GJC31_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml
Circuit name: fabric_GJC31_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.08 seconds (max_rss 17.4 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC31_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'GJC31_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: GJC31_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.8 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/fabric_GJC31_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    6 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 6
# Clean circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 33
    .input :       6
    .output:      11
    0-LUT  :       1
    6-LUT  :      12
    dffre  :       3
  Nets  : 22
    Avg Fanout:     1.7
    Max Fanout:     9.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 60
  Timing Graph Edges: 65
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk_i' Fanout: 3 pins (5.0%), 3 blocks (9.1%)
# Load Timing Constraints
Warning 167: get_ports target name or pattern 'data_o' matched no ports
Warning 168: Found no matching primary inputs or primary outputs for set_output_delay

Applied 2 SDC commands from '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clk_i' Source: 'clk_i.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.05 seconds (max_rss 57.6 MiB, delta_rss +38.4 MiB)
Warning 169: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 19
Netlist num_blocks: 18
Netlist EMPTY blocks: 0.
Netlist io blocks: 17.
Netlist clb blocks: 1.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 6
Netlist output pins: 11

Pb types usage...
  io             : 17
   io_output     : 11
    outpad       : 11
   io_input      : 6
    inpad        : 6
  clb            : 1
   clb_lr        : 1
    fle          : 7
     ble5        : 13
      lut5       : 13
       lut       : 13
      ff         : 3
       DFFRE     : 3

# Create Device
## Build Device Grid
Warning 170: Block type 'dsp' was not specified in device grid layout
Warning 171: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6: 144 grid tiles (castor22x4_heterogeneous)

Resource usage...
	Netlist
		17	blocks of type: io
	Architecture
		1440	blocks of type: io_top
		288	blocks of type: io_right
		1440	blocks of type: io_bottom
		288	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		40	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		0	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		0	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
Warning 172: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 173: Sized nonsensical R=0 transistor to minimum width
Warning 174: Sized nonsensical R=0 transistor to minimum width
Warning 175: Sized nonsensical R=0 transistor to minimum width
Warning 176: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.64 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 159896
  RR Graph Edges: 279220
# Create Device took 0.67 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.34 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 177: Found no more ample locations for SOURCE in io_top
Warning 178: Found no more ample locations for OPIN in io_top
Warning 179: Found no more ample locations for SOURCE in io_right
Warning 180: Found no more ample locations for OPIN in io_right
Warning 181: Found no more ample locations for SOURCE in io_bottom
Warning 182: Found no more ample locations for OPIN in io_bottom
Warning 183: Found no more ample locations for SOURCE in io_left
Warning 184: Found no more ample locations for OPIN in io_left
Warning 185: Found no more ample locations for SOURCE in clb
Warning 186: Found no more ample locations for OPIN in clb
## Computing src/opin lookahead took 0.01 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.35 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 187: Unable to route between blocks at (1,1) and (1,5) to characterize delay (setting to inf)
Warning 188: Unable to route between blocks at (1,1) and (2,5) to characterize delay (setting to inf)
Warning 189: Unable to route between blocks at (1,1) and (3,5) to characterize delay (setting to inf)
Warning 190: Unable to route between blocks at (1,1) and (4,5) to characterize delay (setting to inf)
Warning 191: Unable to route between blocks at (1,1) and (5,5) to characterize delay (setting to inf)
Warning 192: Unable to route between blocks at (1,1) and (6,5) to characterize delay (setting to inf)
Warning 193: Unable to route between blocks at (1,1) and (7,5) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (8,5) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (9,5) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (10,5) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (11,5) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (12,5) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (13,5) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (14,5) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (15,5) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (16,5) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (17,5) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (1,1) and (18,5) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (1,1) and (19,5) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (1,1) and (20,5) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (1,1) and (21,5) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (1,1) and (22,5) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (1,1) and (23,1) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (1,1) and (23,2) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (1,1) and (23,3) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (1,1) and (23,4) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (1,1) and (23,5) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (4,3) and (4,5) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (4,3) and (5,5) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (4,3) and (6,5) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (4,3) and (7,5) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (4,3) and (8,5) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (4,3) and (9,5) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (4,3) and (10,5) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (4,3) and (11,5) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (4,3) and (12,5) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (4,3) and (13,5) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (4,3) and (14,5) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (4,3) and (15,5) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (4,3) and (16,5) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (4,3) and (17,5) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (4,3) and (18,5) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (4,3) and (19,5) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (4,3) and (20,5) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (4,3) and (21,5) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (4,3) and (22,5) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (4,3) and (23,3) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (4,3) and (23,4) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (4,3) and (23,5) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (20,3) and (0,0) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (20,3) and (0,1) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (20,3) and (0,2) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (20,3) and (0,3) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (20,3) and (1,0) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (20,3) and (2,0) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (20,3) and (3,0) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (20,3) and (4,0) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (20,3) and (5,0) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (20,3) and (6,0) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (20,3) and (7,0) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (20,3) and (8,0) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (20,3) and (9,0) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (20,3) and (10,0) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (20,3) and (11,0) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (20,3) and (12,0) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (20,3) and (13,0) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (20,3) and (14,0) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (20,3) and (15,0) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (20,3) and (16,0) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (20,3) and (17,0) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (20,3) and (18,0) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (20,3) and (19,0) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (20,3) and (20,0) to characterize delay (setting to inf)
Warning 260: Unable to route between blocks at (20,3) and (0,3) to characterize delay (setting to inf)
Warning 261: Unable to route between blocks at (20,3) and (0,4) to characterize delay (setting to inf)
Warning 262: Unable to route between blocks at (20,3) and (0,5) to characterize delay (setting to inf)
Warning 263: Unable to route between blocks at (20,3) and (1,5) to characterize delay (setting to inf)
Warning 264: Unable to route between blocks at (20,3) and (2,5) to characterize delay (setting to inf)
Warning 265: Unable to route between blocks at (20,3) and (3,5) to characterize delay (setting to inf)
Warning 266: Unable to route between blocks at (20,3) and (4,5) to characterize delay (setting to inf)
Warning 267: Unable to route between blocks at (20,3) and (5,5) to characterize delay (setting to inf)
Warning 268: Unable to route between blocks at (20,3) and (6,5) to characterize delay (setting to inf)
Warning 269: Unable to route between blocks at (20,3) and (7,5) to characterize delay (setting to inf)
Warning 270: Unable to route between blocks at (20,3) and (8,5) to characterize delay (setting to inf)
Warning 271: Unable to route between blocks at (20,3) and (9,5) to characterize delay (setting to inf)
Warning 272: Unable to route between blocks at (20,3) and (10,5) to characterize delay (setting to inf)
Warning 273: Unable to route between blocks at (20,3) and (11,5) to characterize delay (setting to inf)
Warning 274: Unable to route between blocks at (20,3) and (12,5) to characterize delay (setting to inf)
Warning 275: Unable to route between blocks at (20,3) and (13,5) to characterize delay (setting to inf)
Warning 276: Unable to route between blocks at (20,3) and (14,5) to characterize delay (setting to inf)
Warning 277: Unable to route between blocks at (20,3) and (15,5) to characterize delay (setting to inf)
Warning 278: Unable to route between blocks at (20,3) and (16,5) to characterize delay (setting to inf)
Warning 279: Unable to route between blocks at (20,3) and (17,5) to characterize delay (setting to inf)
Warning 280: Unable to route between blocks at (20,3) and (18,5) to characterize delay (setting to inf)
Warning 281: Unable to route between blocks at (20,3) and (19,5) to characterize delay (setting to inf)
Warning 282: Unable to route between blocks at (20,3) and (20,5) to characterize delay (setting to inf)
Warning 283: Unable to route between blocks at (4,3) and (4,0) to characterize delay (setting to inf)
Warning 284: Unable to route between blocks at (4,3) and (5,0) to characterize delay (setting to inf)
Warning 285: Unable to route between blocks at (4,3) and (6,0) to characterize delay (setting to inf)
Warning 286: Unable to route between blocks at (4,3) and (7,0) to characterize delay (setting to inf)
Warning 287: Unable to route between blocks at (4,3) and (8,0) to characterize delay (setting to inf)
Warning 288: Unable to route between blocks at (4,3) and (9,0) to characterize delay (setting to inf)
Warning 289: Unable to route between blocks at (4,3) and (10,0) to characterize delay (setting to inf)
Warning 290: Unable to route between blocks at (4,3) and (11,0) to characterize delay (setting to inf)
Warning 291: Unable to route between blocks at (4,3) and (12,0) to characterize delay (setting to inf)
Warning 292: Unable to route between blocks at (4,3) and (13,0) to characterize delay (setting to inf)
Warning 293: Unable to route between blocks at (4,3) and (14,0) to characterize delay (setting to inf)
Warning 294: Unable to route between blocks at (4,3) and (15,0) to characterize delay (setting to inf)
Warning 295: Unable to route between blocks at (4,3) and (16,0) to characterize delay (setting to inf)
Warning 296: Unable to route between blocks at (4,3) and (17,0) to characterize delay (setting to inf)
Warning 297: Unable to route between blocks at (4,3) and (18,0) to characterize delay (setting to inf)
Warning 298: Unable to route between blocks at (4,3) and (19,0) to characterize delay (setting to inf)
Warning 299: Unable to route between blocks at (4,3) and (20,0) to characterize delay (setting to inf)
Warning 300: Unable to route between blocks at (4,3) and (21,0) to characterize delay (setting to inf)
Warning 301: Unable to route between blocks at (4,3) and (22,0) to characterize delay (setting to inf)
Warning 302: Unable to route between blocks at (4,3) and (23,0) to characterize delay (setting to inf)
Warning 303: Unable to route between blocks at (4,3) and (23,1) to characterize delay (setting to inf)
Warning 304: Unable to route between blocks at (4,3) and (23,2) to characterize delay (setting to inf)
Warning 305: Unable to route between blocks at (4,3) and (23,3) to characterize delay (setting to inf)
## Computing delta delays took 0.71 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.71 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading GJC31_pin_loc.place.

Successfully read constraints file GJC31_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)

There are 19 point to point connections in this circuit.

Warning 306: 5 timing startpoints were not constrained during timing analysis
Warning 307: 17 timing endpoints were not constrained during timing analysis

BB estimate of min-dist (placement) wire length: 120

Completed placement consistency check successfully.
Initial placement cost: -nan bb_cost: 0.75 td_cost: 0
Initial placement estimated Critical Path Delay (CPD): nan ns
Initial placement estimated setup Total Negative Slack (sTNS): 0 ns
Initial placement estimated setup Worst Negative Slack (sWNS): 0 ns

Initial placement estimated setup slack histogram:
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 23
Warning 308: Starting t: 0 of 18 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 0.0e+00   0.417       0.63 0              nan          0    0.000   0.478  0.0704   23.0     1.00        23  0.200
   2    0.0 0.0e+00   0.482       0.45 0              nan          0    0.000   0.130  0.0039   23.0     1.00        46  0.950
## Placement Quench took 0.00 seconds (max_rss 57.9 MiB)
post-quench CPD = nan (ns) 

BB estimate of min-dist (placement) wire length: 71

Completed placement consistency check successfully.

Swaps called: 64

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): nan ns
Placement estimated setup Worst Negative Slack (sWNS): 0 ns
Placement estimated setup Total Negative Slack (sTNS): 0 ns

Placement estimated setup slack histogram:

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.47973, bb_cost: 0.44375, td_cost: 0, 

Placement resource usage:
  io  implemented as io_bottom: 17
  clb implemented as clb      : 1

Placement number of temperatures: 2
Placement total # of swap attempts: 64
	Swaps accepted: 14 (21.9 %)
	Swaps rejected: 36 (56.2 %)
	Swaps aborted: 14 (21.9 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                20.69            8.33            83.33          8.33         
                   Median                 32.76            26.32           52.63          21.05        
                   Centroid               25.86            33.33           66.67          0.00         
                   W. Centroid            8.62             60.00           40.00          0.00         
                   W. Median              3.45             0.00            0.00           100.00       

clb                Uniform                5.17             0.00            100.00         0.00         
                   Centroid               1.72             0.00            100.00         0.00         
                   W. Median              1.72             0.00            0.00           100.00       


Placement Quench timing analysis took 7.5807e-05 seconds (6.4036e-05 STA, 1.1771e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0031334 seconds (0.00304487 STA, 8.853e-05 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.01 seconds (max_rss 57.9 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.0031334 seconds (0.00304487 STA, 8.853e-05 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 2.04 seconds (max_rss 58.1 MiB)
Incr Slack updates 4 in 1.4887e-05 sec
Full Max Req/Worst Slack updates 4 in 1.7723e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 4 in 2.1117e-05 sec
INFO: PLC: Design GJC31 is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: GJC31
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/fabric_GJC31_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC31_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC31 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC31_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/fabric_GJC31_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC31_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC31 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC31_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml
Circuit name: fabric_GJC31_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.10 seconds (max_rss 17.5 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC31_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: GJC31_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.8 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/fabric_GJC31_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    6 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 6
# Clean circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 33
    .input :       6
    .output:      11
    0-LUT  :       1
    6-LUT  :      12
    dffre  :       3
  Nets  : 22
    Avg Fanout:     1.7
    Max Fanout:     9.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 60
  Timing Graph Edges: 65
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk_i' Fanout: 3 pins (5.0%), 3 blocks (9.1%)
# Load Timing Constraints
Warning 167: get_ports target name or pattern 'data_o' matched no ports
Warning 168: Found no matching primary inputs or primary outputs for set_output_delay

Applied 2 SDC commands from '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clk_i' Source: 'clk_i.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.05 seconds (max_rss 57.6 MiB, delta_rss +38.4 MiB)
Warning 169: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 19
Netlist num_blocks: 18
Netlist EMPTY blocks: 0.
Netlist io blocks: 17.
Netlist clb blocks: 1.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 6
Netlist output pins: 11

Pb types usage...
  io             : 17
   io_output     : 11
    outpad       : 11
   io_input      : 6
    inpad        : 6
  clb            : 1
   clb_lr        : 1
    fle          : 7
     ble5        : 13
      lut5       : 13
       lut       : 13
      ff         : 3
       DFFRE     : 3

# Create Device
## Build Device Grid
Warning 170: Block type 'dsp' was not specified in device grid layout
Warning 171: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6: 144 grid tiles (castor22x4_heterogeneous)

Resource usage...
	Netlist
		17	blocks of type: io
	Architecture
		1440	blocks of type: io_top
		288	blocks of type: io_right
		1440	blocks of type: io_bottom
		288	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		40	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		0	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		0	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
Warning 172: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 173: Sized nonsensical R=0 transistor to minimum width
Warning 174: Sized nonsensical R=0 transistor to minimum width
Warning 175: Sized nonsensical R=0 transistor to minimum width
Warning 176: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.64 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 159896
  RR Graph Edges: 279220
# Create Device took 0.67 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.35 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 177: Found no more ample locations for SOURCE in io_top
Warning 178: Found no more ample locations for OPIN in io_top
Warning 179: Found no more ample locations for SOURCE in io_right
Warning 180: Found no more ample locations for OPIN in io_right
Warning 181: Found no more ample locations for SOURCE in io_bottom
Warning 182: Found no more ample locations for OPIN in io_bottom
Warning 183: Found no more ample locations for SOURCE in io_left
Warning 184: Found no more ample locations for OPIN in io_left
Warning 185: Found no more ample locations for SOURCE in clb
Warning 186: Found no more ample locations for OPIN in clb
## Computing src/opin lookahead took 0.01 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.36 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Warning 187: 5 timing startpoints were not constrained during timing analysis
Warning 188: 17 timing endpoints were not constrained during timing analysis
Initial Net Connection Criticality Histogram:
[        0:      0.1) 20 (100.0%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
## Initializing router criticalities took 0.00 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 189: 5 timing startpoints were not constrained during timing analysis
Warning 190: 17 timing endpoints were not constrained during timing analysis
   1    0.0     0.0    0    7215      18      19       1 ( 0.001%)     153 ( 0.5%)      nan      0.000      0.000      0.000      0.000      N/A
   2    0.0     0.5    1    1378       1       1       0 ( 0.000%)     153 ( 0.5%)      nan      0.000      0.000      0.000      0.000      N/A
Restoring best routing
Critical path: nan ns
Successfully routed after 2 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 20 (100.0%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
Router Stats: total_nets_routed: 19 total_connections_routed: 20 total_heap_pushes: 8593 total_heap_pops: 3502 
# Routing took 0.01 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -3828727
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 18 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
Found 14 mismatches between routing and packing results.
Fixed 8 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 18 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         17                               0.647059                     0.352941   
       clb          1                                      9                           13   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 3 out of 22 nets, 19 nets not absorbed.


Average number of bends per net: 2.94444  Maximum # of bends: 7

Number of global nets: 1
Number of routed nets (nonglobal): 18
Wire length results (in units of 1 clb segments)...
	Total wirelength: 153, average net length: 8.50000
	Maximum net length: 17

Wire length results in terms of physical segments...
	Total wiring segments used: 76, average wire segments per net: 4.22222
	Maximum segments used by a net: 8
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 230 (100.0%) |***********************************************
Maximum routing channel utilization:     0.087 at (4,2)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       4   0.375      160
                         1       7   1.375      160
                         2      14   2.208      160
                         3       1   0.042      160
                         4       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       1   0.333      160
                         2       4   1.000      160
                         3       5   1.333      160
                         4      11   3.667      160
                         5       5   1.500      160
                         6       1   0.167      160
                         7       2   0.667      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160
                        11       1   0.167      160
                        12       1   0.667      160
                        13       0   0.000      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160

Total tracks in x-direction: 800, in y-direction: 3680

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.15576e+06
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 1.43362e+06, per logic tile: 9955.69

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   3520
                                                      Y      1   2944
                                                      X      4   4000
                                                      Y      4   5152

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00597
                                             4     0.00475

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00747
                                             4     0.00272

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00665
                             L4         0.00361

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00665
                             L4    1     0.00361
Warning 191: 5 timing startpoints were not constrained during timing analysis
Warning 192: 17 timing endpoints were not constrained during timing analysis

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:

Final critical path delay (least slack): nan ns
Final setup Worst Negative Slack (sWNS): 0 ns
Final setup Total Negative Slack (sTNS): 0 ns

Final setup slack histogram:

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Writing Implementation Netlist: fabric_GJC31_post_synthesis.v
Writing Implementation Netlist: fabric_GJC31_post_synthesis.blif
Writing Implementation SDF    : fabric_GJC31_post_synthesis.sdf
Incr Slack updates 1 in 3.366e-06 sec
Full Max Req/Worst Slack updates 1 in 2.737e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 6.2e-06 sec
Flow timing analysis took 0.00256178 seconds (0.00244145 STA, 0.000120326 slack) (4 full updates: 0 setup, 0 hold, 4 combined).
VPR succeeded
The entire flow of VPR took 1.40 seconds (max_rss 57.8 MiB)
Incr Slack updates 3 in 7.382e-06 sec
Full Max Req/Worst Slack updates 3 in 9.591e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 3 in 1.3143e-05 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC31_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC31_post_synthesis.v_
INFO: RTE: Design GJC31 is routed
Modification completed.
INFO: SPR: ##################################################
INFO: SPR: Post-PnR simulation for design: GJC31
INFO: SPR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -DPNR=1 -s co_sim_GJC31 -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././sim/co_sim_tb -y ../../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././sim/co_sim_tb/co_sim_GJC31.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC31_post_synth.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC31_post_route.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_IRQ.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_FAB.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_S.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_M.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FCLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_FAB.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M0.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_DMA.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:279: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:280: warning: Timing checks are not supported.
 ... done, ELABORATING DESIGN
0.05 seconds.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:31: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:32: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:33: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:34: warning: input port I is coerced to inout.
 ... done, 0.01 seconds.
 -F RUNNING FUNCTORS
cprop ...
 ... Iteration detected 8 optimizations.
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 -F nodangle ...
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 226 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 226 dangling signals and 26 events.
 ... done
CALCULATING ISLANDS
 ... done, 0CODE GENERATION
 seconds.
 ... invoking target_design
STATISTICS
lex_string: add_count=5547 hit_count=39263
 ... done, 0.01 seconds.
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg2505b2a2" -f"/tmp/ivrlg505b2a2" -p"/tmp/ivrli505b2a2" |/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh505b2a2" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile tb.vcd opened for output.
Data Matched: Actual output: 0, Netlist Output 0, Time: 1000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 1200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 1400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 1600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 1800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 2000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 2200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 2400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 2600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 2800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 3000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 3200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 3400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 3600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 3800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 4000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 4200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 4400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 4600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 4800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 5000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 5200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 5400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 5600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 5800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 6000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 6200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 6400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 6600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 6800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 7000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 7200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 7400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 7600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 7800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 8000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 8200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 8400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 8600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 8800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 9000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 9200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 9400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 9600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 9800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 10000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 10200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 10400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 10600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 10800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 11000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 11200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 11400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 11600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 11800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 12000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 12200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 12400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 12600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 12800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 13000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 13200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 13400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 13600000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 13800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 14000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 14200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 14400000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 14600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 14800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 15000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 15200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 15400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 15600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 15800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 16000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 16200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 16400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 16600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 16800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 17000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 17200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 17400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 17600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 17800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 18000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 18200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 18400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 18600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 18800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 19000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 19200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 19400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 19600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 19800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 20000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 20200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 20400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 20600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 20800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 21000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 21200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 21400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 21600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 21800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 22000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 22200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 22400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 22600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 22800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 23000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 23200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 23400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 23600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 23800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 24000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 24200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 24400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 24600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 24800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 25000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 25200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 25400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 25600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 25800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 26000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 26200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 26400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 26600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 26800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 27000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 27200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 27400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 27600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 27800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 28000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 28200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 28400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 28600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 28800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 29000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 29200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 29400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 29600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 29800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 30000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 30200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 30400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 30600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 30800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 31000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 31200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 31400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 31600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 31800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 32000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 32200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 32400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 32600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 32800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 33000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 33200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 33400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 33600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 33800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 34000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 34200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 34400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 34600000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 34800000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 35000000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 35200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 35400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 35600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 35800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 36000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 36200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 36400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 36600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 36800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 37000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 37200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 37400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 37600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 37800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 38000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 38200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 38400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 38600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 38800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 39000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 39200000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 39400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 39600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 39800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 40000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 40200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 40400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 40600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 40800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 41000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 41200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 41400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 41600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 41800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 42000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 42200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 42400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 42600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 42800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 43000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 43200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 43400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 43600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 43800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 44000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 44200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 44400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 44600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 44800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 45000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 45200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 45400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 45600000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 45800000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 46000000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 46200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 46400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 46600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 46800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 47000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 47200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 47400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 47600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 47800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 48000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 48200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 48400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 48600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 48800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 49000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 49200000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 49400000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 49600000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 49800000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 50000000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 50200000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 50400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 50600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 50800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 51000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 51200000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 51400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 51600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 51800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 52000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 52200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 52400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 52600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 52800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 53000000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 53200000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 53400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 53600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 53800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 54000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 54200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 54400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 54600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 54800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 55000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 55200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 55400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 55600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 55800000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 56000000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 56200000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 56400000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 56600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 56800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 57000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 57200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 57400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 57600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 57800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 58000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 58200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 58400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 58600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 58800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 59000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 59200000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 59400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 59600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 59800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 60000000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 60200000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 60400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 60600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 60800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 61000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 61200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 61400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 61600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 61800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 62000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 62200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 62400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 62600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 62800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 63000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 63200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 63400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 63600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 63800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 64000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 64200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 64400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 64600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 64800000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 65000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 65200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 65400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 65600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 65800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 66000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 66200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 66400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 66600000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 66800000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 67000000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 67200000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 67400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 67600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 67800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 68000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 68200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 68400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 68600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 68800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 69000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 69200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 69400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 69600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 69800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 70000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 70200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 70400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 70600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 70800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 71000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 71200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 71400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 71600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 71800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 72000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 72200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 72400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 72600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 72800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 73000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 73200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 73400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 73600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 73800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 74000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 74200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 74400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 74600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 74800000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 75000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 75200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 75400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 75600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 75800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 76000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 76200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 76400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 76600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 76800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 77000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 77200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 77400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 77600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 77800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 78000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 78200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 78400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 78600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 78800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 79000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 79200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 79400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 79600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 79800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 80000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 80200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 80400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 80600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 80800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 81000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 81200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 81400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 81600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 81800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 82000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 82200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 82400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 82600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 82800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 83000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 83200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 83400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 83600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 83800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 84000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 84200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 84400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 84600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 84800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 85000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 85200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 85400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 85600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 85800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 86000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 86200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 86400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 86600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 86800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 87000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 87200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 87400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 87600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 87800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 88000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 88200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 88400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 88600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 88800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 89000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 89200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 89400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 89600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 89800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 90000000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 90200000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 90400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 90600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 90800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 91000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 91200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 91400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 91600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 91800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 92000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 92200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 92400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 92600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 92800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 93000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 93200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 93400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 93600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 93800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 94000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 94200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 94400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 94600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 94800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 95000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 95200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 95400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 95600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 95800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 96000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 96200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 96400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 96600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 96800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 97000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 97200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 97400000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 97600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 97800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 98000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 98200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 98400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 98600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 98800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 99000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 99200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 99400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 99600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 99800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 100000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 100200000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 100400000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 100600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 100800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 101000000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 101200000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 101400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 101600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 101800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 102000000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 102200000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 102400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 102600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 102800000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 103000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 103200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 103400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 103600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 103800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 104000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 104200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 104400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 104600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 104800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 105000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 105200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 105400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 105600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 105800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 106000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 106200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 106400000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 106600000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 106800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 107000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 107200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 107400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 107600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 107800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 108000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 108200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 108400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 108600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 108800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 109000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 109200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 109400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 109600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 109800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 110000000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 110200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 110400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 110600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 110800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 111000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 111200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 111400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 111600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 111800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 112000000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 112200000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 112400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 112600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 112800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 113000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 113200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 113400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 113600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 113800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 114000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 114200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 114400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 114600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 114800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 115000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 115200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 115400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 115600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 115800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 116000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 116200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 116400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 116600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 116800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 117000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 117200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 117400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 117600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 117800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 118000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 118200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 118400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 118600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 118800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 119000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 119200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 119400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 119600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 119800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 120000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 120200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 120400000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 120600000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 120800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 121000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 121200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 121400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 121600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 121800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 122000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 122200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 122400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 122600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 122800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 123000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 123200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 123400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 123600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 123800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 124000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 124200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 124400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 124600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 124800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 125000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 125200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 125400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 125600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 125800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 126000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 126200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 126400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 126600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 126800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 127000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 127200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 127400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 127600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 127800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 128000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 128200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 128400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 128600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 128800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 129000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 129200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 129400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 129600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 129800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 130000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 130200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 130400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 130600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 130800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 131000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 131200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 131400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 131600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 131800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 132000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 132200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 132400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 132600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 132800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 133000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 133200000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 133400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 133600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 133800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 134000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 134200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 134400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 134600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 134800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 135000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 135200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 135400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 135600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 135800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 136000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 136200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 136400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 136600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 136800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 137000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 137200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 137400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 137600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 137800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 138000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 138200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 138400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 138600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 138800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 139000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 139200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 139400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 139600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 139800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 140000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 140200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 140400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 140600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 140800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 141000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 141200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 141400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 141600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 141800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 142000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 142200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 142400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 142600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 142800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 143000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 143200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 143400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 143600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 143800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 144000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 144200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 144400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 144600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 144800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 145000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 145200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 145400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 145600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 145800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 146000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 146200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 146400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 146600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 146800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 147000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 147200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 147400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 147600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 147800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 148000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 148200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 148400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 148600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 148800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 149000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 149200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 149400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 149600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 149800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 150000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 150200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 150400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 150600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 150800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 151000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 151200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 151400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 151600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 151800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 152000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 152200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 152400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 152600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 152800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 153000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 153200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 153400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 153600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 153800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 154000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 154200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 154400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 154600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 154800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 155000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 155200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 155400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 155600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 155800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 156000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 156200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 156400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 156600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 156800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 157000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 157200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 157400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 157600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 157800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 158000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 158200000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 158400000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 158600000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 158800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 159000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 159200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 159400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 159600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 159800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 160000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 160200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 160400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 160600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 160800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 161000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 161200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 161400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 161600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 161800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 162000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 162200000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 162400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 162600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 162800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 163000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 163200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 163400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 163600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 163800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 164000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 164200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 164400000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 164600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 164800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 165000000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 165200000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 165400000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 165600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 165800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 166000000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 166200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 166400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 166600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 166800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 167000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 167200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 167400000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 167600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 167800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 168000000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 168200000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 168400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 168600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 168800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 169000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 169200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 169400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 169600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 169800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 170000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 170200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 170400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 170600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 170800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 171000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 171200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 171400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 171600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 171800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 172000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 172200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 172400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 172600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 172800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 173000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 173200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 173400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 173600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 173800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 174000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 174200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 174400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 174600000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 174800000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 175000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 175200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 175400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 175600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 175800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 176000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 176200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 176400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 176600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 176800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 177000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 177200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 177400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 177600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 177800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 178000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 178200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 178400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 178600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 178800000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 179000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 179200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 179400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 179600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 179800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 180000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 180200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 180400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 180600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 180800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 181000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 181200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 181400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 181600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 181800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 182000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 182200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 182400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 182600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 182800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 183000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 183200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 183400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 183600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 183800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 184000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 184200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 184400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 184600000 
Data Matched: Actual output: 2, Netlist Output 2, Time: 184800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 185000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 185200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 185400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 185600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 185800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 186000000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 186200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 186400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 186600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 186800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 187000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 187200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 187400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 187600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 187800000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 188000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 188200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 188400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 188600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 188800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 189000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 189200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 189400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 189600000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 189800000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 190000000 
Data Mismatch: Actual output: 2, Netlist Output 3, Time: 190200000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 190400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 190600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 190800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 191000000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 191200000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 191400000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 191600000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 191800000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 192000000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 192200000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 192400000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 192600000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 192800000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 193000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 193200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 193400000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 193600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 193800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 194000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 194200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 194400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 194600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 194800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 195000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 195200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 195400000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 195600000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 195800000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 196000000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 196200000 
Data Mismatch: Actual output: 1, Netlist Output 3, Time: 196400000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 196600000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 196800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 197000000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 197200000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 197400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 197600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 197800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 198000000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 198200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 198400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 198600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 198800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 199000000 
Data Mismatch: Actual output: 0, Netlist Output 2, Time: 199200000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 199400000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 199600000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 199800000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 200000000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 200200000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 200400000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 200600000 
Data Matched: Actual output: 3, Netlist Output 3, Time: 200800000 
Data Mismatch: Actual output: 0, Netlist Output 3, Time: 201000000 
307 comparison(s) mismatched
ERROR: SIM: Simulation Failed
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././sim/co_sim_tb/co_sim_GJC31.v:45: $finish called at 221000000 (10fs)
INFO: SPR: Post-PnR simulation for design: GJC31 had ended
INFO: TMN: ##################################################
INFO: TMN: Timing Analysis for design: GJC31
INFO: TMN: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/fabric_GJC31_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC31_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC31 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC31_post_synth.route --analysis
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/fabric_GJC31_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report GJC31_post_place_timing.rpt --device castor22x4_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top GJC31 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC31_post_synth.route --analysis

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml
Circuit name: fabric_GJC31_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.09 seconds (max_rss 17.6 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC31_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: GJC31_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.7 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/fabric_GJC31_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    6 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 6
# Clean circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 33
    .input :       6
    .output:      11
    0-LUT  :       1
    6-LUT  :      12
    dffre  :       3
  Nets  : 22
    Avg Fanout:     1.7
    Max Fanout:     9.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 60
  Timing Graph Edges: 65
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk_i' Fanout: 3 pins (5.0%), 3 blocks (9.1%)
# Load Timing Constraints
Warning 167: get_ports target name or pattern 'data_o' matched no ports
Warning 168: Found no matching primary inputs or primary outputs for set_output_delay

Applied 2 SDC commands from '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clk_i' Source: 'clk_i.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.0 MiB, delta_rss +0.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.05 seconds (max_rss 57.6 MiB, delta_rss +38.4 MiB)
Warning 169: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 19
Netlist num_blocks: 18
Netlist EMPTY blocks: 0.
Netlist io blocks: 17.
Netlist clb blocks: 1.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 6
Netlist output pins: 11

Pb types usage...
  io             : 17
   io_output     : 11
    outpad       : 11
   io_input      : 6
    inpad        : 6
  clb            : 1
   clb_lr        : 1
    fle          : 7
     ble5        : 13
      lut5       : 13
       lut       : 13
      ff         : 3
       DFFRE     : 3

# Create Device
## Build Device Grid
Warning 170: Block type 'dsp' was not specified in device grid layout
Warning 171: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6: 144 grid tiles (castor22x4_heterogeneous)

Resource usage...
	Netlist
		17	blocks of type: io
	Architecture
		1440	blocks of type: io_top
		288	blocks of type: io_right
		1440	blocks of type: io_bottom
		288	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		40	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		0	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		0	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
Warning 172: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 173: Sized nonsensical R=0 transistor to minimum width
Warning 174: Sized nonsensical R=0 transistor to minimum width
Warning 175: Sized nonsensical R=0 transistor to minimum width
Warning 176: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.63 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 159896
  RR Graph Edges: 279220
# Create Device took 0.66 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
Warning 177: 5 timing startpoints were not constrained during timing analysis
Warning 178: 17 timing endpoints were not constrained during timing analysis
# Load Routing took 0.01 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -3828727
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 18 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
Found 14 mismatches between routing and packing results.
Fixed 8 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 18 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 57.8 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         17                               0.647059                     0.352941   
       clb          1                                      9                           13   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 3 out of 22 nets, 19 nets not absorbed.


Average number of bends per net: 2.94444  Maximum # of bends: 7

Number of global nets: 1
Number of routed nets (nonglobal): 18
Wire length results (in units of 1 clb segments)...
	Total wirelength: 153, average net length: 8.50000
	Maximum net length: 17

Wire length results in terms of physical segments...
	Total wiring segments used: 76, average wire segments per net: 4.22222
	Maximum segments used by a net: 8
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 230 (100.0%) |***********************************************
Maximum routing channel utilization:     0.087 at (4,2)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       4   0.375      160
                         1       7   1.375      160
                         2      14   2.208      160
                         3       1   0.042      160
                         4       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       1   0.333      160
                         2       4   1.000      160
                         3       5   1.333      160
                         4      11   3.667      160
                         5       5   1.500      160
                         6       1   0.167      160
                         7       2   0.667      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160
                        11       1   0.167      160
                        12       1   0.667      160
                        13       0   0.000      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160

Total tracks in x-direction: 800, in y-direction: 3680

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.15576e+06
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 1.43362e+06, per logic tile: 9955.69

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   3520
                                                      Y      1   2944
                                                      X      4   4000
                                                      Y      4   5152

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00597
                                             4     0.00475

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00747
                                             4     0.00272

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00665
                             L4         0.00361

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00665
                             L4    1     0.00361
Warning 179: 5 timing startpoints were not constrained during timing analysis
Warning 180: 17 timing endpoints were not constrained during timing analysis

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:

Final critical path delay (least slack): nan ns
Final setup Worst Negative Slack (sWNS): 0 ns
Final setup Total Negative Slack (sTNS): 0 ns

Final setup slack histogram:

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 3.151e-06 sec
Full Max Req/Worst Slack updates 1 in 3.079e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.155e-06 sec
Flow timing analysis took 0.000613338 seconds (0.000549269 STA, 6.4069e-05 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR succeeded
The entire flow of VPR took 1.00 seconds (max_rss 57.8 MiB)
Incr Slack updates 1 in 3.189e-06 sec
Full Max Req/Worst Slack updates 1 in 2.97e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 6.336e-06 sec
INFO: TMN: Design GJC31 is timing analysed!
INFO: PWR: ##################################################
INFO: PWR: Power Analysis for design: GJC31
INFO: PWR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/yosys -s pw_extract.ys -l GJC31_power.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `pw_extract.ys' --

1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/GJC31_post_synth.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/GJC31_post_synth.v' to AST representation.
Generating RTLIL representation for module `\GJC31_post_synth'.
Successfully finished Verilog frontend.

2. Executing power extraction pass: v0.4.196

2.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

2.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

2.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

2.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

2.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

2.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

2.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

2.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

2.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

2.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

2.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

2.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

2.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

2.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

2.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.
Split bus into bits ...

2.17. Executing SPLITNETS pass (splitting up multi-bit signals).
      [ Splitnet runTime = 0.00 sec.]

Building Sig2cells ...  [0.00 sec.]
Building Sig2sig ...    [0.00 sec.]
Forward traversal ...   [0.00 sec.]
Backward traversal ...  [0.00 sec.]
Merging clk domains ... [0.00 sec.]

 -------------------------------------------------
  Number of cells processed    : 17
  Number of Multi Clocks cells : 0
  Extracted clocks[Nb cells]   : \clk_i[10] 
  Number of cells with no clock: 7
 -------------------------------------------------
[Total clock domains extraction runTime = 0.00 sec.]
All Clocks:
	Clock Name: create_clock Period 5.000000
LUTs: 5
	Enabled : 5 : \clk_i : 0.125 : Typical
DFFs: 3
	Enabled 3 \clk_i 0.125 Typical 0.500000
BRAM's : 0
DSP's : 0
IOs: 6
	1 \clk_i_buf Input SDR  unknown
	1 \data_i Input SDR  unknown
	1 \dly_inc_pulse_inv_buf Input SDR  unknown
	1 \enable_buf Input SDR  \clk_i
	1 \reset_n_buf Input SDR  \clk_i
	2 \data_o_buf Output SDR  \clk_i

INFO: PWR: Created /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/power_analysis/power.csv

Time taken by power data extraction tool = 0.144849s

End of script. Logfile hash: 5574064ee9, CPU: user 0.07s system 0.02s, MEM: 17.69 MB peak
Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)
Time spent: 91% 19x read_verilog (0 sec), 6% 1x pow_extract (0 sec), ...
INFO: PWR: Design GJC31 is power analysed
INFO: BIT: ##################################################
INFO: BIT: Bitstream generation for design "GJC31" on device "GEMINI_COMPACT_22x4"
INFO: BIT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/openfpga -batch -f GJC31.openfpga
Reading script file GJC31.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/fabric_GJC31_post_synth.eblif --clock_modeling ideal --device castor22x4_heterogeneous --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC31_post_synth.route --route_chan_width 160 --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --skip_sync_clustering_and_routing_results off --circuit_format eblif --analysis  --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --top GJC31
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/fabric_GJC31_post_synth.eblif --clock_modeling ideal --device castor22x4_heterogeneous --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC31_post_synth.route --route_chan_width 160 --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --skip_sync_clustering_and_routing_results off --circuit_format eblif --analysis --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --top GJC31

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_vpr.xml
Circuit name: fabric_GJC31_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.7 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/routing/fabric_GJC31_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 19.4 MiB, delta_rss +1.7 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    6 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 6
# Clean circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 33
    .input :       6
    .output:      11
    0-LUT  :       1
    6-LUT  :      12
    dffre  :       3
  Nets  : 22
    Avg Fanout:     1.7
    Max Fanout:     9.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 60
  Timing Graph Edges: 65
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk_i' Fanout: 3 pins (5.0%), 3 blocks (9.1%)
# Load Timing Constraints
Warning 167: get_ports target name or pattern 'data_o' matched no ports
Warning 168: Found no matching primary inputs or primary outputs for set_output_delay

Applied 2 SDC commands from '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clk_i' Source: 'clk_i.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.2 MiB, delta_rss +0.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/packing/fabric_GJC31_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.06 seconds (max_rss 58.8 MiB, delta_rss +38.4 MiB)
Warning 169: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 19
Netlist num_blocks: 18
Netlist EMPTY blocks: 0.
Netlist io blocks: 17.
Netlist clb blocks: 1.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 6
Netlist output pins: 11

Pb types usage...
  io             : 17
   io_output     : 11
    outpad       : 11
   io_input      : 6
    inpad        : 6
  clb            : 1
   clb_lr        : 1
    fle          : 7
     ble5        : 13
      lut5       : 13
       lut       : 13
      ff         : 3
       DFFRE     : 3

# Create Device
## Build Device Grid
Warning 170: Block type 'dsp' was not specified in device grid layout
Warning 171: Block type 'bram' was not specified in device grid layout
FPGA sized to 24 x 6: 144 grid tiles (castor22x4_heterogeneous)

Resource usage...
	Netlist
		17	blocks of type: io
	Architecture
		1440	blocks of type: io_top
		288	blocks of type: io_right
		1440	blocks of type: io_bottom
		288	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		40	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		0	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		0	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Warning 172: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 173: Sized nonsensical R=0 transistor to minimum width
Warning 174: Sized nonsensical R=0 transistor to minimum width
Warning 175: Sized nonsensical R=0 transistor to minimum width
Warning 176: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.62 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 159896
  RR Graph Edges: 279220
# Create Device took 0.65 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/fabric_GJC31_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
Warning 177: 5 timing startpoints were not constrained during timing analysis
Warning 178: 17 timing endpoints were not constrained during timing analysis
# Load Routing took 0.01 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -3828727
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 18 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Found 14 mismatches between routing and packing results.
Fixed 8 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 18 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         17                               0.647059                     0.352941   
       clb          1                                      9                           13   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 3 out of 22 nets, 19 nets not absorbed.


Average number of bends per net: 2.94444  Maximum # of bends: 7

Number of global nets: 1
Number of routed nets (nonglobal): 18
Wire length results (in units of 1 clb segments)...
	Total wirelength: 153, average net length: 8.50000
	Maximum net length: 17

Wire length results in terms of physical segments...
	Total wiring segments used: 76, average wire segments per net: 4.22222
	Maximum segments used by a net: 8
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 230 (100.0%) |***********************************************
Maximum routing channel utilization:     0.087 at (4,2)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       4   0.375      160
                         1       7   1.375      160
                         2      14   2.208      160
                         3       1   0.042      160
                         4       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       1   0.333      160
                         2       4   1.000      160
                         3       5   1.333      160
                         4      11   3.667      160
                         5       5   1.500      160
                         6       1   0.167      160
                         7       2   0.667      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160
                        11       1   0.167      160
                        12       1   0.667      160
                        13       0   0.000      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160

Total tracks in x-direction: 800, in y-direction: 3680

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.15576e+06
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 1.43362e+06, per logic tile: 9955.69

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   3520
                                                      Y      1   2944
                                                      X      4   4000
                                                      Y      4   5152

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00597
                                             4     0.00475

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00747
                                             4     0.00272

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00665
                             L4         0.00361

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00665
                             L4    1     0.00361
Warning 179: 5 timing startpoints were not constrained during timing analysis
Warning 180: 17 timing endpoints were not constrained during timing analysis

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:

Final critical path delay (least slack): nan ns
Final setup Worst Negative Slack (sWNS): 0 ns
Final setup Total Negative Slack (sTNS): 0 ns

Final setup slack histogram:

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 3.713e-06 sec
Full Max Req/Worst Slack updates 1 in 3.05e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.536e-06 sec
Flow timing analysis took 0.000751341 seconds (0.000667103 STA, 8.4238e-05 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR suceeded
The entire flow of VPR took 0.97 seconds (max_rss 59.1 MiB)

Command line to execute: read_openfpga_arch -f /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_openfpga.xml
Reading XML architecture '/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/gemini_openfpga.xml'...
Read OpenFPGA architecture
Warning 181: Automatically set circuit model 'RS_LATCH' to be default in its type.
Warning 182: Automatically set circuit model 'RS_CCFF' to be default in its type.
Use the default configurable memory model 'RS_LATCH' for circuit model 'frac_lut6' port 'sram')
Read OpenFPGA architecture took 0.02 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking configuration protocol!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/fixed_sim_openfpga.xml
Reading XML simulation setting '/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Command line to execute: read_openfpga_bitstream_setting -f /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/bitstream_setting.xml

Confirm selected options when call command 'read_openfpga_bitstream_setting':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/bitstream_setting.xml
Reading XML bitstream setting '/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_22x4/bitstream_setting.xml'...
Read OpenFPGA bitstream settings
Read OpenFPGA bitstream settings took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: off
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Check pb_type annotation for mode selection bits passed.
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 3 routing resource graph switches to circuit models
Binded 2 routing segments to circuit models
Binded 1 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 61.4 MiB, delta_rss +0.5 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Warning 183: Override the previous node 'IPIN:66630 side: (TOP,) (4,2,0)' by previous node 'IPIN:66622 side: (TOP,) (4,2,0)' for node 'SINK:66569  (4,2,0)' with in routing context annotation!
Warning 184: Override the previous node 'IPIN:66622 side: (TOP,) (4,2,0)' by previous node 'IPIN:66627 side: (TOP,) (4,2,0)' for node 'SINK:66569  (4,2,0)' with in routing context annotation!
Warning 185: Override the previous node 'IPIN:66657 side: (RIGHT,) (4,2,0)' by previous node 'IPIN:66652 side: (RIGHT,) (4,2,0)' for node 'SINK:66571  (4,2,0)' with in routing context annotation!
Warning 186: Override the previous node 'IPIN:66673 side: (RIGHT,) (4,2,0)' by previous node 'IPIN:66644 side: (TOP,) (4,2,0)' for node 'SINK:66573  (4,2,0)' with in routing context annotation!
Done with 133 nodes mapping
Built 279220 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[0%] Backannotated GSB[0][0][1%] Backannotated GSB[0][1][2%] Backannotated GSB[0][2][3%] Backannotated GSB[0][3][4%] Backannotated GSB[0][4][5%] Backannotated GSB[1][0][6%] Backannotated GSB[1][1][6%] Backannotated GSB[1][2][7%] Backannotated GSB[1][3][8%] Backannotated GSB[1][4][9%] Backannotated GSB[2][0][10%] Backannotated GSB[2][1][11%] Backannotated GSB[2][2][12%] Backannotated GSB[2][3][13%] Backannotated GSB[2][4][13%] Backannotated GSB[3][0][14%] Backannotated GSB[3][1][15%] Backannotated GSB[3][2][16%] Backannotated GSB[3][3][17%] Backannotated GSB[3][4][18%] Backannotated GSB[4][0][19%] Backannotated GSB[4][1][20%] Backannotated GSB[4][2][20%] Backannotated GSB[4][3][21%] Backannotated GSB[4][4][22%] Backannotated GSB[5][0][23%] Backannotated GSB[5][1][24%] Backannotated GSB[5][2][25%] Backannotated GSB[5][3][26%] Backannotated GSB[5][4][26%] Backannotated GSB[6][0][27%] Backannotated GSB[6][1][28%] Backannotated GSB[6][2][29%] Backannotated GSB[6][3][30%] Backannotated GSB[6][4][31%] Backannotated GSB[7][0][32%] Backannotated GSB[7][1][33%] Backannotated GSB[7][2][33%] Backannotated GSB[7][3][34%] Backannotated GSB[7][4][35%] Backannotated GSB[8][0][36%] Backannotated GSB[8][1][37%] Backannotated GSB[8][2][38%] Backannotated GSB[8][3][39%] Backannotated GSB[8][4][40%] Backannotated GSB[9][0][40%] Backannotated GSB[9][1][41%] Backannotated GSB[9][2][42%] Backannotated GSB[9][3][43%] Backannotated GSB[9][4][44%] Backannotated GSB[10][0][45%] Backannotated GSB[10][1][46%] Backannotated GSB[10][2][46%] Backannotated GSB[10][3][47%] Backannotated GSB[10][4][48%] Backannotated GSB[11][0][49%] Backannotated GSB[11][1][50%] Backannotated GSB[11][2][51%] Backannotated GSB[11][3][52%] Backannotated GSB[11][4][53%] Backannotated GSB[12][0][53%] Backannotated GSB[12][1][54%] Backannotated GSB[12][2][55%] Backannotated GSB[12][3][56%] Backannotated GSB[12][4][57%] Backannotated GSB[13][0][58%] Backannotated GSB[13][1][59%] Backannotated GSB[13][2][60%] Backannotated GSB[13][3][60%] Backannotated GSB[13][4][61%] Backannotated GSB[14][0][62%] Backannotated GSB[14][1][63%] Backannotated GSB[14][2][64%] Backannotated GSB[14][3][65%] Backannotated GSB[14][4][66%] Backannotated GSB[15][0][66%] Backannotated GSB[15][1][67%] Backannotated GSB[15][2][68%] Backannotated GSB[15][3][69%] Backannotated GSB[15][4][70%] Backannotated GSB[16][0][71%] Backannotated GSB[16][1][72%] Backannotated GSB[16][2][73%] Backannotated GSB[16][3][73%] Backannotated GSB[16][4][74%] Backannotated GSB[17][0][75%] Backannotated GSB[17][1][76%] Backannotated GSB[17][2][77%] Backannotated GSB[17][3][78%] Backannotated GSB[17][4][79%] Backannotated GSB[18][0][80%] Backannotated GSB[18][1][80%] Backannotated GSB[18][2][81%] Backannotated GSB[18][3][82%] Backannotated GSB[18][4][83%] Backannotated GSB[19][0][84%] Backannotated GSB[19][1][85%] Backannotated GSB[19][2][86%] Backannotated GSB[19][3][86%] Backannotated GSB[19][4][87%] Backannotated GSB[20][0][88%] Backannotated GSB[20][1][89%] Backannotated GSB[20][2][90%] Backannotated GSB[20][3][91%] Backannotated GSB[20][4][92%] Backannotated GSB[21][0][93%] Backannotated GSB[21][1][93%] Backannotated GSB[21][2][94%] Backannotated GSB[21][3][95%] Backannotated GSB[21][4][96%] Backannotated GSB[22][0][97%] Backannotated GSB[22][1][98%] Backannotated GSB[22][2][99%] Backannotated GSB[22][3][100%] Backannotated GSB[22][4]Backannotated 115 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.02 seconds (max_rss 61.7 MiB, delta_rss +0.3 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[0%] Sorted incoming edges for each routing track output node of GSB[0][0][1%] Sorted incoming edges for each routing track output node of GSB[0][1][2%] Sorted incoming edges for each routing track output node of GSB[0][2][3%] Sorted incoming edges for each routing track output node of GSB[0][3][4%] Sorted incoming edges for each routing track output node of GSB[0][4][5%] Sorted incoming edges for each routing track output node of GSB[1][0][6%] Sorted incoming edges for each routing track output node of GSB[1][1][6%] Sorted incoming edges for each routing track output node of GSB[1][2][7%] Sorted incoming edges for each routing track output node of GSB[1][3][8%] Sorted incoming edges for each routing track output node of GSB[1][4][9%] Sorted incoming edges for each routing track output node of GSB[2][0][10%] Sorted incoming edges for each routing track output node of GSB[2][1][11%] Sorted incoming edges for each routing track output node of GSB[2][2][12%] Sorted incoming edges for each routing track output node of GSB[2][3][13%] Sorted incoming edges for each routing track output node of GSB[2][4][13%] Sorted incoming edges for each routing track output node of GSB[3][0][14%] Sorted incoming edges for each routing track output node of GSB[3][1][15%] Sorted incoming edges for each routing track output node of GSB[3][2][16%] Sorted incoming edges for each routing track output node of GSB[3][3][17%] Sorted incoming edges for each routing track output node of GSB[3][4][18%] Sorted incoming edges for each routing track output node of GSB[4][0][19%] Sorted incoming edges for each routing track output node of GSB[4][1][20%] Sorted incoming edges for each routing track output node of GSB[4][2][20%] Sorted incoming edges for each routing track output node of GSB[4][3][21%] Sorted incoming edges for each routing track output node of GSB[4][4][22%] Sorted incoming edges for each routing track output node of GSB[5][0][23%] Sorted incoming edges for each routing track output node of GSB[5][1][24%] Sorted incoming edges for each routing track output node of GSB[5][2][25%] Sorted incoming edges for each routing track output node of GSB[5][3][26%] Sorted incoming edges for each routing track output node of GSB[5][4][26%] Sorted incoming edges for each routing track output node of GSB[6][0][27%] Sorted incoming edges for each routing track output node of GSB[6][1][28%] Sorted incoming edges for each routing track output node of GSB[6][2][29%] Sorted incoming edges for each routing track output node of GSB[6][3][30%] Sorted incoming edges for each routing track output node of GSB[6][4][31%] Sorted incoming edges for each routing track output node of GSB[7][0][32%] Sorted incoming edges for each routing track output node of GSB[7][1][33%] Sorted incoming edges for each routing track output node of GSB[7][2][33%] Sorted incoming edges for each routing track output node of GSB[7][3][34%] Sorted incoming edges for each routing track output node of GSB[7][4][35%] Sorted incoming edges for each routing track output node of GSB[8][0][36%] Sorted incoming edges for each routing track output node of GSB[8][1][37%] Sorted incoming edges for each routing track output node of GSB[8][2][38%] Sorted incoming edges for each routing track output node of GSB[8][3][39%] Sorted incoming edges for each routing track output node of GSB[8][4][40%] Sorted incoming edges for each routing track output node of GSB[9][0][40%] Sorted incoming edges for each routing track output node of GSB[9][1][41%] Sorted incoming edges for each routing track output node of GSB[9][2][42%] Sorted incoming edges for each routing track output node of GSB[9][3][43%] Sorted incoming edges for each routing track output node of GSB[9][4][44%] Sorted incoming edges for each routing track output node of GSB[10][0][45%] Sorted incoming edges for each routing track output node of GSB[10][1][46%] Sorted incoming edges for each routing track output node of GSB[10][2][46%] Sorted incoming edges for each routing track output node of GSB[10][3][47%] Sorted incoming edges for each routing track output node of GSB[10][4][48%] Sorted incoming edges for each routing track output node of GSB[11][0][49%] Sorted incoming edges for each routing track output node of GSB[11][1][50%] Sorted incoming edges for each routing track output node of GSB[11][2][51%] Sorted incoming edges for each routing track output node of GSB[11][3][52%] Sorted incoming edges for each routing track output node of GSB[11][4][53%] Sorted incoming edges for each routing track output node of GSB[12][0][53%] Sorted incoming edges for each routing track output node of GSB[12][1][54%] Sorted incoming edges for each routing track output node of GSB[12][2][55%] Sorted incoming edges for each routing track output node of GSB[12][3][56%] Sorted incoming edges for each routing track output node of GSB[12][4][57%] Sorted incoming edges for each routing track output node of GSB[13][0][58%] Sorted incoming edges for each routing track output node of GSB[13][1][59%] Sorted incoming edges for each routing track output node of GSB[13][2][60%] Sorted incoming edges for each routing track output node of GSB[13][3][60%] Sorted incoming edges for each routing track output node of GSB[13][4][61%] Sorted incoming edges for each routing track output node of GSB[14][0][62%] Sorted incoming edges for each routing track output node of GSB[14][1][63%] Sorted incoming edges for each routing track output node of GSB[14][2][64%] Sorted incoming edges for each routing track output node of GSB[14][3][65%] Sorted incoming edges for each routing track output node of GSB[14][4][66%] Sorted incoming edges for each routing track output node of GSB[15][0][66%] Sorted incoming edges for each routing track output node of GSB[15][1][67%] Sorted incoming edges for each routing track output node of GSB[15][2][68%] Sorted incoming edges for each routing track output node of GSB[15][3][69%] Sorted incoming edges for each routing track output node of GSB[15][4][70%] Sorted incoming edges for each routing track output node of GSB[16][0][71%] Sorted incoming edges for each routing track output node of GSB[16][1][72%] Sorted incoming edges for each routing track output node of GSB[16][2][73%] Sorted incoming edges for each routing track output node of GSB[16][3][73%] Sorted incoming edges for each routing track output node of GSB[16][4][74%] Sorted incoming edges for each routing track output node of GSB[17][0][75%] Sorted incoming edges for each routing track output node of GSB[17][1][76%] Sorted incoming edges for each routing track output node of GSB[17][2][77%] Sorted incoming edges for each routing track output node of GSB[17][3][78%] Sorted incoming edges for each routing track output node of GSB[17][4][79%] Sorted incoming edges for each routing track output node of GSB[18][0][80%] Sorted incoming edges for each routing track output node of GSB[18][1][80%] Sorted incoming edges for each routing track output node of GSB[18][2][81%] Sorted incoming edges for each routing track output node of GSB[18][3][82%] Sorted incoming edges for each routing track output node of GSB[18][4][83%] Sorted incoming edges for each routing track output node of GSB[19][0][84%] Sorted incoming edges for each routing track output node of GSB[19][1][85%] Sorted incoming edges for each routing track output node of GSB[19][2][86%] Sorted incoming edges for each routing track output node of GSB[19][3][86%] Sorted incoming edges for each routing track output node of GSB[19][4][87%] Sorted incoming edges for each routing track output node of GSB[20][0][88%] Sorted incoming edges for each routing track output node of GSB[20][1][89%] Sorted incoming edges for each routing track output node of GSB[20][2][90%] Sorted incoming edges for each routing track output node of GSB[20][3][91%] Sorted incoming edges for each routing track output node of GSB[20][4][92%] Sorted incoming edges for each routing track output node of GSB[21][0][93%] Sorted incoming edges for each routing track output node of GSB[21][1][93%] Sorted incoming edges for each routing track output node of GSB[21][2][94%] Sorted incoming edges for each routing track output node of GSB[21][3][95%] Sorted incoming edges for each routing track output node of GSB[21][4][96%] Sorted incoming edges for each routing track output node of GSB[22][0][97%] Sorted incoming edges for each routing track output node of GSB[22][1][98%] Sorted incoming edges for each routing track output node of GSB[22][2][99%] Sorted incoming edges for each routing track output node of GSB[22][3][100%] Sorted incoming edges for each routing track output node of GSB[22][4]Sorted incoming edges for each routing track output node of 115 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.42 seconds (max_rss 63.7 MiB, delta_rss +2.1 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[0%] Sorted incoming edges for each input pin node of GSB[0][0][1%] Sorted incoming edges for each input pin node of GSB[0][1][2%] Sorted incoming edges for each input pin node of GSB[0][2][3%] Sorted incoming edges for each input pin node of GSB[0][3][4%] Sorted incoming edges for each input pin node of GSB[0][4][5%] Sorted incoming edges for each input pin node of GSB[1][0][6%] Sorted incoming edges for each input pin node of GSB[1][1][6%] Sorted incoming edges for each input pin node of GSB[1][2][7%] Sorted incoming edges for each input pin node of GSB[1][3][8%] Sorted incoming edges for each input pin node of GSB[1][4][9%] Sorted incoming edges for each input pin node of GSB[2][0][10%] Sorted incoming edges for each input pin node of GSB[2][1][11%] Sorted incoming edges for each input pin node of GSB[2][2][12%] Sorted incoming edges for each input pin node of GSB[2][3][13%] Sorted incoming edges for each input pin node of GSB[2][4][13%] Sorted incoming edges for each input pin node of GSB[3][0][14%] Sorted incoming edges for each input pin node of GSB[3][1][15%] Sorted incoming edges for each input pin node of GSB[3][2][16%] Sorted incoming edges for each input pin node of GSB[3][3][17%] Sorted incoming edges for each input pin node of GSB[3][4][18%] Sorted incoming edges for each input pin node of GSB[4][0][19%] Sorted incoming edges for each input pin node of GSB[4][1][20%] Sorted incoming edges for each input pin node of GSB[4][2][20%] Sorted incoming edges for each input pin node of GSB[4][3][21%] Sorted incoming edges for each input pin node of GSB[4][4][22%] Sorted incoming edges for each input pin node of GSB[5][0][23%] Sorted incoming edges for each input pin node of GSB[5][1][24%] Sorted incoming edges for each input pin node of GSB[5][2][25%] Sorted incoming edges for each input pin node of GSB[5][3][26%] Sorted incoming edges for each input pin node of GSB[5][4][26%] Sorted incoming edges for each input pin node of GSB[6][0][27%] Sorted incoming edges for each input pin node of GSB[6][1][28%] Sorted incoming edges for each input pin node of GSB[6][2][29%] Sorted incoming edges for each input pin node of GSB[6][3][30%] Sorted incoming edges for each input pin node of GSB[6][4][31%] Sorted incoming edges for each input pin node of GSB[7][0][32%] Sorted incoming edges for each input pin node of GSB[7][1][33%] Sorted incoming edges for each input pin node of GSB[7][2][33%] Sorted incoming edges for each input pin node of GSB[7][3][34%] Sorted incoming edges for each input pin node of GSB[7][4][35%] Sorted incoming edges for each input pin node of GSB[8][0][36%] Sorted incoming edges for each input pin node of GSB[8][1][37%] Sorted incoming edges for each input pin node of GSB[8][2][38%] Sorted incoming edges for each input pin node of GSB[8][3][39%] Sorted incoming edges for each input pin node of GSB[8][4][40%] Sorted incoming edges for each input pin node of GSB[9][0][40%] Sorted incoming edges for each input pin node of GSB[9][1][41%] Sorted incoming edges for each input pin node of GSB[9][2][42%] Sorted incoming edges for each input pin node of GSB[9][3][43%] Sorted incoming edges for each input pin node of GSB[9][4][44%] Sorted incoming edges for each input pin node of GSB[10][0][45%] Sorted incoming edges for each input pin node of GSB[10][1][46%] Sorted incoming edges for each input pin node of GSB[10][2][46%] Sorted incoming edges for each input pin node of GSB[10][3][47%] Sorted incoming edges for each input pin node of GSB[10][4][48%] Sorted incoming edges for each input pin node of GSB[11][0][49%] Sorted incoming edges for each input pin node of GSB[11][1][50%] Sorted incoming edges for each input pin node of GSB[11][2][51%] Sorted incoming edges for each input pin node of GSB[11][3][52%] Sorted incoming edges for each input pin node of GSB[11][4][53%] Sorted incoming edges for each input pin node of GSB[12][0][53%] Sorted incoming edges for each input pin node of GSB[12][1][54%] Sorted incoming edges for each input pin node of GSB[12][2][55%] Sorted incoming edges for each input pin node of GSB[12][3][56%] Sorted incoming edges for each input pin node of GSB[12][4][57%] Sorted incoming edges for each input pin node of GSB[13][0][58%] Sorted incoming edges for each input pin node of GSB[13][1][59%] Sorted incoming edges for each input pin node of GSB[13][2][60%] Sorted incoming edges for each input pin node of GSB[13][3][60%] Sorted incoming edges for each input pin node of GSB[13][4][61%] Sorted incoming edges for each input pin node of GSB[14][0][62%] Sorted incoming edges for each input pin node of GSB[14][1][63%] Sorted incoming edges for each input pin node of GSB[14][2][64%] Sorted incoming edges for each input pin node of GSB[14][3][65%] Sorted incoming edges for each input pin node of GSB[14][4][66%] Sorted incoming edges for each input pin node of GSB[15][0][66%] Sorted incoming edges for each input pin node of GSB[15][1][67%] Sorted incoming edges for each input pin node of GSB[15][2][68%] Sorted incoming edges for each input pin node of GSB[15][3][69%] Sorted incoming edges for each input pin node of GSB[15][4][70%] Sorted incoming edges for each input pin node of GSB[16][0][71%] Sorted incoming edges for each input pin node of GSB[16][1][72%] Sorted incoming edges for each input pin node of GSB[16][2][73%] Sorted incoming edges for each input pin node of GSB[16][3][73%] Sorted incoming edges for each input pin node of GSB[16][4][74%] Sorted incoming edges for each input pin node of GSB[17][0][75%] Sorted incoming edges for each input pin node of GSB[17][1][76%] Sorted incoming edges for each input pin node of GSB[17][2][77%] Sorted incoming edges for each input pin node of GSB[17][3][78%] Sorted incoming edges for each input pin node of GSB[17][4][79%] Sorted incoming edges for each input pin node of GSB[18][0][80%] Sorted incoming edges for each input pin node of GSB[18][1][80%] Sorted incoming edges for each input pin node of GSB[18][2][81%] Sorted incoming edges for each input pin node of GSB[18][3][82%] Sorted incoming edges for each input pin node of GSB[18][4][83%] Sorted incoming edges for each input pin node of GSB[19][0][84%] Sorted incoming edges for each input pin node of GSB[19][1][85%] Sorted incoming edges for each input pin node of GSB[19][2][86%] Sorted incoming edges for each input pin node of GSB[19][3][86%] Sorted incoming edges for each input pin node of GSB[19][4][87%] Sorted incoming edges for each input pin node of GSB[20][0][88%] Sorted incoming edges for each input pin node of GSB[20][1][89%] Sorted incoming edges for each input pin node of GSB[20][2][90%] Sorted incoming edges for each input pin node of GSB[20][3][91%] Sorted incoming edges for each input pin node of GSB[20][4][92%] Sorted incoming edges for each input pin node of GSB[21][0][93%] Sorted incoming edges for each input pin node of GSB[21][1][93%] Sorted incoming edges for each input pin node of GSB[21][2][94%] Sorted incoming edges for each input pin node of GSB[21][3][95%] Sorted incoming edges for each input pin node of GSB[21][4][96%] Sorted incoming edges for each input pin node of GSB[22][0][97%] Sorted incoming edges for each input pin node of GSB[22][1][98%] Sorted incoming edges for each input pin node of GSB[22][2][99%] Sorted incoming edges for each input pin node of GSB[22][3][100%] Sorted incoming edges for each input pin node of GSB[22][4]Sorted incoming edges for each input pin node of 115 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.20 seconds (max_rss 64.8 MiB, delta_rss +1.0 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 31 physical multiplexers.
Maximum multiplexer size is 64.
	model 'mux_tree_tapbuf', input_size='18'
	model 'mux_tree_tapbuf_L1SB', input_size='5'
	model 'mux_tree_tapbuf_L1SB', input_size='4'
	model 'mux_tree_tapbuf_L4SB', input_size='3'
	model 'mux_tree_tapbuf_L4SB', input_size='4'
	model 'mux_tree_tapbuf_L1SB', input_size='6'
	model 'mux_tree_tapbuf_L1SB', input_size='12'
	model 'mux_tree_tapbuf_L1SB', input_size='7'
	model 'mux_tree_tapbuf_L1SB', input_size='11'
	model 'mux_tree_tapbuf_L4SB', input_size='11'
	model 'mux_tree_tapbuf_L4SB', input_size='13'
	model 'mux_tree_tapbuf_L4SB', input_size='10'
	model 'mux_tree_tapbuf_L4SB', input_size='12'
	model 'mux_tree_tapbuf_L4SB', input_size='9'
	model 'mux_tree_tapbuf_L4SB', input_size='8'
	model 'mux_tree_tapbuf_L4SB', input_size='7'
	model 'mux_tree_tapbuf_L4SB', input_size='5'
	model 'mux_tree_tapbuf_L4SB', input_size='2'
	model 'mux_tree_tapbuf_L1SB', input_size='9'
	model 'mux_tree_tapbuf_L1SB', input_size='8'
	model 'mux_tree_tapbuf_L1SB', input_size='3'
	model 'mux_tree_tapbuf_L4SB', input_size='6'
	model 'mux_tree_tapbuf_L1SB', input_size='2'
	model 'clock_mux', input_size='16'
	model 'mux_1level_io', input_size='2'
	model 'mux_tree', input_size='28'
	model 'mux_tree', input_size='6'
	model 'mux_tree', input_size='2'
	model 'mux_tree', input_size='24'
	model 'mux_tree', input_size='18'
	model 'frac_lut6', input_size='64'
# Build a library of physical multiplexers took 0.01 seconds (max_rss 65.0 MiB, delta_rss +0.3 MiB)
# Build the annotation about direct connection between tiles
Built 20 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 65.0 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.92 seconds (max_rss 65.0 MiB, delta_rss +5.9 MiB)

Command line to execute: lut_truth_table_fixup

Confirm selected options when call command 'lut_truth_table_fixup':
--verbose: off
Fix up LUT truth tables after packing optimization
Fix up LUT truth tables after packing optimization took 0.00 seconds (max_rss 65.0 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --compress_routing

Confirm selected options when call command 'build_fabric':
--frame_view: off
--compress_routing: on
--duplicate_grid_pin: off
--name_module_using_index: off
--load_fabric_key: off
--write_fabric_key: off
--group_tile: off
--group_config_block: off
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 15 unique general switch blocks from a total of 115 (compression rate=666.67%)
Identify unique General Switch Blocks (GSBs) took 2.01 seconds (max_rss 65.0 MiB, delta_rss +0.0 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 65.3 MiB, delta_rss +0.0 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 65.3 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 65.3 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 65.3 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 66.0 MiB, delta_rss +0.8 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 66.3 MiB, delta_rss +0.3 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 66.3 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 67.3 MiB, delta_rss +1.0 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.19 seconds (max_rss 83.6 MiB, delta_rss +16.2 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.13 seconds (max_rss 95.4 MiB, delta_rss +11.9 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.01 seconds (max_rss 103.4 MiB, delta_rss +8.0 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 104.7 MiB, delta_rss +1.3 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 105.2 MiB, delta_rss +0.5 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 105.7 MiB, delta_rss +0.5 MiB)
## Add module nets between grids and GSBs
## Add module nets between grids and GSBs took 0.65 seconds (max_rss 138.2 MiB, delta_rss +32.5 MiB)
## Add module nets for inter-tile connections
## Add module nets for inter-tile connections took 0.00 seconds (max_rss 138.2 MiB, delta_rss +0.0 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 144.7 MiB, delta_rss +0.3 MiB)
## Add module nets for configuration buses
## Add module nets for configuration buses took 0.08 seconds (max_rss 155.2 MiB, delta_rss +10.6 MiB)
# Build FPGA fabric module took 1.77 seconds (max_rss 155.2 MiB, delta_rss +59.8 MiB)
Build fabric module graph took 2.10 seconds (max_rss 155.2 MiB, delta_rss +90.0 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.00 seconds (max_rss 155.2 MiB, delta_rss +0.0 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 155.2 MiB, delta_rss +0.0 MiB)

Command line to execute: repack --design_constraints /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/GJC31_repack_constraints.xml

Confirm selected options when call command 'repack':
--design_constraints: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/impl_1_1_1/placement/GJC31_repack_constraints.xml
--ignore_global_nets_on_pins: off
--verbose: off
Read Repack Design Constraints
Read Repack Design Constraints took 0.00 seconds (max_rss 155.2 MiB, delta_rss +0.0 MiB)
Build routing resource graph for the physical implementation of logical tile
Build routing resource graph for the physical implementation of logical tile took 0.01 seconds (max_rss 155.2 MiB, delta_rss +0.0 MiB)
Repack clustered blocks to physical implementation of logical tile
Repack clustered block '$abc$250$li0_li0'...Done
Repack clustered block 'out:$auto$rs_design_edit.cc:885:execute$614'...Done
Repack clustered block 'out:$auto$rs_design_edit.cc:885:execute$615'...Done
Repack clustered block 'out:$auto$rs_design_edit.cc:885:execute$616'...Done
Repack clustered block 'out:$auto$rs_design_edit.cc:885:execute$617'...Done
Repack clustered block 'out:$auto$rs_design_edit.cc:885:execute$618'...Done
Repack clustered block 'out:$auto$rs_design_edit.cc:885:execute$619'...Done
Repack clustered block 'out:$ofab_enable'...Done
Repack clustered block 'out:data_o[0]'...Done
Repack clustered block 'out:data_o[1]'...Done
Repack clustered block 'out:dly_adj'...Done
Repack clustered block 'out:dly_ld'...Done
Repack clustered block 'clk_i'...Done
Repack clustered block 'data_reg[0]'...Done
Repack clustered block 'data_reg[1]'...Done
Repack clustered block 'dly_inc_pulse_inv'...Done
Repack clustered block 'enable'...Done
Repack clustered block 'reset_n'...Done
Repack clustered blocks to physical implementation of logical tile took 0.00 seconds (max_rss 155.2 MiB, delta_rss +0.0 MiB)
Identify wire LUTs created by repacking
Identified 0 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 155.2 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 155.5 MiB, delta_rss +0.3 MiB)

Command line to execute: build_architecture_bitstream

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: off
--read_file: off
--no_time_stamp: off
--verbose: off

Build fabric-independent bitstream for implementation 'fabric_GJC31'

Generating bitstream for Switch blocks...Done
Generating bitstream for X-direction Connection blocks ...Done
Generating bitstream for Y-direction Connection blocks ...Done

Build fabric-independent bitstream for implementation 'fabric_GJC31'
 took 0.54 seconds (max_rss 168.4 MiB, delta_rss +12.9 MiB)

Build non-fabric bitstream for implementation 'fabric_GJC31'


Build non-fabric bitstream for implementation 'fabric_GJC31'
 took 0.01 seconds (max_rss 168.4 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric_bitstream

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: off

Build fabric dependent bitstream


Build fabric dependent bitstream
 took 0.16 seconds (max_rss 187.2 MiB, delta_rss +18.8 MiB)

Command line to execute: write_fabric_bitstream --keep_dont_care_bits  --format plain_text --file fabric_bitstream.bit

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.bit
--format: plain_text
--filter_value: off
--path_only: off
--value_only: off
--trim_path: off
--fast_configuration: off
--keep_dont_care_bits: on
--wl_decremental_order: off
--no_time_stamp: off
--verbose: off
Warning 187: Directory path is empty and nothing will be created.
Write 134403 fabric bitstream into plain text file 'fabric_bitstream.bit'
Warning 188: None of global reset and set ports are defined for programming purpose. Fast configuration is not applicable
Write 134403 fabric bitstream into plain text file 'fabric_bitstream.bit' took 0.01 seconds (max_rss 187.5 MiB, delta_rss +0.0 MiB)

Command line to execute: write_io_mapping -f PinMapping.xml

Confirm selected options when call command 'write_io_mapping':
--file, -f: PinMapping.xml
--no_time_stamp: off
--verbose: off
Warning 189: Directory path is empty and nothing will be created.
Write I/O mapping into xml file 'PinMapping.xml'
Write I/O mapping into xml file 'PinMapping.xml' took 0.00 seconds (max_rss 187.5 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 6.74 seconds

Thank you for using OpenFPGA!
Incr Slack updates 1 in 1.1668e-05 sec
Full Max Req/Worst Slack updates 1 in 2.902e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 8.688e-06 sec
INFO: BIT: ##################################################
INFO: BIT: Analysis for design: GJC31
INFO: BIT: ##################################################
INFO: BIT: Design didn't change: GJC31, skipping analysis.
INFO: BIT: Top Modules: GJC31

INFO: BIT: ##################################################
INFO: BIT: Analysis for design: GJC31
INFO: BIT: ##################################################
INFO: BIT: Design didn't change: GJC31, skipping analysis.
INFO: BIT: Top Modules: GJC31

INFO: BIT: ##################################################
INFO: BIT: Analysis for design: GJC31
INFO: BIT: ##################################################
INFO: BIT: Design didn't change: GJC31, skipping analysis.
INFO: BIT: Top Modules: GJC31

INFO: BIT: ##################################################
INFO: BIT: Analysis for design: GJC31
INFO: BIT: ##################################################
INFO: BIT: Design didn't change: GJC31, skipping analysis.
INFO: BIT: Top Modules: GJC31

INFO: BIT: ##################################################
INFO: BIT: Analysis for design: GJC31
INFO: BIT: ##################################################
INFO: BIT: Design didn't change: GJC31, skipping analysis.
INFO: BIT: Top Modules: GJC31

INFO: BIT: ##################################################
INFO: BIT: Analysis for design: GJC31
INFO: BIT: ##################################################
INFO: BIT: Design didn't change: GJC31, skipping analysis.
INFO: BIT: Top Modules: GJC31

INFO: BIT: ##################################################
INFO: BIT: Analysis for design: GJC31
INFO: BIT: ##################################################
INFO: BIT: Design didn't change: GJC31, skipping analysis.
INFO: BIT: Top Modules: GJC31

INFO: BIT: Netlist PPDB: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/io_config.json
INFO: BIT: Config Mapping: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/configuration/Virgo/gemini_compact_22x4_config_attributes.mapping.json
INFO: BIT: Property JSON: model_config.property.json
INFO: BIT: Read resources
INFO: BIT: Validate Instances
INFO: BIT: Merge properties into instances
INFO: BIT: Re-location instances
INFO: BIT: Configure Mapping file initialization
INFO: BIT: Validation using '__primary_validation__' rule
INFO: BIT: Skip module:I_BUF name:$ibuf$GJC31.$ibuf_data_i location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:$obuf$GJC31.$obuf_data_o_buf_1 location(s):"HP_1_4_2P" because it failed in __check_pin_resource__ validation
INFO: BIT: Internal error validations
INFO: BIT: Assign instance-without-location
INFO: BIT: Allocate FCLK routing resource
INFO: BIT: Not able to route PLL clk_pll_gen Port CLK_OUT_DIV4 (location:HP_1_CC_18_9P) to gearbox module data_i_delay clock. Reason: Only PLL output port 'CLK_OUT' can use FCLK resource
INFO: BIT: Not able to route PLL clk_pll_gen Port CLK_OUT_DIV4 (location:HP_1_CC_18_9P) to gearbox module data_i_ddr clock. Reason: Only PLL output port 'CLK_OUT' can use FCLK resource
INFO: BIT: Set CLKBUF configuration attributes
INFO: BIT: Allocate PLL resource (and set PLLREF configuration attributes)
INFO: BIT: Set PLL remaining configuration attributes
INFO: BIT: Validation using '__secondary_validation__' rule
INFO: BIT: Set configuration attributes
INFO: BIT: Generated IO bitstream is invalid
INFO: BIT: Netlist PPDB: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/io_config.json
INFO: BIT: Config Mapping: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/configuration/Virgo/gemini_compact_22x4_config_attributes.mapping.json
INFO: BIT: Property JSON: model_config.property.json
INFO: BIT: Read resources
INFO: BIT: Validate Instances
INFO: BIT: Merge properties into instances
INFO: BIT: Re-location instances
INFO: BIT: Configure Mapping file initialization
INFO: BIT: Validation using '__primary_validation__' rule
INFO: BIT: Skip module:I_BUF name:$ibuf$GJC31.$ibuf_data_i location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:$obuf$GJC31.$obuf_data_o_buf_1 location(s):"HP_1_4_2P" because it failed in __check_pin_resource__ validation
INFO: BIT: Internal error validations
INFO: BIT: Assign instance-without-location
INFO: BIT: Allocate FCLK routing resource
INFO: BIT: Not able to route PLL clk_pll_gen Port CLK_OUT_DIV4 (location:HP_1_CC_18_9P) to gearbox module data_i_delay clock. Reason: Only PLL output port 'CLK_OUT' can use FCLK resource
INFO: BIT: Not able to route PLL clk_pll_gen Port CLK_OUT_DIV4 (location:HP_1_CC_18_9P) to gearbox module data_i_ddr clock. Reason: Only PLL output port 'CLK_OUT' can use FCLK resource
INFO: BIT: Set CLKBUF configuration attributes
INFO: BIT: Allocate PLL resource (and set PLLREF configuration attributes)
INFO: BIT: Set PLL remaining configuration attributes
INFO: BIT: Validation using '__secondary_validation__' rule
INFO: BIT: Set configuration attributes
INFO: BIT: Generated IO bitstream is invalid
INFO: BIT: Skip clk_pll_gen [PLL] because the config attribute is empty
INFO: BIT: Skip $ibuf$GJC31.$ibuf_data_i [I_BUF] because the location is not set
INFO: BIT: Skip data_i_delay [I_DELAY] because the location is not set
INFO: BIT: Skip data_i_ddr [I_DDR] because the location is not set
INFO: BIT: Skip $obuf$GJC31.$obuf_data_o_buf_1 [O_BUF] because the config attribute is empty
INFO: BIT: Skip clk_pll_gen [PLL] because the config attribute is empty
INFO: BIT: Skip $ibuf$GJC31.$ibuf_data_i [I_BUF] because the location is not set
INFO: BIT: Skip data_i_delay [I_DELAY] because the location is not set
INFO: BIT: Skip data_i_ddr [I_DDR] because the location is not set
INFO: BIT: Skip $obuf$GJC31.$obuf_data_o_buf_1 [O_BUF] because the config attribute is empty
INFO: BIT: Design GJC31 bitstream is generated
