

================================================================
== Vitis HLS Report for 'conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3'
================================================================
* Date:           Mon Feb 27 10:43:09 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnnlite_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7117|     7117|  71.170 us|  71.170 us|  7117|  7117|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_2795_2_VITIS_LOOP_2797_3  |     7115|     7115|        66|          9|          1|   784|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 66


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 1
  Pipeline-0 : II = 9, D = 66, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.97>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 69 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 70 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 71 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x, i64 666, i64 207, i64 1"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_1, i32 1, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%merge_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %merge_i"   --->   Operation 74 'read' 'merge_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%weight0_0_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight0_0_load_8"   --->   Operation 75 'read' 'weight0_0_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%weight0_0_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight0_0_load_7"   --->   Operation 76 'read' 'weight0_0_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%weight0_0_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight0_0_load_6"   --->   Operation 77 'read' 'weight0_0_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%weight0_0_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight0_0_load_5"   --->   Operation 78 'read' 'weight0_0_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%weight0_0_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight0_0_load_4"   --->   Operation 79 'read' 'weight0_0_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%weight0_0_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight0_0_load_3"   --->   Operation 80 'read' 'weight0_0_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%weight0_0_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight0_0_load_2"   --->   Operation 81 'read' 'weight0_0_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%weight0_0_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight0_0_load_1"   --->   Operation 82 'read' 'weight0_0_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%weight0_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight0_0_load"   --->   Operation 83 'read' 'weight0_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty"   --->   Operation 84 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %h"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %w"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_2801_4"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%h_3 = load i5 %h"   --->   Operation 89 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 90 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln2795 = zext i5 %h_3" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 91 'zext' 'zext_ln2795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.78ns)   --->   "%empty_66 = add i6 %zext_ln2795, i6 63" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 92 'add' 'empty_66' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%empty_67 = trunc i6 %empty_66" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 93 'trunc' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_67, i5 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 94 'bitconcatenate' 'p_shl10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_shl11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_66, i2 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 95 'bitconcatenate' 'p_shl11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl11_0_0_cast = sext i8 %p_shl11" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 96 'sext' 'p_shl11_0_0_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.73ns)   --->   "%empty_68 = sub i10 %p_shl10, i10 %p_shl11_0_0_cast" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 97 'sub' 'empty_68' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (1.78ns)   --->   "%empty_70 = add i5 %h_3, i5 1"   --->   Operation 98 'add' 'empty_70' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %empty_66, i32 5" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 99 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.77ns)   --->   "%icmp_ln2795 = icmp_eq  i10 %indvar_flatten_load, i10 784" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 100 'icmp' 'icmp_ln2795' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln2795 = br i1 %icmp_ln2795, void %for.inc65, void %for.inc69.exitStub" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 101 'br' 'br_ln2795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%w_load = load i5 %w" [cnnlite_ip/src/cnn.c:2797]   --->   Operation 102 'load' 'w_load' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (1.36ns)   --->   "%icmp_ln2797 = icmp_eq  i5 %w_load, i5 28" [cnnlite_ip/src/cnn.c:2797]   --->   Operation 103 'icmp' 'icmp_ln2797' <Predicate = (!icmp_ln2795)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (1.21ns)   --->   "%select_ln2795 = select i1 %icmp_ln2797, i5 0, i5 %w_load" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 104 'select' 'select_ln2795' <Predicate = (!icmp_ln2795)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln2795_2 = zext i5 %empty_70" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 105 'zext' 'zext_ln2795_2' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.78ns)   --->   "%p_mid111 = add i6 %zext_ln2795_2, i6 63" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 106 'add' 'p_mid111' <Predicate = (!icmp_ln2795)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%empty_74 = trunc i6 %p_mid111" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 107 'trunc' 'empty_74' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl10_0_0_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_74, i5 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 108 'bitconcatenate' 'p_shl10_0_0_mid1' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl11_0_0_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_mid111, i2 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 109 'bitconcatenate' 'p_shl11_0_0_mid1' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl11_0_0_cast_mid1 = sext i8 %p_shl11_0_0_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 110 'sext' 'p_shl11_0_0_cast_mid1' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.73ns)   --->   "%p_mid115 = sub i10 %p_shl10_0_0_mid1, i10 %p_shl11_0_0_cast_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 111 'sub' 'p_mid115' <Predicate = (!icmp_ln2795)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.68ns)   --->   "%select_ln2795_3 = select i1 %icmp_ln2797, i10 %p_mid115, i10 %empty_68" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 112 'select' 'select_ln2795_3' <Predicate = (!icmp_ln2795)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_mid111, i32 5" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 113 'bitselect' 'tmp_2' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.99ns)   --->   "%select_ln2795_7 = select i1 %icmp_ln2797, i1 %tmp_2, i1 %tmp_1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 114 'select' 'select_ln2795_7' <Predicate = (!icmp_ln2795)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.76>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln2808_cast = zext i5 %select_ln2795" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 115 'zext' 'trunc_ln2808_cast' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.78ns)   --->   "%add_ln2808 = add i6 %trunc_ln2808_cast, i6 63" [cnnlite_ip/src/cnn.c:2808]   --->   Operation 116 'add' 'add_ln2808' <Predicate = (!icmp_ln2795)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln2811 = sext i6 %add_ln2808" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 117 'sext' 'sext_ln2811' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.73ns)   --->   "%add_ln2816 = add i10 %sext_ln2811, i10 %select_ln2795_3" [cnnlite_ip/src/cnn.c:2816]   --->   Operation 118 'add' 'add_ln2816' <Predicate = (!icmp_ln2795)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln2819 = zext i10 %add_ln2816" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 119 'zext' 'zext_ln2819' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln2819" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 120 'getelementptr' 'x_addr' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (3.25ns)   --->   "%x_load = load i10 %x_addr" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 121 'load' 'x_load' <Predicate = (!icmp_ln2795)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln2808, i32 5" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 122 'bitselect' 'tmp_4' <Predicate = (!icmp_ln2795)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln2808_cast18 = zext i5 %select_ln2795" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 123 'zext' 'trunc_ln2808_cast18' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_3 : Operation 124 [1/2] (3.25ns)   --->   "%x_load = load i10 %x_addr" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 124 'load' 'x_load' <Predicate = (!icmp_ln2795)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 125 [1/1] (1.73ns)   --->   "%add_ln2816_1 = add i10 %trunc_ln2808_cast18, i10 %select_ln2795_3" [cnnlite_ip/src/cnn.c:2816]   --->   Operation 125 'add' 'add_ln2816_1' <Predicate = (!icmp_ln2795 & !select_ln2795_7)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln2819_1 = zext i10 %add_ln2816_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 126 'zext' 'zext_ln2819_1' <Predicate = (!icmp_ln2795 & !select_ln2795_7)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%x_addr_7 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 127 'getelementptr' 'x_addr_7' <Predicate = (!icmp_ln2795 & !select_ln2795_7)> <Delay = 0.00>
ST_3 : Operation 128 [2/2] (3.25ns)   --->   "%x_load_7 = load i10 %x_addr_7" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 128 'load' 'x_load_7' <Predicate = (!icmp_ln2795 & !select_ln2795_7)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>

State 4 <SV = 3> <Delay = 6.76>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%p_shl10_0_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %h_3, i5 0"   --->   Operation 129 'bitconcatenate' 'p_shl10_0_1' <Predicate = (!icmp_ln2797)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%p_shl11_0_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %h_3, i2 0"   --->   Operation 130 'bitconcatenate' 'p_shl11_0_1' <Predicate = (!icmp_ln2797)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%p_shl11_0_1_cast = zext i7 %p_shl11_0_1"   --->   Operation 131 'zext' 'p_shl11_0_1_cast' <Predicate = (!icmp_ln2797)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.73ns)   --->   "%empty_69 = sub i10 %p_shl10_0_1, i10 %p_shl11_0_1_cast"   --->   Operation 132 'sub' 'empty_69' <Predicate = (!icmp_ln2797)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%p_shl10_0_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_70, i5 0"   --->   Operation 133 'bitconcatenate' 'p_shl10_0_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%p_shl11_0_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_70, i2 0"   --->   Operation 134 'bitconcatenate' 'p_shl11_0_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%p_shl11_0_2_cast = zext i7 %p_shl11_0_2"   --->   Operation 135 'zext' 'p_shl11_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (1.73ns)   --->   "%empty_71 = sub i10 %p_shl10_0_2, i10 %p_shl11_0_2_cast"   --->   Operation 136 'sub' 'empty_71' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln2819 = bitcast i32 %x_load" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 137 'bitcast' 'bitcast_ln2819' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_4 : Operation 138 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln2819, i32 %weight0_0_load_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 138 'fmul' 'mul' <Predicate = (!icmp_ln2795)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/2] (3.25ns)   --->   "%x_load_7 = load i10 %x_addr_7" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 139 'load' 'x_load_7' <Predicate = (!icmp_ln2795 & !select_ln2795_7)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 140 [1/1] (1.78ns)   --->   "%add_ln2808_1 = add i5 %select_ln2795, i5 1" [cnnlite_ip/src/cnn.c:2808]   --->   Operation 140 'add' 'add_ln2808_1' <Predicate = (!icmp_ln2795)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln2811 = zext i5 %add_ln2808_1" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 141 'zext' 'zext_ln2811' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (1.73ns)   --->   "%add_ln2816_2 = add i10 %zext_ln2811, i10 %select_ln2795_3" [cnnlite_ip/src/cnn.c:2816]   --->   Operation 142 'add' 'add_ln2816_2' <Predicate = (!icmp_ln2795)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln2819_2 = zext i10 %add_ln2816_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 143 'zext' 'zext_ln2819_2' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%x_addr_8 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 144 'getelementptr' 'x_addr_8' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_4 : Operation 145 [2/2] (3.25ns)   --->   "%x_load_8 = load i10 %x_addr_8" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 145 'load' 'x_load_8' <Predicate = (!icmp_ln2795)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln2797 = store i5 %add_ln2808_1, i5 %w" [cnnlite_ip/src/cnn.c:2797]   --->   Operation 146 'store' 'store_ln2797' <Predicate = (!icmp_ln2795)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 147 [1/1] (0.68ns)   --->   "%select_ln2795_4 = select i1 %icmp_ln2797, i10 %empty_71, i10 %empty_69" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 147 'select' 'select_ln2795_4' <Predicate = (!icmp_ln2795)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 148 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln2819, i32 %weight0_0_load_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 148 'fmul' 'mul' <Predicate = (!icmp_ln2795)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln2819_1 = bitcast i32 %x_load_7" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 149 'bitcast' 'bitcast_ln2819_1' <Predicate = (!icmp_ln2795 & !select_ln2795_7)> <Delay = 0.00>
ST_5 : Operation 150 [4/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %bitcast_ln2819_1, i32 %weight0_0_load_1_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 150 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln2795 & !select_ln2795_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/2] (3.25ns)   --->   "%x_load_8 = load i10 %x_addr_8" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 151 'load' 'x_load_8' <Predicate = (!icmp_ln2795)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 152 [1/1] (1.73ns)   --->   "%add_ln2816_3 = add i10 %sext_ln2811, i10 %select_ln2795_4" [cnnlite_ip/src/cnn.c:2816]   --->   Operation 152 'add' 'add_ln2816_3' <Predicate = (!icmp_ln2795 & !tmp_4)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln2819_3 = zext i10 %add_ln2816_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 153 'zext' 'zext_ln2819_3' <Predicate = (!icmp_ln2795 & !tmp_4)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%x_addr_9 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 154 'getelementptr' 'x_addr_9' <Predicate = (!icmp_ln2795 & !tmp_4)> <Delay = 0.00>
ST_5 : Operation 155 [2/2] (3.25ns)   --->   "%x_load_9 = load i10 %x_addr_9" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 155 'load' 'x_load_9' <Predicate = (!icmp_ln2795 & !tmp_4)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>

State 6 <SV = 5> <Delay = 5.92>
ST_6 : Operation 156 [1/1] (1.78ns)   --->   "%p_mid119 = add i5 %h_3, i5 2"   --->   Operation 156 'add' 'p_mid119' <Predicate = (!icmp_ln2795)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (1.36ns)   --->   "%cmp25_0_2_mid1 = icmp_ugt  i5 %p_mid119, i5 27"   --->   Operation 157 'icmp' 'cmp25_0_2_mid1' <Predicate = (!icmp_ln2795 & icmp_ln2797)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%p_shl10_0_2_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_mid119, i5 0"   --->   Operation 158 'bitconcatenate' 'p_shl10_0_2_mid1' <Predicate = (!icmp_ln2795 & icmp_ln2797)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%p_shl11_0_2_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_mid119, i2 0"   --->   Operation 159 'bitconcatenate' 'p_shl11_0_2_mid1' <Predicate = (!icmp_ln2795 & icmp_ln2797)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%p_shl11_0_2_cast_mid1 = zext i7 %p_shl11_0_2_mid1"   --->   Operation 160 'zext' 'p_shl11_0_2_cast_mid1' <Predicate = (!icmp_ln2795 & icmp_ln2797)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (1.73ns)   --->   "%p_mid121 = sub i10 %p_shl10_0_2_mid1, i10 %p_shl11_0_2_cast_mid1"   --->   Operation 161 'sub' 'p_mid121' <Predicate = (!icmp_ln2795 & icmp_ln2797)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.68ns)   --->   "%select_ln2795_6 = select i1 %icmp_ln2797, i10 %p_mid121, i10 %empty_71" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 162 'select' 'select_ln2795_6' <Predicate = (!icmp_ln2795)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 163 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln2819, i32 %weight0_0_load_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 163 'fmul' 'mul' <Predicate = (!icmp_ln2795)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [3/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %bitcast_ln2819_1, i32 %weight0_0_load_1_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 164 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln2795 & !select_ln2795_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln2819_2 = bitcast i32 %x_load_8" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 165 'bitcast' 'bitcast_ln2819_2' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_6 : Operation 166 [4/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %bitcast_ln2819_2, i32 %weight0_0_load_2_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 166 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln2795)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/2] (3.25ns)   --->   "%x_load_9 = load i10 %x_addr_9" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 167 'load' 'x_load_9' <Predicate = (!icmp_ln2795 & !tmp_4)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 168 [1/1] (1.73ns)   --->   "%add_ln2816_4 = add i10 %trunc_ln2808_cast18, i10 %select_ln2795_4" [cnnlite_ip/src/cnn.c:2816]   --->   Operation 168 'add' 'add_ln2816_4' <Predicate = (!icmp_ln2795)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln2819_4 = zext i10 %add_ln2816_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 169 'zext' 'zext_ln2819_4' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%x_addr_10 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 170 'getelementptr' 'x_addr_10' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_6 : Operation 171 [2/2] (3.25ns)   --->   "%x_load_10 = load i10 %x_addr_10" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 171 'load' 'x_load_10' <Predicate = (!icmp_ln2795)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 172 [1/1] (1.73ns)   --->   "%add_ln2816_5 = add i10 %zext_ln2811, i10 %select_ln2795_4" [cnnlite_ip/src/cnn.c:2816]   --->   Operation 172 'add' 'add_ln2816_5' <Predicate = (!icmp_ln2795)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (1.73ns)   --->   "%add_ln2816_6 = add i10 %sext_ln2811, i10 %select_ln2795_6" [cnnlite_ip/src/cnn.c:2816]   --->   Operation 173 'add' 'add_ln2816_6' <Predicate = (!icmp_ln2795)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (1.73ns)   --->   "%add_ln2816_7 = add i10 %trunc_ln2808_cast18, i10 %select_ln2795_6" [cnnlite_ip/src/cnn.c:2816]   --->   Operation 174 'add' 'add_ln2816_7' <Predicate = (!icmp_ln2795)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (1.73ns)   --->   "%add_ln2816_8 = add i10 %zext_ln2811, i10 %select_ln2795_6" [cnnlite_ip/src/cnn.c:2816]   --->   Operation 175 'add' 'add_ln2816_8' <Predicate = (!icmp_ln2795)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 176 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln2819, i32 %weight0_0_load_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 176 'fmul' 'mul' <Predicate = (!icmp_ln2795)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [2/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %bitcast_ln2819_1, i32 %weight0_0_load_1_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 177 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln2795 & !select_ln2795_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [3/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %bitcast_ln2819_2, i32 %weight0_0_load_2_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 178 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln2795)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%bitcast_ln2819_3 = bitcast i32 %x_load_9" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 179 'bitcast' 'bitcast_ln2819_3' <Predicate = (!icmp_ln2795 & !tmp_4)> <Delay = 0.00>
ST_7 : Operation 180 [4/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln2819_3, i32 %weight0_0_load_3_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 180 'fmul' 'mul_0_1' <Predicate = (!icmp_ln2795 & !tmp_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/2] (3.25ns)   --->   "%x_load_10 = load i10 %x_addr_10" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 181 'load' 'x_load_10' <Predicate = (!icmp_ln2795)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln2819_5 = zext i10 %add_ln2816_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 182 'zext' 'zext_ln2819_5' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%x_addr_11 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 183 'getelementptr' 'x_addr_11' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_7 : Operation 184 [2/2] (3.25ns)   --->   "%x_load_11 = load i10 %x_addr_11" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 184 'load' 'x_load_11' <Predicate = (!icmp_ln2795)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 185 [5/5] (7.25ns)   --->   "%sum_5 = fadd i32 %mul, i32 0" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 185 'fadd' 'sum_5' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %bitcast_ln2819_1, i32 %weight0_0_load_1_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 186 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln2795 & !select_ln2795_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (1.36ns)   --->   "%icmp_ln2811 = icmp_ugt  i5 %add_ln2808_1, i5 27" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 187 'icmp' 'icmp_ln2811' <Predicate = (!icmp_ln2795)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [2/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %bitcast_ln2819_2, i32 %weight0_0_load_2_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 188 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln2795)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [3/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln2819_3, i32 %weight0_0_load_3_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 189 'fmul' 'mul_0_1' <Predicate = (!icmp_ln2795 & !tmp_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln2819_4 = bitcast i32 %x_load_10" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 190 'bitcast' 'bitcast_ln2819_4' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_8 : Operation 191 [4/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %bitcast_ln2819_4, i32 %weight0_0_load_4_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 191 'fmul' 'mul_0_1_1' <Predicate = (!icmp_ln2795)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [1/2] (3.25ns)   --->   "%x_load_11 = load i10 %x_addr_11" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 192 'load' 'x_load_11' <Predicate = (!icmp_ln2795)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln2819_6 = zext i10 %add_ln2816_6" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 193 'zext' 'zext_ln2819_6' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%x_addr_12 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_6" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 194 'getelementptr' 'x_addr_12' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_8 : Operation 195 [2/2] (3.25ns)   --->   "%x_load_12 = load i10 %x_addr_12" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 195 'load' 'x_load_12' <Predicate = (!icmp_ln2795)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 196 [1/1] (1.36ns)   --->   "%cmp25_0_2 = icmp_ugt  i5 %empty_70, i5 27"   --->   Operation 196 'icmp' 'cmp25_0_2' <Predicate = (!icmp_ln2797)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (1.73ns)   --->   "%add_ln2795 = add i10 %indvar_flatten_load, i10 1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 197 'add' 'add_ln2795' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (0.99ns)   --->   "%select_ln2795_5 = select i1 %icmp_ln2797, i1 %cmp25_0_2_mid1, i1 %cmp25_0_2" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 198 'select' 'select_ln2795_5' <Predicate = (!icmp_ln2795)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (1.21ns)   --->   "%select_ln2795_8 = select i1 %icmp_ln2797, i5 %empty_70, i5 %h_3" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 199 'select' 'select_ln2795_8' <Predicate = (!icmp_ln2795)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 200 [4/5] (7.25ns)   --->   "%sum_5 = fadd i32 %mul, i32 0" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 200 'fadd' 'sum_5' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [1/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %bitcast_ln2819_2, i32 %weight0_0_load_2_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 201 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln2795)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [2/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln2819_3, i32 %weight0_0_load_3_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 202 'fmul' 'mul_0_1' <Predicate = (!icmp_ln2795 & !tmp_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [3/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %bitcast_ln2819_4, i32 %weight0_0_load_4_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 203 'fmul' 'mul_0_1_1' <Predicate = (!icmp_ln2795)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln2819_5 = bitcast i32 %x_load_11" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 204 'bitcast' 'bitcast_ln2819_5' <Predicate = (!icmp_ln2795 & !icmp_ln2811)> <Delay = 0.00>
ST_9 : Operation 205 [4/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %bitcast_ln2819_5, i32 %weight0_0_load_5_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 205 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln2795 & !icmp_ln2811)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/2] (3.25ns)   --->   "%x_load_12 = load i10 %x_addr_12" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 206 'load' 'x_load_12' <Predicate = (!icmp_ln2795)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln2819_7 = zext i10 %add_ln2816_7" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 207 'zext' 'zext_ln2819_7' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%x_addr_13 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_7" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 208 'getelementptr' 'x_addr_13' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_9 : Operation 209 [2/2] (3.25ns)   --->   "%x_load_13 = load i10 %x_addr_13" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 209 'load' 'x_load_13' <Predicate = (!icmp_ln2795)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_9 : Operation 210 [1/1] (1.58ns)   --->   "%store_ln2797 = store i10 %add_ln2795, i10 %indvar_flatten" [cnnlite_ip/src/cnn.c:2797]   --->   Operation 210 'store' 'store_ln2797' <Predicate = (!icmp_ln2795)> <Delay = 1.58>
ST_9 : Operation 211 [1/1] (1.58ns)   --->   "%store_ln2797 = store i5 %select_ln2795_8, i5 %h" [cnnlite_ip/src/cnn.c:2797]   --->   Operation 211 'store' 'store_ln2797' <Predicate = (!icmp_ln2795)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 212 [3/5] (7.25ns)   --->   "%sum_5 = fadd i32 %mul, i32 0" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 212 'fadd' 'sum_5' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln2819_3, i32 %weight0_0_load_3_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 213 'fmul' 'mul_0_1' <Predicate = (!icmp_ln2795 & !tmp_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [2/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %bitcast_ln2819_4, i32 %weight0_0_load_4_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 214 'fmul' 'mul_0_1_1' <Predicate = (!icmp_ln2795)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [3/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %bitcast_ln2819_5, i32 %weight0_0_load_5_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 215 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln2795 & !icmp_ln2811)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln2819_6 = bitcast i32 %x_load_12" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 216 'bitcast' 'bitcast_ln2819_6' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 0.00>
ST_10 : Operation 217 [4/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln2819_6, i32 %weight0_0_load_6_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 217 'fmul' 'mul_0_2' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [1/2] (3.25ns)   --->   "%x_load_13 = load i10 %x_addr_13" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 218 'load' 'x_load_13' <Predicate = (!icmp_ln2795)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln2819_8 = zext i10 %add_ln2816_8" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 219 'zext' 'zext_ln2819_8' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%x_addr_14 = getelementptr i32 %x, i64 0, i64 %zext_ln2819_8" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 220 'getelementptr' 'x_addr_14' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_10 : Operation 221 [2/2] (3.25ns)   --->   "%x_load_14 = load i10 %x_addr_14" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 221 'load' 'x_load_14' <Predicate = (!icmp_ln2795)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 222 [2/5] (7.25ns)   --->   "%sum_5 = fadd i32 %mul, i32 0" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 222 'fadd' 'sum_5' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %bitcast_ln2819_4, i32 %weight0_0_load_4_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 223 'fmul' 'mul_0_1_1' <Predicate = (!icmp_ln2795)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [2/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %bitcast_ln2819_5, i32 %weight0_0_load_5_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 224 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln2795 & !icmp_ln2811)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [3/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln2819_6, i32 %weight0_0_load_6_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 225 'fmul' 'mul_0_2' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln2819_7 = bitcast i32 %x_load_13" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 226 'bitcast' 'bitcast_ln2819_7' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 0.00>
ST_11 : Operation 227 [4/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %bitcast_ln2819_7, i32 %weight0_0_load_7_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 227 'fmul' 'mul_0_2_1' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [1/2] (3.25ns)   --->   "%x_load_14 = load i10 %x_addr_14" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 228 'load' 'x_load_14' <Predicate = (!icmp_ln2795)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 229 [1/5] (7.25ns)   --->   "%sum_5 = fadd i32 %mul, i32 0" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 229 'fadd' 'sum_5' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 230 [1/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %bitcast_ln2819_5, i32 %weight0_0_load_5_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 230 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln2795 & !icmp_ln2811)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [2/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln2819_6, i32 %weight0_0_load_6_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 231 'fmul' 'mul_0_2' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 232 [3/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %bitcast_ln2819_7, i32 %weight0_0_load_7_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 232 'fmul' 'mul_0_2_1' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln2819_8 = bitcast i32 %x_load_14" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 233 'bitcast' 'bitcast_ln2819_8' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_12 : Operation 234 [4/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %bitcast_ln2819_8, i32 %weight0_0_load_8_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 234 'fmul' 'mul_0_2_2' <Predicate = (!icmp_ln2795)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln2811)   --->   "%select_ln2795_2 = select i1 %icmp_ln2797, i6 %p_mid111, i6 %empty_66" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 235 'select' 'select_ln2795_2' <Predicate = (!icmp_ln2795)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln2811)   --->   "%or_ln2811 = or i6 %add_ln2808, i6 %select_ln2795_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 236 'or' 'or_ln2811' <Predicate = (!icmp_ln2795)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln2811)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %or_ln2811, i32 5" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 237 'bitselect' 'tmp_3' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln2811 = select i1 %tmp_3, i32 0, i32 %sum_5" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 238 'select' 'select_ln2811' <Predicate = (!icmp_ln2795)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 239 [1/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln2819_6, i32 %weight0_0_load_6_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 239 'fmul' 'mul_0_2' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 240 [2/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %bitcast_ln2819_7, i32 %weight0_0_load_7_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 240 'fmul' 'mul_0_2_1' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [3/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %bitcast_ln2819_8, i32 %weight0_0_load_8_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 241 'fmul' 'mul_0_2_2' <Predicate = (!icmp_ln2795)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 242 [5/5] (7.25ns)   --->   "%sum_5_0_0_1 = fadd i32 %select_ln2811, i32 %mul_0_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 242 'fadd' 'sum_5_0_0_1' <Predicate = (!icmp_ln2795 & !select_ln2795_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 243 [1/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %bitcast_ln2819_7, i32 %weight0_0_load_7_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 243 'fmul' 'mul_0_2_1' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [2/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %bitcast_ln2819_8, i32 %weight0_0_load_8_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 244 'fmul' 'mul_0_2_2' <Predicate = (!icmp_ln2795)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 245 [4/5] (7.25ns)   --->   "%sum_5_0_0_1 = fadd i32 %select_ln2811, i32 %mul_0_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 245 'fadd' 'sum_5_0_0_1' <Predicate = (!icmp_ln2795 & !select_ln2795_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 246 [1/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %bitcast_ln2819_8, i32 %weight0_0_load_8_read" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 246 'fmul' 'mul_0_2_2' <Predicate = (!icmp_ln2795)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 247 [3/5] (7.25ns)   --->   "%sum_5_0_0_1 = fadd i32 %select_ln2811, i32 %mul_0_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 247 'fadd' 'sum_5_0_0_1' <Predicate = (!icmp_ln2795 & !select_ln2795_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 248 [2/5] (7.25ns)   --->   "%sum_5_0_0_1 = fadd i32 %select_ln2811, i32 %mul_0_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 248 'fadd' 'sum_5_0_0_1' <Predicate = (!icmp_ln2795 & !select_ln2795_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 249 [1/5] (7.25ns)   --->   "%sum_5_0_0_1 = fadd i32 %select_ln2811, i32 %mul_0_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 249 'fadd' 'sum_5_0_0_1' <Predicate = (!icmp_ln2795 & !select_ln2795_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 0.69>
ST_19 : Operation 250 [1/1] (0.69ns)   --->   "%select_ln2811_1 = select i1 %select_ln2795_7, i32 %select_ln2811, i32 %sum_5_0_0_1" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 250 'select' 'select_ln2811_1' <Predicate = (!icmp_ln2795)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 251 [5/5] (7.25ns)   --->   "%sum_5_0_0_2 = fadd i32 %select_ln2811_1, i32 %mul_0_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 251 'fadd' 'sum_5_0_0_2' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 252 [4/5] (7.25ns)   --->   "%sum_5_0_0_2 = fadd i32 %select_ln2811_1, i32 %mul_0_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 252 'fadd' 'sum_5_0_0_2' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 253 [3/5] (7.25ns)   --->   "%sum_5_0_0_2 = fadd i32 %select_ln2811_1, i32 %mul_0_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 253 'fadd' 'sum_5_0_0_2' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 254 [2/5] (7.25ns)   --->   "%sum_5_0_0_2 = fadd i32 %select_ln2811_1, i32 %mul_0_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 254 'fadd' 'sum_5_0_0_2' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 255 [1/5] (7.25ns)   --->   "%sum_5_0_0_2 = fadd i32 %select_ln2811_1, i32 %mul_0_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 255 'fadd' 'sum_5_0_0_2' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 0.97>
ST_25 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln2811_2)   --->   "%or_ln2811_1 = or i1 %select_ln2795_7, i1 %icmp_ln2811" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 256 'or' 'or_ln2811_1' <Predicate = (!icmp_ln2795)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 257 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln2811_2 = select i1 %or_ln2811_1, i32 %select_ln2811_1, i32 %sum_5_0_0_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 257 'select' 'select_ln2811_2' <Predicate = (!icmp_ln2795)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 258 [5/5] (7.25ns)   --->   "%sum_5_0_1 = fadd i32 %select_ln2811_2, i32 %mul_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 258 'fadd' 'sum_5_0_1' <Predicate = (!icmp_ln2795 & !tmp_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 259 [4/5] (7.25ns)   --->   "%sum_5_0_1 = fadd i32 %select_ln2811_2, i32 %mul_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 259 'fadd' 'sum_5_0_1' <Predicate = (!icmp_ln2795 & !tmp_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 260 [3/5] (7.25ns)   --->   "%sum_5_0_1 = fadd i32 %select_ln2811_2, i32 %mul_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 260 'fadd' 'sum_5_0_1' <Predicate = (!icmp_ln2795 & !tmp_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 261 [2/5] (7.25ns)   --->   "%sum_5_0_1 = fadd i32 %select_ln2811_2, i32 %mul_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 261 'fadd' 'sum_5_0_1' <Predicate = (!icmp_ln2795 & !tmp_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 262 [1/5] (7.25ns)   --->   "%sum_5_0_1 = fadd i32 %select_ln2811_2, i32 %mul_0_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 262 'fadd' 'sum_5_0_1' <Predicate = (!icmp_ln2795 & !tmp_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 0.69>
ST_31 : Operation 263 [1/1] (0.69ns)   --->   "%select_ln2811_3 = select i1 %tmp_4, i32 %select_ln2811_2, i32 %sum_5_0_1" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 263 'select' 'select_ln2811_3' <Predicate = (!icmp_ln2795)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 264 [5/5] (7.25ns)   --->   "%sum_5_0_1_1 = fadd i32 %select_ln2811_3, i32 %mul_0_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 264 'fadd' 'sum_5_0_1_1' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 265 [4/5] (7.25ns)   --->   "%sum_5_0_1_1 = fadd i32 %select_ln2811_3, i32 %mul_0_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 265 'fadd' 'sum_5_0_1_1' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 266 [3/5] (7.25ns)   --->   "%sum_5_0_1_1 = fadd i32 %select_ln2811_3, i32 %mul_0_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 266 'fadd' 'sum_5_0_1_1' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 267 [2/5] (7.25ns)   --->   "%sum_5_0_1_1 = fadd i32 %select_ln2811_3, i32 %mul_0_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 267 'fadd' 'sum_5_0_1_1' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 268 [1/5] (7.25ns)   --->   "%sum_5_0_1_1 = fadd i32 %select_ln2811_3, i32 %mul_0_1_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 268 'fadd' 'sum_5_0_1_1' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 269 [5/5] (7.25ns)   --->   "%sum_5_0_1_2 = fadd i32 %sum_5_0_1_1, i32 %mul_0_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 269 'fadd' 'sum_5_0_1_2' <Predicate = (!icmp_ln2795 & !icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 270 [4/5] (7.25ns)   --->   "%sum_5_0_1_2 = fadd i32 %sum_5_0_1_1, i32 %mul_0_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 270 'fadd' 'sum_5_0_1_2' <Predicate = (!icmp_ln2795 & !icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 271 [3/5] (7.25ns)   --->   "%sum_5_0_1_2 = fadd i32 %sum_5_0_1_1, i32 %mul_0_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 271 'fadd' 'sum_5_0_1_2' <Predicate = (!icmp_ln2795 & !icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 272 [2/5] (7.25ns)   --->   "%sum_5_0_1_2 = fadd i32 %sum_5_0_1_1, i32 %mul_0_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 272 'fadd' 'sum_5_0_1_2' <Predicate = (!icmp_ln2795 & !icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 273 [1/5] (7.25ns)   --->   "%sum_5_0_1_2 = fadd i32 %sum_5_0_1_1, i32 %mul_0_1_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 273 'fadd' 'sum_5_0_1_2' <Predicate = (!icmp_ln2795 & !icmp_ln2811)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 0.69>
ST_42 : Operation 274 [1/1] (0.69ns)   --->   "%select_ln2811_4 = select i1 %icmp_ln2811, i32 %sum_5_0_1_1, i32 %sum_5_0_1_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 274 'select' 'select_ln2811_4' <Predicate = (!icmp_ln2795)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 275 [5/5] (7.25ns)   --->   "%sum_5_0_2 = fadd i32 %select_ln2811_4, i32 %mul_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 275 'fadd' 'sum_5_0_2' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 276 [4/5] (7.25ns)   --->   "%sum_5_0_2 = fadd i32 %select_ln2811_4, i32 %mul_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 276 'fadd' 'sum_5_0_2' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 277 [3/5] (7.25ns)   --->   "%sum_5_0_2 = fadd i32 %select_ln2811_4, i32 %mul_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 277 'fadd' 'sum_5_0_2' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 278 [2/5] (7.25ns)   --->   "%sum_5_0_2 = fadd i32 %select_ln2811_4, i32 %mul_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 278 'fadd' 'sum_5_0_2' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 279 [1/5] (7.25ns)   --->   "%sum_5_0_2 = fadd i32 %select_ln2811_4, i32 %mul_0_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 279 'fadd' 'sum_5_0_2' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 0.97>
ST_48 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln2811_5)   --->   "%or_ln2811_2 = or i1 %tmp_4, i1 %select_ln2795_5" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 280 'or' 'or_ln2811_2' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 281 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln2811_5 = select i1 %or_ln2811_2, i32 %select_ln2811_4, i32 %sum_5_0_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 281 'select' 'select_ln2811_5' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 282 [5/5] (7.25ns)   --->   "%sum_5_0_2_1 = fadd i32 %select_ln2811_5, i32 %mul_0_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 282 'fadd' 'sum_5_0_2_1' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 283 [4/5] (7.25ns)   --->   "%sum_5_0_2_1 = fadd i32 %select_ln2811_5, i32 %mul_0_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 283 'fadd' 'sum_5_0_2_1' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 284 [3/5] (7.25ns)   --->   "%sum_5_0_2_1 = fadd i32 %select_ln2811_5, i32 %mul_0_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 284 'fadd' 'sum_5_0_2_1' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 285 [2/5] (7.25ns)   --->   "%sum_5_0_2_1 = fadd i32 %select_ln2811_5, i32 %mul_0_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 285 'fadd' 'sum_5_0_2_1' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 286 [1/5] (7.25ns)   --->   "%sum_5_0_2_1 = fadd i32 %select_ln2811_5, i32 %mul_0_2_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 286 'fadd' 'sum_5_0_2_1' <Predicate = (!icmp_ln2795 & !select_ln2795_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 0.69>
ST_54 : Operation 287 [1/1] (0.69ns)   --->   "%sum_2_0_2_1 = select i1 %select_ln2795_5, i32 %select_ln2811_4, i32 %sum_5_0_2_1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 287 'select' 'sum_2_0_2_1' <Predicate = (!icmp_ln2795)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 288 [5/5] (7.25ns)   --->   "%sum_5_0_2_2 = fadd i32 %sum_2_0_2_1, i32 %mul_0_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 288 'fadd' 'sum_5_0_2_2' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 289 [4/5] (7.25ns)   --->   "%sum_5_0_2_2 = fadd i32 %sum_2_0_2_1, i32 %mul_0_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 289 'fadd' 'sum_5_0_2_2' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 290 [3/5] (7.25ns)   --->   "%sum_5_0_2_2 = fadd i32 %sum_2_0_2_1, i32 %mul_0_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 290 'fadd' 'sum_5_0_2_2' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 291 [2/5] (7.25ns)   --->   "%sum_5_0_2_2 = fadd i32 %sum_2_0_2_1, i32 %mul_0_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 291 'fadd' 'sum_5_0_2_2' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 292 [1/5] (7.25ns)   --->   "%sum_5_0_2_2 = fadd i32 %sum_2_0_2_1, i32 %mul_0_2_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 292 'fadd' 'sum_5_0_2_2' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.00>
ST_60 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln2795_1 = zext i5 %h_3" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 293 'zext' 'zext_ln2795_1' <Predicate = (!icmp_ln2797)> <Delay = 0.00>
ST_60 : Operation 294 [1/1] (1.91ns)   --->   "%empty_63 = add i8 %zext_ln2795_1, i8 %tmp" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 294 'add' 'empty_63' <Predicate = (!icmp_ln2797)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 295 [1/1] (0.00ns)   --->   "%empty_64 = trunc i8 %empty_63" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 295 'trunc' 'empty_64' <Predicate = (!icmp_ln2797)> <Delay = 0.00>
ST_60 : Operation 296 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_64, i5 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 296 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln2797)> <Delay = 0.00>
ST_60 : Operation 297 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_63, i2 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 297 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln2797)> <Delay = 0.00>
ST_60 : Operation 298 [1/1] (0.00ns)   --->   "%p_shl5_cast = sext i10 %p_shl5" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 298 'sext' 'p_shl5_cast' <Predicate = (!icmp_ln2797)> <Delay = 0.00>
ST_60 : Operation 299 [1/1] (1.54ns)   --->   "%empty_65 = sub i12 %p_shl4, i12 %p_shl5_cast" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 299 'sub' 'empty_65' <Predicate = (!icmp_ln2797)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 300 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 300 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln2795_3 = zext i5 %empty_70" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 301 'zext' 'zext_ln2795_3' <Predicate = (!icmp_ln2795 & icmp_ln2797)> <Delay = 0.00>
ST_60 : Operation 302 [1/1] (1.91ns)   --->   "%p_mid1 = add i8 %zext_ln2795_3, i8 %tmp" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 302 'add' 'p_mid1' <Predicate = (!icmp_ln2795 & icmp_ln2797)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 303 [1/1] (0.00ns)   --->   "%empty_73 = trunc i8 %p_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 303 'trunc' 'empty_73' <Predicate = (!icmp_ln2795 & icmp_ln2797)> <Delay = 0.00>
ST_60 : Operation 304 [1/1] (0.00ns)   --->   "%p_shl4_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_73, i5 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 304 'bitconcatenate' 'p_shl4_mid1' <Predicate = (!icmp_ln2795 & icmp_ln2797)> <Delay = 0.00>
ST_60 : Operation 305 [1/1] (0.00ns)   --->   "%p_shl5_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_mid1, i2 0" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 305 'bitconcatenate' 'p_shl5_mid1' <Predicate = (!icmp_ln2795 & icmp_ln2797)> <Delay = 0.00>
ST_60 : Operation 306 [1/1] (0.00ns)   --->   "%p_shl5_cast_mid1 = sext i10 %p_shl5_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 306 'sext' 'p_shl5_cast_mid1' <Predicate = (!icmp_ln2795 & icmp_ln2797)> <Delay = 0.00>
ST_60 : Operation 307 [1/1] (1.54ns)   --->   "%p_mid19 = sub i12 %p_shl4_mid1, i12 %p_shl5_cast_mid1" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 307 'sub' 'p_mid19' <Predicate = (!icmp_ln2795 & icmp_ln2797)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln2827)   --->   "%select_ln2795_1 = select i1 %icmp_ln2797, i12 %p_mid19, i12 %empty_65" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 308 'select' 'select_ln2795_1' <Predicate = (!icmp_ln2795)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node add_ln2827)   --->   "%trunc_ln2808_cast20 = zext i5 %select_ln2795" [cnnlite_ip/src/cnn.c:2795]   --->   Operation 309 'zext' 'trunc_ln2808_cast20' <Predicate = (!icmp_ln2795)> <Delay = 0.00>
ST_60 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln2811_6)   --->   "%or_ln2811_3 = or i1 %select_ln2795_5, i1 %icmp_ln2811" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 310 'or' 'or_ln2811_3' <Predicate = (!icmp_ln2795)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 311 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln2811_6 = select i1 %or_ln2811_3, i32 %sum_2_0_2_1, i32 %sum_5_0_2_2" [cnnlite_ip/src/cnn.c:2811]   --->   Operation 311 'select' 'select_ln2811_6' <Predicate = (!icmp_ln2795)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 312 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln2827 = add i12 %trunc_ln2808_cast20, i12 %select_ln2795_1" [cnnlite_ip/src/cnn.c:2827]   --->   Operation 312 'add' 'add_ln2827' <Predicate = (!icmp_ln2795)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 326 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 326 'ret' 'ret_ln0' <Predicate = (icmp_ln2795)> <Delay = 0.00>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 313 [5/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln2811_6, i32 %merge_i_read" [cnnlite_ip/src/cnn.c:2825]   --->   Operation 313 'fadd' 'sum' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 314 [4/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln2811_6, i32 %merge_i_read" [cnnlite_ip/src/cnn.c:2825]   --->   Operation 314 'fadd' 'sum' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 315 [3/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln2811_6, i32 %merge_i_read" [cnnlite_ip/src/cnn.c:2825]   --->   Operation 315 'fadd' 'sum' <Predicate = (!icmp_ln2795)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 316 [2/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln2811_6, i32 %merge_i_read" [cnnlite_ip/src/cnn.c:2825]   --->   Operation 316 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 317 [1/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln2811_6, i32 %merge_i_read" [cnnlite_ip/src/cnn.c:2825]   --->   Operation 317 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.25>
ST_66 : Operation 318 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_str"   --->   Operation 318 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 319 [1/1] (0.00ns)   --->   "%empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 319 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 320 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 320 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 321 [1/1] (0.00ns)   --->   "%specloopname_ln2797 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [cnnlite_ip/src/cnn.c:2797]   --->   Operation 321 'specloopname' 'specloopname_ln2797' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln2827 = zext i12 %add_ln2827" [cnnlite_ip/src/cnn.c:2827]   --->   Operation 322 'zext' 'zext_ln2827' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 323 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln2827" [cnnlite_ip/src/cnn.c:2827]   --->   Operation 323 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 324 [1/1] (3.25ns)   --->   "%store_ln2827 = store i32 %sum, i12 %y_addr" [cnnlite_ip/src/cnn.c:2827]   --->   Operation 324 'store' 'store_ln2827' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3136> <RAM>
ST_66 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln2797 = br void %VITIS_LOOP_2801_4" [cnnlite_ip/src/cnn.c:2797]   --->   Operation 325 'br' 'br_ln2797' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.98ns
The critical path consists of the following:
	'alloca' operation ('h') [15]  (0 ns)
	'load' operation ('h') on local variable 'h' [35]  (0 ns)
	'add' operation ('empty_70') [55]  (1.78 ns)
	'add' operation ('p_mid111', cnnlite_ip/src/cnn.c:2795) [81]  (1.78 ns)
	'sub' operation ('p_mid115', cnnlite_ip/src/cnn.c:2795) [87]  (1.73 ns)
	'select' operation ('select_ln2795_3', cnnlite_ip/src/cnn.c:2795) [88]  (0.687 ns)

 <State 2>: 6.77ns
The critical path consists of the following:
	'add' operation ('add_ln2808', cnnlite_ip/src/cnn.c:2808) [106]  (1.78 ns)
	'add' operation ('add_ln2816', cnnlite_ip/src/cnn.c:2816) [110]  (1.73 ns)
	'getelementptr' operation ('x_addr', cnnlite_ip/src/cnn.c:2819) [112]  (0 ns)
	'load' operation ('x_load', cnnlite_ip/src/cnn.c:2819) on array 'x' [113]  (3.25 ns)

 <State 3>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln2816_1', cnnlite_ip/src/cnn.c:2816) [118]  (1.73 ns)
	'getelementptr' operation ('x_addr_7', cnnlite_ip/src/cnn.c:2819) [120]  (0 ns)
	'load' operation ('x_load_7', cnnlite_ip/src/cnn.c:2819) on array 'x' [121]  (3.25 ns)

 <State 4>: 6.77ns
The critical path consists of the following:
	'add' operation ('add_ln2808_1', cnnlite_ip/src/cnn.c:2808) [126]  (1.78 ns)
	'add' operation ('add_ln2816_2', cnnlite_ip/src/cnn.c:2816) [130]  (1.73 ns)
	'getelementptr' operation ('x_addr_8', cnnlite_ip/src/cnn.c:2819) [132]  (0 ns)
	'load' operation ('x_load_8', cnnlite_ip/src/cnn.c:2819) on array 'x' [133]  (3.25 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', cnnlite_ip/src/cnn.c:2819) [115]  (5.7 ns)

 <State 6>: 5.93ns
The critical path consists of the following:
	'add' operation ('p_mid119') [90]  (1.78 ns)
	'sub' operation ('p_mid121') [96]  (1.73 ns)
	'select' operation ('select_ln2795_6', cnnlite_ip/src/cnn.c:2795) [97]  (0.687 ns)
	'add' operation ('add_ln2816_6', cnnlite_ip/src/cnn.c:2816) [163]  (1.73 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', cnnlite_ip/src/cnn.c:2819) [115]  (5.7 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', cnnlite_ip/src/cnn.c:2819) [116]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', cnnlite_ip/src/cnn.c:2819) [116]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', cnnlite_ip/src/cnn.c:2819) [116]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', cnnlite_ip/src/cnn.c:2819) [116]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5', cnnlite_ip/src/cnn.c:2819) [116]  (7.26 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_0_2', cnnlite_ip/src/cnn.c:2819) [168]  (5.7 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_1', cnnlite_ip/src/cnn.c:2819) [124]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_1', cnnlite_ip/src/cnn.c:2819) [124]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_1', cnnlite_ip/src/cnn.c:2819) [124]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_1', cnnlite_ip/src/cnn.c:2819) [124]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_1', cnnlite_ip/src/cnn.c:2819) [124]  (7.26 ns)

 <State 19>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_1', cnnlite_ip/src/cnn.c:2811) [125]  (0.698 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_2', cnnlite_ip/src/cnn.c:2819) [136]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_2', cnnlite_ip/src/cnn.c:2819) [136]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_2', cnnlite_ip/src/cnn.c:2819) [136]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_2', cnnlite_ip/src/cnn.c:2819) [136]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_0_2', cnnlite_ip/src/cnn.c:2819) [136]  (7.26 ns)

 <State 25>: 0.978ns
The critical path consists of the following:
	'or' operation ('or_ln2811_1', cnnlite_ip/src/cnn.c:2811) [129]  (0 ns)
	'select' operation ('select_ln2811_2', cnnlite_ip/src/cnn.c:2811) [137]  (0.978 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1', cnnlite_ip/src/cnn.c:2819) [145]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1', cnnlite_ip/src/cnn.c:2819) [145]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1', cnnlite_ip/src/cnn.c:2819) [145]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1', cnnlite_ip/src/cnn.c:2819) [145]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1', cnnlite_ip/src/cnn.c:2819) [145]  (7.26 ns)

 <State 31>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_3', cnnlite_ip/src/cnn.c:2811) [146]  (0.698 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_1', cnnlite_ip/src/cnn.c:2819) [153]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_1', cnnlite_ip/src/cnn.c:2819) [153]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_1', cnnlite_ip/src/cnn.c:2819) [153]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_1', cnnlite_ip/src/cnn.c:2819) [153]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_1', cnnlite_ip/src/cnn.c:2819) [153]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_2', cnnlite_ip/src/cnn.c:2819) [160]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_2', cnnlite_ip/src/cnn.c:2819) [160]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_2', cnnlite_ip/src/cnn.c:2819) [160]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_2', cnnlite_ip/src/cnn.c:2819) [160]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_1_2', cnnlite_ip/src/cnn.c:2819) [160]  (7.26 ns)

 <State 42>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln2811_4', cnnlite_ip/src/cnn.c:2811) [161]  (0.698 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2', cnnlite_ip/src/cnn.c:2819) [169]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2', cnnlite_ip/src/cnn.c:2819) [169]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2', cnnlite_ip/src/cnn.c:2819) [169]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2', cnnlite_ip/src/cnn.c:2819) [169]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2', cnnlite_ip/src/cnn.c:2819) [169]  (7.26 ns)

 <State 48>: 0.978ns
The critical path consists of the following:
	'or' operation ('or_ln2811_2', cnnlite_ip/src/cnn.c:2811) [162]  (0 ns)
	'select' operation ('select_ln2811_5', cnnlite_ip/src/cnn.c:2811) [170]  (0.978 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_1', cnnlite_ip/src/cnn.c:2819) [177]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_1', cnnlite_ip/src/cnn.c:2819) [177]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_1', cnnlite_ip/src/cnn.c:2819) [177]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_1', cnnlite_ip/src/cnn.c:2819) [177]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_1', cnnlite_ip/src/cnn.c:2819) [177]  (7.26 ns)

 <State 54>: 0.698ns
The critical path consists of the following:
	'select' operation ('sum_2_0_2_1', cnnlite_ip/src/cnn.c:2795) [178]  (0.698 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_2', cnnlite_ip/src/cnn.c:2819) [186]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_2', cnnlite_ip/src/cnn.c:2819) [186]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_2', cnnlite_ip/src/cnn.c:2819) [186]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_2', cnnlite_ip/src/cnn.c:2819) [186]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_5_0_2_2', cnnlite_ip/src/cnn.c:2819) [186]  (7.26 ns)

 <State 60>: 5.01ns
The critical path consists of the following:
	'add' operation ('empty_63', cnnlite_ip/src/cnn.c:2795) [39]  (1.92 ns)
	'sub' operation ('empty_65', cnnlite_ip/src/cnn.c:2795) [44]  (1.55 ns)
	'select' operation ('select_ln2795_1', cnnlite_ip/src/cnn.c:2795) [80]  (0 ns)
	'add' operation ('add_ln2827', cnnlite_ip/src/cnn.c:2827) [189]  (1.55 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnnlite_ip/src/cnn.c:2825) [188]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnnlite_ip/src/cnn.c:2825) [188]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnnlite_ip/src/cnn.c:2825) [188]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnnlite_ip/src/cnn.c:2825) [188]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnnlite_ip/src/cnn.c:2825) [188]  (7.26 ns)

 <State 66>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('y_addr', cnnlite_ip/src/cnn.c:2827) [191]  (0 ns)
	'store' operation ('store_ln2827', cnnlite_ip/src/cnn.c:2827) of variable 'sum', cnnlite_ip/src/cnn.c:2825 on array 'y' [192]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
