{
	"title" : "Timing Analyzer||Multicorner Timing Analysis Summary",
	"data" : {
		"data" : [
			{
				"0" : "Worst-case Slack",
				"1" : "0.071",
				"2" : "-1.464",
				"3" : "3.224",
				"4" : "0.310",
				"5" : "0.892"
			},
			{
				"0" : " FPGA_CLK1_50",
				"1" : "5.966",
				"2" : "0.144",
				"3" : "13.798",
				"4" : "0.970",
				"5" : "9.076"
			},
			{
				"0" : " FPGA_CLK2_50",
				"1" : "12.368",
				"2" : "0.169",
				"3" : "N/A",
				"4" : "N/A",
				"5" : "9.078"
			},
			{
				"0" : " FPGA_CLK3_50",
				"1" : "5.099",
				"2" : "0.092",
				"3" : "N/A",
				"4" : "N/A",
				"5" : "8.449"
			},
			{
				"0" : " emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]",
				"1" : "N/A",
				"2" : "N/A",
				"3" : "N/A",
				"4" : "N/A",
				"5" : "0.892"
			},
			{
				"0" : " emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "13.977",
				"2" : "-1.464",
				"3" : "30.508",
				"4" : "1.069",
				"5" : "16.399"
			},
			{
				"0" : " emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "36.455",
				"2" : "0.168",
				"3" : "N/A",
				"4" : "N/A",
				"5" : "16.422"
			},
			{
				"0" : " emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "5.803",
				"2" : "0.103",
				"3" : "N/A",
				"4" : "N/A",
				"5" : "7.476"
			},
			{
				"0" : " emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "45.720",
				"2" : "-0.068",
				"3" : "61.344",
				"4" : "0.842",
				"5" : "34.286"
			},
			{
				"0" : " emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "117.048",
				"2" : "0.119",
				"3" : "132.672",
				"4" : "0.951",
				"5" : "70.314"
			},
			{
				"0" : " pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk",
				"1" : "0.071",
				"2" : "0.091",
				"3" : "3.224",
				"4" : "0.310",
				"5" : "1.917"
			},
			{
				"0" : " pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]",
				"1" : "N/A",
				"2" : "N/A",
				"3" : "N/A",
				"4" : "N/A",
				"5" : "1.122"
			},
			{
				"0" : " spi_sck",
				"1" : "15.881",
				"2" : "0.171",
				"3" : "N/A",
				"4" : "N/A",
				"5" : "4.200"
			},
			{
				"0" : " sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk",
				"1" : "4.182",
				"2" : "0.106",
				"3" : "6.595",
				"4" : "0.384",
				"5" : "3.583"
			},
			{
				"0" : "Design-wide TNS",
				"1" : "0.0",
				"2" : "-1.552",
				"3" : "0.0",
				"4" : "0.0",
				"5" : "0.0"
			},
			{
				"0" : " FPGA_CLK1_50",
				"1" : "0.000",
				"2" : "0.000",
				"3" : "0.000",
				"4" : "0.000",
				"5" : "0.000"
			},
			{
				"0" : " FPGA_CLK2_50",
				"1" : "0.000",
				"2" : "0.000",
				"3" : "N/A",
				"4" : "N/A",
				"5" : "0.000"
			},
			{
				"0" : " FPGA_CLK3_50",
				"1" : "0.000",
				"2" : "0.000",
				"3" : "N/A",
				"4" : "N/A",
				"5" : "0.000"
			},
			{
				"0" : " emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]",
				"1" : "N/A",
				"2" : "N/A",
				"3" : "N/A",
				"4" : "N/A",
				"5" : "0.000"
			},
			{
				"0" : " emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "0.000",
				"2" : "-1.552",
				"3" : "0.000",
				"4" : "0.000",
				"5" : "0.000"
			},
			{
				"0" : " emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "0.000",
				"2" : "0.000",
				"3" : "N/A",
				"4" : "N/A",
				"5" : "0.000"
			},
			{
				"0" : " emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "0.000",
				"2" : "0.000",
				"3" : "N/A",
				"4" : "N/A",
				"5" : "0.000"
			},
			{
				"0" : " emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "0.000",
				"2" : "-0.068",
				"3" : "0.000",
				"4" : "0.000",
				"5" : "0.000"
			},
			{
				"0" : " emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "0.000",
				"2" : "0.000",
				"3" : "0.000",
				"4" : "0.000",
				"5" : "0.000"
			},
			{
				"0" : " pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk",
				"1" : "0.000",
				"2" : "0.000",
				"3" : "0.000",
				"4" : "0.000",
				"5" : "0.000"
			},
			{
				"0" : " pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]",
				"1" : "N/A",
				"2" : "N/A",
				"3" : "N/A",
				"4" : "N/A",
				"5" : "0.000"
			},
			{
				"0" : " spi_sck",
				"1" : "0.000",
				"2" : "0.000",
				"3" : "N/A",
				"4" : "N/A",
				"5" : "0.000"
			},
			{
				"0" : " sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk",
				"1" : "0.000",
				"2" : "0.000",
				"3" : "0.000",
				"4" : "0.000",
				"5" : "0.000"
			}
		]
	}
}