

================================================================
== Vitis HLS Report for 'heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7'
================================================================
* Date:           Mon May  5 03:23:52 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        heat_3d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.498 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    23370|    23370|  0.117 ms|  0.117 ms|  23370|  23370|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7  |    23368|    23368|        45|          4|          1|  5832|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 45


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 1
  Pipeline-0 : II = 4, D = 45, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 48 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 49 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 50 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 51 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten59 = alloca i32 1"   --->   Operation 52 'alloca' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten59"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 1, i5 %i"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten34"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 1, i5 %j"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 1, i5 %k"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc194"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%indvar_flatten59_load = load i13 %indvar_flatten59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25]   --->   Operation 61 'load' 'indvar_flatten59_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.64ns)   --->   "%icmp_ln25 = icmp_eq  i13 %indvar_flatten59_load, i13 5832" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25]   --->   Operation 62 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.75ns)   --->   "%add_ln25 = add i13 %indvar_flatten59_load, i13 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25]   --->   Operation 63 'add' 'add_ln25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc200, void %for.inc203.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25]   --->   Operation 64 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i10 %indvar_flatten34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:28]   --->   Operation 65 'load' 'indvar_flatten34_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%i_load = load i5 %i"   --->   Operation 66 'load' 'i_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.60ns)   --->   "%icmp_ln28 = icmp_eq  i10 %indvar_flatten34_load, i10 324" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:28]   --->   Operation 67 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.70ns)   --->   "%indvars_iv_next7047 = add i5 %i_load, i5 1"   --->   Operation 68 'add' 'indvars_iv_next7047' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln29 = store i13 %add_ln25, i13 %indvar_flatten59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:29]   --->   Operation 69 'store' 'store_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.49>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%j_1 = load i5 %j"   --->   Operation 70 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.70ns)   --->   "%indvars_iv_next66 = add i5 %j_1, i5 1"   --->   Operation 71 'add' 'indvars_iv_next66' <Predicate = (!icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.70ns)   --->   "%empty = add i5 %j_1, i5 31"   --->   Operation 72 'add' 'empty' <Predicate = (!icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:29]   --->   Operation 74 'load' 'k_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.27ns)   --->   "%select_ln25 = select i1 %icmp_ln28, i5 1, i5 %j_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25]   --->   Operation 75 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.27ns)   --->   "%select_ln25_1 = select i1 %icmp_ln28, i5 %indvars_iv_next7047, i5 %i_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25]   --->   Operation 76 'select' 'select_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln25_1, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 77 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i9 %tmp_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 78 'zext' 'zext_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln25_1, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 79 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i7 %tmp_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 80 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.71ns)   --->   "%add_ln30_2 = add i10 %zext_ln30, i10 %zext_ln30_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 81 'add' 'add_ln30_2' <Predicate = (!icmp_ln25)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.70ns)   --->   "%indvars_iv_next70_mid1 = add i5 %i_load, i5 2"   --->   Operation 82 'add' 'indvars_iv_next70_mid1' <Predicate = (!icmp_ln25 & icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.27ns)   --->   "%select_ln25_2 = select i1 %icmp_ln28, i5 %indvars_iv_next70_mid1, i5 %indvars_iv_next7047" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25]   --->   Operation 83 'select' 'select_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln25_2, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 84 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i9 %tmp_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 85 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln25_2, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 86 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i7 %tmp_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 87 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_3 = add i10 %zext_ln30_2, i10 %zext_ln30_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 88 'add' 'add_ln30_3' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/1] (0.70ns)   --->   "%empty_10 = add i5 %i_load, i5 31"   --->   Operation 89 'add' 'empty_10' <Predicate = (!icmp_ln25 & !icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.27ns)   --->   "%select_ln25_3 = select i1 %icmp_ln28, i5 %i_load, i5 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25]   --->   Operation 90 'select' 'select_ln25_3' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln25_3, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 91 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i9 %tmp_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 92 'zext' 'zext_ln30_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln25_3, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 93 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i7 %tmp_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 94 'zext' 'zext_ln30_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_4 = add i10 %zext_ln30_4, i10 %zext_ln30_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 95 'add' 'add_ln30_4' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_11)   --->   "%select_ln25_4 = select i1 %icmp_ln28, i5 2, i5 %indvars_iv_next66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25]   --->   Operation 96 'select' 'select_ln25_4' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_13)   --->   "%select_ln25_5 = select i1 %icmp_ln28, i5 0, i5 %empty" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25]   --->   Operation 97 'select' 'select_ln25_5' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln25)   --->   "%xor_ln25 = xor i1 %icmp_ln28, i1 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25]   --->   Operation 98 'xor' 'xor_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.63ns)   --->   "%icmp_ln29 = icmp_eq  i5 %k_load, i5 19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:29]   --->   Operation 99 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln25 = and i1 %icmp_ln29, i1 %xor_ln25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25]   --->   Operation 100 'and' 'and_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.70ns)   --->   "%indvars_iv_next66_dup = add i5 %select_ln25, i5 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25]   --->   Operation 101 'add' 'indvars_iv_next66_dup' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %and_ln25, i1 %icmp_ln28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:28]   --->   Operation 102 'or' 'or_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %or_ln28, i5 1, i5 %k_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:28]   --->   Operation 103 'select' 'select_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.27ns)   --->   "%select_ln28_1 = select i1 %and_ln25, i5 %indvars_iv_next66_dup, i5 %select_ln25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:28]   --->   Operation 104 'select' 'select_ln28_1' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i5 %select_ln28_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 105 'zext' 'zext_ln30_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.72ns)   --->   "%add_ln30_5 = add i10 %add_ln30_2, i10 %zext_ln30_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 106 'add' 'add_ln30_5' <Predicate = (!icmp_ln25)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i10 %add_ln30_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 107 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %trunc_ln30, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 108 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln30_5, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 109 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i12 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 110 'zext' 'zext_ln30_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.75ns)   --->   "%add_ln30_6 = add i13 %p_shl, i13 %zext_ln30_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 111 'add' 'add_ln30_6' <Predicate = (!icmp_ln25)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln30_7 = add i10 %add_ln30_3, i10 %zext_ln30_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 112 'add' 'add_ln30_7' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i10 %add_ln30_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 113 'trunc' 'trunc_ln30_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %trunc_ln30_1, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 114 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln30_7, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 115 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i12 %tmp_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 116 'zext' 'zext_ln30_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_8 = add i13 %p_shl1, i13 %zext_ln30_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 117 'add' 'add_ln30_8' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 118 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln30_9 = add i10 %add_ln30_4, i10 %zext_ln30_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 118 'add' 'add_ln30_9' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln30_2 = trunc i10 %add_ln30_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 119 'trunc' 'trunc_ln30_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %trunc_ln30_2, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 120 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln30_9, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 121 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln30_9 = zext i12 %tmp_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 122 'zext' 'zext_ln30_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_10 = add i13 %p_shl2, i13 %zext_ln30_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 123 'add' 'add_ln30_10' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 124 [1/1] (0.70ns)   --->   "%indvars_iv_next66_mid1 = add i5 %select_ln25, i5 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25]   --->   Operation 124 'add' 'indvars_iv_next66_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_11)   --->   "%select_ln28_2 = select i1 %and_ln25, i5 %indvars_iv_next66_mid1, i5 %select_ln25_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:28]   --->   Operation 125 'select' 'select_ln28_2' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_11)   --->   "%zext_ln30_10 = zext i5 %select_ln28_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 126 'zext' 'zext_ln30_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.72ns) (out node of the LUT)   --->   "%add_ln30_11 = add i10 %add_ln30_2, i10 %zext_ln30_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 127 'add' 'add_ln30_11' <Predicate = (!icmp_ln25)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln30_3 = trunc i10 %add_ln30_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 128 'trunc' 'trunc_ln30_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %trunc_ln30_3, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 129 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln30_11, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 130 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln30_11 = zext i12 %tmp_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 131 'zext' 'zext_ln30_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_12 = add i13 %p_shl3, i13 %zext_ln30_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 132 'add' 'add_ln30_12' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_13)   --->   "%select_ln28_3 = select i1 %and_ln25, i5 %select_ln25, i5 %select_ln25_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:28]   --->   Operation 133 'select' 'select_ln28_3' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_13)   --->   "%zext_ln30_12 = zext i5 %select_ln28_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 134 'zext' 'zext_ln30_12' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.72ns) (out node of the LUT)   --->   "%add_ln30_13 = add i10 %add_ln30_2, i10 %zext_ln30_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 135 'add' 'add_ln30_13' <Predicate = (!icmp_ln25)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln30_4 = trunc i10 %add_ln30_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 136 'trunc' 'trunc_ln30_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %trunc_ln30_4, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 137 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln30_13, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 138 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln30_13 = zext i12 %tmp_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 139 'zext' 'zext_ln30_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_14 = add i13 %p_shl4, i13 %zext_ln30_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 140 'add' 'add_ln30_14' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln30_14 = zext i5 %select_ln28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 141 'zext' 'zext_ln30_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.75ns)   --->   "%add_ln30_15 = add i13 %add_ln30_6, i13 %zext_ln30_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 142 'add' 'add_ln30_15' <Predicate = (!icmp_ln25)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln30_16 = add i13 %add_ln30_8, i13 %zext_ln30_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 143 'add' 'add_ln30_16' <Predicate = (!icmp_ln25)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 144 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln30_17 = add i13 %add_ln30_10, i13 %zext_ln30_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 144 'add' 'add_ln30_17' <Predicate = (!icmp_ln25)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 145 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln30_18 = add i13 %add_ln30_12, i13 %zext_ln30_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 145 'add' 'add_ln30_18' <Predicate = (!icmp_ln25)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 146 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln30_19 = add i13 %add_ln30_14, i13 %zext_ln30_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 146 'add' 'add_ln30_19' <Predicate = (!icmp_ln25)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 147 [1/1] (0.38ns)   --->   "%store_ln29 = store i5 %select_ln25_1, i5 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:29]   --->   Operation 147 'store' 'store_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.38>
ST_2 : Operation 148 [1/1] (0.38ns)   --->   "%store_ln29 = store i5 %select_ln28_1, i5 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:29]   --->   Operation 148 'store' 'store_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln30_15 = zext i13 %add_ln30_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 149 'zext' 'zext_ln30_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i64 %B, i64 0, i64 %zext_ln30_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 150 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 151 [2/2] (2.98ns)   --->   "%B_load_1 = load i13 %B_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 151 'load' 'B_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>

State 4 <SV = 3> <Delay = 2.98>
ST_4 : Operation 152 [1/2] (2.98ns)   --->   "%B_load_1 = load i13 %B_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 152 'load' 'B_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>
ST_4 : Operation 153 [1/1] (0.72ns)   --->   "%add_ln28 = add i10 %indvar_flatten34_load, i10 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:28]   --->   Operation 153 'add' 'add_ln28' <Predicate = (!icmp_ln25 & !icmp_ln28)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.30ns)   --->   "%select_ln28_4 = select i1 %icmp_ln28, i10 1, i10 %add_ln28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:28]   --->   Operation 154 'select' 'select_ln28_4' <Predicate = (!icmp_ln25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.38ns)   --->   "%store_ln29 = store i10 %select_ln28_4, i10 %indvar_flatten34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:29]   --->   Operation 155 'store' 'store_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%bitcast_ln30_1 = bitcast i64 %B_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 156 'bitcast' 'bitcast_ln30_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [5/5] (3.33ns)   --->   "%mul4 = dmul i64 %bitcast_ln30_1, i64 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 157 'dmul' 'mul4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.70ns)   --->   "%add_ln30 = add i5 %select_ln28, i5 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 158 'add' 'add_ln30' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln30_20 = zext i5 %add_ln30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 159 'zext' 'zext_ln30_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.75ns)   --->   "%add_ln30_20 = add i13 %add_ln30_6, i13 %zext_ln30_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 160 'add' 'add_ln30_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.70ns)   --->   "%add_ln30_1 = add i5 %select_ln28, i5 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 161 'add' 'add_ln30_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln30_22 = zext i5 %add_ln30_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 162 'zext' 'zext_ln30_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.75ns)   --->   "%add_ln30_21 = add i13 %add_ln30_6, i13 %zext_ln30_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 163 'add' 'add_ln30_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.38ns)   --->   "%store_ln29 = store i5 %add_ln30, i5 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:29]   --->   Operation 164 'store' 'store_ln29' <Predicate = true> <Delay = 0.38>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln30_16 = zext i13 %add_ln30_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 165 'zext' 'zext_ln30_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i64 %B, i64 0, i64 %zext_ln30_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 166 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln30_18 = zext i13 %add_ln30_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 167 'zext' 'zext_ln30_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i64 %B, i64 0, i64 %zext_ln30_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 168 'getelementptr' 'B_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [2/2] (2.98ns)   --->   "%B_load = load i13 %B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 169 'load' 'B_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>
ST_6 : Operation 170 [4/5] (3.33ns)   --->   "%mul4 = dmul i64 %bitcast_ln30_1, i64 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 170 'dmul' 'mul4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [2/2] (2.98ns)   --->   "%B_load_3 = load i13 %B_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 171 'load' 'B_load_3' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 172 [1/2] (2.98ns)   --->   "%B_load = load i13 %B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 172 'load' 'B_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>
ST_7 : Operation 173 [3/5] (3.33ns)   --->   "%mul4 = dmul i64 %bitcast_ln30_1, i64 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 173 'dmul' 'mul4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/2] (2.98ns)   --->   "%B_load_3 = load i13 %B_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 174 'load' 'B_load_3' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 175 [2/5] (3.33ns)   --->   "%mul4 = dmul i64 %bitcast_ln30_1, i64 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 175 'dmul' 'mul4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln30_21 = zext i13 %add_ln30_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 176 'zext' 'zext_ln30_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr i64 %B, i64 0, i64 %zext_ln30_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 177 'getelementptr' 'B_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [2/2] (2.98ns)   --->   "%B_load_5 = load i13 %B_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 178 'load' 'B_load_5' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>

State 9 <SV = 8> <Delay = 3.33>
ST_9 : Operation 179 [1/5] (3.33ns)   --->   "%mul4 = dmul i64 %bitcast_ln30_1, i64 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 179 'dmul' 'mul4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/2] (2.98ns)   --->   "%B_load_5 = load i13 %B_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 180 'load' 'B_load_5' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i64 %B_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 181 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [5/5] (2.89ns)   --->   "%sub3 = dsub i64 %bitcast_ln30, i64 %mul4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 182 'dsub' 'sub3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln30_3 = bitcast i64 %B_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 183 'bitcast' 'bitcast_ln30_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [5/5] (2.89ns)   --->   "%sub4 = dsub i64 %bitcast_ln30_3, i64 %mul4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 184 'dsub' 'sub4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%bitcast_ln30_5 = bitcast i64 %B_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 185 'bitcast' 'bitcast_ln30_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [5/5] (2.89ns)   --->   "%sub5 = dsub i64 %bitcast_ln30_5, i64 %mul4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 186 'dsub' 'sub5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.98>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln30_17 = zext i13 %add_ln30_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 187 'zext' 'zext_ln30_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i64 %B, i64 0, i64 %zext_ln30_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 188 'getelementptr' 'B_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [4/5] (2.89ns)   --->   "%sub3 = dsub i64 %bitcast_ln30, i64 %mul4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 189 'dsub' 'sub3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [2/2] (2.98ns)   --->   "%B_load_2 = load i13 %B_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 190 'load' 'B_load_2' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>
ST_11 : Operation 191 [4/5] (2.89ns)   --->   "%sub4 = dsub i64 %bitcast_ln30_3, i64 %mul4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 191 'dsub' 'sub4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 192 [4/5] (2.89ns)   --->   "%sub5 = dsub i64 %bitcast_ln30_5, i64 %mul4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 192 'dsub' 'sub5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.98>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln30_19 = zext i13 %add_ln30_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 193 'zext' 'zext_ln30_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i64 %B, i64 0, i64 %zext_ln30_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 194 'getelementptr' 'B_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [3/5] (2.89ns)   --->   "%sub3 = dsub i64 %bitcast_ln30, i64 %mul4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 195 'dsub' 'sub3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [1/2] (2.98ns)   --->   "%B_load_2 = load i13 %B_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 196 'load' 'B_load_2' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>
ST_12 : Operation 197 [3/5] (2.89ns)   --->   "%sub4 = dsub i64 %bitcast_ln30_3, i64 %mul4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 197 'dsub' 'sub4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [2/2] (2.98ns)   --->   "%B_load_4 = load i13 %B_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 198 'load' 'B_load_4' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>
ST_12 : Operation 199 [3/5] (2.89ns)   --->   "%sub5 = dsub i64 %bitcast_ln30_5, i64 %mul4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 199 'dsub' 'sub5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.98>
ST_13 : Operation 200 [2/5] (2.89ns)   --->   "%sub3 = dsub i64 %bitcast_ln30, i64 %mul4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 200 'dsub' 'sub3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [2/5] (2.89ns)   --->   "%sub4 = dsub i64 %bitcast_ln30_3, i64 %mul4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 201 'dsub' 'sub4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/2] (2.98ns)   --->   "%B_load_4 = load i13 %B_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 202 'load' 'B_load_4' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>
ST_13 : Operation 203 [2/5] (2.89ns)   --->   "%sub5 = dsub i64 %bitcast_ln30_5, i64 %mul4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 203 'dsub' 'sub5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln30_23 = zext i13 %add_ln30_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 204 'zext' 'zext_ln30_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr i64 %B, i64 0, i64 %zext_ln30_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 205 'getelementptr' 'B_addr_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 206 [2/2] (2.98ns)   --->   "%B_load_6 = load i13 %B_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 206 'load' 'B_load_6' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>

State 14 <SV = 13> <Delay = 2.98>
ST_14 : Operation 207 [1/5] (2.89ns)   --->   "%sub3 = dsub i64 %bitcast_ln30, i64 %mul4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 207 'dsub' 'sub3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 208 [1/5] (2.89ns)   --->   "%sub4 = dsub i64 %bitcast_ln30_3, i64 %mul4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 208 'dsub' 'sub4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 209 [1/5] (2.89ns)   --->   "%sub5 = dsub i64 %bitcast_ln30_5, i64 %mul4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 209 'dsub' 'sub5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 210 [1/2] (2.98ns)   --->   "%B_load_6 = load i13 %B_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 210 'load' 'B_load_6' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>

State 15 <SV = 14> <Delay = 2.89>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%bitcast_ln30_2 = bitcast i64 %B_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 211 'bitcast' 'bitcast_ln30_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [5/5] (2.89ns)   --->   "%add6 = dadd i64 %sub3, i64 %bitcast_ln30_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 212 'dadd' 'add6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln30_4 = bitcast i64 %B_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 213 'bitcast' 'bitcast_ln30_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [5/5] (2.89ns)   --->   "%add7 = dadd i64 %sub4, i64 %bitcast_ln30_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 214 'dadd' 'add7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln30_6 = bitcast i64 %B_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 215 'bitcast' 'bitcast_ln30_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 216 [5/5] (2.89ns)   --->   "%add9 = dadd i64 %sub5, i64 %bitcast_ln30_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 216 'dadd' 'add9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.89>
ST_16 : Operation 217 [4/5] (2.89ns)   --->   "%add6 = dadd i64 %sub3, i64 %bitcast_ln30_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 217 'dadd' 'add6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 218 [4/5] (2.89ns)   --->   "%add7 = dadd i64 %sub4, i64 %bitcast_ln30_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 218 'dadd' 'add7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 219 [4/5] (2.89ns)   --->   "%add9 = dadd i64 %sub5, i64 %bitcast_ln30_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 219 'dadd' 'add9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.89>
ST_17 : Operation 220 [3/5] (2.89ns)   --->   "%add6 = dadd i64 %sub3, i64 %bitcast_ln30_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 220 'dadd' 'add6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 221 [3/5] (2.89ns)   --->   "%add7 = dadd i64 %sub4, i64 %bitcast_ln30_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 221 'dadd' 'add7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [3/5] (2.89ns)   --->   "%add9 = dadd i64 %sub5, i64 %bitcast_ln30_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 222 'dadd' 'add9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.89>
ST_18 : Operation 223 [2/5] (2.89ns)   --->   "%add6 = dadd i64 %sub3, i64 %bitcast_ln30_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 223 'dadd' 'add6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 224 [2/5] (2.89ns)   --->   "%add7 = dadd i64 %sub4, i64 %bitcast_ln30_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 224 'dadd' 'add7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 225 [2/5] (2.89ns)   --->   "%add9 = dadd i64 %sub5, i64 %bitcast_ln30_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 225 'dadd' 'add9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.89>
ST_19 : Operation 226 [1/5] (2.89ns)   --->   "%add6 = dadd i64 %sub3, i64 %bitcast_ln30_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 226 'dadd' 'add6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 227 [1/5] (2.89ns)   --->   "%add7 = dadd i64 %sub4, i64 %bitcast_ln30_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 227 'dadd' 'add7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 228 [1/5] (2.89ns)   --->   "%add9 = dadd i64 %sub5, i64 %bitcast_ln30_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 228 'dadd' 'add9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.33>
ST_20 : Operation 229 [5/5] (3.33ns)   --->   "%mul5 = dmul i64 %add6, i64 0.125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 229 'dmul' 'mul5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.33>
ST_21 : Operation 230 [4/5] (3.33ns)   --->   "%mul5 = dmul i64 %add6, i64 0.125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 230 'dmul' 'mul5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.33>
ST_22 : Operation 231 [3/5] (3.33ns)   --->   "%mul5 = dmul i64 %add6, i64 0.125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 231 'dmul' 'mul5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 232 [5/5] (3.33ns)   --->   "%mul6 = dmul i64 %add7, i64 0.125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 232 'dmul' 'mul6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.33>
ST_23 : Operation 233 [2/5] (3.33ns)   --->   "%mul5 = dmul i64 %add6, i64 0.125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 233 'dmul' 'mul5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 234 [4/5] (3.33ns)   --->   "%mul6 = dmul i64 %add7, i64 0.125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 234 'dmul' 'mul6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 235 [5/5] (3.33ns)   --->   "%mul7 = dmul i64 %add9, i64 0.125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 235 'dmul' 'mul7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.33>
ST_24 : Operation 236 [1/5] (3.33ns)   --->   "%mul5 = dmul i64 %add6, i64 0.125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 236 'dmul' 'mul5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 237 [3/5] (3.33ns)   --->   "%mul6 = dmul i64 %add7, i64 0.125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 237 'dmul' 'mul6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 238 [4/5] (3.33ns)   --->   "%mul7 = dmul i64 %add9, i64 0.125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 238 'dmul' 'mul7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.33>
ST_25 : Operation 239 [2/5] (3.33ns)   --->   "%mul6 = dmul i64 %add7, i64 0.125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 239 'dmul' 'mul6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 240 [3/5] (3.33ns)   --->   "%mul7 = dmul i64 %add9, i64 0.125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 240 'dmul' 'mul7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.33>
ST_26 : Operation 241 [1/5] (3.33ns)   --->   "%mul6 = dmul i64 %add7, i64 0.125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 241 'dmul' 'mul6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 242 [2/5] (3.33ns)   --->   "%mul7 = dmul i64 %add9, i64 0.125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 242 'dmul' 'mul7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.33>
ST_27 : Operation 243 [1/5] (3.33ns)   --->   "%mul7 = dmul i64 %add9, i64 0.125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 243 'dmul' 'mul7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.89>
ST_28 : Operation 244 [5/5] (2.89ns)   --->   "%add8 = dadd i64 %mul5, i64 %mul6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 244 'dadd' 'add8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.89>
ST_29 : Operation 245 [4/5] (2.89ns)   --->   "%add8 = dadd i64 %mul5, i64 %mul6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 245 'dadd' 'add8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.89>
ST_30 : Operation 246 [3/5] (2.89ns)   --->   "%add8 = dadd i64 %mul5, i64 %mul6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 246 'dadd' 'add8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.89>
ST_31 : Operation 247 [2/5] (2.89ns)   --->   "%add8 = dadd i64 %mul5, i64 %mul6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 247 'dadd' 'add8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.89>
ST_32 : Operation 248 [1/5] (2.89ns)   --->   "%add8 = dadd i64 %mul5, i64 %mul6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 248 'dadd' 'add8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.89>
ST_33 : Operation 249 [5/5] (2.89ns)   --->   "%add = dadd i64 %add8, i64 %mul7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 249 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.89>
ST_34 : Operation 250 [4/5] (2.89ns)   --->   "%add = dadd i64 %add8, i64 %mul7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 250 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.89>
ST_35 : Operation 251 [3/5] (2.89ns)   --->   "%add = dadd i64 %add8, i64 %mul7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 251 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.89>
ST_36 : Operation 252 [2/5] (2.89ns)   --->   "%add = dadd i64 %add8, i64 %mul7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 252 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.89>
ST_37 : Operation 253 [1/5] (2.89ns)   --->   "%add = dadd i64 %add8, i64 %mul7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 253 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 0.00>

State 39 <SV = 38> <Delay = 0.00>

State 40 <SV = 39> <Delay = 2.89>
ST_40 : Operation 254 [5/5] (2.89ns)   --->   "%add1 = dadd i64 %add, i64 %bitcast_ln30_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 254 'dadd' 'add1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.89>
ST_41 : Operation 255 [4/5] (2.89ns)   --->   "%add1 = dadd i64 %add, i64 %bitcast_ln30_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 255 'dadd' 'add1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 269 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 269 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 42 <SV = 41> <Delay = 2.89>
ST_42 : Operation 256 [3/5] (2.89ns)   --->   "%add1 = dadd i64 %add, i64 %bitcast_ln30_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 256 'dadd' 'add1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.89>
ST_43 : Operation 257 [2/5] (2.89ns)   --->   "%add1 = dadd i64 %add, i64 %bitcast_ln30_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 257 'dadd' 'add1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.89>
ST_44 : Operation 258 [1/5] (2.89ns)   --->   "%add1 = dadd i64 %add, i64 %bitcast_ln30_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 258 'dadd' 'add1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.98>
ST_45 : Operation 259 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7_str"   --->   Operation 259 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 260 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5832, i64 5832, i64 5832"   --->   Operation 260 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 261 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 261 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 262 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_28_6_VITIS_LOOP_29_7_str"   --->   Operation 262 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 263 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 263 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 264 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln30_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 264 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 265 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:7]   --->   Operation 265 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 266 [1/1] (0.00ns)   --->   "%bitcast_ln30_7 = bitcast i64 %add1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 266 'bitcast' 'bitcast_ln30_7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 267 [1/1] (2.98ns)   --->   "%store_ln30 = store i64 %bitcast_ln30_7, i13 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30]   --->   Operation 267 'store' 'store_ln30' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>
ST_45 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc194" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:29]   --->   Operation 268 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.14ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten59') [7]  (0 ns)
	'load' operation ('indvar_flatten59_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25) on local variable 'indvar_flatten59' [18]  (0 ns)
	'add' operation ('add_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25) [23]  (0.755 ns)
	'store' operation ('store_ln29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:29) of variable 'add_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25 on local variable 'indvar_flatten59' [161]  (0.387 ns)

 <State 2>: 3.5ns
The critical path consists of the following:
	'load' operation ('j') on local variable 'j' [17]  (0 ns)
	'select' operation ('select_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25) [32]  (0.278 ns)
	'add' operation ('indvars_iv_next66_dup', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25) [60]  (0.707 ns)
	'select' operation ('select_ln28_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:28) [64]  (0.278 ns)
	'add' operation ('add_ln30_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [66]  (0.725 ns)
	'add' operation ('add_ln30_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [71]  (0.755 ns)
	'add' operation ('add_ln30_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [103]  (0.755 ns)

 <State 3>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('B_addr_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [109]  (0 ns)
	'load' operation ('B_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) on array 'B' [122]  (2.98 ns)

 <State 4>: 2.98ns
The critical path consists of the following:
	'load' operation ('B_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) on array 'B' [122]  (2.98 ns)

 <State 5>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [124]  (3.33 ns)

 <State 6>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [124]  (3.33 ns)

 <State 7>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [124]  (3.33 ns)

 <State 8>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [124]  (3.33 ns)

 <State 9>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [124]  (3.33 ns)

 <State 10>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [125]  (2.9 ns)

 <State 11>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('B_addr_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [112]  (0 ns)
	'load' operation ('B_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) on array 'B' [126]  (2.98 ns)

 <State 12>: 2.98ns
The critical path consists of the following:
	'load' operation ('B_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) on array 'B' [126]  (2.98 ns)

 <State 13>: 2.98ns
The critical path consists of the following:
	'load' operation ('B_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) on array 'B' [133]  (2.98 ns)

 <State 14>: 2.98ns
The critical path consists of the following:
	'load' operation ('B_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) on array 'B' [151]  (2.98 ns)

 <State 15>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [128]  (2.9 ns)

 <State 16>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [128]  (2.9 ns)

 <State 17>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [128]  (2.9 ns)

 <State 18>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [128]  (2.9 ns)

 <State 19>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [128]  (2.9 ns)

 <State 20>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [129]  (3.33 ns)

 <State 21>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [129]  (3.33 ns)

 <State 22>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [129]  (3.33 ns)

 <State 23>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [129]  (3.33 ns)

 <State 24>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [129]  (3.33 ns)

 <State 25>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [136]  (3.33 ns)

 <State 26>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [136]  (3.33 ns)

 <State 27>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [154]  (3.33 ns)

 <State 28>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [137]  (2.9 ns)

 <State 29>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [137]  (2.9 ns)

 <State 30>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [137]  (2.9 ns)

 <State 31>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [137]  (2.9 ns)

 <State 32>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [137]  (2.9 ns)

 <State 33>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [155]  (2.9 ns)

 <State 34>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [155]  (2.9 ns)

 <State 35>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [155]  (2.9 ns)

 <State 36>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [155]  (2.9 ns)

 <State 37>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [155]  (2.9 ns)

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [156]  (2.9 ns)

 <State 41>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [156]  (2.9 ns)

 <State 42>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [156]  (2.9 ns)

 <State 43>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [156]  (2.9 ns)

 <State 44>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [156]  (2.9 ns)

 <State 45>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) [105]  (0 ns)
	'store' operation ('store_ln30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30) of variable 'bitcast_ln30_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30 on array 'A' [158]  (2.98 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
