Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Oct 26 09:12:55 2021
| Host         : DESKTOP-C8Q0KQ6 running 64-bit major release  (build 9200)
| Command      : report_methodology -file mult8b_methodology_drc_routed.rpt -pb mult8b_methodology_drc_routed.pb -rpx mult8b_methodology_drc_routed.rpx
| Design       : mult8b
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 8
+--------+----------+------------------------------------------+------------+
| Rule   | Severity | Description                              | Violations |
+--------+----------+------------------------------------------+------------+
| XDCH-2 | Warning  | Same min and max delay values on IO port | 8          |
+--------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'X[0]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {X[*]}]
C:/hlocal/multiplicadorparte2/multiplicadorparte2.srcs/constrs_1/imports/P1a/Basys3_Master.xdc (Line: 11)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'X[1]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {X[*]}]
C:/hlocal/multiplicadorparte2/multiplicadorparte2.srcs/constrs_1/imports/P1a/Basys3_Master.xdc (Line: 11)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'X[2]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {X[*]}]
C:/hlocal/multiplicadorparte2/multiplicadorparte2.srcs/constrs_1/imports/P1a/Basys3_Master.xdc (Line: 11)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'X[3]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {X[*]}]
C:/hlocal/multiplicadorparte2/multiplicadorparte2.srcs/constrs_1/imports/P1a/Basys3_Master.xdc (Line: 11)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'Y[0]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {Y[*]}]
C:/hlocal/multiplicadorparte2/multiplicadorparte2.srcs/constrs_1/imports/P1a/Basys3_Master.xdc (Line: 14)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'Y[1]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {Y[*]}]
C:/hlocal/multiplicadorparte2/multiplicadorparte2.srcs/constrs_1/imports/P1a/Basys3_Master.xdc (Line: 14)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'Y[2]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {Y[*]}]
C:/hlocal/multiplicadorparte2/multiplicadorparte2.srcs/constrs_1/imports/P1a/Basys3_Master.xdc (Line: 14)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'Y[3]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -max -add_delay 0.000 [get_ports {Y[*]}]
C:/hlocal/multiplicadorparte2/multiplicadorparte2.srcs/constrs_1/imports/P1a/Basys3_Master.xdc (Line: 14)
Related violations: <none>


