import collections.thy
import fixedbitset.generated

open eq.ops
open nat
open prod.ops
open option
open [notation] set

open core
open collections
open collections.vec
open fixedbitset

namespace fixedbitset.FixedBitSet

eval
  do s ← with_capacity 10;
  do r ← insert s 2;
  contains r.2 2

attribute bool.bnot [unfold 1]

attribute sem [reducible]

structure FixedBitSet' [class] (self : FixedBitSet) : Prop :=
(length_eq : nat.div_ceil (length self) BITS = list.length (Vec.buf (data self)))

lemma div_rem_BITS (n : usize) : div_rem n BITS = some (n / BITS, n % BITS, 0) := rfl

attribute core.u32_as_Copy' [constructor]
attribute core.marker.Copy'._trans_of_to_Copy [unfold 2]

lemma with_capacity_inv (bits : usize) : sem.terminates_with FixedBitSet' (with_capacity bits) :=
obtain v k Hfrom_elem Hv, from
  sem.terminates_with_eq (from_elem_Copy_eq (0 : nat) (nat.div_ceil bits BITS)),
begin
  rewrite [↑nat.div_ceil at Hfrom_elem],
  rewrite [↑with_capacity, div_rem_BITS, ↑bool_to_usize],
  krewrite [if_congr (bool.of_Prop_eq_tt_iff (0 < bits % BITS)) rfl rfl],
  krewrite [Hfrom_elem],
  split,
  rewrite [▸*, Hv, list.length_replicate],
end

variables (s : FixedBitSet) (bit : usize)
premises [FixedBitSet' s] (Hbit_lt : bit < length s)
include Hbit_lt

lemma bit_div_BITS_lt_data_length : bit / BITS < list.length (Vec.buf (data s)) :=
calc bit / BITS < nat.div_ceil (length s) BITS :
begin
  cases decidable_lt 0 (length s % BITS) with Hrem Hnotrem,
  { exact calc bit / BITS ≤ length s / BITS : nat.div_le_div _ (le_of_lt `bit < length s`)
                      ... < nat.div_ceil (length s) BITS : begin
      apply nat.lt_add_of_pos_right,
      krewrite [if_pos Hrem],
      apply nat.zero_lt_succ,
    end
  },
  { have length s % BITS = 0, from nat.eq_zero_of_le_zero (le_of_not_gt Hnotrem),
    have BITS ∣ length s, from nat.dvd_of_mod_eq_zero this,
    apply nat.div_lt_of_lt_mul,
    rewrite [↑nat.div_ceil],
    krewrite [nat.right_distrib, nat.div_mul_cancel this],
    apply nat.le_add_of_le_right `bit < length s` }
end
  ... = list.length (Vec.buf (data s)) : FixedBitSet'.length_eq s

lemma contains.spec : sem.terminates_with (λ res,
    option.any (λ b : u32, res = (b && 2 ^ (bit % BITS) ≠ᵇ 0))
      (list.nth (Vec.buf (FixedBitSet.data s)) (bit / BITS))
  ) (contains s bit) :=
begin
  intro,
  rewrite [↑contains],
  have BITS ≠ (0 : nat), from !nat.succ_ne_zero,
  rewrite [↑div_rem, ↑checked.div, ↑checked.mod, +if_pos' this, ↑checked.shl],
  rewrite [↑«collections.vec.Vec<T> as core.ops.Deref».deref, ↑«[T]».get,
    ↑«[T] as core.slice.SliceExt».get],
  rewrite [+incr_incr],
  note H := bit_div_BITS_lt_data_length s bit Hbit_lt,
  krewrite [@if_congr _ _ _ _ !nat.decidable_lt _ _ _ _ (@bool.of_Prop_eq_tt_iff (bit / BITS < list.length (Vec.buf (FixedBitSet.data s))) !nat.decidable_lt) rfl rfl],
  krewrite [if_pos' H],
  rewrite [↑«[T] as core.slice.SliceExt».get_unchecked],
  cases list.nth_eq_some H with b b_eq,
  rewrite [b_eq, ▸*],
  rewrite [▸*, ↑«&'a u32 as core.ops.BitAnd<u32>».bitand, ↑«u32 as core.ops.BitAnd».bitand],
  krewrite [nat.one_mul],
end

section
  omit Hbit_lt
  definition to_set : set usize :=
  {bit | ∃ (h : bit < length s), sem.unwrap (contains.spec s bit h) = bool.tt}
end

lemma insert.spec :
  sem.terminates_with (λ ret,
    let s' := ret.2 in
    ∃ (h : FixedBitSet' s'), to_set s' = to_set s ∪ '{bit})
  (insert s bit) :=
begin
  intro, rewrite [↑insert],
  have bool.bnot (bit <ᵇ FixedBitSet.length s) = bool.tt ↔ ¬(bit < length s),
  by rewrite [!bool.bnot_of_Prop, bool.of_Prop_eq_tt_iff],
  rewrite [if_congr this rfl rfl, if_neg (not_not_intro `bit < length s`), ▸*],
  have BITS ≠ (0 : nat), from !nat.succ_ne_zero,
  rewrite [↑div_rem, ↑checked.div, ↑checked.mod, +if_pos' this, ↑checked.shl],
  rewrite [↑«collections.vec.Vec<T> as core.ops.DerefMut».deref_mut, ↑«[T]».get_unchecked_mut],
  rewrite [+incr_incr],
  note bit_valid := bit_div_BITS_lt_data_length s bit Hbit_lt,
  cases list.nth_eq_some bit_valid with b b_eq,
  rewrite [b_eq, ▸*],
  cases list.update_eq_some _ bit_valid with l' l'_eq,
  let s' := FixedBitSet.mk (Vec.mk l') (FixedBitSet.length s),
  rewrite [l'_eq, ▸*],
  have FixedBitSet' s', begin
    split,
    rewrite [▸*, FixedBitSet'.length_eq s, list.length_update l'_eq],
  end,
  existsi this,
  rewrite [↑to_set],
  apply set.ext, intro bit',
  rewrite [▸*, set.mem_union_eq],
  cases decidable_lt bit' (length s) with bit'_lt bit'_ge,
  { rewrite [+set.mem_set_of_iff, set.mem_singleton_iff, +exists_true_Prop_iff `bit' < length s`],

    note H := sem.sem_unwrap (contains.spec s' bit' bit'_lt),
    esimp at H,
    note Hbit'_valid := bit_div_BITS_lt_data_length s bit' bit'_lt,
    cases list.nth_eq_some ((list.length_update l'_eq)⁻¹ ▸ Hbit'_valid) with b' b'_eq,
    rewrite [b'_eq at H{2}, ▸* at H, H],
    clear H,

    note H := sem.sem_unwrap (contains.spec s bit' bit'_lt),
    cases list.nth_eq_some Hbit'_valid with b'' b''_eq,
    rewrite [b''_eq at H{2}, ▸* at H, H],
    clear H,

    note H := list.nth_update (bit' / BITS) l'_eq,
    rewrite [b''_eq at H, b'_eq at H],
    clear b'_eq,

    cases (_ : decidable (bit / BITS = bit' / BITS)) with same_blk dif_blk,
    { rewrite [if_pos same_blk at H],
      injection H with H,
      have b'' = b, from
        have some b'' = some b, by rewrite [-b_eq, -b''_eq, same_blk],
        option.no_confusion this id,
      rewrite [this, H],
      cases (_ : decidable (bit' = bit)),
      { rewrite [`bit' = bit`, +bool.of_Prop_eq_tt_iff, eq_self_iff_true, or_true,
          iff_true],
        krewrite one_mul,
        rewrite [bitand_bitor_self],
        intro contr,
        apply nat.no_confusion (nat.eq_zero_of_pow_eq_zero contr)
      },
      { rewrite [iff_false_intro `bit' ≠ bit`, or_false],
        apply sorry }
    },
    { rewrite [if_neg dif_blk at H],
      injection H with H,
      rewrite H,
      have bit' ≠ bit, by intro contr; rewrite [contr at dif_blk]; apply dif_blk rfl,
      rewrite [iff_false_intro this, or_false] }
  },
  { rewrite [+set.mem_set_of_iff, set.mem_singleton_iff,
      +iff_false_intro (not_exists_of_not _ bit'_ge), false_iff, false_or],
    show bit' ≠ bit, from take contr, bit'_ge (contr⁻¹ ▸ Hbit_lt) }
end

end fixedbitset.FixedBitSet

