/*
 * Copyright 2015 Technexion Ltd.
 *
 * Author: Richard Hu <richard.hu@technexion.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

	memory {
		reg = <0x10000000 0x40000000>;
	};

	regulators {
		compatible = "simple-bus";

		reg_1p8v: 1p8v {
			compatible = "regulator-fixed";
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};

		reg_2p5v: 2p5v {
			compatible = "regulator-fixed";
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_usb_otg_vbus: usb_otg_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 0>;
		};
		
		reg_3v3on: regulator@0 {
			compatible = "regulator-fixed";
			regulator-name = "3V3ON";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};
	};

	gpio-edm {
		compatible = "gpio-edm";
		gpio_p255 {
			label = "GPIO_P255";
			gpios = <&gpio3 12 1>;
			dir   = "in";
		};
		gpio_p256 {
			label = "GPIO_P256";
			gpios = <&gpio3 11 1>;
			dir   = "in";
		};
		gpio_p257 {
			label = "GPIO_P257";
			gpios = <&gpio3 10 1>;
			dir   = "in";
		};
		gpio_p258 {
			label = "GPIO_P258";
			gpios = <&gpio3 27 1>;
			dir   = "in";
		};
		gpio_p259 {
			label = "GPIO_P259";
			gpios = <&gpio3 26 1>;
			dir   = "in";
		};
		gpio_p260 {
			label = "GPIO_P260";
			gpios = <&gpio6 31 1>;
			dir   = "in";
		};
		gpio_p261 {
			label = "GPIO_P261";
			gpios = <&gpio3 8 1>;
			dir   = "in";
		};
		gpio_p262 {
			label = "GPIO_P262";
			gpios = <&gpio1 24 1>;
			dir   = "in";
		};
		gpio_p263 {
			label = "GPIO_P263";
			gpios = <&gpio4 5 1>;
			dir   = "in";
		};
		gpio_p264 {
			label = "GPIO_P264";
			gpios = <&gpio7 8 1>;
			dir   = "in";
		};

		bluetooth-on {
			label = "bluetooth-on";
			gpios = <&gpio5 21 1>;
			dir   = "out";
		};
		bluetooth-reg-on {
			label = "bluetooth-reg-on";
			gpios = <&gpio5 30 1>;
			dir   = "out";
		};
		bluetooth-wake {
			label = "bluetooth-wake";
			gpios = <&gpio1 30 1>;
			dir   = "in";
		};
		bluetooth-host-wake {
			label = "bluetooth-host-wake";
			gpios = <&gpio5 20 1>;
			dir   = "in";
		};

		wifi-ref-on {
			label = "wifi-ref-on";
			gpios = <&gpio5 31 1>;
			dir   = "out";
		};
		wifi-rst-n {
			label = "wifi-rst-n";
			gpios = <&gpio6 0 1>;
			dir   = "out";
		};
		wifi-reg-on {
			label = "wifi-reg-on";
			gpios = <&gpio1 26 1>;
			dir   = "out";
		};
		wifi-host-wake {
			label = "wifi-host-wake";
			gpios = <&gpio1 29 1>;
			dir   = "in";
		};
	};

	sound {
		compatible = "fsl,imx-audio-tlv320aic3x";
		model = "edm1-cf-imx6-tlv320aic3x";
		cpu-dai = <&ssi1>;
		audio-codec = <&codec>;
		clock-frequency = <12000000>;
		audio-routing =
			"Headphone Jack", "HPLOUT",
			"Headphone Jack", "HPROUT",
			"MIC3L", "Mic Bias 2V",
			"MIC3R", "Mic Bias 2V",
			"LINE1L", "Line In",
			"LINE1R", "Line In";
		mux-int-port = <1>;
		mux-ext-port = <3>;
	};
	
	sound-spdif {
                compatible = "fsl,imx-audio-spdif";
                model = "imx-spdif";
                spdif-controller = <&spdif>;
                spdif-out;
        };

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		mode_str ="LDB-XGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <0>;
		default_ifmt = "RGB565";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_1>;
		status = "okay";
	};

	backlight_lcd {
		compatible = "pwm-backlight";
		pwms = <&pwm4 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
	};

	backlight_lvds {
		compatible = "pwm-backlight";
		pwms = <&pwm3 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};

};


&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux_2>;
	status = "okay";
};


&clks {
    fsl,ldb-di0-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
    fsl,ldb-di1-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet_3>;
	phy-mode = "rgmii";
	status = "okay";
};

&hdmi_audio {
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1_1>;
	status = "okay";

	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};

};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2_2>;
	status = "okay";

	ov5640_mipi: ov5640_mipi@3c {
		compatible = "ovti,ov564x_mipi";
		reg = <0x3c>;
		clocks = <&clks 200>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&reg_1p8v>;
		AVDD-supply = <&reg_2p5v>;
		DVDD-supply = <&reg_1p8v>;
		pwn-gpios = <&gpio1 6 1>;
		rst-gpios = <&gpio4 14 0>;
		ipu_id = <0>;
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
	};

	fusion7: fusion7@10 {
		compatible = "touchrev,fusion7";
		reg = <0x10>; /* The reg property describes the address of the device's resources within the address space defined by its parent bus.  */
		pinctrl-0 = <&pinctrl_gpio>;
		pinctrl-names = "default";
		interrupt-parent = <&gpio4>;
		interrupts = <5 0>;
		reset-gpios=<&gpio7 8 0>; /*pin264  SD3_RST GPIO(7, 8)   gpio200   Touchscreen Reset  Output*/
		touch_xmax=<1499>;
		touch_ymax=<899>;
		flip_x=<0>;
		flip_y=<0>;
	};
	
	codec: tlv320aic3x@1b {
		compatible = "ti,tlv320aic3x";
		reg = <0x1b>;
		clocks = <&clks 201>;
		clock-frequency = <12000000>;
		IOVDD-supply = <&reg_3p3v>;
		DVDD-supply = <&reg_1p8v>;
		AVDD-supply = <&reg_3p3v>;
		DRVDD-supply = <&reg_3p3v>;
	};

};

&i2c3 {
		clock-frequency = <100000>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c3_3>;
		status = "okay";

		mag3110@0e {
			compatible = "fsl,mag3110";
			reg = <0x0e>;
			position = <2>;
			vdd-supply = <&reg_3v3on>;
			vddio-supply = <&reg_3v3on>;
		};

		lis331dlh: lis331dlh@18 {
			compatible = "st,lis331dlh", "st,lis3lv02d";
			reg = <0x18>;
			Vdd-supply = <&reg_3v3on>;
			Vdd_IO-supply = <&reg_3v3on>;

			st,click-single-x;
			st,click-single-y;
			st,click-single-z;
			st,click-thresh-x = <10>;
			st,click-thresh-y = <10>;
			st,click-thresh-z = <10>;
			st,irq1-click;
			st,irq2-click;
			st,wakeup-x-lo;
			st,wakeup-x-hi;
			st,wakeup-y-lo;
			st,wakeup-y-hi;
			st,wakeup-z-lo;
			st,wakeup-z-hi;
			st,min-limit-x = <120>;
			st,min-limit-y = <120>;
			st,min-limit-z = <140>;
			st,max-limit-x = <550>;
			st,max-limit-y = <550>;
			st,max-limit-z = <750>;
		};

		isl29023@44 {
			compatible = "fsl,isl29023";
			reg = <0x44>;
			rext = <499>;
			};

		ds1337: rtc@68 {
			compatible = "mxim,ds1337";
			reg = <0x68>;
		};

};

/*
For reference here, the PAD_CTL bitfield definition from
Documentation/devicetree/bindings/pinctrl/fsl,imx6q-pinctrl.txt

CONFIG bits definition:
PAD_CTL_HYS                     (1 << 16)
PAD_CTL_PUS_100K_DOWN           (0 << 14)
PAD_CTL_PUS_47K_UP              (1 << 14)
PAD_CTL_PUS_100K_UP             (2 << 14)
PAD_CTL_PUS_22K_UP              (3 << 14)
PAD_CTL_PUE                     (1 << 13)
PAD_CTL_PKE                     (1 << 12)
PAD_CTL_ODE                     (1 << 11)
PAD_CTL_SPEED_LOW               (1 << 6)
PAD_CTL_SPEED_MED               (2 << 6)
PAD_CTL_SPEED_HIGH              (3 << 6)
PAD_CTL_DSE_DISABLE             (0 << 3)
PAD_CTL_DSE_240ohm              (1 << 3)
PAD_CTL_DSE_120ohm              (2 << 3)
PAD_CTL_DSE_80ohm               (3 << 3)
PAD_CTL_DSE_60ohm               (4 << 3)
PAD_CTL_DSE_48ohm               (5 << 3)
PAD_CTL_DSE_40ohm               (6 << 3)
PAD_CTL_DSE_34ohm               (7 << 3)
PAD_CTL_SRE_FAST                (1 << 0)
PAD_CTL_SRE_SLOW                (0 << 0)

Example, the Control Pad Setting

    0x0f0b0

corresponds to:

   0b1111000010110000

which is:

   PAD_CTL_PUS_22K_UP | PAD_CTL_PUE | PAD_CTL_PKE |
   PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm

For more information about this, refer to the IOMUXC section of the i.MX6
reference manual.

*/

&iomuxc {

	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;

	audmux {
		pinctrl_audmux_1: audmux-1 {
			fsl,pins = <
				MX6QDL_PAD_SD2_DAT0__AUD4_RXD  0x130b0
				MX6QDL_PAD_SD2_DAT3__AUD4_TXC  0x130b0
				MX6QDL_PAD_SD2_DAT2__AUD4_TXD  0x110b0
				MX6QDL_PAD_SD2_DAT1__AUD4_TXFS 0x130b0
			>;
		};

		pinctrl_audmux_2: audmux-2 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD  0x130b0
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC  0x130b0
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD  0x110b0
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x130b0
			>;
		};

		pinctrl_audmux_3: audmux-3 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT16__AUD5_TXC  0x130b0
				MX6QDL_PAD_DISP0_DAT18__AUD5_TXFS 0x130b0
				MX6QDL_PAD_DISP0_DAT19__AUD5_RXD  0x130b0
			>;
		};
	};

	ecspi1 {
		pinctrl_ecspi1_cs_1: ecspi1_cs_grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x80000000
			>;
		};

		pinctrl_ecspi1_1: ecspi1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1
				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0x100b1
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0x100b1
			>;
		};

		pinctrl_ecspi1_2: ecspi1grp-2 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__ECSPI1_MISO 0x100b1
				MX6QDL_PAD_KEY_ROW0__ECSPI1_MOSI 0x100b1
				MX6QDL_PAD_KEY_COL0__ECSPI1_SCLK 0x100b1
			>;
		};
	};

	ecspi3 {
		pinctrl_ecspi3_1: ecspi3grp-1 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO 0x100b1
				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI 0x100b1
				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK 0x100b1
			>;
		};
	};

	enet {
		pinctrl_enet_1: enetgrp-1 {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK      0x4001b0a8
			>;
		};

		pinctrl_enet_2: enetgrp-2 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__ENET_MDIO        0x1b0b0
				MX6QDL_PAD_KEY_COL2__ENET_MDC         0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK      0x4001b0a8
			>;
		};

		pinctrl_enet_3: enetgrp-3 {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
				MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN     0x1b0b0
			>;
		};

		pinctrl_enet_irq: enetirqgrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_6__ENET_IRQ	      0x000b1
			>;
		};
	};

	esai {
		pinctrl_esai_1: esaigrp-1 {
			fsl,pins = <
				MX6QDL_PAD_ENET_RXD0__ESAI_TX_HF_CLK 0x1b030
				MX6QDL_PAD_ENET_CRS_DV__ESAI_TX_CLK  0x1b030
				MX6QDL_PAD_ENET_RXD1__ESAI_TX_FS     0x1b030
				MX6QDL_PAD_ENET_TX_EN__ESAI_TX3_RX2  0x1b030
				MX6QDL_PAD_ENET_TXD1__ESAI_TX2_RX3   0x1b030
				MX6QDL_PAD_ENET_TXD0__ESAI_TX4_RX1   0x1b030
				MX6QDL_PAD_ENET_MDC__ESAI_TX5_RX0    0x1b030
				MX6QDL_PAD_NANDF_CS2__ESAI_TX0       0x1b030
				MX6QDL_PAD_NANDF_CS3__ESAI_TX1       0x1b030
			>;
		};

		pinctrl_esai_2: esaigrp-2 {
			fsl,pins = <
				MX6QDL_PAD_ENET_CRS_DV__ESAI_TX_CLK 0x1b030
				MX6QDL_PAD_ENET_RXD1__ESAI_TX_FS    0x1b030
				MX6QDL_PAD_ENET_TX_EN__ESAI_TX3_RX2 0x1b030
				MX6QDL_PAD_GPIO_5__ESAI_TX2_RX3     0x1b030
				MX6QDL_PAD_ENET_TXD0__ESAI_TX4_RX1  0x1b030
				MX6QDL_PAD_ENET_MDC__ESAI_TX5_RX0   0x1b030
				MX6QDL_PAD_GPIO_17__ESAI_TX0        0x1b030
				MX6QDL_PAD_NANDF_CS3__ESAI_TX1      0x1b030
				MX6QDL_PAD_ENET_MDIO__ESAI_RX_CLK   0x1b030
				MX6QDL_PAD_GPIO_9__ESAI_RX_FS       0x1b030
			>;
		};
	};

	flexcan1 {
		pinctrl_flexcan1_1: flexcan1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX 0x80000000
				MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX 0x80000000
			>;
		};

		pinctrl_flexcan1_2: flexcan1grp-2 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_7__FLEXCAN1_TX   0x80000000
				MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX 0x80000000
			>;
		};
	};

	flexcan2 {
		pinctrl_flexcan2_1: flexcan2grp-1 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX 0x80000000
				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 0x80000000
			>;
		};
	};

	gpmi-nand {
		pinctrl_gpmi_nand_1: gpmi-nand-1 {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CLE__NAND_CLE     0xb0b1
				MX6QDL_PAD_NANDF_ALE__NAND_ALE     0xb0b1
				MX6QDL_PAD_NANDF_WP_B__NAND_WP_B   0xb0b1
				MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb000
				MX6QDL_PAD_NANDF_CS0__NAND_CE0_B   0xb0b1
				MX6QDL_PAD_NANDF_CS1__NAND_CE1_B   0xb0b1
				MX6QDL_PAD_SD4_CMD__NAND_RE_B      0xb0b1
				MX6QDL_PAD_SD4_CLK__NAND_WE_B      0xb0b1
				MX6QDL_PAD_NANDF_D0__NAND_DATA00   0xb0b1
				MX6QDL_PAD_NANDF_D1__NAND_DATA01   0xb0b1
				MX6QDL_PAD_NANDF_D2__NAND_DATA02   0xb0b1
				MX6QDL_PAD_NANDF_D3__NAND_DATA03   0xb0b1
				MX6QDL_PAD_NANDF_D4__NAND_DATA04   0xb0b1
				MX6QDL_PAD_NANDF_D5__NAND_DATA05   0xb0b1
				MX6QDL_PAD_NANDF_D6__NAND_DATA06   0xb0b1
				MX6QDL_PAD_NANDF_D7__NAND_DATA07   0xb0b1
				MX6QDL_PAD_SD4_DAT0__NAND_DQS      0x00b1
			>;
		};
	};

	hdmi_hdcp {
		pinctrl_hdmi_hdcp_1: hdmihdcpgrp-1 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA 0x4001b8b1
			>;
		};

		pinctrl_hdmi_hdcp_2: hdmihdcpgrp-2 {
			fsl,pins = <
				MX6QDL_PAD_EIM_EB2__HDMI_TX_DDC_SCL 0x4001b8b1
				MX6QDL_PAD_EIM_D16__HDMI_TX_DDC_SDA 0x4001b8b1
			>;
		};

		pinctrl_hdmi_hdcp_3: hdmihdcpgrp-3 {
			fsl,pins = <
				MX6QDL_PAD_EIM_EB2__HDMI_TX_DDC_SCL  0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA 0x4001b8b1
			>;
		};
	};

	hdmi_cec {
		pinctrl_hdmi_cec_1: hdmicecgrp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_A25__HDMI_TX_CEC_LINE 0x1f8b0
			>;
		};

		pinctrl_hdmi_cec_2: hdmicecgrp-2 {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x1f8b0
			>;
		};
	};

	i2c1 {
		pinctrl_i2c1_1: i2c1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1
				MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4001b8b1
			>;
		};

		pinctrl_i2c1_2: i2c1grp-2 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
			>;
		};
	};

	i2c2 {
		pinctrl_i2c2_1: i2c2grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_EB2__I2C2_SCL 0x4001b8b1
				MX6QDL_PAD_EIM_D16__I2C2_SDA 0x4001b8b1
			>;
		};

		pinctrl_i2c2_2: i2c2grp-2 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
			>;
		};

		pinctrl_i2c2_3: i2c2grp-3 {
			fsl,pins = <
				MX6QDL_PAD_EIM_EB2__I2C2_SCL  0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
			>;
		};
	};

	i2c3 {
		pinctrl_i2c3_1: i2c3grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__I2C3_SCL 0x4001b8b1
				MX6QDL_PAD_EIM_D18__I2C3_SDA 0x4001b8b1
			>;
		};

		pinctrl_i2c3_2: i2c3grp-2 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b8b1
				MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1
			>;
		};

		pinctrl_i2c3_3: i2c3grp-3 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL  0x4001b8b1
				MX6QDL_PAD_GPIO_16__I2C3_SDA 0x4001b8b1
			>;
		};

		pinctrl_i2c3_4: i2c3grp-4 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_3__I2C3_SCL  0x4001b8b1
				MX6QDL_PAD_EIM_D18__I2C3_SDA 0x4001b8b1
			>;
		};
	};

	ipu1 {
		pinctrl_ipu1_1: ipu1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
				MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
			>;
		};

		pinctrl_ipu1_2: ipu1grp-2 { /* parallel camera */
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x80000000
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x80000000
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x80000000
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x80000000
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x80000000
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x80000000
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x80000000
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x80000000
				MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x80000000
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x80000000
				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC      0x80000000
				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC     0x80000000
			>;
		};

		pinctrl_ipu1_3: ipu1grp-3 { /* parallel port 16-bit */
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT4__IPU1_CSI0_DATA04   0x80000000
				MX6QDL_PAD_CSI0_DAT5__IPU1_CSI0_DATA05   0x80000000
				MX6QDL_PAD_CSI0_DAT6__IPU1_CSI0_DATA06   0x80000000
				MX6QDL_PAD_CSI0_DAT7__IPU1_CSI0_DATA07   0x80000000
				MX6QDL_PAD_CSI0_DAT8__IPU1_CSI0_DATA08   0x80000000
				MX6QDL_PAD_CSI0_DAT9__IPU1_CSI0_DATA09   0x80000000
				MX6QDL_PAD_CSI0_DAT10__IPU1_CSI0_DATA10  0x80000000
				MX6QDL_PAD_CSI0_DAT11__IPU1_CSI0_DATA11  0x80000000
				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12  0x80000000
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13  0x80000000
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14  0x80000000
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15  0x80000000
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16  0x80000000
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17  0x80000000
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18  0x80000000
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19  0x80000000
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK 0x80000000
				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC    0x80000000
				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC   0x80000000
			>;
		};
	};

	mlb {
		pinctrl_mlb_1: mlbgrp-1 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_3__MLB_CLK  0x71
				MX6QDL_PAD_GPIO_6__MLB_SIG  0x71
				MX6QDL_PAD_GPIO_2__MLB_DATA 0x71
			>;
		};

		pinctrl_mlb_2: mlbgrp-2 {
			fsl,pins = <
				MX6QDL_PAD_ENET_TXD1__MLB_CLK 0x80000000
				MX6QDL_PAD_GPIO_6__MLB_SIG    0x80000000
				MX6QDL_PAD_GPIO_2__MLB_DATA   0x80000000
			>;
		};
	};

	pwm1 {
		pinctrl_pwm1_1: pwm1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT3__PWM1_OUT 0x1b0b1
			>;
		};
	};

	pwm3 {
		pinctrl_pwm3_1: pwm3grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT1__PWM3_OUT 0x1b0b1
			>;
		};
	};

	spdif {
		pinctrl_spdif_1: spdifgrp-1 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__SPDIF_IN 0x1b0b0
			>;
		};

		pinctrl_spdif_2: spdifgrp-2 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_16__SPDIF_IN  0x1b0b0
				MX6QDL_PAD_GPIO_17__SPDIF_OUT 0x1b0b0
			>;
		};
	};

	uart1 {
		pinctrl_uart1_1: uart1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1
			>;
		};

		pinctrl_uart1_2: uart1grp-2 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D19__UART1_CTS_B 0x1b0b1
				MX6QDL_PAD_EIM_D20__UART1_RTS_B 0x1b0b1
			>;
		};
	};

	uart2 {
		pinctrl_uart2_1: uart2grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1
			>;
		};

		pinctrl_uart2_2: uart2grp-2 {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA 0x1b0b1
				MX6QDL_PAD_SD4_DAT5__UART2_RTS_B 0x1b0b1
				MX6QDL_PAD_SD4_DAT6__UART2_CTS_B 0x1b0b1
				MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA 0x1b0b1
			>;
		};
	};

	uart3 {
		pinctrl_uart3_1: uart3grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD4_CLK__UART3_RX_DATA 0x1b0b1
				MX6QDL_PAD_SD4_CMD__UART3_TX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D30__UART3_CTS_B   0x1b0b1
				MX6QDL_PAD_EIM_EB3__UART3_RTS_B   0x1b0b1
			>;
		};

		pinctrl_uart3dte_1: uart3dtegrp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD4_CLK__UART3_TX_DATA 0x1b0b1
				MX6QDL_PAD_SD4_CMD__UART3_RX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D30__UART3_RTS_B   0x1b0b1
				MX6QDL_PAD_EIM_EB3__UART3_CTS_B   0x1b0b1
			>;
		};

		pinctrl_uart3_2: uart3grp-2 {
		fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D23__UART3_CTS_B   0x1b0b1
				MX6QDL_PAD_EIM_EB3__UART3_RTS_B   0x1b0b1
		>;
		};
	};

	uart4 {
		pinctrl_uart4_1: uart4grp-1 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL0__UART4_TX_DATA 0x1b0b1
				MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b1
			>;
		};
	};

	uart5 {
		pinctrl_uart5_1: uart5grp-1 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__UART5_TX_DATA 0x1b0b1
				MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA 0x1b0b1
				MX6QDL_PAD_KEY_COL4__UART5_RTS_B   0x1b0b1
				MX6QDL_PAD_KEY_ROW4__UART5_CTS_B   0x1b0b1
			>;
		};

		pinctrl_uart5dte_1: uart5dtegrp-1 {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW1__UART5_TX_DATA 0x1b0b1
				MX6QDL_PAD_KEY_COL1__UART5_RX_DATA 0x1b0b1
				MX6QDL_PAD_KEY_ROW4__UART5_RTS_B   0x1b0b1
				MX6QDL_PAD_KEY_COL4__UART5_CTS_B   0x1b0b1
			>;
		};
	};

	usbotg {
		pinctrl_usbotg_1: usbotggrp-1 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059
			>;
		};

		pinctrl_usbotg_2: usbotggrp-2 {
			fsl,pins = <
				MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID 0x17059
			>;
		};
	};

	usbh2 {
		pinctrl_usbh2_1: usbh2grp-1 {
			fsl,pins = <
				MX6QDL_PAD_RGMII_TXC__USB_H2_DATA      0x40013030
				MX6QDL_PAD_RGMII_TX_CTL__USB_H2_STROBE 0x40013030
			>;
		};

		pinctrl_usbh2_2: usbh2grp-2 {
			fsl,pins = <
				MX6QDL_PAD_RGMII_TX_CTL__USB_H2_STROBE 0x40017030
			>;
		};
	};

	usbh3 {
		pinctrl_usbh3_1: usbh3grp-1 {
			fsl,pins = <
				MX6QDL_PAD_RGMII_RX_CTL__USB_H3_DATA 0x40013030
				MX6QDL_PAD_RGMII_RXC__USB_H3_STROBE  0x40013030
			>;
		};

		pinctrl_usbh3_2: usbh3grp-2 {
			fsl,pins = <
				MX6QDL_PAD_RGMII_RXC__USB_H3_STROBE 0x40017030
			>;
		};
	};

	usdhc1 {
		pinctrl_usdhc1_1: usdhc1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__SD1_CMD    0x17071
				MX6QDL_PAD_SD1_CLK__SD1_CLK    0x10071
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0 0x17071
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1 0x17071
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2 0x17071
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3 0x17071
			>;
		};
	};

	usdhc2 {
		pinctrl_usdhc2_1: usdhc2grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
				MX6QDL_PAD_NANDF_D4__SD2_DATA4 0x17059
				MX6QDL_PAD_NANDF_D5__SD2_DATA5 0x17059
				MX6QDL_PAD_NANDF_D6__SD2_DATA6 0x17059
				MX6QDL_PAD_NANDF_D7__SD2_DATA7 0x17059
			>;
		};

		pinctrl_usdhc2_2: usdhc2grp-2 {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
			>;
		};
	};

	usdhc3 {
		pinctrl_usdhc3_1: usdhc3grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD    0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK    0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
				MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x17059
				MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x17059
				MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x17059
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x17059
			>;
		};

		pinctrl_usdhc3_1_100mhz: usdhc3grp-1-100mhz { /* 100Mhz */
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170B9
				MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100B9
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170B9
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170B9
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170B9
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170B9
				MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x170B9
				MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x170B9
				MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x170B9
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x170B9
			>;
		};

		pinctrl_usdhc3_1_200mhz: usdhc3grp-1-200mhz { /* 200Mhz */
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170F9
				MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100F9
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170F9
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170F9
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170F9
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170F9
				MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x170F9
				MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x170F9
				MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x170F9
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x170F9
			>;
		};

		pinctrl_usdhc3_2: usdhc3grp-2 {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD    0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK    0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
			>;
		};
	};

	usdhc4 {
		pinctrl_usdhc4_1: usdhc4grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD    0x17059
				MX6QDL_PAD_SD4_CLK__SD4_CLK    0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
				MX6QDL_PAD_SD4_DAT4__SD4_DATA4 0x17059
				MX6QDL_PAD_SD4_DAT5__SD4_DATA5 0x17059
				MX6QDL_PAD_SD4_DAT6__SD4_DATA6 0x17059
				MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x17059
			>;
		};

		pinctrl_usdhc4_2: usdhc4grp-2 {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD    0x17059
				MX6QDL_PAD_SD4_CLK__SD4_CLK    0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
			>;
		};
	};

	weim {
		pinctrl_weim_cs0_1: weim_cs0grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_CS0__EIM_CS0_B   0xb0b1
			>;
		};

		pinctrl_weim_nor_1: weim_norgrp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_OE__EIM_OE_B     0xb0b1
				MX6QDL_PAD_EIM_RW__EIM_RW       0xb0b1
				MX6QDL_PAD_EIM_WAIT__EIM_WAIT_B 0xb060
				/* data */
				MX6QDL_PAD_EIM_D16__EIM_DATA16 0x1b0b0
				MX6QDL_PAD_EIM_D17__EIM_DATA17 0x1b0b0
				MX6QDL_PAD_EIM_D18__EIM_DATA18 0x1b0b0
				MX6QDL_PAD_EIM_D19__EIM_DATA19 0x1b0b0
				MX6QDL_PAD_EIM_D20__EIM_DATA20 0x1b0b0
				MX6QDL_PAD_EIM_D21__EIM_DATA21 0x1b0b0
				MX6QDL_PAD_EIM_D22__EIM_DATA22 0x1b0b0
				MX6QDL_PAD_EIM_D23__EIM_DATA23 0x1b0b0
				MX6QDL_PAD_EIM_D24__EIM_DATA24 0x1b0b0
				MX6QDL_PAD_EIM_D25__EIM_DATA25 0x1b0b0
				MX6QDL_PAD_EIM_D26__EIM_DATA26 0x1b0b0
				MX6QDL_PAD_EIM_D27__EIM_DATA27 0x1b0b0
				MX6QDL_PAD_EIM_D28__EIM_DATA28 0x1b0b0
				MX6QDL_PAD_EIM_D29__EIM_DATA29 0x1b0b0
				MX6QDL_PAD_EIM_D30__EIM_DATA30 0x1b0b0
				MX6QDL_PAD_EIM_D31__EIM_DATA31 0x1b0b0
				/* address */
				MX6QDL_PAD_EIM_A23__EIM_ADDR23 0xb0b1
				MX6QDL_PAD_EIM_A22__EIM_ADDR22 0xb0b1
				MX6QDL_PAD_EIM_A21__EIM_ADDR21 0xb0b1
				MX6QDL_PAD_EIM_A20__EIM_ADDR20 0xb0b1
				MX6QDL_PAD_EIM_A19__EIM_ADDR19 0xb0b1
				MX6QDL_PAD_EIM_A18__EIM_ADDR18 0xb0b1
				MX6QDL_PAD_EIM_A17__EIM_ADDR17 0xb0b1
				MX6QDL_PAD_EIM_A16__EIM_ADDR16 0xb0b1
				MX6QDL_PAD_EIM_DA15__EIM_AD15  0xb0b1
				MX6QDL_PAD_EIM_DA14__EIM_AD14  0xb0b1
				MX6QDL_PAD_EIM_DA13__EIM_AD13  0xb0b1
				MX6QDL_PAD_EIM_DA12__EIM_AD12  0xb0b1
				MX6QDL_PAD_EIM_DA11__EIM_AD11  0xb0b1
				MX6QDL_PAD_EIM_DA10__EIM_AD10  0xb0b1
				MX6QDL_PAD_EIM_DA9__EIM_AD09   0xb0b1
				MX6QDL_PAD_EIM_DA8__EIM_AD08   0xb0b1
				MX6QDL_PAD_EIM_DA7__EIM_AD07   0xb0b1
				MX6QDL_PAD_EIM_DA6__EIM_AD06   0xb0b1
				MX6QDL_PAD_EIM_DA5__EIM_AD05   0xb0b1
				MX6QDL_PAD_EIM_DA4__EIM_AD04   0xb0b1
				MX6QDL_PAD_EIM_DA3__EIM_AD03   0xb0b1
				MX6QDL_PAD_EIM_DA2__EIM_AD02   0xb0b1
				MX6QDL_PAD_EIM_DA1__EIM_AD01   0xb0b1
				MX6QDL_PAD_EIM_DA0__EIM_AD00   0xb0b1
			>;
		};
	};

	imx6qdl-edm1-cf {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_0__CCM_CLKO1     	0x130b0
				MX6QDL_PAD_EIM_D22__USB_OTG_PWR		0x80000000	/* USB Power Enable */
				MX6QDL_PAD_GPIO_2__GPIO1_IO02		0x80000000	/* USDHC1 CD */
				MX6QDL_PAD_GPIO_0__CCM_CLKO1		0x000b0		/* SGTL5000 sys_mclk */
				MX6QDL_PAD_GPIO_6__GPIO1_IO06		0x0b0b0		/* ov5640 mipi powerdown */
				MX6QDL_PAD_GPIO_3__CCM_CLKO2		0x000b0		/* ov5640 mclk */
				MX6QDL_PAD_EIM_D29__GPIO3_IO29   	0x80000000
				MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21	0x80000000	/* bluetooth-on */
				MX6QDL_PAD_CSI0_DAT12__GPIO5_IO30	0x80000000	/* bluetooth-reg-on */
				MX6QDL_PAD_ENET_TXD0__GPIO1_IO30	0x80000000	/* bluetooth-wake */
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20     0x80000000	/* bluetooth-host-wake */
				MX6QDL_PAD_CSI0_DAT13__GPIO5_IO31	0x0f0b0		/* wifi-ref-on */
				MX6QDL_PAD_CSI0_DAT14__GPIO6_IO00	0x0f0b0		/* wifi-rst-n */
				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26	0x000b0		/* wifi-reg-on */
				MX6QDL_PAD_ENET_TXD1__GPIO1_IO29	0x80000000	/* wifi-host-wake */
			>;
		};

	        pinctrl_spdif: spdifgrp {
	                fsl,pins = <
				MX6QDL_PAD_ENET_RXD0__SPDIF_OUT                 0x1b0b0
			>;
	        };
	};
	gpio {
		pinctrl_gpio: gpiogrp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT19__GPIO6_IO05  0x4001b0b5 /* GPIO6_05 EDM pin 255 */
				MX6QDL_PAD_CSI0_DAT16__GPIO6_IO02  0x4001b0b5 /* GPIO6_02 EDM pin 256 */
				MX6QDL_PAD_CSI0_DAT18__GPIO6_IO04  0x4001b0b5 /* GPIO6_04 EDM pin 258 */
				MX6QDL_PAD_EIM_D27__GPIO3_IO27     0x4001b0b5 /* GPIO3_27 EDM pin 259 */
				MX6QDL_PAD_EIM_D26__GPIO3_IO26     0x4001b0b5 /* GPIO3_26 EDM pin 260 */
				MX6QDL_PAD_EIM_BCLK__GPIO6_IO31    0x4001b0b5 /* GPIO3_31 EDM pin 261 */
				MX6QDL_PAD_CSI0_DAT17__GPIO6_IO03  0x4001b0b5 /* GPIO6_03 EDM pin 262 */
				MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24  0x4001b0b5 /* GPIO1_24 EDM pin 263 */
				MX6QDL_PAD_GPIO_19__GPIO4_IO05     0x4001b0b5 /* GPIO1_05 EDM touch irq */
				MX6QDL_PAD_SD3_RST__GPIO7_IO08     0x4001b0b5 /* GPIO7_08 EDM touch irq */
			>;
		};
	};
	pwm4 {
		pinctrl_pwm4_1: pwm4grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT2__PWM4_OUT 0x1b0b1
			>;
		};
	};

	pcie-reset {
		pinctrl_pcie_reset: pciegrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D31__GPIO3_IO31 0x130b0			/* PCIE_nRST */
			>;
		};
	};
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1_1>;
	trx-stby-gpio = <&gpio7 13 0>;
	status = "disabled";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2_1>;
	trx-stby-gpio = <&gpio1 7 0>;
	status = "disabled";
};

&ldb {
	status = "okay";
	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <24>;
		primary;
		status = "okay";

		display-timings {
			native-mode = <&timing0>;
			timing0: hj070na {
				clock-frequency = <51000000>;
				hactive = <1024>;
				vactive = <600>;
				hback-porch = <90>;
				hfront-porch = <120>;
				vback-porch = <1>;
				vfront-porch = <1>;
				hsync-len = <100>;
				vsync-len = <33>;
			};
		};
	};
};

&mipi_csi {
	ipu_id = <0>;
	csi_id = <0>;
	v_channel = <0>;
	lanes = <2>;
	status = "okay";
};

&pcie {
	pinctrl-0 = <&pinctrl_pcie_reset>;
	reset-gpio = <&gpio3 31 0>;
	status = "okay";
};

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3_1>;
	status = "okay";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4_1>;
	status = "okay";
};

&spdif {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_spdif>;
	assigned-clocks = <&clks IMX6QDL_CLK_SPDIF_SEL>,
			  <&clks IMX6QDL_CLK_SPDIF_PODF>;
	assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_PFD3_454M>;
	assigned-clock-rates = <0>, <227368421>;
	status = "okay";
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1_2>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2_2>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart3_2>;
        fsl,uart-has-rtscts;
        status = "okay";
};

&usbh1 {
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg_1>;
	disable-over-current;
	dr_mode = "otg";
	status = "okay";
};

&usdhc1 {  /* Baseboard microSD slot */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1_1>;
	bus-width = <4>;
	vmmc-supply = <&reg_3p3v>;
	cd-gpios = <&gpio1 2 0>;
	status = "okay";
};

&usdhc2 {  /* Broadcom Wifi/BT  */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2_2>;
	bus-width = <4>;
	//non-removable;
	vmmc-supply = <&reg_3p3v>;
	keep-power-in-suspend;
	status = "okay";
};

&usdhc3 { /* Module i-Nand */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3_1>;
	bus-width = <8>;
	non-removable;
	vmmc-supply = <&reg_3p3v>;
	status = "okay";
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio2 30 0>; /* EIM_EB2 */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1_1>;
	status = "okay";

	ads7846@0 {
		reg = <0>;	/* CS0 */
		compatible = "ti,ads7846";
		interrupt-parent = <&gpio4>;
		interrupts = <5 0>;
		spi-max-frequency = <1000000>;
		pendown-gpio = <&gpio4 5 0>; /* GPIO_19 */
		vcc-supply = <&reg_3v3on>;

		ti,x-min = /bits/ 16 <0>;
		ti,x-max = /bits/ 16 <4095>;
		ti,y-min = /bits/ 16 <0>;
		ti,y-max = /bits/ 16 <4095>;
		ti,pressure-max = /bits/ 16 <1024>;
		ti,x-plate-ohms = /bits/ 16 <90>;
		ti,y-plate-ohms = /bits/ 16 <90>;
		ti,debounce-max = /bits/ 16 <70>;
		ti,debounce-tol = /bits/ 16 <3>;
		ti,debounce-rep = /bits/ 16 <2>;
		ti,settle-delay-usec = /bits/ 16 <150>;

		linux,wakeup;
	};
};
