<stg><name>sliding_window_line_</name>


<trans_list>

<trans id="408" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_4_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_4_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_4_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_4_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_4_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_3_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_3_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_3_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_3_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_3_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_2_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_2_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_2_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_2_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_2_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_1_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_1_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_1_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_1_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_1_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_0_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_0_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_0_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_0_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecInterface(i16* %frame_buffer_0_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
:26  %line_buffer_0_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="line_buffer_0_V_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecInterface(i16* %line_buffer_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
:28  %line_buffer_1_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="line_buffer_1_V_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecInterface(i16* %line_buffer_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
:30  %line_buffer_2_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="line_buffer_2_V_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecInterface(i16* %line_buffer_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="64">
<![CDATA[
:32  %line_buffer_3_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="line_buffer_3_V_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecInterface(i16* %line_buffer_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="64">
<![CDATA[
:34  %window_buffer_0_0_s = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="window_buffer_0_0_s"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_0_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="64">
<![CDATA[
:36  %window_buffer_0_1_s = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="window_buffer_0_1_s"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_0_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="64">
<![CDATA[
:38  %window_buffer_0_2_s = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="window_buffer_0_2_s"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_0_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="64">
<![CDATA[
:40  %window_buffer_0_3_s = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="window_buffer_0_3_s"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_0_3_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
:42  %window_buffer_1_0_s = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="window_buffer_1_0_s"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_1_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="64">
<![CDATA[
:44  %window_buffer_1_1_s = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="window_buffer_1_1_s"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_1_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="64">
<![CDATA[
:46  %window_buffer_1_2_s = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="window_buffer_1_2_s"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_1_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="64">
<![CDATA[
:48  %window_buffer_1_3_s = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="window_buffer_1_3_s"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_1_3_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="64">
<![CDATA[
:50  %window_buffer_2_0_s = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="window_buffer_2_0_s"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:51  call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_2_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="64">
<![CDATA[
:52  %window_buffer_2_1_s = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="window_buffer_2_1_s"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:53  call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_2_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="64">
<![CDATA[
:54  %window_buffer_2_2_s = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="window_buffer_2_2_s"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:55  call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_2_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="64">
<![CDATA[
:56  %window_buffer_2_3_s = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="window_buffer_2_3_s"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:57  call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_2_3_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="64">
<![CDATA[
:58  %window_buffer_3_0_s = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="window_buffer_3_0_s"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:59  call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_3_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="64">
<![CDATA[
:60  %window_buffer_3_1_s = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="window_buffer_3_1_s"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:61  call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_3_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="64">
<![CDATA[
:62  %window_buffer_3_2_s = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="window_buffer_3_2_s"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:63  call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_3_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="64">
<![CDATA[
:64  %window_buffer_3_3_s = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="window_buffer_3_3_s"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:65  call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_3_3_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="64">
<![CDATA[
:66  %window_buffer_4_0_s = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="window_buffer_4_0_s"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:67  call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_4_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="64">
<![CDATA[
:68  %window_buffer_4_1_s = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="window_buffer_4_1_s"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:69  call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_4_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="64">
<![CDATA[
:70  %window_buffer_4_2_s = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="window_buffer_4_2_s"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:71  call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_4_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="64">
<![CDATA[
:72  %window_buffer_4_3_s = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="window_buffer_4_3_s"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:73  call void (...)* @_ssdm_op_SpecInterface(i16* %window_buffer_4_3_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="64">
<![CDATA[
:74  %frame_cache_0_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_0_0_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="64">
<![CDATA[
:75  %frame_cache_0_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_0_1_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="64">
<![CDATA[
:76  %frame_cache_0_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_0_2_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="64">
<![CDATA[
:77  %frame_cache_0_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_0_3_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="64">
<![CDATA[
:78  %frame_cache_0_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_0_4_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="64">
<![CDATA[
:79  %frame_cache_1_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_1_0_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="64">
<![CDATA[
:80  %frame_cache_1_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_1_1_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="64">
<![CDATA[
:81  %frame_cache_1_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_1_2_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="64">
<![CDATA[
:82  %frame_cache_1_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_1_3_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="64">
<![CDATA[
:83  %frame_cache_1_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_1_4_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="64">
<![CDATA[
:84  %frame_cache_2_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_2_0_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="64">
<![CDATA[
:85  %frame_cache_2_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_2_1_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="64">
<![CDATA[
:86  %frame_cache_2_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_2_2_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="64">
<![CDATA[
:87  %frame_cache_2_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_2_3_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="64">
<![CDATA[
:88  %frame_cache_2_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_2_4_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="64">
<![CDATA[
:89  %frame_cache_3_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_3_0_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="64">
<![CDATA[
:90  %frame_cache_3_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_3_1_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="64">
<![CDATA[
:91  %frame_cache_3_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_3_2_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="64">
<![CDATA[
:92  %frame_cache_3_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_3_3_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="64">
<![CDATA[
:93  %frame_cache_3_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_3_4_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="64">
<![CDATA[
:94  %frame_cache_4_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_4_0_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="64">
<![CDATA[
:95  %frame_cache_4_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_4_1_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="64">
<![CDATA[
:96  %frame_cache_4_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_4_2_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="64">
<![CDATA[
:97  %frame_cache_4_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_4_3_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="64">
<![CDATA[
:98  %frame_cache_4_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="frame_cache_4_4_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
:99  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %0 ], [ false, %batch_row_col_channel_loop_end ], [ true, %15 ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
rewind_header:1  %i_03 = phi i10 [ 0, %0 ], [ %i, %batch_row_col_channel_loop_end ], [ 0, %15 ]

]]></Node>
<StgValue><ssdm name="i_03"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:2  %loops_0_0_1_02 = phi i5 [ 0, %0 ], [ %select_ln891_9, %batch_row_col_channel_loop_end ], [ 0, %15 ]

]]></Node>
<StgValue><ssdm name="loops_0_0_1_02"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:3  %loops_0_1_01 = phi i5 [ 0, %0 ], [ %select_ln891, %batch_row_col_channel_loop_end ], [ 0, %15 ]

]]></Node>
<StgValue><ssdm name="loops_0_1_01"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:4  br i1 %do_init, label %rewind_init, label %batch_row_col_channel_loop_begin

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
batch_row_col_channel_loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
batch_row_col_channel_loop_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
batch_row_col_channel_loop_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str57) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln84"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="2" op_0_bw="5">
<![CDATA[
batch_row_col_channel_loop_begin:3  %trunc_ln177 = trunc i5 %loops_0_1_01 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln177"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
batch_row_col_channel_loop_begin:4  %icmp_ln101 = icmp ugt i5 %loops_0_1_01, -5

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
batch_row_col_channel_loop_begin:5  %icmp_ln107 = icmp ugt i5 %loops_0_0_1_02, -5

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
batch_row_col_channel_loop_begin:6  %or_ln107 = or i1 %icmp_ln101, %icmp_ln107

]]></Node>
<StgValue><ssdm name="or_ln107"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
batch_row_col_channel_loop_begin:7  %i = add i10 1, %i_03

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
batch_row_col_channel_loop_begin:8  br i1 %or_ln107, label %_ZN8ap_fixedILi16ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit13, label %1

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_V_129 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_129"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN8ap_fixedILi16ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit13:1  %tmp_6 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %loops_0_1_01, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit13:2  %icmp_ln115 = icmp eq i3 %tmp_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit13:3  br i1 %icmp_ln115, label %2, label %11

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %icmp_ln136 = icmp eq i5 %loops_0_1_01, 4

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_8 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %loops_0_0_1_02, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln136_1 = icmp eq i3 %tmp_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln136_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %and_ln136 = and i1 %icmp_ln136, %icmp_ln136_1

]]></Node>
<StgValue><ssdm name="and_ln136"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %and_ln136, label %12, label %.preheader217.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader217.preheader.0:49  %icmp_ln170 = icmp eq i5 %loops_0_1_01, -5

]]></Node>
<StgValue><ssdm name="icmp_ln170"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader217.preheader.0:50  %icmp_ln170_1 = icmp eq i5 %loops_0_0_1_02, -5

]]></Node>
<StgValue><ssdm name="icmp_ln170_1"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader217.preheader.0:51  %and_ln170 = and i1 %icmp_ln170, %icmp_ln170_1

]]></Node>
<StgValue><ssdm name="and_ln170"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader217.preheader.0:52  br i1 %and_ln170, label %.loopexit215, label %.preheader213.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit215:0  br i1 %icmp_ln170, label %.preheader.preheader.0, label %.preheader211.0

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="5">
<![CDATA[
:0  %trunc_ln203_2 = trunc i5 %loops_0_0_1_02 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln203_2"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:1  switch i3 %trunc_ln203_2, label %branch70 [
    i3 0, label %branch67
    i3 1, label %branch68
    i3 2, label %branch69
  ]

]]></Node>
<StgValue><ssdm name="switch_ln137"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="2" op_0_bw="5">
<![CDATA[
:1  %trunc_ln177_1 = trunc i5 %loops_0_0_1_02 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln177_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:2  switch i2 %trunc_ln177_1, label %branch41 [
    i2 0, label %branch38
    i2 1, label %branch39
    i2 -2, label %branch40
  ]

]]></Node>
<StgValue><ssdm name="switch_ln142"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %batch_row_col_channel_loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_7 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %loops_0_0_1_02, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln117 = icmp eq i3 %tmp_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln117, label %3, label %8

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:0  switch i2 %trunc_ln177, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]

]]></Node>
<StgValue><ssdm name="switch_ln130"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="3" op_0_bw="5">
<![CDATA[
:0  %trunc_ln203 = trunc i5 %loops_0_1_01 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="3" op_0_bw="5">
<![CDATA[
:1  %trunc_ln203_1 = trunc i5 %loops_0_0_1_02 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln203_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:2  switch i3 %trunc_ln203, label %branch16 [
    i3 0, label %branch13
    i3 1, label %branch14
    i3 2, label %branch15
  ]

]]></Node>
<StgValue><ssdm name="switch_ln118"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
branch15:0  switch i3 %trunc_ln203_1, label %branch55 [
    i3 0, label %branch52
    i3 1, label %branch53
    i3 2, label %branch54
  ]

]]></Node>
<StgValue><ssdm name="switch_ln118"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
branch15587:0  br label %4

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
branch14:0  switch i3 %trunc_ln203_1, label %branch50 [
    i3 0, label %branch47
    i3 1, label %branch48
    i3 2, label %branch49
  ]

]]></Node>
<StgValue><ssdm name="switch_ln118"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
branch14550:0  br label %4

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
branch13:0  switch i3 %trunc_ln203_1, label %branch45 [
    i3 0, label %branch42
    i3 1, label %branch43
    i3 2, label %branch44
  ]

]]></Node>
<StgValue><ssdm name="switch_ln118"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch13513:0  br label %4

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
branch16:0  switch i3 %trunc_ln203_1, label %branch60 [
    i3 0, label %branch57
    i3 1, label %branch58
    i3 2, label %branch59
  ]

]]></Node>
<StgValue><ssdm name="switch_ln118"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
branch16624:0  br label %4

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="2" op_0_bw="5">
<![CDATA[
:0  %trunc_ln177_2 = trunc i5 %loops_0_0_1_02 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln177_2"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:1  switch i3 %trunc_ln203, label %branch11 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch10:0  switch i2 %trunc_ln177_2, label %branch29 [
    i2 0, label %branch26
    i2 1, label %branch27
    i2 -2, label %branch28
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
branch10417:0  br label %5

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch9:0  switch i2 %trunc_ln177_2, label %branch25 [
    i2 0, label %branch22
    i2 1, label %branch23
    i2 -2, label %branch24
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch9387:0  br label %5

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch8:0  switch i2 %trunc_ln177_2, label %branch21 [
    i2 0, label %branch18
    i2 1, label %branch19
    i2 -2, label %branch20
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
branch8357:0  br label %5

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch11:0  switch i2 %trunc_ln177_2, label %branch33 [
    i2 0, label %branch30
    i2 1, label %branch31
    i2 -2, label %branch32
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
branch11447:0  br label %5

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %icmp_ln123 = icmp eq i5 %loops_0_1_01, 0

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln123, label %._crit_edge, label %6

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %trunc_ln177, label %branch6 [
    i2 1, label %branch4
    i2 -2, label %branch5
  ]

]]></Node>
<StgValue><ssdm name="switch_ln124"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %10

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %batch_row_col_channel_loop_end

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
batch_row_col_channel_loop_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str24, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
batch_row_col_channel_loop_end:1  %icmp_ln891 = icmp ugt i5 %loops_0_0_1_02, -6

]]></Node>
<StgValue><ssdm name="icmp_ln891"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
batch_row_col_channel_loop_end:2  %icmp_ln891_3 = icmp ugt i5 %loops_0_1_01, -6

]]></Node>
<StgValue><ssdm name="icmp_ln891_3"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
batch_row_col_channel_loop_end:3  %loops_impl_next_i_s = add i5 %loops_0_1_01, 1

]]></Node>
<StgValue><ssdm name="loops_impl_next_i_s"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
batch_row_col_channel_loop_end:4  %select_ln206 = select i1 %icmp_ln891_3, i5 0, i5 %loops_impl_next_i_s

]]></Node>
<StgValue><ssdm name="select_ln206"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
batch_row_col_channel_loop_end:5  %loops_impl_next_ne = add i5 %loops_0_0_1_02, 1

]]></Node>
<StgValue><ssdm name="loops_impl_next_ne"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
batch_row_col_channel_loop_end:6  %select_ln891 = select i1 %icmp_ln891, i5 %select_ln206, i5 %loops_0_1_01

]]></Node>
<StgValue><ssdm name="select_ln891"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
batch_row_col_channel_loop_end:7  %select_ln891_9 = select i1 %icmp_ln891, i5 0, i5 %loops_impl_next_ne

]]></Node>
<StgValue><ssdm name="select_ln891_9"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
batch_row_col_channel_loop_end:8  %icmp_ln81 = icmp eq i10 %i_03, -241

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
batch_row_col_channel_loop_end:9  %empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
batch_row_col_channel_loop_end:10  br i1 %icmp_ln81, label %15, label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:0  %empty_129 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @line_buffer_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 29, i32 29, i16* %line_buffer_0_V_V, i16* %line_buffer_0_V_V)

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:1  %empty_130 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @line_buffer_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 29, i32 29, i16* %line_buffer_1_V_V, i16* %line_buffer_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:2  %empty_131 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @line_buffer_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 29, i32 29, i16* %line_buffer_2_V_V, i16* %line_buffer_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:3  %empty_132 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @line_buffer_LF_3_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 29, i32 29, i16* %line_buffer_3_V_V, i16* %line_buffer_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:4  %empty_133 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_0_N_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_0_0_s, i16* %window_buffer_0_0_s)

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:5  %empty_134 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_0_N_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_0_1_s, i16* %window_buffer_0_1_s)

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:6  %empty_135 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_0_N_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_0_2_s, i16* %window_buffer_0_2_s)

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:7  %empty_136 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_0_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_0_3_s, i16* %window_buffer_0_3_s)

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:8  %empty_137 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_1_N_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_1_0_s, i16* %window_buffer_1_0_s)

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:9  %empty_138 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_1_N_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_1_1_s, i16* %window_buffer_1_1_s)

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:10  %empty_139 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_1_N_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_1_2_s, i16* %window_buffer_1_2_s)

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:11  %empty_140 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_1_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_1_3_s, i16* %window_buffer_1_3_s)

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:12  %empty_141 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_2_N_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_2_0_s, i16* %window_buffer_2_0_s)

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:13  %empty_142 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_2_N_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_2_1_s, i16* %window_buffer_2_1_s)

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:14  %empty_143 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_2_N_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_2_2_s, i16* %window_buffer_2_2_s)

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:15  %empty_144 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_2_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_2_3_s, i16* %window_buffer_2_3_s)

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:16  %empty_145 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_3_N_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_3_0_s, i16* %window_buffer_3_0_s)

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:17  %empty_146 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_3_N_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_3_1_s, i16* %window_buffer_3_1_s)

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:18  %empty_147 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_3_N_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_3_2_s, i16* %window_buffer_3_2_s)

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:19  %empty_148 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_3_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_3_3_s, i16* %window_buffer_3_3_s)

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:20  %empty_149 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_4_N_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_4_0_s, i16* %window_buffer_4_0_s)

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:21  %empty_150 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_4_N_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_4_1_s, i16* %window_buffer_4_1_s)

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:22  %empty_151 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_4_N_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_4_2_s, i16* %window_buffer_4_2_s)

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
rewind_init:23  %empty_152 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @window_buffer_LF_4_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %window_buffer_4_3_s, i16* %window_buffer_4_3_s)

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
rewind_init:24  call void (...)* @_ssdm_op_SpecMemCore(i16* %line_buffer_0_V_V, i16* %line_buffer_1_V_V, i16* %line_buffer_2_V_V, i16* %line_buffer_3_V_V, [1 x i8]* @p_str57, [10 x i8]* @p_str2581, [1 x i8]* @p_str57, i32 -1, [1 x i8]* @p_str57, [1 x i8]* @p_str57, [1 x i8]* @p_str57, [1 x i8]* @p_str57, [1 x i8]* @p_str57)

]]></Node>
<StgValue><ssdm name="specmemcore_ln63"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
rewind_init:25  call void (...)* @_ssdm_op_SpecMemCore(i16* %window_buffer_0_0_s, i16* %window_buffer_0_1_s, i16* %window_buffer_0_2_s, i16* %window_buffer_0_3_s, i16* %window_buffer_1_0_s, i16* %window_buffer_1_1_s, i16* %window_buffer_1_2_s, i16* %window_buffer_1_3_s, i16* %window_buffer_2_0_s, i16* %window_buffer_2_1_s, i16* %window_buffer_2_2_s, i16* %window_buffer_2_3_s, i16* %window_buffer_3_0_s, i16* %window_buffer_3_1_s, i16* %window_buffer_3_2_s, i16* %window_buffer_3_3_s, i16* %window_buffer_4_0_s, i16* %window_buffer_4_1_s, i16* %window_buffer_4_2_s, i16* %window_buffer_4_3_s, [1 x i8]* @p_str57, [10 x i8]* @p_str2581, [1 x i8]* @p_str57, i32 -1, [1 x i8]* @p_str57, [1 x i8]* @p_str57, [1 x i8]* @p_str57, [1 x i8]* @p_str57, [1 x i8]* @p_str57)

]]></Node>
<StgValue><ssdm name="specmemcore_ln68"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:26  br label %batch_row_col_channel_loop_begin

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit13:0  %tmp_V_123 = phi i16 [ %tmp_V_129, %1 ], [ 0, %batch_row_col_channel_loop_begin ]

]]></Node>
<StgValue><ssdm name="tmp_V_123"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:0  %tmp_V_124 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_0_0_s)

]]></Node>
<StgValue><ssdm name="tmp_V_124"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:1  store i16 %tmp_V_124, i16* %frame_cache_0_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:2  %tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_0_1_s)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:3  store i16 %tmp_V, i16* %frame_cache_0_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:4  %tmp_V_104 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_0_2_s)

]]></Node>
<StgValue><ssdm name="tmp_V_104"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:5  store i16 %tmp_V_104, i16* %frame_cache_0_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:6  %tmp_V_105 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_0_3_s)

]]></Node>
<StgValue><ssdm name="tmp_V_105"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:7  store i16 %tmp_V_105, i16* %frame_cache_0_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:8  %tmp_V_125 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_1_0_s)

]]></Node>
<StgValue><ssdm name="tmp_V_125"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:9  store i16 %tmp_V_125, i16* %frame_cache_1_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:10  %tmp_V_107 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_1_1_s)

]]></Node>
<StgValue><ssdm name="tmp_V_107"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:11  store i16 %tmp_V_107, i16* %frame_cache_1_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:12  %tmp_V_108 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_1_2_s)

]]></Node>
<StgValue><ssdm name="tmp_V_108"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:13  store i16 %tmp_V_108, i16* %frame_cache_1_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:14  %tmp_V_109 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_1_3_s)

]]></Node>
<StgValue><ssdm name="tmp_V_109"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:15  store i16 %tmp_V_109, i16* %frame_cache_1_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:16  %tmp_V_126 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_2_0_s)

]]></Node>
<StgValue><ssdm name="tmp_V_126"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:17  store i16 %tmp_V_126, i16* %frame_cache_2_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:18  %tmp_V_111 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_2_1_s)

]]></Node>
<StgValue><ssdm name="tmp_V_111"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:19  store i16 %tmp_V_111, i16* %frame_cache_2_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:20  %tmp_V_112 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_2_2_s)

]]></Node>
<StgValue><ssdm name="tmp_V_112"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:21  store i16 %tmp_V_112, i16* %frame_cache_2_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:22  %tmp_V_113 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_2_3_s)

]]></Node>
<StgValue><ssdm name="tmp_V_113"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:23  store i16 %tmp_V_113, i16* %frame_cache_2_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:24  %tmp_V_127 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_3_0_s)

]]></Node>
<StgValue><ssdm name="tmp_V_127"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:25  store i16 %tmp_V_127, i16* %frame_cache_3_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:26  %tmp_V_115 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_3_1_s)

]]></Node>
<StgValue><ssdm name="tmp_V_115"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:27  store i16 %tmp_V_115, i16* %frame_cache_3_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:28  %tmp_V_116 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_3_2_s)

]]></Node>
<StgValue><ssdm name="tmp_V_116"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:29  store i16 %tmp_V_116, i16* %frame_cache_3_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:30  %tmp_V_117 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_3_3_s)

]]></Node>
<StgValue><ssdm name="tmp_V_117"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:31  store i16 %tmp_V_117, i16* %frame_cache_3_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:32  %tmp_V_128 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_4_0_s)

]]></Node>
<StgValue><ssdm name="tmp_V_128"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:33  store i16 %tmp_V_128, i16* %frame_cache_4_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:34  %tmp_V_119 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_4_1_s)

]]></Node>
<StgValue><ssdm name="tmp_V_119"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:35  store i16 %tmp_V_119, i16* %frame_cache_4_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:36  %tmp_V_120 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_4_2_s)

]]></Node>
<StgValue><ssdm name="tmp_V_120"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:37  store i16 %tmp_V_120, i16* %frame_cache_4_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:38  %tmp_V_121 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %window_buffer_4_3_s)

]]></Node>
<StgValue><ssdm name="tmp_V_121"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:39  store i16 %tmp_V_121, i16* %frame_cache_4_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:40  %tmp_V_106 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %line_buffer_0_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_106"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:41  store i16 %tmp_V_106, i16* %frame_cache_0_4_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:42  %tmp_V_110 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %line_buffer_1_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_110"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:43  store i16 %tmp_V_110, i16* %frame_cache_1_4_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:44  %tmp_V_114 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %line_buffer_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_114"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:45  store i16 %tmp_V_114, i16* %frame_cache_2_4_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:46  %tmp_V_118 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %line_buffer_3_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_118"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:47  store i16 %tmp_V_118, i16* %frame_cache_3_4_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader217.preheader.0:48  store i16 %tmp_V_123, i16* %frame_cache_4_4_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader213.preheader.0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_0_0_s, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader213.preheader.0:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_0_1_s, i16 %tmp_V_104)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader213.preheader.0:2  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_0_2_s, i16 %tmp_V_105)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader213.preheader.0:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_0_3_s, i16 %tmp_V_106)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader213.preheader.0:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_1_0_s, i16 %tmp_V_107)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader213.preheader.0:5  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_1_1_s, i16 %tmp_V_108)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader213.preheader.0:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_1_2_s, i16 %tmp_V_109)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader213.preheader.0:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_1_3_s, i16 %tmp_V_110)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader213.preheader.0:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_2_0_s, i16 %tmp_V_111)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader213.preheader.0:9  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_2_1_s, i16 %tmp_V_112)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader213.preheader.0:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_2_2_s, i16 %tmp_V_113)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader213.preheader.0:11  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_2_3_s, i16 %tmp_V_114)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader213.preheader.0:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_3_0_s, i16 %tmp_V_115)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader213.preheader.0:13  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_3_1_s, i16 %tmp_V_116)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader213.preheader.0:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_3_2_s, i16 %tmp_V_117)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader213.preheader.0:15  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_3_3_s, i16 %tmp_V_118)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader213.preheader.0:16  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_4_0_s, i16 %tmp_V_119)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader213.preheader.0:17  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_4_1_s, i16 %tmp_V_120)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader213.preheader.0:18  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_4_2_s, i16 %tmp_V_121)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader213.preheader.0:19  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_4_3_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
.preheader213.preheader.0:20  br label %.loopexit215

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader211.0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_0_V_V, i16 %tmp_V_110)

]]></Node>
<StgValue><ssdm name="write_ln183"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader211.0:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_1_V_V, i16 %tmp_V_114)

]]></Node>
<StgValue><ssdm name="write_ln183"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader211.0:2  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_2_V_V, i16 %tmp_V_118)

]]></Node>
<StgValue><ssdm name="write_ln183"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader211.0:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_3_V_V, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln183"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
<literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
.preheader211.0:4  br label %.preheader.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_0_0_V_V, i16 %tmp_V_124)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_0_1_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:2  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_0_2_V_V, i16 %tmp_V_104)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_0_3_V_V, i16 %tmp_V_105)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_0_4_V_V, i16 %tmp_V_106)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:5  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_1_0_V_V, i16 %tmp_V_125)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_1_1_V_V, i16 %tmp_V_107)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_1_2_V_V, i16 %tmp_V_108)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_1_3_V_V, i16 %tmp_V_109)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:9  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_1_4_V_V, i16 %tmp_V_110)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_2_0_V_V, i16 %tmp_V_126)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:11  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_2_1_V_V, i16 %tmp_V_111)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_2_2_V_V, i16 %tmp_V_112)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:13  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_2_3_V_V, i16 %tmp_V_113)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_2_4_V_V, i16 %tmp_V_114)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:15  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_3_0_V_V, i16 %tmp_V_127)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:16  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_3_1_V_V, i16 %tmp_V_115)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:17  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_3_2_V_V, i16 %tmp_V_116)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:18  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_3_3_V_V, i16 %tmp_V_117)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:19  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_3_4_V_V, i16 %tmp_V_118)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:20  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_4_0_V_V, i16 %tmp_V_128)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:21  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_4_1_V_V, i16 %tmp_V_119)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:22  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_4_2_V_V, i16 %tmp_V_120)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:23  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_4_3_V_V, i16 %tmp_V_121)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:24  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %frame_buffer_4_4_V_V, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln190"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.0:25  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
<literal name="trunc_ln203_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch69:0  store i16 %tmp_V_123, i16* %frame_cache_4_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
<literal name="trunc_ln203_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
<literal name="trunc_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch68:0  store i16 %tmp_V_123, i16* %frame_cache_4_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
<literal name="trunc_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
<literal name="trunc_ln203_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch67:0  store i16 %tmp_V_123, i16* %frame_cache_4_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
<literal name="trunc_ln203_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="trunc_ln203_2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch70:0  store i16 %tmp_V_123, i16* %frame_cache_4_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="trunc_ln203_2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_3_V_V, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
<literal name="trunc_ln177_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch40:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_4_2_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln142"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
<literal name="trunc_ln177_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
<literal name="trunc_ln177_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch39:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_4_1_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln142"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
<literal name="trunc_ln177_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
<literal name="trunc_ln177_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch38:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_4_0_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln142"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
<literal name="trunc_ln177_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
<literal name="trunc_ln177_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch41:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_4_3_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln142"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="and_ln136" val="1"/>
<literal name="trunc_ln177_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="0"/>
<literal name="trunc_ln177" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch2:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_2_V_V, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln130"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="0"/>
<literal name="trunc_ln177" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="0"/>
<literal name="trunc_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_1_V_V, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln130"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="0"/>
<literal name="trunc_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="0"/>
<literal name="trunc_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_0_V_V, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln130"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="0"/>
<literal name="trunc_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="0"/>
<literal name="trunc_ln177" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch3:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_3_V_V, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln130"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="0"/>
<literal name="trunc_ln177" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="2"/>
<literal name="trunc_ln203_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch54:0  store i16 %tmp_V_123, i16* %frame_cache_2_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="2"/>
<literal name="trunc_ln203_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %branch15587

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="2"/>
<literal name="trunc_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch53:0  store i16 %tmp_V_123, i16* %frame_cache_2_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="2"/>
<literal name="trunc_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %branch15587

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="2"/>
<literal name="trunc_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch52:0  store i16 %tmp_V_123, i16* %frame_cache_2_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="2"/>
<literal name="trunc_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %branch15587

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="2"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="trunc_ln203_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch55:0  store i16 %tmp_V_123, i16* %frame_cache_2_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="2"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="trunc_ln203_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %branch15587

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch49:0  store i16 %tmp_V_123, i16* %frame_cache_1_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %branch14550

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch48:0  store i16 %tmp_V_123, i16* %frame_cache_1_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %branch14550

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch47:0  store i16 %tmp_V_123, i16* %frame_cache_1_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %branch14550

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="trunc_ln203_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch50:0  store i16 %tmp_V_123, i16* %frame_cache_1_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="trunc_ln203_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %branch14550

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch44:0  store i16 %tmp_V_123, i16* %frame_cache_0_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %branch13513

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch43:0  store i16 %tmp_V_123, i16* %frame_cache_0_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %branch13513

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch42:0  store i16 %tmp_V_123, i16* %frame_cache_0_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %branch13513

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="trunc_ln203_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch45:0  store i16 %tmp_V_123, i16* %frame_cache_0_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="trunc_ln203_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %branch13513

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203" val="!2"/>
<literal name="trunc_ln203_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch59:0  store i16 %tmp_V_123, i16* %frame_cache_3_2_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203" val="!2"/>
<literal name="trunc_ln203_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %branch16624

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203" val="!2"/>
<literal name="trunc_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch58:0  store i16 %tmp_V_123, i16* %frame_cache_3_1_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203" val="!2"/>
<literal name="trunc_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %branch16624

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203" val="!2"/>
<literal name="trunc_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch57:0  store i16 %tmp_V_123, i16* %frame_cache_3_0_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203" val="!2"/>
<literal name="trunc_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %branch16624

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203" val="!2"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="trunc_ln203_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch60:0  store i16 %tmp_V_123, i16* %frame_cache_3_3_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203" val="!2"/>
<literal name="trunc_ln203_1" val="!0"/>
<literal name="trunc_ln203_1" val="!1"/>
<literal name="trunc_ln203_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %branch16624

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="2"/>
<literal name="trunc_ln177_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch28:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_2_2_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="2"/>
<literal name="trunc_ln177_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %branch10417

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="2"/>
<literal name="trunc_ln177_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch27:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_2_1_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="2"/>
<literal name="trunc_ln177_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %branch10417

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="2"/>
<literal name="trunc_ln177_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch26:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_2_0_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="2"/>
<literal name="trunc_ln177_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %branch10417

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="2"/>
<literal name="trunc_ln177_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch29:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_2_3_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="2"/>
<literal name="trunc_ln177_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %branch10417

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln177_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch24:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_1_2_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln177_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %branch9387

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln177_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch23:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_1_1_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln177_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %branch9387

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln177_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch22:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_1_0_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln177_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %branch9387

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln177_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch25:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_1_3_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="1"/>
<literal name="trunc_ln177_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %branch9387

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln177_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch20:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_0_2_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln177_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %branch8357

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln177_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch19:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_0_1_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln177_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %branch8357

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln177_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch18:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_0_0_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln177_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %branch8357

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln177_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch21:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_0_3_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="0"/>
<literal name="trunc_ln177_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %branch8357

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203" val="!2"/>
<literal name="trunc_ln177_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch32:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_3_2_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203" val="!2"/>
<literal name="trunc_ln177_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %branch11447

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203" val="!2"/>
<literal name="trunc_ln177_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch31:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_3_1_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203" val="!2"/>
<literal name="trunc_ln177_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %branch11447

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203" val="!2"/>
<literal name="trunc_ln177_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch30:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_3_0_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203" val="!2"/>
<literal name="trunc_ln177_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %branch11447

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203" val="!2"/>
<literal name="trunc_ln177_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch33:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %window_buffer_3_3_s, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln203" val="!0"/>
<literal name="trunc_ln203" val="!1"/>
<literal name="trunc_ln203" val="!2"/>
<literal name="trunc_ln177_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %branch11447

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln177" val="-2"/>
<literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch5:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_1_V_V, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln177" val="-2"/>
<literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln177" val="1"/>
<literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch4:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_0_V_V, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln177" val="1"/>
<literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln177" val="!1"/>
<literal name="trunc_ln177" val="!2"/>
<literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch6:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %line_buffer_2_V_V, i16 %tmp_V_123)

]]></Node>
<StgValue><ssdm name="write_ln124"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln117" val="1"/>
<literal name="trunc_ln177" val="!1"/>
<literal name="trunc_ln177" val="!2"/>
<literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_Return()

]]></Node>
<StgValue><ssdm name="return_ln195"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
