git clone --depth 1 --no-tags https://github.com/Rod19566/Laboratorio3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284557836
git clone --depth 1 --no-tags https://github.com/subhajit26/hello-world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287914853
git clone --depth 1 --no-tags https://github.com/prateek697/Dadda-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288099213
git clone --depth 1 --no-tags https://github.com/Vanegas19125/Lab05_JVVG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288087529
git clone --depth 1 --no-tags https://github.com/rohitreddy-k/arbiter-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288525360
git clone --depth 1 --no-tags https://github.com/gnigri/Whack_a_mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288536529
git clone --depth 1 --no-tags https://github.com/jonchuaenzhe/snake-on-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288411610
git clone --depth 1 --no-tags https://github.com/thermionicvinyl/fpga_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288280573
git clone --depth 1 --no-tags https://github.com/andrewself143/alu-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288295647
git clone --depth 1 --no-tags https://github.com/ycoroneos/usbsnoop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286348991
git clone --depth 1 --no-tags https://github.com/Anh-tp-do/stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288587963
git clone --depth 1 --no-tags https://github.com/OlinCompArchFA20/Lab01_solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289759536
git clone --depth 1 --no-tags https://github.com/adam1025/Quantaser_Lattice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290184804
git clone --depth 1 --no-tags https://github.com/akhamanjezi/EEE4120F-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290546218
git clone --depth 1 --no-tags https://github.com/rachelbe/five-stage-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286848638
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/SE18_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285383742
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/ALU_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285379829
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/DM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285380269
git clone --depth 1 --no-tags https://github.com/nav23040/Fast-multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287474448
git clone --depth 1 --no-tags https://github.com/Dmitriy-Fedorov/xczu19_I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284080495
git clone --depth 1 --no-tags https://github.com/skravats/hdmi_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284075017
git clone --depth 1 --no-tags https://github.com/Miguel-Tirado/Intro-To-Logic-Design-CPE64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284099976
git clone --depth 1 --no-tags https://github.com/NicolasRochaPacheco/IceL0G1C101.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287660797
git clone --depth 1 --no-tags https://github.com/mbinte/32Bits_MIPS_Processor_without_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291823662
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/DESwitch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285380178
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/MUX2_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285382035
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/MUX3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285382377
git clone --depth 1 --no-tags https://github.com/cGandom/Pipeline-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283985357
git clone --depth 1 --no-tags https://github.com/Shyeem/Design-of-APB-VLSI-II-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284049781
git clone --depth 1 --no-tags https://github.com/mor19034/labs_digital1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284552330
git clone --depth 1 --no-tags https://github.com/kasraabdollahi/DSD_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284710708
git clone --depth 1 --no-tags https://github.com/men18023/Labs_Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286326880
git clone --depth 1 --no-tags https://github.com/sreeharshaparuchur1/basic-circuits-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286198017
git clone --depth 1 --no-tags https://github.com/jsdanielh/ucr-ie0424.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286364997
git clone --depth 1 --no-tags https://github.com/mishrashishir03shishi/Switch-Debouncing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284977530
git clone --depth 1 --no-tags https://github.com/dhatrikapuriya/MIPS-16-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285212081
git clone --depth 1 --no-tags https://github.com/juhirani/juhi_github.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287554206
git clone --depth 1 --no-tags https://github.com/srimanthtenneti/Verilog-Implementations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287656534
git clone --depth 1 --no-tags https://github.com/brandonfischer99/fpga_atari_emulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287356719
git clone --depth 1 --no-tags https://github.com/foxxy777/divider_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288953891
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/SameBit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288290732
git clone --depth 1 --no-tags https://github.com/mfkiwl/fpga-math_adder_ripplecarry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288560305
git clone --depth 1 --no-tags https://github.com/Archfx/NoCDebug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288230051
git clone --depth 1 --no-tags https://github.com/kacperoooni/snake_uec2_project_fpga_basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291265270
git clone --depth 1 --no-tags https://github.com/bethany-c/Connect-Four.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291439850
git clone --depth 1 --no-tags https://github.com/HEUMMAN/digitalCircuitDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291869164
git clone --depth 1 --no-tags https://github.com/vulkanbets/add_Fixed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291624388
git clone --depth 1 --no-tags https://github.com/AbhishekB16/32-Bit-Floating-Point-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288403981
git clone --depth 1 --no-tags https://github.com/rod19131/electronica_digital1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286310341
git clone --depth 1 --no-tags https://github.com/eballengee17/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286802928
git clone --depth 1 --no-tags https://github.com/javadvhd/ALab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285552950
git clone --depth 1 --no-tags https://github.com/happytree718/ECE385-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286114573
git clone --depth 1 --no-tags https://github.com/stusat/Car_parking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286503043
git clone --depth 1 --no-tags https://github.com/eayanar/interviews.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289962115
git clone --depth 1 --no-tags https://github.com/lkhust/stc_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289845431
git clone --depth 1 --no-tags https://github.com/itvchi/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290258425
git clone --depth 1 --no-tags https://github.com/AnthonyN2205/ECE-411-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290318706
git clone --depth 1 --no-tags https://github.com/Byung-moon/SOC-Programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292314125
git clone --depth 1 --no-tags https://github.com/jmestanza/dsp_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292162407
git clone --depth 1 --no-tags https://github.com/itvchi/PS2_KEYBOARD_READ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291241602
git clone --depth 1 --no-tags https://github.com/jackluluonema/e200_riscv_board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291506762
git clone --depth 1 --no-tags https://github.com/S-a-b-b-i-R/Micro-Programmed-Control-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286534647
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/Traffic_Light_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286837479
git clone --depth 1 --no-tags https://github.com/DikshaKapoor15/Game-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288367458
git clone --depth 1 --no-tags https://github.com/rajkumarbl/EECS_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288387395
git clone --depth 1 --no-tags https://github.com/xingzhiyang/YNX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288678799
git clone --depth 1 --no-tags https://github.com/alnvnjr/ResNet50-TF1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290916440
git clone --depth 1 --no-tags https://github.com/foxxy777/half_divider_4.5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288956724
git clone --depth 1 --no-tags https://github.com/osaboh/TSL1401_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289342138
git clone --depth 1 --no-tags https://github.com/arjunmenonv/EE2003-Computer-Organisation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290004725
git clone --depth 1 --no-tags https://github.com/360-No-Scope/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291211727
git clone --depth 1 --no-tags https://github.com/ash-olakangal/15x4-compressor-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286176507
git clone --depth 1 --no-tags https://github.com/gil19443/Digital_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286170276
git clone --depth 1 --no-tags https://github.com/Anamika-11/cycle-lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287963714
git clone --depth 1 --no-tags https://github.com/op-guy/32-bit-ALU-Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288145593
git clone --depth 1 --no-tags https://github.com/Cheng326CTWu/MIPSProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285873439
git clone --depth 1 --no-tags https://github.com/Lookitzmike/DE-10Lite_Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285976547
git clone --depth 1 --no-tags https://github.com/ssp97/190TWSCFA10R60_RAM_TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284463474
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/MUX4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285383134
git clone --depth 1 --no-tags https://github.com/bladecheng/ft232h_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284722270
git clone --depth 1 --no-tags https://github.com/MElody9120/Simple_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287756559
git clone --depth 1 --no-tags https://github.com/maxboss10086/FIR_FFT_LCDdisplay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287883850
git clone --depth 1 --no-tags https://github.com/comrade-mid/FIFO_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291349643
git clone --depth 1 --no-tags https://github.com/ananya112/ECE2029.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284141946
git clone --depth 1 --no-tags https://github.com/mun19176/Lab-3-digital-1-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284349196
git clone --depth 1 --no-tags https://github.com/lzk123-cpu/esp-crc-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284374207
git clone --depth 1 --no-tags https://github.com/IObundle/iob-fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284055611
git clone --depth 1 --no-tags https://github.com/AlexLeave/quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290458638
git clone --depth 1 --no-tags https://github.com/acawhiz/DE-10-LITE-digital-Picture-frame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289052014
git clone --depth 1 --no-tags https://github.com/guochaiwang/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290709076
git clone --depth 1 --no-tags https://github.com/cfriedt/uhd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288733741
git clone --depth 1 --no-tags https://github.com/koodg123/pumpkin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288856289
git clone --depth 1 --no-tags https://github.com/GoombaHunter/EmbeddedFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288848671
git clone --depth 1 --no-tags https://github.com/vulkanbets/assignment_0_2_c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289597245
git clone --depth 1 --no-tags https://github.com/nettok/RV32E.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289823243
git clone --depth 1 --no-tags https://github.com/139122fy/risc-v-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283993229
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/Decoder_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285380064
git clone --depth 1 --no-tags https://github.com/Mostafa-wael/Randomizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285612208
