Begin Function 'matmul'

RTL state condition: (1'b1 == ap_CS_fsm_pp0_stage0)
# ST_13
local j_0 <> <integer> <Phi> 'phi' <>
j /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65
reg: j_0_reg_572[31:0] lv

local i_0 <phi_68> <integer> <Phi> 'phi' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:68>
select_ln68_1 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:68
reg: i_0_reg_583[31:0] lv

local itr_0 <> <integer> <Phi> 'phi' <>
itr /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65
reg: itr_0_reg_594[30:0] lv

local icmp_ln65 <icmp_65> <integer> <Comparator> 'icmp' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65>
icmp_ln65 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65
reg: icmp_ln65_reg_1943[0:0] lv

local select_ln68_1 <select_68> <integer> <> 'select' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:68>
select_ln68_1 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:68
reg: select_ln68_1_reg_1952[31:0] lv

local add_ln72 <add_72> <integer> <Arithmetic> 'add' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72>
add_ln72 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72
reg: add_ln72_reg_1957[9:0] lv

# ST_14
local gmem_addr_2_read <read_72> <integer> <> 'read' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72>
gmem_addr_2_read /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:72
reg: gmem_addr_2_read_reg_1967[31:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp1_stage0)
# ST_23
local j3_0 <> <integer> <Phi> 'phi' <>
j /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:77
reg: j3_0_reg_605[31:0] lv

local i2_0 <phi_80> <integer> <Phi> 'phi' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:80>
select_ln80_1 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:80
reg: i2_0_reg_616[31:0] lv

local itr1_0 <> <integer> <Phi> 'phi' <>
itr /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:77
reg: itr1_0_reg_627[30:0] lv

local icmp_ln77 <icmp_77> <integer> <Comparator> 'icmp' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:77>
icmp_ln77 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:77
reg: icmp_ln77_reg_1972[0:0] lv

local select_ln80_1 <select_80> <integer> <> 'select' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:80>
select_ln80_1 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:80
reg: select_ln80_1_reg_1981[31:0] lv

local add_ln84 <add_84> <integer> <Arithmetic> 'add' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84>
add_ln84 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84
reg: add_ln84_reg_1986[9:0] lv

# ST_24
local gmem_addr_1_read <read_84> <integer> <> 'read' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84>
gmem_addr_1_read /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:84
reg: gmem_addr_1_read_reg_1996[31:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp2_stage0)
# ST_30
local indvar_flatten <phi_89> <integer> <Phi> 'phi' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89>
add_ln89 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89
reg: indvar_flatten_reg_638[63:0] lv

local row_0 <phi_89> <integer> <Phi> 'phi' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89>
select_ln89_1 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89
reg: row_0_reg_649[30:0] lv

local col_0 <> <integer> <Phi> 'phi' <>
col /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:92
reg: col_0_reg_660[31:0] lv

local icmp_ln89 <icmp_89> <integer> <Comparator> 'icmp' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89>
icmp_ln89 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89
reg: icmp_ln89_reg_2113[0:0] lv

local add_ln89 <add_89> <integer> <Arithmetic> 'add' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89>
add_ln89 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89
reg: add_ln89_reg_2117[63:0] lv

local select_ln89 <select_89> <integer> <> 'select' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89>
select_ln89 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89
reg: select_ln89_reg_2122[31:0] lv

local select_ln89_1 <select_89> <integer> <> 'select' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89>
select_ln89_1 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:89
reg: select_ln89_1_reg_2128[30:0] lv

local sext_ln99_1_cast <bitconcatenate_99> <integer> <> 'bitconcatenate' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
sext_ln99_1_cast /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: sext_ln99_1_cast_reg_2139[9:0] lv

local icmp_ln101 <icmp_101> <integer> <Comparator> 'icmp' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101>
icmp_ln101 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101
reg: icmp_ln101_reg_2167[0:0] lv

# ST_38
local temp_sum_6 <add_99> <integer> <Arithmetic> 'add' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
temp_sum[6] /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: temp_sum_6_reg_2323[31:0] lv

local temp_sum_7 <add_99> <integer> <Arithmetic> 'add' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
temp_sum[7] /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: temp_sum_7_reg_2328[31:0] lv

local B_load_14 <load_99> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
B_load_14 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: reg_730[31:0] lv

local B_load_15 <load_99> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
B_load_15 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: reg_734[31:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp2_stage1)
# ST_31
local A_load <load_99> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
A_load /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: A_load_reg_2181[31:0] lv

local B_load <load_99> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
B_load /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: reg_704[31:0] lv

local B_load_1 <load_99> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
B_load_1 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: reg_709[31:0] lv

# ST_39
local temp_sum_8 <add_99> <integer> <Arithmetic> 'add' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
temp_sum[8] /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: temp_sum_8_reg_2333[31:0] lv

local temp_sum_9 <add_99> <integer> <Arithmetic> 'add' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
temp_sum[9] /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: temp_sum_9_reg_2338[31:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp2_stage2)
# ST_32
local B_load_2 <load_99> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
B_load_2 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: reg_714[31:0] lv

local B_load_3 <load_99> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
B_load_3 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: reg_718[31:0] lv

# ST_40
local temp_sum_10 <add_99> <integer> <Arithmetic> 'add' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
temp_sum[10] /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: temp_sum_10_reg_2343[31:0] lv

local temp_sum_11 <add_99> <integer> <Arithmetic> 'add' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
temp_sum[11] /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: temp_sum_11_reg_2348[31:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp2_stage3)
# ST_33
local B_load_4 <load_99> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
B_load_4 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: reg_722[31:0] lv

local B_load_5 <load_99> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
B_load_5 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: reg_726[31:0] lv

# ST_41
local C_addr_13 <getelementptr_102> <integer> <GetArrayAddress> 'getelementptr' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102>
C_addr_13 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102
reg: C_addr_13_reg_2353[7:0] lv

local C_addr_14 <getelementptr_102> <integer> <GetArrayAddress> 'getelementptr' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102>
C_addr_14 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102
reg: C_addr_14_reg_2358[7:0] lv

local C_addr_15 <getelementptr_102> <integer> <GetArrayAddress> 'getelementptr' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102>
C_addr_15 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102
reg: C_addr_15_reg_2363[7:0] lv

local C_addr_16 <getelementptr_102> <integer> <GetArrayAddress> 'getelementptr' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102>
C_addr_16 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:102
reg: C_addr_16_reg_2368[7:0] lv

local temp_sum_12 <add_99> <integer> <Arithmetic> 'add' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
temp_sum[12] /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: temp_sum_12_reg_2373[31:0] lv

local temp_sum_13 <add_99> <integer> <Arithmetic> 'add' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
temp_sum[13] /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: temp_sum_13_reg_2378[31:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp2_stage4)
# ST_34
local B_load_6 <load_99> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
B_load_6 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: reg_730[31:0] lv

local B_load_7 <load_99> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
B_load_7 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: reg_734[31:0] lv

# ST_42
local temp_sum_14 <add_99> <integer> <Arithmetic> 'add' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
temp_sum[14] /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: temp_sum_14_reg_2383[31:0] lv

local temp_sum_15 <add_99> <integer> <Arithmetic> 'add' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
temp_sum[15] /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: temp_sum_15_reg_2388[31:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp2_stage5)
# ST_35
local mul_ln99 <mul_99> <integer> <Arithmetic><MultiCycle> 'mul' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
mul_ln99 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: mul_ln99_reg_2234[31:0] lv

local mul_ln99_1 <mul_99> <integer> <Arithmetic><MultiCycle> 'mul' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
mul_ln99_1 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: mul_ln99_1_reg_2239[31:0] lv

local B_load_8 <load_99> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
B_load_8 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: reg_704[31:0] lv

local B_load_9 <load_99> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
B_load_9 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: reg_709[31:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp2_stage6)
# ST_36
local tmp_6 <bitconcatenate_99> <integer> <> 'bitconcatenate' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
tmp_6 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: tmp_6_reg_2244[34:0] lv

local icmp_ln98 <icmp_98> <integer> <Comparator> 'icmp' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98>
icmp_ln98 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:98
reg: icmp_ln98_reg_2262[0:0] lv

local temp_sum_2 <add_99> <integer> <Arithmetic> 'add' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
temp_sum[2] /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: temp_sum_2_reg_2288[31:0] lv

local temp_sum_3 <add_99> <integer> <Arithmetic> 'add' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
temp_sum[3] /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: temp_sum_3_reg_2293[31:0] lv

local B_load_10 <load_99> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
B_load_10 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: reg_714[31:0] lv

local B_load_11 <load_99> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
B_load_11 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: reg_718[31:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp2_stage7)
# ST_37
local temp_sum_4 <add_99> <integer> <Arithmetic> 'add' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
temp_sum[4] /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: temp_sum_4_reg_2308[31:0] lv

local temp_sum_5 <add_99> <integer> <Arithmetic> 'add' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
temp_sum[5] /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: temp_sum_5_reg_2313[31:0] lv

local B_load_12 <load_99> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
B_load_12 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: reg_722[31:0] lv

local B_load_13 <load_99> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99>
B_load_13 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:99
reg: reg_726[31:0] lv

local col <add_92> <integer> <Arithmetic> 'add' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:92>
col /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:92
reg: col_reg_2318[31:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp3_stage0)
# ST_45
local itr5_0 <> <integer> <Phi> 'phi' <>
itr /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:109
reg: itr5_0_reg_671[30:0] lv

local i6_0 <phi_112> <integer> <Phi> 'phi' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:112>
select_ln112 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:112
reg: i6_0_reg_682[31:0] lv

local j7_0 <> <integer> <Phi> 'phi' <>
j /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:109
reg: j7_0_reg_693[31:0] lv

local icmp_ln109 <icmp_109> <integer> <Comparator> 'icmp' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:109>
icmp_ln109 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:109
reg: icmp_ln109_reg_2393[0:0] lv

local select_ln112 <select_112> <integer> <> 'select' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:112>
select_ln112 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:112
reg: select_ln112_reg_2402[31:0] lv

# ST_46
local C_load <load_116> <integer> <ArrayAccess><ArrayLoad><MultiCycle> 'load' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116>
C_load /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:116
reg: C_load_reg_2417[31:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_state1)
# ST_1
local size_read <> <integer> <> 'read' <>
reg: size_read_reg_1903[31:0] lv

local gmem_addr <> <integer> <> 'getelementptr' <>
reg: gmem_addr_reg_1915[63:0] lv

local gmem_addr_1 <> <integer> <> 'getelementptr' <>
reg: gmem_addr_1_reg_1921[63:0] lv

local gmem_addr_2 <> <integer> <> 'getelementptr' <>
reg: gmem_addr_2_reg_1927[63:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_state29)
# ST_29
local add_ln101 <add_101> <integer> <Arithmetic> 'add' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101>
add_ln101 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101
reg: add_ln101_reg_2103[31:0] lv

local mul_ln101 <mul_101> <integer> <Arithmetic><MultiCycle> 'mul' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101>
mul_ln101 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:101
reg: mul_ln101_reg_2108[63:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_state5)
# ST_5
local mul_ln65 <mul_65> <integer> <Arithmetic><MultiCycle> 'mul' </home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65>
mul_ln65 /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/array_partition/src/matmul.cpp:65
reg: mul_ln65_reg_1933[31:0] lv


End Function 'matmul'

