# HV_FEATURE_REG_ID_AA64DFR0_EL1

**Framework**: Hypervisor  
**Kind**: var

The value that identifies debug feature register 0, EL1 (DFR0_EL1).

**Availability**:
- macOS ?+

## Declaration

```swift
var HV_FEATURE_REG_ID_AA64DFR0_EL1: hv_feature_reg_t { get }
```

## See Also

- [var HV_FEATURE_REG_ID_AA64DFR1_EL1: hv_feature_reg_t](hv_feature_reg_id_aa64dfr1_el1.md)
  The value that identifies debug feature register 1, EL1 (DFR1_EL1).
- [var HV_FEATURE_REG_ID_AA64ISAR0_EL1: hv_feature_reg_t](hv_feature_reg_id_aa64isar0_el1.md)
  The value that identifies instruction set attribute register 0, EL1 (ISAR0_EL1).
- [var HV_FEATURE_REG_ID_AA64ISAR1_EL1: hv_feature_reg_t](hv_feature_reg_id_aa64isar1_el1.md)
  The value that identifies instruction set attribute register 1, EL1 (ISAR_EL1).
- [var HV_FEATURE_REG_ID_AA64MMFR0_EL1: hv_feature_reg_t](hv_feature_reg_id_aa64mmfr0_el1.md)
  The value that identifies memory model feature register 0, EL1(MMFR0_EL1).
- [var HV_FEATURE_REG_ID_AA64MMFR1_EL1: hv_feature_reg_t](hv_feature_reg_id_aa64mmfr1_el1.md)
  The value that identifies memory model feature register 1, EL1 (MMFR1_EL1).
- [var HV_FEATURE_REG_ID_AA64MMFR2_EL1: hv_feature_reg_t](hv_feature_reg_id_aa64mmfr2_el1.md)
  The value that identifies memory model feature register 2, EL1 (MMFR2_EL1).
- [var HV_FEATURE_REG_ID_AA64PFR0_EL1: hv_feature_reg_t](hv_feature_reg_id_aa64pfr0_el1.md)
  The value that identifies processor feature register 0, EL1 (PFR0_EL1).
- [var HV_FEATURE_REG_ID_AA64PFR1_EL1: hv_feature_reg_t](hv_feature_reg_id_aa64pfr1_el1.md)
  The value that identifies processor feature register 1, EL1 (PFR1_EL1).
- [var HV_FEATURE_REG_CLIDR_EL1: hv_feature_reg_t](hv_feature_reg_clidr_el1.md)
  The value that describes Cache Level ID Register, EL1.
- [var HV_FEATURE_REG_CTR_EL0: hv_feature_reg_t](hv_feature_reg_ctr_el0.md)
  The value that describes Cache Type Register, EL0.
- [var HV_FEATURE_REG_DCZID_EL0: hv_feature_reg_t](hv_feature_reg_dczid_el0.md)
  The value that describes Data Cache Zero ID Register, EL0.
- [var HV_FEATURE_REG_ID_AA64SMFR0_EL1: hv_feature_reg_t](hv_feature_reg_id_aa64smfr0_el1.md)
  The value that describes Scalable Matrix Extension (SME) Feature ID Register 0.
- [var HV_FEATURE_REG_ID_AA64ZFR0_EL1: hv_feature_reg_t](hv_feature_reg_id_aa64zfr0_el1.md)
  The value that describes Scalable Vector Extension instruction (SVE) Feature ID register 0.


---

*[View on Apple Developer](https://developer.apple.com/documentation/hypervisor/hv_feature_reg_id_aa64dfr0_el1)*