<!--
BSD LICENSE

Copyright(c) 2023 Intel Corporation. All rights reserved.

Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions
are met:
  * Redistributions of source code must retain the above copyright
    notice, this list of conditions and the following disclaimer.
  * Redistributions in binary form must reproduce the above copyright
    notice, this list of conditions and the following disclaimer in
    the documentation and/or other materials provided with the
    distribution.
  * Neither the name of Intel Corporation nor the names of its
    contributors may be used to endorse or promote products derived
    from this software without specific prior written permission.
    
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
"AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
-->

<mat-card class="sys-topo-container">
  <div class="sys-topo-header">
    <mat-card-title>System Overview</mat-card-title>

    <mat-slide-toggle color="primary" [checked]="detailedView" (change)="changeView($event)"
      matTooltip="Toggle system topology details" matTooltipPosition="right">
    </mat-slide-toggle>
  </div>
  <mat-card-content>
    <div class="info-text">
      Overview of system processor topology displaying logical cores grouped by
      physical core. Helps to correctly allocate pools on physical cores sharing
      system resources such as L2 & L3 caches. Use the toggle to view more
      detailed information.
    </div>
    <div *ngIf="sstbf" style="display: flex; justify-content: right">
      <span class="sstbf-legend">SST-BF high priority cores</span>
    </div>
  </mat-card-content>
  <div class="nodes-container">
    <app-node [node]="node" [numNodes]="nodes.length" [detailedView]="detailedView"
      *ngFor="let node of nodes">
    </app-node>
  </div>
  <div *ngIf="sstbf" class="sys-topo-header">
    <mat-card-title style="margin-top: 1.8rem">
      Speed Select Technology - Base Frequency (SST-BF)
    </mat-card-title>
  </div>
  <mat-card-content>
    <div class="info-text" *ngIf="sstbf">
      Allows a subset of high priority selected cores to run at a guaranteed
      higher base frequency while the remaining cores operate at a reduced
      frequency. SST-BF high priority cores are highlighted above when enabled and configured...
      <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/speed-select-technology-article.html"
        class="contact-text" target="_blank" rel="noopener noreferrer">See more</a>
    </div>
  </mat-card-content>
</mat-card>
