WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 19 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 19 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 0 min 19 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 10522017 heartbeat IPC: 1.24658 cumulative IPC: 1.24658 (Simulation time: 0 hr 0 min 48 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 18191288 heartbeat IPC: 1.30391 cumulative IPC: 1.2746 (Simulation time: 0 hr 1 min 15 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 26056978 heartbeat IPC: 1.27135 cumulative IPC: 1.27352 (Simulation time: 0 hr 1 min 44 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 33820179 heartbeat IPC: 1.28813 cumulative IPC: 1.27714 (Simulation time: 0 hr 2 min 13 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 41675366 heartbeat IPC: 1.27305 cumulative IPC: 1.27632 (Simulation time: 0 hr 2 min 41 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 39175320 cumulative IPC: 1.27632 (Simulation time: 0 hr 2 min 41 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 39175320 (Simulation time: 0 hr 2 min 41 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/648.exchange2_s-387B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.27632 instructions: 50000004 cycles: 39175320
CPU 0 Branch Prediction Accuracy: 85.412% MPKI: 24.5623 Average ROB Occupancy at Mispredict: 15.6783
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.53074
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 24.0282
BRANCH_DIRECT_CALL: 0.00166
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00166

LLC TOTAL       ACCESS:       1127  HIT:          0  MISS:       1127
LLC LOAD         ACCESS:       1032  HIT:          0  MISS:       1032
LLC RFO          ACCESS:         69  HIT:          0  MISS:         69
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION  ACCESS:         26  HIT:          0  MISS:         26
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 106.097 cycles
cpu0_DTLB TOTAL       ACCESS:   11941673  HIT:   11941632  MISS:         41
cpu0_DTLB LOAD         ACCESS:   11941673  HIT:   11941632  MISS:         41
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 123.171 cycles
cpu0_ITLB TOTAL       ACCESS:     464822  HIT:     464762  MISS:         60
cpu0_ITLB LOAD         ACCESS:     464822  HIT:     464762  MISS:         60
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 133.834 cycles
cpu0_L1D TOTAL       ACCESS:   14294686  HIT:   14293848  MISS:        838
cpu0_L1D LOAD         ACCESS:    8431486  HIT:    8431378  MISS:        108
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5863162  HIT:    5862458  MISS:        704
cpu0_L1D TRANSLATION  ACCESS:         38  HIT:         12  MISS:         26
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 29.802 cycles
cpu0_L1I TOTAL       ACCESS:     572088  HIT:     528013  MISS:      44075
cpu0_L1I LOAD         ACCESS:     572088  HIT:     528013  MISS:      44075
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.96445 cycles
cpu0_L2C TOTAL       ACCESS:      23093  HIT:      21966  MISS:       1127
cpu0_L2C LOAD         ACCESS:      22998  HIT:      21966  MISS:       1032
cpu0_L2C RFO          ACCESS:         69  HIT:          0  MISS:         69
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         26  HIT:          0  MISS:         26
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 127.097 cycles
cpu0_STLB TOTAL       ACCESS:         37  HIT:          0  MISS:         37
cpu0_STLB LOAD         ACCESS:         37  HIT:          0  MISS:         37
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 344.514 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        788
  ROW_BUFFER_MISS:        339
 AVG DBUS CONGESTED CYCLE:    3.87837
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0
