Classic Timing Analyzer report for ram
Mon Dec 09 17:06:30 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 8.743 ns                         ; DATAIN[1]                                                                                                       ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6  ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.637 ns                        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg7 ; IR[4]                                                                                                           ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 14.169 ns                        ; XL                                                                                                              ; IR[3]                                                                                                           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.493 ns                        ; ADDR[1]                                                                                                         ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 123.62 MHz ( period = 8.089 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1  ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                 ;                                                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C6T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                                                            ; To                                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 123.62 MHz ( period = 8.089 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 7.346 ns                ;
; N/A   ; 123.62 MHz ( period = 8.089 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 7.346 ns                ;
; N/A   ; 123.62 MHz ( period = 8.089 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 7.346 ns                ;
; N/A   ; 123.62 MHz ( period = 8.089 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 7.346 ns                ;
; N/A   ; 123.62 MHz ( period = 8.089 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 7.346 ns                ;
; N/A   ; 123.62 MHz ( period = 8.089 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 7.346 ns                ;
; N/A   ; 123.62 MHz ( period = 8.089 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 7.346 ns                ;
; N/A   ; 123.62 MHz ( period = 8.089 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 7.346 ns                ;
; N/A   ; 124.61 MHz ( period = 8.025 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 7.282 ns                ;
; N/A   ; 124.61 MHz ( period = 8.025 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 7.282 ns                ;
; N/A   ; 124.61 MHz ( period = 8.025 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 7.282 ns                ;
; N/A   ; 124.61 MHz ( period = 8.025 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 7.282 ns                ;
; N/A   ; 124.61 MHz ( period = 8.025 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 7.282 ns                ;
; N/A   ; 124.61 MHz ( period = 8.025 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 7.282 ns                ;
; N/A   ; 124.61 MHz ( period = 8.025 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 7.282 ns                ;
; N/A   ; 124.61 MHz ( period = 8.025 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 7.282 ns                ;
; N/A   ; 125.94 MHz ( period = 7.940 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 7.197 ns                ;
; N/A   ; 125.94 MHz ( period = 7.940 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 7.197 ns                ;
; N/A   ; 125.94 MHz ( period = 7.940 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 7.197 ns                ;
; N/A   ; 125.94 MHz ( period = 7.940 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 7.197 ns                ;
; N/A   ; 125.94 MHz ( period = 7.940 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 7.197 ns                ;
; N/A   ; 125.94 MHz ( period = 7.940 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 7.197 ns                ;
; N/A   ; 125.94 MHz ( period = 7.940 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 7.197 ns                ;
; N/A   ; 125.94 MHz ( period = 7.940 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 7.197 ns                ;
; N/A   ; 126.14 MHz ( period = 7.928 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 7.185 ns                ;
; N/A   ; 126.14 MHz ( period = 7.928 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 7.185 ns                ;
; N/A   ; 126.14 MHz ( period = 7.928 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 7.185 ns                ;
; N/A   ; 126.14 MHz ( period = 7.928 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 7.185 ns                ;
; N/A   ; 126.14 MHz ( period = 7.928 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 7.185 ns                ;
; N/A   ; 126.14 MHz ( period = 7.928 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 7.185 ns                ;
; N/A   ; 126.14 MHz ( period = 7.928 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 7.185 ns                ;
; N/A   ; 126.14 MHz ( period = 7.928 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 7.185 ns                ;
; N/A   ; 127.55 MHz ( period = 7.840 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 7.097 ns                ;
; N/A   ; 127.55 MHz ( period = 7.840 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 7.097 ns                ;
; N/A   ; 127.55 MHz ( period = 7.840 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 7.097 ns                ;
; N/A   ; 127.55 MHz ( period = 7.840 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 7.097 ns                ;
; N/A   ; 127.55 MHz ( period = 7.840 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 7.097 ns                ;
; N/A   ; 127.55 MHz ( period = 7.840 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 7.097 ns                ;
; N/A   ; 127.55 MHz ( period = 7.840 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 7.097 ns                ;
; N/A   ; 127.55 MHz ( period = 7.840 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 7.097 ns                ;
; N/A   ; 128.98 MHz ( period = 7.753 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 7.010 ns                ;
; N/A   ; 128.98 MHz ( period = 7.753 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 7.010 ns                ;
; N/A   ; 128.98 MHz ( period = 7.753 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 7.010 ns                ;
; N/A   ; 128.98 MHz ( period = 7.753 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 7.010 ns                ;
; N/A   ; 128.98 MHz ( period = 7.753 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 7.010 ns                ;
; N/A   ; 128.98 MHz ( period = 7.753 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 7.010 ns                ;
; N/A   ; 128.98 MHz ( period = 7.753 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 7.010 ns                ;
; N/A   ; 128.98 MHz ( period = 7.753 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 7.010 ns                ;
; N/A   ; 129.92 MHz ( period = 7.697 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 6.954 ns                ;
; N/A   ; 129.92 MHz ( period = 7.697 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 6.954 ns                ;
; N/A   ; 129.92 MHz ( period = 7.697 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 6.954 ns                ;
; N/A   ; 129.92 MHz ( period = 7.697 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 6.954 ns                ;
; N/A   ; 129.92 MHz ( period = 7.697 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 6.954 ns                ;
; N/A   ; 129.92 MHz ( period = 7.697 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 6.954 ns                ;
; N/A   ; 129.92 MHz ( period = 7.697 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 6.954 ns                ;
; N/A   ; 129.92 MHz ( period = 7.697 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 6.954 ns                ;
; N/A   ; 132.40 MHz ( period = 7.553 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 6.810 ns                ;
; N/A   ; 132.40 MHz ( period = 7.553 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 6.810 ns                ;
; N/A   ; 132.40 MHz ( period = 7.553 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 6.810 ns                ;
; N/A   ; 132.40 MHz ( period = 7.553 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 6.810 ns                ;
; N/A   ; 132.40 MHz ( period = 7.553 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 6.810 ns                ;
; N/A   ; 132.40 MHz ( period = 7.553 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 6.810 ns                ;
; N/A   ; 132.40 MHz ( period = 7.553 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 6.810 ns                ;
; N/A   ; 132.40 MHz ( period = 7.553 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 6.810 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_memory_reg1 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg2  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_memory_reg2 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg3  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_memory_reg3 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg4  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_memory_reg4 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg5  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_memory_reg5 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_memory_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg7  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_memory_reg7 ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
+-------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                        ;
+-------+--------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                                                              ; To Clock ;
+-------+--------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 8.743 ns   ; DATAIN[1] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6  ; clk      ;
; N/A   ; None         ; 8.299 ns   ; XL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg2  ; clk      ;
; N/A   ; None         ; 8.298 ns   ; XL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1  ; clk      ;
; N/A   ; None         ; 8.294 ns   ; XL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg3  ; clk      ;
; N/A   ; None         ; 8.287 ns   ; DATAIN[7] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0  ; clk      ;
; N/A   ; None         ; 8.279 ns   ; XL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg5  ; clk      ;
; N/A   ; None         ; 8.279 ns   ; XL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg7  ; clk      ;
; N/A   ; None         ; 8.273 ns   ; XL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0  ; clk      ;
; N/A   ; None         ; 7.972 ns   ; XL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg4  ; clk      ;
; N/A   ; None         ; 7.968 ns   ; XL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6  ; clk      ;
; N/A   ; None         ; 7.844 ns   ; DATAIN[0] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg7  ; clk      ;
; N/A   ; None         ; 7.581 ns   ; XL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_we_reg       ; clk      ;
; N/A   ; None         ; 7.378 ns   ; DATAIN[5] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg2  ; clk      ;
; N/A   ; None         ; 7.366 ns   ; DATAIN[4] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg3  ; clk      ;
; N/A   ; None         ; 7.333 ns   ; DATAIN[2] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg5  ; clk      ;
; N/A   ; None         ; 6.997 ns   ; ADDR[2]   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg2 ; clk      ;
; N/A   ; None         ; 6.935 ns   ; DL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg7  ; clk      ;
; N/A   ; None         ; 6.932 ns   ; DL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0  ; clk      ;
; N/A   ; None         ; 6.921 ns   ; DL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg4  ; clk      ;
; N/A   ; None         ; 6.910 ns   ; DL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6  ; clk      ;
; N/A   ; None         ; 6.824 ns   ; DL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1  ; clk      ;
; N/A   ; None         ; 6.822 ns   ; DL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg2  ; clk      ;
; N/A   ; None         ; 6.813 ns   ; DL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg3  ; clk      ;
; N/A   ; None         ; 6.798 ns   ; DATAIN[3] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg4  ; clk      ;
; N/A   ; None         ; 6.795 ns   ; DL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg5  ; clk      ;
; N/A   ; None         ; 6.533 ns   ; DL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_we_reg       ; clk      ;
; N/A   ; None         ; 6.510 ns   ; DATAIN[6] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1  ; clk      ;
; N/A   ; None         ; 6.007 ns   ; ADDR[5]   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg5 ; clk      ;
; N/A   ; None         ; 5.983 ns   ; ADDR[7]   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg7 ; clk      ;
; N/A   ; None         ; 5.917 ns   ; ADDR[4]   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg4 ; clk      ;
; N/A   ; None         ; 5.522 ns   ; ADDR[3]   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg3 ; clk      ;
; N/A   ; None         ; 5.503 ns   ; ADDR[6]   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg6 ; clk      ;
; N/A   ; None         ; 1.658 ns   ; ADDR[0]   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 ; clk      ;
; N/A   ; None         ; 1.641 ns   ; ADDR[1]   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 ; clk      ;
+-------+--------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                      ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                            ; To    ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+-------+------------+
; N/A   ; None         ; 13.637 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 ; IR[4] ; clk        ;
; N/A   ; None         ; 13.637 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 ; IR[4] ; clk        ;
; N/A   ; None         ; 13.637 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg2 ; IR[4] ; clk        ;
; N/A   ; None         ; 13.637 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg3 ; IR[4] ; clk        ;
; N/A   ; None         ; 13.637 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg4 ; IR[4] ; clk        ;
; N/A   ; None         ; 13.637 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg5 ; IR[4] ; clk        ;
; N/A   ; None         ; 13.637 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg6 ; IR[4] ; clk        ;
; N/A   ; None         ; 13.637 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg7 ; IR[4] ; clk        ;
; N/A   ; None         ; 13.597 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 ; IR[0] ; clk        ;
; N/A   ; None         ; 13.597 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 ; IR[0] ; clk        ;
; N/A   ; None         ; 13.597 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg2 ; IR[0] ; clk        ;
; N/A   ; None         ; 13.597 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg3 ; IR[0] ; clk        ;
; N/A   ; None         ; 13.597 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg4 ; IR[0] ; clk        ;
; N/A   ; None         ; 13.597 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg5 ; IR[0] ; clk        ;
; N/A   ; None         ; 13.597 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg6 ; IR[0] ; clk        ;
; N/A   ; None         ; 13.597 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg7 ; IR[0] ; clk        ;
; N/A   ; None         ; 13.563 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 ; IR[3] ; clk        ;
; N/A   ; None         ; 13.563 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 ; IR[3] ; clk        ;
; N/A   ; None         ; 13.563 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg2 ; IR[3] ; clk        ;
; N/A   ; None         ; 13.563 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg3 ; IR[3] ; clk        ;
; N/A   ; None         ; 13.563 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg4 ; IR[3] ; clk        ;
; N/A   ; None         ; 13.563 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg5 ; IR[3] ; clk        ;
; N/A   ; None         ; 13.563 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg6 ; IR[3] ; clk        ;
; N/A   ; None         ; 13.563 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg7 ; IR[3] ; clk        ;
; N/A   ; None         ; 13.543 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 ; IR[2] ; clk        ;
; N/A   ; None         ; 13.543 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 ; IR[2] ; clk        ;
; N/A   ; None         ; 13.543 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg2 ; IR[2] ; clk        ;
; N/A   ; None         ; 13.543 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg3 ; IR[2] ; clk        ;
; N/A   ; None         ; 13.543 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg4 ; IR[2] ; clk        ;
; N/A   ; None         ; 13.543 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg5 ; IR[2] ; clk        ;
; N/A   ; None         ; 13.543 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg6 ; IR[2] ; clk        ;
; N/A   ; None         ; 13.543 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg7 ; IR[2] ; clk        ;
; N/A   ; None         ; 13.494 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 ; IR[6] ; clk        ;
; N/A   ; None         ; 13.494 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 ; IR[6] ; clk        ;
; N/A   ; None         ; 13.494 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg2 ; IR[6] ; clk        ;
; N/A   ; None         ; 13.494 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg3 ; IR[6] ; clk        ;
; N/A   ; None         ; 13.494 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg4 ; IR[6] ; clk        ;
; N/A   ; None         ; 13.494 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg5 ; IR[6] ; clk        ;
; N/A   ; None         ; 13.494 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg6 ; IR[6] ; clk        ;
; N/A   ; None         ; 13.494 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg7 ; IR[6] ; clk        ;
; N/A   ; None         ; 12.652 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 ; IR[5] ; clk        ;
; N/A   ; None         ; 12.652 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 ; IR[5] ; clk        ;
; N/A   ; None         ; 12.652 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg2 ; IR[5] ; clk        ;
; N/A   ; None         ; 12.652 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg3 ; IR[5] ; clk        ;
; N/A   ; None         ; 12.652 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg4 ; IR[5] ; clk        ;
; N/A   ; None         ; 12.652 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg5 ; IR[5] ; clk        ;
; N/A   ; None         ; 12.652 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg6 ; IR[5] ; clk        ;
; N/A   ; None         ; 12.652 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg7 ; IR[5] ; clk        ;
; N/A   ; None         ; 12.370 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 ; IR[1] ; clk        ;
; N/A   ; None         ; 12.370 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 ; IR[1] ; clk        ;
; N/A   ; None         ; 12.370 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg2 ; IR[1] ; clk        ;
; N/A   ; None         ; 12.370 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg3 ; IR[1] ; clk        ;
; N/A   ; None         ; 12.370 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg4 ; IR[1] ; clk        ;
; N/A   ; None         ; 12.370 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg5 ; IR[1] ; clk        ;
; N/A   ; None         ; 12.370 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg6 ; IR[1] ; clk        ;
; N/A   ; None         ; 12.370 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg7 ; IR[1] ; clk        ;
; N/A   ; None         ; 12.179 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 ; IR[7] ; clk        ;
; N/A   ; None         ; 12.179 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 ; IR[7] ; clk        ;
; N/A   ; None         ; 12.179 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg2 ; IR[7] ; clk        ;
; N/A   ; None         ; 12.179 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg3 ; IR[7] ; clk        ;
; N/A   ; None         ; 12.179 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg4 ; IR[7] ; clk        ;
; N/A   ; None         ; 12.179 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg5 ; IR[7] ; clk        ;
; N/A   ; None         ; 12.179 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg6 ; IR[7] ; clk        ;
; N/A   ; None         ; 12.179 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg7 ; IR[7] ; clk        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+-------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+-----------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To    ;
+-------+-------------------+-----------------+-----------+-------+
; N/A   ; None              ; 14.169 ns       ; XL        ; IR[3] ;
; N/A   ; None              ; 14.058 ns       ; XL        ; IR[2] ;
; N/A   ; None              ; 14.052 ns       ; XL        ; IR[0] ;
; N/A   ; None              ; 13.991 ns       ; XL        ; IR[4] ;
; N/A   ; None              ; 13.703 ns       ; XL        ; IR[6] ;
; N/A   ; None              ; 13.416 ns       ; DATAIN[0] ; IR[0] ;
; N/A   ; None              ; 13.360 ns       ; DATAIN[1] ; IR[1] ;
; N/A   ; None              ; 13.254 ns       ; XL        ; IR[5] ;
; N/A   ; None              ; 13.121 ns       ; DL        ; IR[3] ;
; N/A   ; None              ; 13.063 ns       ; DATAIN[4] ; IR[4] ;
; N/A   ; None              ; 13.010 ns       ; DL        ; IR[2] ;
; N/A   ; None              ; 13.004 ns       ; DL        ; IR[0] ;
; N/A   ; None              ; 12.948 ns       ; DATAIN[2] ; IR[2] ;
; N/A   ; None              ; 12.913 ns       ; DATAIN[7] ; IR[7] ;
; N/A   ; None              ; 12.899 ns       ; XL        ; IR[7] ;
; N/A   ; None              ; 12.783 ns       ; DL        ; IR[4] ;
; N/A   ; None              ; 12.726 ns       ; XL        ; IR[1] ;
; N/A   ; None              ; 12.521 ns       ; DATAIN[3] ; IR[3] ;
; N/A   ; None              ; 12.333 ns       ; DATAIN[5] ; IR[5] ;
; N/A   ; None              ; 12.229 ns       ; DL        ; IR[6] ;
; N/A   ; None              ; 11.997 ns       ; DL        ; IR[5] ;
; N/A   ; None              ; 11.915 ns       ; DATAIN[6] ; IR[6] ;
; N/A   ; None              ; 11.678 ns       ; DL        ; IR[1] ;
; N/A   ; None              ; 11.673 ns       ; DL        ; IR[7] ;
+-------+-------------------+-----------------+-----------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                               ;
+---------------+-------------+-----------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                                                                              ; To Clock ;
+---------------+-------------+-----------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -1.493 ns ; ADDR[1]   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 ; clk      ;
; N/A           ; None        ; -1.510 ns ; ADDR[0]   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 ; clk      ;
; N/A           ; None        ; -5.355 ns ; ADDR[6]   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg6 ; clk      ;
; N/A           ; None        ; -5.374 ns ; ADDR[3]   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg3 ; clk      ;
; N/A           ; None        ; -5.769 ns ; ADDR[4]   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg4 ; clk      ;
; N/A           ; None        ; -5.835 ns ; ADDR[7]   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg7 ; clk      ;
; N/A           ; None        ; -5.859 ns ; ADDR[5]   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg5 ; clk      ;
; N/A           ; None        ; -6.362 ns ; DATAIN[6] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1  ; clk      ;
; N/A           ; None        ; -6.385 ns ; DL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_we_reg       ; clk      ;
; N/A           ; None        ; -6.647 ns ; DL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg5  ; clk      ;
; N/A           ; None        ; -6.650 ns ; DATAIN[3] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg4  ; clk      ;
; N/A           ; None        ; -6.665 ns ; DL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg3  ; clk      ;
; N/A           ; None        ; -6.674 ns ; DL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg2  ; clk      ;
; N/A           ; None        ; -6.676 ns ; DL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1  ; clk      ;
; N/A           ; None        ; -6.762 ns ; DL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6  ; clk      ;
; N/A           ; None        ; -6.773 ns ; DL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg4  ; clk      ;
; N/A           ; None        ; -6.784 ns ; DL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0  ; clk      ;
; N/A           ; None        ; -6.787 ns ; DL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg7  ; clk      ;
; N/A           ; None        ; -6.849 ns ; ADDR[2]   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg2 ; clk      ;
; N/A           ; None        ; -7.185 ns ; DATAIN[2] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg5  ; clk      ;
; N/A           ; None        ; -7.218 ns ; DATAIN[4] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg3  ; clk      ;
; N/A           ; None        ; -7.230 ns ; DATAIN[5] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg2  ; clk      ;
; N/A           ; None        ; -7.433 ns ; XL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_we_reg       ; clk      ;
; N/A           ; None        ; -7.696 ns ; DATAIN[0] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg7  ; clk      ;
; N/A           ; None        ; -7.820 ns ; XL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6  ; clk      ;
; N/A           ; None        ; -7.824 ns ; XL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg4  ; clk      ;
; N/A           ; None        ; -8.125 ns ; XL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0  ; clk      ;
; N/A           ; None        ; -8.131 ns ; XL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg5  ; clk      ;
; N/A           ; None        ; -8.131 ns ; XL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg7  ; clk      ;
; N/A           ; None        ; -8.139 ns ; DATAIN[7] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg0  ; clk      ;
; N/A           ; None        ; -8.146 ns ; XL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg3  ; clk      ;
; N/A           ; None        ; -8.150 ns ; XL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1  ; clk      ;
; N/A           ; None        ; -8.151 ns ; XL        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg2  ; clk      ;
; N/A           ; None        ; -8.595 ns ; DATAIN[1] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6  ; clk      ;
+---------------+-------------+-----------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 09 17:06:30 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ram -c ram --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 123.62 MHz between source memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0" and destination memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1" (period= 8.089 ns)
    Info: + Longest memory to memory delay is 7.346 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y4; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X17_Y4; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[6]'
        Info: 3: + IC(1.191 ns) + CELL(0.114 ns) = 5.613 ns; Loc. = LC_X19_Y4_N1; Fanout = 2; COMB Node = 'inst5[6]~10'
        Info: 4: + IC(1.377 ns) + CELL(0.356 ns) = 7.346 ns; Loc. = M4K_X17_Y4; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1'
        Info: Total cell delay = 4.778 ns ( 65.04 % )
        Info: Total interconnect delay = 2.568 ns ( 34.96 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.920 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 25; CLK Node = 'clk'
            Info: 2: + IC(0.729 ns) + CELL(0.722 ns) = 2.920 ns; Loc. = M4K_X17_Y4; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1'
            Info: Total cell delay = 2.191 ns ( 75.03 % )
            Info: Total interconnect delay = 0.729 ns ( 24.97 % )
        Info: - Longest clock path from clock "clk" to source memory is 2.920 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 25; CLK Node = 'clk'
            Info: 2: + IC(0.729 ns) + CELL(0.722 ns) = 2.920 ns; Loc. = M4K_X17_Y4; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0'
            Info: Total cell delay = 2.191 ns ( 75.03 % )
            Info: Total interconnect delay = 0.729 ns ( 24.97 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Micro setup delay of destination is 0.093 ns
Info: tsu for memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6" (data pin = "DATAIN[1]", clock pin = "clk") is 8.743 ns
    Info: + Longest pin to memory delay is 11.570 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_98; Fanout = 1; PIN Node = 'DATAIN[1]'
        Info: 2: + IC(7.793 ns) + CELL(0.590 ns) = 9.852 ns; Loc. = LC_X19_Y4_N5; Fanout = 2; COMB Node = 'inst5[1]~15'
        Info: 3: + IC(1.362 ns) + CELL(0.356 ns) = 11.570 ns; Loc. = M4K_X17_Y4; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6'
        Info: Total cell delay = 2.415 ns ( 20.87 % )
        Info: Total interconnect delay = 9.155 ns ( 79.13 % )
    Info: + Micro setup delay of destination is 0.093 ns
    Info: - Shortest clock path from clock "clk" to destination memory is 2.920 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 25; CLK Node = 'clk'
        Info: 2: + IC(0.729 ns) + CELL(0.722 ns) = 2.920 ns; Loc. = M4K_X17_Y4; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6'
        Info: Total cell delay = 2.191 ns ( 75.03 % )
        Info: Total interconnect delay = 0.729 ns ( 24.97 % )
Info: tco from clock "clk" to destination pin "IR[4]" through memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0" is 13.637 ns
    Info: + Longest clock path from clock "clk" to source memory is 2.920 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 25; CLK Node = 'clk'
        Info: 2: + IC(0.729 ns) + CELL(0.722 ns) = 2.920 ns; Loc. = M4K_X17_Y4; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0'
        Info: Total cell delay = 2.191 ns ( 75.03 % )
        Info: Total interconnect delay = 0.729 ns ( 24.97 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Longest memory to pin delay is 10.067 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y4; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X17_Y4; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[4]'
        Info: 3: + IC(1.047 ns) + CELL(0.114 ns) = 5.469 ns; Loc. = LC_X19_Y4_N7; Fanout = 2; COMB Node = 'inst5[4]~12'
        Info: 4: + IC(2.490 ns) + CELL(2.108 ns) = 10.067 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'IR[4]'
        Info: Total cell delay = 6.530 ns ( 64.87 % )
        Info: Total interconnect delay = 3.537 ns ( 35.13 % )
Info: Longest tpd from source pin "XL" to destination pin "IR[3]" is 14.169 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_97; Fanout = 10; PIN Node = 'XL'
    Info: 2: + IC(7.490 ns) + CELL(0.114 ns) = 9.073 ns; Loc. = LC_X19_Y4_N2; Fanout = 8; COMB Node = 'inst5[7]~9'
    Info: 3: + IC(3.017 ns) + CELL(2.079 ns) = 14.169 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'IR[3]'
    Info: Total cell delay = 3.662 ns ( 25.85 % )
    Info: Total interconnect delay = 10.507 ns ( 74.15 % )
Info: th for memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1" (data pin = "ADDR[1]", clock pin = "clk") is -1.493 ns
    Info: + Longest clock path from clock "clk" to destination memory is 2.920 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 25; CLK Node = 'clk'
        Info: 2: + IC(0.729 ns) + CELL(0.722 ns) = 2.920 ns; Loc. = M4K_X17_Y4; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1'
        Info: Total cell delay = 2.191 ns ( 75.03 % )
        Info: Total interconnect delay = 0.729 ns ( 24.97 % )
    Info: + Micro hold delay of destination is 0.055 ns
    Info: - Shortest pin to memory delay is 4.468 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_93; Fanout = 1; PIN Node = 'ADDR[1]'
        Info: 2: + IC(2.616 ns) + CELL(0.383 ns) = 4.468 ns; Loc. = M4K_X17_Y4; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1'
        Info: Total cell delay = 1.852 ns ( 41.45 % )
        Info: Total interconnect delay = 2.616 ns ( 58.55 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Mon Dec 09 17:06:30 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


