Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.21-s010_1, built Wed Feb 07 2018
Options: 
Date:    Wed Apr 28 18:25:54 2021
Host:    cad54 (x86_64 w/Linux 2.6.32-71.el6.x86_64) (2cores*4cpus*1physical cpu*Intel(R) Core(TM) i3-2120 CPU @ 3.30GHz 3072KB) (7955092KB)
OS:      Red Hat Enterprise Linux Server release 6.0 (Santiago)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (25 seconds elapsed).

WARNING: This version of the tool is 1176 days old.
@genus:root: 1> set_db library slow.lib

Threads Configured:3

  Message Summary for Library slow.lib:
  *************************************
  Could not find an attribute in the library. [LBR-436]: 639
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  *************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'slow.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
  Setting attribute of root '/': 'library' = slow.lib
1 slow.lib
@genus:root: 2> read_hdl {add32.v alu.v control_unit.v data_mem.v imm_sx.v insn_mem.v load_stall.v mbr_sx_load.v mbr_sx_store.v mux32four.v mux32three.v mux32two.v program_counter.v register_bank.v riscv_crypto_fu_saes32_32.v riscv_crypto_fu_sboxes_aes_32.v riscv_crypto_fu_sboxes_sm4_32.v riscv_crypto_fu_ssha256_32.v riscv_crypto_fu_ssha512_32.v riscv_crypto_fu_ssm3_32.v riscv_crypto_fu_ssm4_32.v riscv_crypto_fu_32.v rvb_clmul.v rvb_xperm.v bitmanip_top.v core_top.v core.v}
@genus:root: 3> elaborate core
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'core' from file 'core.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'core' with default parameters value.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'sz' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'rs2' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'mask' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'sz_log2' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'rs1' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'res' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Connected signal is wider than input port. [CDFG-464]
        : Signal width (23) does not match width of port 'instruction' (21) of instance 'bitmanip_fu' of module 'bitmanip_top' in file 'core.v' on line 193.
        : This may cause simulation mismatches between the original and synthesized designs.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'core'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            15            107                                      elaborate
design:core
@genus:root: 4> read_sdc counter_constraints.g
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
@genus:root: 5> synthesize -to_mapped -effort medium
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
        : The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'core' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 31 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 34 hierarchical instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'core'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'core'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4565'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4565'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4570'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4570'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4566'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4566'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4562'
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4562_c1 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4562_c2 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4562_c3 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4562_c4 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4562'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4569'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4569'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4568'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4568'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4567'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4567'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4564'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4564'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4563'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4563'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'core'.
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
        : The requested number of cpus are not available on machine.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'core' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'core' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 278 combo usable cells and 172 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[3]'. The constant is '1'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[2]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[1]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[0]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[7]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[6]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[5]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[4]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[11]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[10]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[9]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[8]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[19]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[18]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[17]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[16]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[12]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[13]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[14]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[15]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[20]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[21]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[22]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[23]'. The constant is '1'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 hierarchical instances.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'bitmanip_fu_i_rvb_clmul/state_reg[3]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[0]'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[1]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[2]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[3]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[4]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[5]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[6]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[7]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[8]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[9]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[10]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[11]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[12]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[13]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[14]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[15]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[16]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[17]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[18]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[19]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[20]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[21]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[22]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[23]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[24]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[25]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[26]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[27]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[28]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[29]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[30]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[31]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  -873 ps
Target path end-point (Pin: register_file/regFile_reg[31][28]/d)

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 sequential instances.
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map               271584    -1891 
            Worst cost_group: clk, WNS: -1891.1
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][28]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              -873    -1891     -15%     6000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack: -1891 ps
Target path end-point (Pin: register_file/regFile_reg[31][28]/D (DFFHQX4/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr              248010    -2035 
            Worst cost_group: clk, WNS: -2035.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[4][20]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk             -1891    -2035      -2%     6000 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'core'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'core' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                248010    -2035  -1958638         0        0
            Worst cost_group: clk, WNS: -2035.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[4][20]/D
 const_prop               248010    -2035  -1958638         0        0
            Worst cost_group: clk, WNS: -2035.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[4][20]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               247867    -2024  -1959891         0        0
            Worst cost_group: clk, WNS: -2024.2
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][26]/D
 incr_delay               238779    -1707  -1676900         0        0
            Worst cost_group: clk, WNS: -1707.2
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][20]/D
 incr_delay               239468    -1640  -1630512         0        0
            Worst cost_group: clk, WNS: -1640.1
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][20]/D
 incr_delay               239168    -1598  -1591164         0        0
            Worst cost_group: clk, WNS: -1598.4
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][29]/D
 incr_delay               239820    -1553  -1549490         0        0
            Worst cost_group: clk, WNS: -1553.1
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[2][4]/D
 incr_delay               239996    -1546  -1542283         0        0
            Worst cost_group: clk, WNS: -1546.0
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[6][4]/D
 incr_delay               240110    -1541  -1535680         0        0
            Worst cost_group: clk, WNS: -1541.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[2][28]/D
 incr_delay               240126    -1536  -1534032         0        0
            Worst cost_group: clk, WNS: -1536.8
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][4]/D
 incr_delay               240246    -1533  -1530418         0        0
            Worst cost_group: clk, WNS: -1533.0
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][27]/D
 incr_delay               240332    -1530  -1528525         0        0
            Worst cost_group: clk, WNS: -1530.5
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][4]/D
 incr_delay               240412    -1525  -1523845         0        0
            Worst cost_group: clk, WNS: -1525.6
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][3]/D
 incr_delay               240549    -1520  -1519014         0        0
            Worst cost_group: clk, WNS: -1520.5
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][3]/D
 incr_delay               240572    -1520  -1518900         0        0
            Worst cost_group: clk, WNS: -1520.1
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][3]/D
 incr_delay               240579    -1519  -1518703         0        0
            Worst cost_group: clk, WNS: -1519.8
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[2][28]/D
 incr_delay               240628    -1515  -1514793         0        0
            Worst cost_group: clk, WNS: -1515.9
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][4]/D
 incr_delay               240642    -1514  -1514217         0        0
            Worst cost_group: clk, WNS: -1514.5
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][4]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz      3130  (      570 /      587 )  10.28
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       818  (        0 /        0 )  0.00
       plc_lo_st       818  (        0 /        0 )  0.00
        plc_star       818  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       818  (        0 /        0 )  0.00
            fopt       818  (        0 /        0 )  0.03
       crit_dnsz      6381  (     1072 /     1088 )  30.28
             dup       977  (        9 /        9 )  0.38
            fopt      1515  (       89 /      364 )  12.38
        setup_dn      1731  (      868 /      868 )  27.62
         buf2inv       811  (        0 /        0 )  0.00
             exp        85  (       12 /       65 )  3.28
       gate_deco       592  (        5 /        5 )  9.36
       gcomp_tim      1441  (       20 /       26 )  4.13
  inv_pair_2_buf      1381  (        0 /        0 )  0.01

 init_drc                 240642    -1514  -1514217         0        0
            Worst cost_group: clk, WNS: -1514.5
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][4]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 240642    -1514  -1514217         0        0
            Worst cost_group: clk, WNS: -1514.5
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][4]/D
 incr_tns                 240978    -1508  -1472968         0        0
            Worst cost_group: clk, WNS: -1508.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][4]/D
 incr_tns                 240978    -1508  -1472968         0        0
            Worst cost_group: clk, WNS: -1508.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][4]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      2219  (       69 /      208 )  4.10
       plc_lo_st      2150  (        0 /        0 )  0.00
            fopt      2150  (        0 /        0 )  0.10
       crit_dnsz      3953  (      124 /      333 )  7.63
             dup      2026  (        0 /        0 )  0.23
        setup_dn      2026  (       60 /      122 )  1.17
         buf2inv      1966  (        0 /        0 )  0.00

 init_area                240978    -1508  -1472968         0        0
            Worst cost_group: clk, WNS: -1508.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][4]/D
 undup                    240951    -1508  -1472968         0        0
            Worst cost_group: clk, WNS: -1508.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][4]/D
 rem_buf                  239654    -1508  -1472890         0        0
            Worst cost_group: clk, WNS: -1508.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][4]/D
 rem_inv                  238922    -1508  -1472649         0        0
            Worst cost_group: clk, WNS: -1508.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][4]/D
 merge_bi                 237997    -1504  -1468672         0        0
            Worst cost_group: clk, WNS: -1504.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][3]/D
 merge_bi                 237964    -1504  -1468579         0        0
            Worst cost_group: clk, WNS: -1504.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][3]/D
 io_phase                 237821    -1504  -1467915         0        0
            Worst cost_group: clk, WNS: -1504.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][3]/D
 gate_comp                237492    -1503  -1465012         0        0
            Worst cost_group: clk, WNS: -1503.1
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][3]/D
 glob_area                237289    -1503  -1464352         0        0
            Worst cost_group: clk, WNS: -1503.0
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][3]/D
 area_down                236085    -1500  -1465896         0        0
            Worst cost_group: clk, WNS: -1500.9
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][12]/D
 size_n_buf               235699    -1500  -1464559         0        0
            Worst cost_group: clk, WNS: -1500.9
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][12]/D
 rem_buf                  235246    -1500  -1464520         0        0
            Worst cost_group: clk, WNS: -1500.9
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][12]/D
 rem_inv                  235206    -1500  -1464120         0        0
            Worst cost_group: clk, WNS: -1500.9
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][12]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        12  (        2 /        5 )  0.16
         rem_buf       168  (       97 /      106 )  0.52
         rem_inv       499  (       96 /      128 )  1.13
        merge_bi       366  (      163 /      245 )  1.51
      rem_inv_qb        94  (        0 /        2 )  0.20
        io_phase       318  (       25 /       73 )  1.46
       gate_comp      2176  (       48 /     1021 )  21.82
       gcomp_mog        11  (        0 /        2 )  1.24
       glob_area        66  (       18 /       66 )  4.12
       area_down       732  (      118 /      209 )  6.50
      size_n_buf        56  (        3 /        3 )  1.35
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf        99  (       34 /       42 )  0.24
         rem_inv       278  (        6 /       28 )  0.62
        merge_bi       188  (        9 /       72 )  0.80
      rem_inv_qb        88  (        0 /        3 )  0.21

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               235153    -1500  -1463622         0        0
            Worst cost_group: clk, WNS: -1500.9
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][12]/D
 incr_delay               235223    -1493  -1462937         0        0
            Worst cost_group: clk, WNS: -1493.0
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][12]/D
 incr_delay               235233    -1492  -1463143         0        0
            Worst cost_group: clk, WNS: -1492.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][12]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       343  (       22 /       23 )  0.80
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       147  (        0 /        0 )  0.00
       plc_lo_st       147  (        0 /        0 )  0.00
        plc_star       147  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       147  (        0 /        0 )  0.00
            fopt       147  (        0 /        0 )  0.01
       crit_dnsz       758  (       21 /       21 )  1.03
             dup       150  (        0 /        0 )  0.06
            fopt       150  (        0 /       21 )  0.96
        setup_dn       150  (        0 /        0 )  0.00
         buf2inv       150  (        0 /        0 )  0.00
             exp        17  (        1 /       11 )  0.62
       gate_deco        94  (        0 /        0 )  1.64
       gcomp_tim       213  (        0 /        0 )  0.56
  inv_pair_2_buf       222  (        0 /        0 )  0.00

 init_drc                 235233    -1492  -1463143         0        0
            Worst cost_group: clk, WNS: -1492.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][12]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                235233    -1492  -1463143         0        0
            Worst cost_group: clk, WNS: -1492.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][12]/D
 merge_bi                 235083    -1492  -1462789         0        0
            Worst cost_group: clk, WNS: -1492.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][12]/D
 rem_inv_qb               234711    -1492  -1462789         0        0
            Worst cost_group: clk, WNS: -1492.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][12]/D
 io_phase                 234671    -1492  -1462749         0        0
            Worst cost_group: clk, WNS: -1492.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][12]/D
 gate_comp                234634    -1492  -1462179         0        0
            Worst cost_group: clk, WNS: -1492.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][12]/D
 glob_area                234601    -1492  -1461906         0        0
            Worst cost_group: clk, WNS: -1492.3
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][12]/D
 area_down                234298    -1492  -1461414         0        0
            Worst cost_group: clk, WNS: -1492.2
            Path: stall_unit/delayed_load_reg/CK -->
                    register_file/regFile_reg[1][27]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        11  (        0 /        2 )  0.11
         rem_buf        65  (        3 /        3 )  0.12
         rem_inv       268  (        9 /       21 )  0.53
        merge_bi       171  (        7 /       63 )  0.73
      rem_inv_qb        88  (        2 /        3 )  0.17
        io_phase       256  (        4 /       42 )  1.16
       gate_comp      2076  (       11 /      785 )  18.69
       gcomp_mog        11  (        0 /        0 )  1.23
       glob_area        66  (        5 /       66 )  4.01
       area_down       670  (       39 /      112 )  5.29
      size_n_buf         4  (        0 /        0 )  0.10
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'core'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           433            402                                      synthesize
@genus:root: 6> report area
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 28 2021  06:34:42 pm
  Module:                 core
  Technology library:     tsmc18 1.0
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                    Instance                                  Module                Cell Count  Cell Area  Net Area   Total Area  Wireload     
-----------------------------------------------------------------------------------------------------------------------------------------------
core                                                                                     12761 234298.312     0.000   234298.312    <none> (D) 
  register_file                                 register_bank                             5893 118403.209     0.000   118403.209    <none> (D) 
  crypto_fu                                     riscv_crypto_fu                           2778  48532.176     0.000    48532.176    <none> (D) 
    i_riscv_crypto_fu_ssha512                   riscv_crypto_fu_ssha512                    360   6350.098     0.000     6350.098    <none> (D) 
    i_riscv_crypto_fu_aes32_i_aes_sbox_inv      riscv_crypto_aes_inv_sbox                  288   5847.811     0.000     5847.811    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid_4579             145   2687.731     0.000     2687.731    <none> (D) 
      out                                       riscv_crypto_sbox_aesi_out                  78   1876.090     0.000     1876.090    <none> (D) 
      top                                       riscv_crypto_sbox_aesi_top                  65   1283.990     0.000     1283.990    <none> (D) 
    i_riscv_crypto_fu_aes32_i_aes_sbox_fwd      riscv_crypto_aes_fwd_sbox                  252   5674.838     0.000     5674.838    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid_4580             109   2355.091     0.000     2355.091    <none> (D) 
      out                                       riscv_crypto_sbox_aes_out                   74   1932.638     0.000     1932.638    <none> (D) 
      top                                       riscv_crypto_sbox_aes_top                   69   1387.109     0.000     1387.109    <none> (D) 
    i_riscv_crypto_fu_ssm4_i_sm4_sbox           riscv_crypto_sm4_sbox                      250   5275.670     0.000     5275.670    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid                  108   2128.896     0.000     2128.896    <none> (D) 
      bot                                       riscv_crypto_sbox_sm4_out                   88   1972.555     0.000     1972.555    <none> (D) 
      top                                       riscv_crypto_sbox_sm4_top                   54   1174.219     0.000     1174.219    <none> (D) 
  bitmanip_fu_i_rvb_clmul                       rvb_clmul                                  754  16568.798     0.000    16568.798    <none> (D) 
  core_control                                  control_unit                               263   3595.838     0.000     3595.838    <none> (D) 
  core_alu_sub_42_28                            sub_unsigned_1734                          235   3532.637     0.000     3532.637    <none> (D) 
  pc_adder_add_4_17                             add_unsigned_4599                          263   3519.331     0.000     3519.331    <none> (D) 
  core_alu_add_41_29                            add_unsigned                               237   3319.747     0.000     3319.747    <none> (D) 
  core_alu_sll_43_28                            shift_left_vlog_unsigned_2455              152   2561.328     0.000     2561.328    <none> (D) 
  core_alu_srl_47_28                            shift_right_vlog_unsigned                  152   2558.002     0.000     2558.002    <none> (D) 
  pc_latch                                      program_counter                             32   1809.562     0.000     1809.562    <none> (D) 
  core_alu_lt_26_29                             lt_signed_2062                             113   1367.150     0.000     1367.150    <none> (D) 
  core_alu_lt_27_20                             lt_unsigned_2060                           113   1367.150     0.000     1367.150    <none> (D) 
  reg_to_mem                                    mbr_sx_store                                71    878.170     0.000      878.170    <none> (D) 
  bitmanip_fu_sll_62_35_Y_bitmanip_fu_sll_61_43 shift_left_vlog_unsigned_2455_4600          69    848.232     0.000      848.232    <none> (D) 
  stall_unit                                    load_stall                                   9    459.043     0.000      459.043    <none> (D) 
  bitmanip_fu_srl_62_35                         shift_right_vlog_unsigned_4601              32    439.085     0.000      439.085    <none> (D) 

 (D) = wireload is default in technology library
@genus:root: 7> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'core'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 28 2021  06:34:46 pm
  Module:                 core
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-1492 ps) Setup Check with Pin register_file/regFile_reg[30][27]/CK->D
          Group: clk
     Startpoint: (R) stall_unit/delayed_load_reg/CK
          Clock: (R) clk
       Endpoint: (R) register_file/regFile_reg[30][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6000            0     
                                              
             Setup:-      99                  
       Uncertainty:-     100                  
     Required Time:=    5801                  
      Launch Clock:-       0                  
         Data Path:-    7293                  
             Slack:=   -1492                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                          Timing Point                           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  stall_unit/delayed_load_reg/CK                                  -       -      R     (arrival)   1135     -   100     -       0    (-,-) 
  stall_unit/delayed_load_reg/Q                                   -       CK->Q  R     DFFHQX4        4  27.6   121   306     306    (-,-) 
  g9713/Y                                                         -       A->Y   F     INVX4          4  31.2    72    61     367    (-,-) 
  g9697/Y                                                         -       A->Y   R     NAND2X2        1  26.1   213   134     501    (-,-) 
  g9693/Y                                                         -       A->Y   F     INVX8         10  78.8    96    81     582    (-,-) 
  register_file/g39416/Y                                          -       AN->Y  F     NAND3BX2       2  14.2   132   203     785    (-,-) 
  register_file/g37569/Y                                          -       A->Y   R     NOR2X2         3  23.4   280   192     977    (-,-) 
  register_file/g37019/Y                                          -       A->Y   F     CLKINVX3       7  32.0   162   136    1113    (-,-) 
  register_file/g37017/Y                                          -       A->Y   R     CLKINVX4       6  24.0   109    87    1200    (-,-) 
  register_file/g35563/Y                                          -       A->Y   F     NAND2X1        1   6.7   110    79    1279    (-,-) 
  register_file/g35017/Y                                          -       B0->Y  R     OAI2BB1X2      1   8.2   112    95    1374    (-,-) 
  register_file/g34672/Y                                          -       B->Y   F     NOR2X2         1   8.2    68    67    1442    (-,-) 
  register_file/g34437/Y                                          -       A->Y   R     NAND3X2        1   8.0   147    84    1525    (-,-) 
  register_file/g34290/Y                                          -       A->Y   F     NOR2X2         1   8.2    80    59    1584    (-,-) 
  register_file/g34234/Y                                          -       B->Y   R     NAND2X2        3  13.0   140   108    1692    (-,-) 
  crypto_fu/g9399/Y                                               -       A->Y   F     NAND2X2        1   6.7    73    62    1755    (-,-) 
  crypto_fu/g9382/Y                                               -       B0->Y  R     OAI2BB1X2      1  10.7   123    94    1849    (-,-) 
  crypto_fu/g9376/Y                                               -       A->Y   F     CLKINVX4       1  15.6    75    66    1914    (-,-) 
  crypto_fu/g9361/Y                                               -       A->Y   R     NAND2X4        8  34.6   170   110    2024    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/top/g553/Y     -       A->Y   F     INVX3          4  17.6    74    64    2088    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/top/g552/Y     -       A->Y   R     INVX1          1   7.8   136    97    2186    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/top/g536/Y     -       A->Y   F     NAND2X2        1  12.4    93    76    2262    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/top/g525/Y     -       B0->Y  R     OAI2BB1X4      5  25.1   140   108    2370    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/top/g491/Y     -       A1N->Y R     OAI2BB2X2      2   7.2   201   190    2560    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g3133/Y    -       A->Y   F     NAND2X1        2  13.8   162   130    2690    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g3129/Y    -       A->Y   R     CLKINVX3       1   7.8    74    64    2754    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g3126/Y    -       A->Y   F     NAND2X2        1  12.4    96    68    2821    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g3121/Y    -       B0->Y  R     OAI2BB1X4      1  20.2   126   100    2921    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g3114/Y    -       S0->Y  F     MXI2X4         3  28.1   176   178    3099    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/fopt3217/Y -       A->Y   R     INVX2          2  24.6   190   148    3247    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g3096/Y    -       A1N->Y R     OAI2BB2X4      3  29.0   253   214    3461    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g3082/Y    -       A1N->Y R     OAI2BB2X4      2  19.1   210   205    3666    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g3069/Y    -       B->Y   F     NAND2X4        1  20.2   101    77    3743    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g3059/Y    -       S0->Y  R     MXI2X4         4  30.9   310   174    3917    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/fopt3298/Y -       A->Y   F     INVX2          2   6.5    74    52    3970    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g3027/Y    -       A1N->Y F     OAI2BB2X2      2  15.6   138   210    4180    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g3012/Y    -       A->Y   R     NAND2X2        1   6.8   105    86    4266    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/mid/g3010/Y    -       A->Y   F     INVX2          1  13.1    67    57    4323    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/out/g805/Y     -       A->Y   R     INVX4          3  29.7   118    85    4408    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/out/g804/Y     -       A->Y   F     INVX4          1  13.2    47    41    4449    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/out/g754/Y     -       B->Y   R     MXI2X4         4  33.1   320   167    4616    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/out/g3/Y       -       B->Y   F     XOR2XL         1   6.7   148   428    5044    (-,-) 
  crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv/out/g711/Y     -       A->Y   R     MXI2X2         2  13.4   292   175    5220    (-,-) 
  crypto_fu/g35418/Y                                              -       A->Y   F     NAND2X2        1  12.4   114    89    5308    (-,-) 
  crypto_fu/g35266/Y                                              -       B0->Y  R     OAI2BB1X4      4  26.4   145   115    5424    (-,-) 
  crypto_fu/fopt35835/Y                                           -       A->Y   F     CLKINVX4       2   7.1    56    53    5477    (-,-) 
  crypto_fu/g35071/Y                                              -       A->Y   R     NAND2X1        1  12.4   219   133    5610    (-,-) 
  crypto_fu/g35014/Y                                              -       B0->Y  F     OAI2BB1X4      6  58.0   164   133    5743    (-,-) 
  crypto_fu/g34611/Y                                              -       A1N->Y F     AOI2BB2X4      2  24.5   126   258    6001    (-,-) 
  crypto_fu/g34476/Y                                              -       A0N->Y F     AOI2BB2X4      1  17.9   110   221    6222    (-,-) 
  crypto_fu/g34306/Y                                              -       A0->Y  R     OAI22X4        5  16.2   288   133    6355    (-,-) 
  crypto_fu/g34216/Y                                              -       B->Y   F     NAND2XL        2   5.2   214   103    6458    (-,-) 
  crypto_fu/g35576/Y                                              -       AN->Y  F     NAND2BX1       1   4.5   102   214    6672    (-,-) 
  crypto_fu/g34076/Y                                              -       D->Y   R     NAND4X1        1   4.3   188   150    6822    (-,-) 
  g33876/Y                                                        -       A1N->Y R     OAI2BB1X4      1  26.1   147   207    7029    (-,-) 
  register_file/g30091/Y                                          -       A->Y   F     INVX8         31 105.4   105    91    7120    (-,-) 
  register_file/g28360/Y                                          -       A0->Y  R     OAI21XL        1   3.2   297   174    7293    (-,-) 
  register_file/regFile_reg[30][27]/D                             <<<     -      R     DFFXL          1     -     -     0    7293    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------

@genus:root: 8> report power
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 28 2021  06:35:10 pm
  Module:                 core
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                     Leakage     Dynamic       Total    
           Instance           Cells Power(nW)   Power(nW)    Power(nW)  
------------------------------------------------------------------------
core                          12761  6801.702 27727183.596 27733985.297 
  register_file                5893  3114.373 14468765.715 14471880.089 
  crypto_fu                    2778  1838.214  1241663.971  1243502.185 
    i_riscv_cr.._aes_sbox_fwd   252   288.894        0.000      288.894 
      mid                       109   115.254        0.000      115.254 
      out                        74   106.046        0.000      106.046 
      top                        69    67.594        0.000       67.594 
    i_riscv_cr.._aes_sbox_inv   288   284.137        0.000      284.137 
      mid                       145   121.910        0.000      121.910 
      out                        78   105.148        0.000      105.148 
      top                        65    57.079        0.000       57.079 
    i_riscv_cr..m4_i_sm4_sbox   250   269.532        0.000      269.532 
      mid                       108   112.511        0.000      112.511 
      bot                        88   102.899        0.000      102.899 
      top                        54    54.122        0.000       54.122 
    i_riscv_crypto_fu_ssha512   360   185.228        0.000      185.228 
  bitmanip_fu_i_rvb_clmul       754   450.105  5271925.777  5272375.882 
  core_alu_sub_42_28            235   120.469   569452.141   569572.610 
  core_control                  263   116.171   111794.484   111910.655 
  pc_adder_add_4_17             263    98.868   151212.875   151311.743 
  core_alu_add_41_29            237    96.143   528187.282   528283.424 
  core_alu_sll_43_28            152    51.228   391340.752   391391.980 
  core_alu_srl_47_28            152    51.189   385834.446   385885.635 
  pc_latch                       32    47.113   419201.934   419249.047 
  core_alu_lt_27_20             113    35.390   158842.860   158878.250 
  core_alu_lt_26_29             113    34.607   156156.133   156190.740 
  reg_to_mem                     71    20.238    62516.186    62536.424 
  bitmanip_f.._fu_sll_61_43      69    18.039    63352.889    63370.927 
  stall_unit                      9    17.289    98361.738    98379.027 
  bitmanip_fu_srl_62_35          32    15.348    40800.889    40816.238 

@genus:root: 9> exit
Normal exit.