module part4(SW,LEDR,LEDG,HEX2,HEX3,HEX4,HEX5,HEX6,HEX7,HEX0,HEX1);
	
	input [17:0] SW;		//toggle switches
	output [6:0] HEX0;		//7-seg display 0 
	output [6:0] HEX1;		//"			  " 1
	output [6:0] HEX2; 		//"           " 2
	output [6:0] HEX3;		//"           " 3
	output [6:0] HEX4;		//"           " 4
	output [6:0] HEX5;		//"           " 5
	output [6:0] HEX6;		//"           " 6
	output [6:0] HEX7;		//"           " 7
	output [17:0] LEDR;		//red leds
	output [7:0] LEDG;
	


	assign LEDR = SW;			//assign the red leds to the switches
	
	wire [4:0] M;
	wire Co;
	wire C1;
	wire C2;
	
	
	wire [3:0] A;
	assign A = SW [3:0];
	
	wire [7:4] B;
	assign B = SW [7:4];
	
	
		reg gOUT;
	always@(A | B)
		case(A | B)
			4'b1010 : gOUT = 1'b1;	//10
			4'b1011 : gOUT = 1'b1;	//11
			4'b1100 : gOUT = 1'b1;	//12
			4'b1101 : gOUT = 1'b1;	//13
			4'b1110 : gOUT = 1'b1;	//14
			4'b1111 : gOUT = 1'b1;	//15
			default : gOUT = 1'b0;  //off
		endcase
	assign LEDG[7] = gOUT;
	
	
	
	
	full_adder (SW[0],SW[4],SW[8],M[0],Co);
	full_adder (SW[1],SW[5],Co,M[1],C1);
	full_adder (SW[2],SW[6],C1,M[2],C2);
	full_adder (SW[3],SW[7],C2,M[3],M[4]);
	
	char_7seg H0 (M,HEX0,HEX1);
	assign HEX2 = 7'b1111111;
	assign HEX3 = 7'b1111111;
	assign HEX4 = 7'b1111111;
	assign HEX5 = 7'b1111111;
	assign HEX6 = 7'b1111111;
	assign HEX7 = 7'b1111111;
	

endmodule
//full adder
module full_adder ( A, B, C , M , Cout);
//A = input A
//B = input B
//C = input C
//M = result
//Cout = overflow bit 
	input A,B,C;
	output M,Cout;
	assign {Cout,M} = A + B + C;
		
endmodule
	

//implements a 7-segment decoder for binary to decimal
module char_7seg ( C, Display0, Display1 );
	input[4:0] C;		//input code
	output[6:0]Display0,Display1; //output 7-seg code
	
//code for 7-segment decoder

	wire[6:0] b0,b1,b2,b3,b4,b5,b6,b7,b8,b9,BLANK;			
	reg[13:0]OUT;
					//   6    5    4    3    2    1    0
	assign b0[6:0] = 7'b1000000;
	assign b1[6:0] = 7'b1111001;
	assign b2[6:0] = 7'b0100100;
	assign b3[6:0] = 7'b0110000;
	assign b4[6:0] = 7'b0011001;
	assign b5[6:0] = 7'b0010010;
	assign b6[6:0] = 7'b0000010;
	assign b7[6:0] = 7'b1111000;
	assign b8[6:0] = 7'b0000000;
	assign b9[6:0] = 7'b0010000;
	assign BLANK[6:0] = 7'b1111111;
	
	always@(C)
		case(C)
							
			5'b00000 : OUT = { BLANK , b0 };
			5'b00001 : OUT = { BLANK , b1 };
			5'b00010 : OUT = { BLANK , b2 };
			5'b00011 : OUT = { BLANK , b3 };
			5'b00100 : OUT = { BLANK , b4 };
			5'b00101 : OUT = { BLANK , b5 };
			5'b00110 : OUT = { BLANK , b6 };
			5'b00111 : OUT = { BLANK , b7 };
			5'b01000 : OUT = { BLANK , b8 };
			5'b01001 : OUT = { BLANK , b9 };
			5'b01010 : OUT = { b1 , b0 };	//10
			5'b01011 : OUT = { b1 , b1 };	//11
			5'b01100 : OUT = { b1 , b2 };	//12
			5'b01101 : OUT = { b1 , b3 };	//13
			5'b01110 : OUT = { b1 , b4 };	//14
			5'b01111 : OUT = { b1 , b5 };	//15
			5'b10000 : OUT = { b1 , b6 };	//16
			5'b10001 : OUT = { b1 , b7 };	//17
			5'b10010 : OUT = { b1 , b8 };	//18
			5'b10011 : OUT = { b1 , b9 };	//19
			//5'b10100 : OUT = { b2 , b0 };	//20
			//5'b10101 : OUT = { b2 , b1 };	//21
			//5'b10110 : OUT = { b2 , b2 };	//22
			//5'b10111 : OUT = { b2 , b3 };	//23
			//5'b11000 : OUT = { b2 , b4 };	//24
			//5'b11001 : OUT = { b2 , b5 };	//25
			//5'b11001 : OUT = { b2 , b5 };	//26
			//5'b11001 : OUT = { b2 , b5 };	//25
			//5'b11001 : OUT = { b2 , b5 };	//25
			//5'b11001 : OUT = { b2 , b5 };	//25
			//5'b11001 : OUT = { b2 , b5 };	//25
			//5'b11001 : OUT = { b2 , b5 };	//25
			//5'b11001 : OUT = { b2 , b5 };	//25
			
			
			//default : OUT = BLANK;
	endcase	
	assign Display0 = OUT[6:0];
	assign Display1 = OUT[13:7];
	
	
endmodule