# system info sdram_system_tb on 2020.11.22.00:37:51
system_info:
name,value
DEVICE,EP2C20F484C7
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1606034270
#
#
# Files generated for sdram_system_tb on 2020.11.22.00:37:51
files:
filepath,kind,attributes,module,is_top
sdram_system/testbench/sdram_system_tb/simulation/sdram_system_tb.v,VERILOG,,sdram_system_tb,true
sdram_system/testbench/sdram_system_tb/simulation/submodules/sdram_system.v,VERILOG,,sdram_system,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_sdram_partner_module.v,VERILOG,,altera_sdram_partner_module,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/sdram_system_new_sdram_controller_0_test_component.v,VERILOG,,sdram_system_new_sdram_controller_0,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/sdram_system_new_sdram_controller_0.v,VERILOG,,sdram_system_new_sdram_controller_0,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
sdram_system/testbench/sdram_system_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sdram_system_tb.sdram_system_inst,sdram_system
sdram_system_tb.sdram_system_inst.new_sdram_controller_0,sdram_system_new_sdram_controller_0
sdram_system_tb.sdram_system_inst.rst_controller,altera_reset_controller
sdram_system_tb.sdram_system_inst_clk_bfm,altera_avalon_clock_source
sdram_system_tb.sdram_system_inst_reset_bfm,altera_avalon_reset_source
sdram_system_tb.new_sdram_controller_0_my_partner,altera_sdram_partner_module
