--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml dot_top.twx dot_top.ncd -o dot_top.twr dot_top.pcf -ucf
Nexys2_1200General.ucf

Design file:              dot_top.ncd
Physical constraint file: dot_top.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn<0>      |    6.811(R)|   -0.134(R)|clk_BUFGP         |   0.000|
sw<0>       |    0.179(R)|    1.172(R)|clk_BUFGP         |   0.000|
sw<1>       |    0.133(R)|    1.205(R)|clk_BUFGP         |   0.000|
sw<2>       |    0.056(R)|    1.269(R)|clk_BUFGP         |   0.000|
sw<3>       |    0.292(R)|    1.083(R)|clk_BUFGP         |   0.000|
sw<4>       |    0.059(R)|    1.264(R)|clk_BUFGP         |   0.000|
sw<5>       |    0.049(R)|    1.277(R)|clk_BUFGP         |   0.000|
sw<6>       |    0.055(R)|    1.269(R)|clk_BUFGP         |   0.000|
sw<7>       |    0.330(R)|    1.052(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |    7.795(R)|clk_BUFGP         |   0.000|
an<1>       |   11.958(R)|clk_BUFGP         |   0.000|
an<2>       |   12.347(R)|clk_BUFGP         |   0.000|
an<3>       |    9.952(R)|clk_BUFGP         |   0.000|
hsync       |    8.846(R)|clk_BUFGP         |   0.000|
seg<0>      |   12.008(R)|clk_BUFGP         |   0.000|
seg<1>      |   11.403(R)|clk_BUFGP         |   0.000|
seg<2>      |   12.469(R)|clk_BUFGP         |   0.000|
seg<3>      |   12.902(R)|clk_BUFGP         |   0.000|
seg<4>      |   11.613(R)|clk_BUFGP         |   0.000|
seg<5>      |   11.795(R)|clk_BUFGP         |   0.000|
seg<6>      |   12.009(R)|clk_BUFGP         |   0.000|
vgablue<2>  |    9.116(R)|clk_BUFGP         |   0.000|
vgablue<3>  |    8.758(R)|clk_BUFGP         |   0.000|
vgagreen<1> |    8.627(R)|clk_BUFGP         |   0.000|
vgagreen<2> |    8.486(R)|clk_BUFGP         |   0.000|
vgagreen<3> |    9.038(R)|clk_BUFGP         |   0.000|
vgared<1>   |    8.419(R)|clk_BUFGP         |   0.000|
vgared<2>   |    8.852(R)|clk_BUFGP         |   0.000|
vgared<3>   |    8.444(R)|clk_BUFGP         |   0.000|
vsync       |    9.096(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.248|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Feb  2 11:02:52 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 363 MB



