#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Feb  4 00:30:18 2025
# Process ID         : 188325
# Current directory  : /home/phil/btreeBlock/vivado
# Command line       : vivado -mode batch -source /home/phil/btreeBlock/vivado/synthesis.tcl
# Log file           : /home/phil/btreeBlock/vivado/vivado.log
# Journal file       : /home/phil/btreeBlock/vivado/vivado.jou
# Running On         : pousadouros
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : Intel(R) Core(TM) i5-7400 CPU @ 3.00GHz
# CPU Frequency      : 3396.647 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 8278 MB
# Swap memory        : 536 MB
# Total Virtual      : 8815 MB
# Available Virtual  : 2685 MB
#-----------------------------------------------------------
source /home/phil/btreeBlock/vivado/synthesis.tcl
# create_project find /home/phil/btreeBlock/verilog/find/2/vivado -part XC7A200T -force
# add_files /home/phil/btreeBlock/verilog/find/2/find.v
# add_files -norecurse /home/phil/btreeBlock/verilog/find/2/includes/M.vh
# add_files -norecurse /home/phil/btreeBlock/verilog/find/2/includes/T.vh
# set_property include_dirs [list /home/phil/btreeBlock/verilog/find/2/includes] [current_fileset]
# launch_runs synth_1
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Feb  4 00:30:25 2025] Launched synth_1...
Run output will be captured here: /home/phil/btreeBlock/verilog/find/2/vivado/find.runs/synth_1/runme.log
# wait_on_runs synth_1
[Tue Feb  4 00:30:25 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log find.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source find.tcl

WARNING: Default location for XILINX_HLS not found

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Feb  4 00:30:28 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source find.tcl -notrace
Command: synth_design -top find -part xc7a200tfbg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 188582
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1739.348 ; gain = 360.859 ; free physical = 152 ; free virtual = 1260
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'find' [/home/phil/btreeBlock/verilog/find/2/find.v:6]
WARNING: [Synth 8-11581] system function call 'fopen' not supported [/home/phil/btreeBlock/verilog/find/2/find.v:77]
WARNING: [Synth 8-11581] system task call 'fdisplay' not supported [/home/phil/btreeBlock/verilog/find/2/find.v:91]
INFO: [Synth 8-6155] done synthesizing module 'find' (0#1) [/home/phil/btreeBlock/verilog/find/2/find.v:6]
WARNING: [Synth 8-6014] Unused sequential element steps_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:73]
WARNING: [Synth 8-6014] Unused sequential element traceFile_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:77]
WARNING: [Synth 8-6014] Unused sequential element branch_0_StuckSA_Copy_46_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:79]
WARNING: [Synth 8-6014] Unused sequential element branch_1_StuckSA_Memory_Based_48_base_offset_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:80]
WARNING: [Synth 8-6014] Unused sequential element branch_1_StuckSA_Copy_49_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:80]
WARNING: [Synth 8-6014] Unused sequential element branch_1_StuckSA_Transaction_50_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:80]
WARNING: [Synth 8-6014] Unused sequential element branch_2_StuckSA_Memory_Based_51_base_offset_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:81]
WARNING: [Synth 8-6014] Unused sequential element branch_2_StuckSA_Copy_52_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:81]
WARNING: [Synth 8-6014] Unused sequential element branch_2_StuckSA_Transaction_53_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:81]
WARNING: [Synth 8-6014] Unused sequential element branch_3_StuckSA_Memory_Based_54_base_offset_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:82]
WARNING: [Synth 8-6014] Unused sequential element branch_3_StuckSA_Copy_55_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:82]
WARNING: [Synth 8-6014] Unused sequential element branch_3_StuckSA_Transaction_56_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:82]
WARNING: [Synth 8-6014] Unused sequential element leaf_0_StuckSA_Copy_58_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:83]
WARNING: [Synth 8-6014] Unused sequential element leaf_1_StuckSA_Memory_Based_60_base_offset_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:84]
WARNING: [Synth 8-6014] Unused sequential element leaf_1_StuckSA_Copy_61_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:84]
WARNING: [Synth 8-6014] Unused sequential element leaf_1_StuckSA_Transaction_62_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:84]
WARNING: [Synth 8-6014] Unused sequential element leaf_2_StuckSA_Memory_Based_63_base_offset_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:85]
WARNING: [Synth 8-6014] Unused sequential element leaf_2_StuckSA_Copy_64_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:85]
WARNING: [Synth 8-6014] Unused sequential element leaf_2_StuckSA_Transaction_65_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:85]
WARNING: [Synth 8-6014] Unused sequential element leaf_3_StuckSA_Memory_Based_66_base_offset_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:86]
WARNING: [Synth 8-6014] Unused sequential element leaf_3_StuckSA_Copy_67_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:86]
WARNING: [Synth 8-6014] Unused sequential element leaf_3_StuckSA_Transaction_68_reg was removed.  [/home/phil/btreeBlock/verilog/find/2/find.v:86]
WARNING: [Synth 8-3917] design find has port data[4] driven by constant 0
WARNING: [Synth 8-7129] Port pfd[2] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port pfd[1] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port pfd[0] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[4] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[3] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[2] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[1] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[0] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[4] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[3] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[2] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[1] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[0] in module find is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1818.316 ; gain = 439.828 ; free physical = 137 ; free virtual = 1172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1836.129 ; gain = 457.641 ; free physical = 154 ; free virtual = 1180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-3
INFO: [Device 21-403] Loading part xc7a200tfbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1844.133 ; gain = 465.645 ; free physical = 150 ; free virtual = 1180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1877.961 ; gain = 499.473 ; free physical = 133 ; free virtual = 1130
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 4     
+---Registers : 
	              338 Bit    Registers := 1     
	              283 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	 137 Input  338 Bit        Muxes := 1     
	   2 Input  314 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	 137 Input   31 Bit        Muxes := 1     
	 137 Input   30 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design find has port data[4] driven by constant 0
WARNING: [Synth 8-7129] Port pfd[2] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port pfd[1] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port pfd[0] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[4] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[3] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[2] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[1] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Key[0] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[4] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[3] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[2] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[1] in module find is either unconnected or has no load
WARNING: [Synth 8-7129] Port Data[0] in module find is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2052.023 ; gain = 673.535 ; free physical = 115 ; free virtual = 924
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2052.023 ; gain = 673.535 ; free physical = 115 ; free virtual = 924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2052.023 ; gain = 673.535 ; free physical = 115 ; free virtual = 925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2162.836 ; gain = 784.348 ; free physical = 121 ; free virtual = 822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2162.836 ; gain = 784.348 ; free physical = 121 ; free virtual = 823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2162.836 ; gain = 784.348 ; free physical = 121 ; free virtual = 824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2162.836 ; gain = 784.348 ; free physical = 121 ; free virtual = 824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2162.836 ; gain = 784.348 ; free physical = 121 ; free virtual = 824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2162.836 ; gain = 784.348 ; free physical = 121 ; free virtual = 824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |     8|
|4     |LUT2   |    35|
|5     |LUT3   |    42|
|6     |LUT4   |    44|
|7     |LUT5   |    47|
|8     |LUT6   |   181|
|9     |MUXF7  |    11|
|10    |FDCE   |   113|
|11    |FDPE   |    22|
|12    |IBUF   |     2|
|13    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   532|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2162.836 ; gain = 784.348 ; free physical = 121 ; free virtual = 825
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2162.836 ; gain = 784.348 ; free physical = 121 ; free virtual = 827
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2162.844 ; gain = 784.348 ; free physical = 118 ; free virtual = 830
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2175.711 ; gain = 0.000 ; free physical = 137 ; free virtual = 843
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2291.316 ; gain = 0.000 ; free physical = 153 ; free virtual = 912
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 32e74f06
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 2291.316 ; gain = 912.832 ; free physical = 137 ; free virtual = 901
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1371.238; main = 1351.453; forked = 263.304
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2963.438; main = 2291.320; forked = 919.418
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2315.328 ; gain = 0.000 ; free physical = 137 ; free virtual = 906
INFO: [Common 17-1381] The checkpoint '/home/phil/btreeBlock/verilog/find/2/vivado/find.runs/synth_1/find.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file find_utilization_synth.rpt -pb find_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  4 00:31:04 2025...
[Tue Feb  4 00:31:15 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1439.941 ; gain = 0.000 ; free physical = 1448 ; free virtual = 2329
# write_netlist -force /home/phil/btreeBlock/verilog/find/2/netlist.v
invalid command name "write_netlist"
    while executing
"write_netlist -force /home/phil/btreeBlock/verilog/find/2/netlist.v"
    (file "/home/phil/btreeBlock/vivado/synthesis.tcl" line 12)
INFO: [Common 17-206] Exiting Vivado at Tue Feb  4 00:31:15 2025...
