<profile>

<section name = "Vitis HLS Report for 'chunkProcessor_Pipeline_VITIS_LOOP_27_2'" level="0">
<item name = "Date">Fri Aug  1 20:18:12 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">sha384Accel</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">aspartan7</item>
<item name = "Target device">xa7s6-cpga196-2I</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.262 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">164, 164, 1.640 us, 1.640 us, 162, 162, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_27_2">162, 162, 4, 2, 1, 80, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1267, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, 0, 150, -</column>
<column name="Register">-, -, 1039, -, -</column>
<specialColumn name="Available">10, 10, 7500, 3750, 0</specialColumn>
<specialColumn name="Utilization (%)">20, 0, 13, 37, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="kValues_U">chunkProcessor_Pipeline_VITIS_LOOP_27_2_kValues_ROM_AUTO_1R, 2, 0, 0, 0, 80, 64, 1, 5120</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln13_1_fu_478_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln13_2_fu_483_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln13_fu_376_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_2_fu_607_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln15_fu_602_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln19_fu_613_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln27_fu_326_p2">+, 0, 0, 14, 7, 1</column>
<column name="t1_fu_488_p2">+, 0, 0, 64, 64, 64</column>
<column name="and_ln13_1_fu_364_p2">and, 0, 0, 64, 64, 64</column>
<column name="and_ln13_fu_358_p2">and, 0, 0, 64, 64, 64</column>
<column name="and_ln15_1_fu_556_p2">and, 0, 0, 64, 64, 64</column>
<column name="and_ln15_fu_551_p2">and, 0, 0, 64, 64, 64</column>
<column name="icmp_ln27_fu_320_p2">icmp, 0, 0, 14, 7, 7</column>
<column name="or_ln13_fu_370_p2">or, 0, 0, 64, 64, 64</column>
<column name="or_ln15_3_fu_576_p2">or, 0, 0, 64, 64, 64</column>
<column name="or_ln15_fu_547_p2">or, 0, 0, 64, 64, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln13_1_fu_466_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln13_2_fu_472_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln13_fu_352_p2">xor, 0, 0, 64, 64, 2</column>
<column name="xor_ln15_1_fu_596_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln15_fu_590_p2">xor, 0, 0, 64, 64, 64</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add_i26_i251347_fu_122">9, 2, 64, 128</column>
<column name="add_i26_i25134_fu_134">9, 2, 64, 128</column>
<column name="add_i26_i2513_fu_110">9, 2, 64, 128</column>
<column name="add_i26_i251_fu_130">9, 2, 64, 128</column>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_add_i26_i251_load">9, 2, 64, 128</column>
<column name="ap_sig_allocacmp_i_3">9, 2, 7, 14</column>
<column name="i_fu_106">9, 2, 7, 14</column>
<column name="thr_add562568_fu_126">9, 2, 64, 128</column>
<column name="thr_add56256_fu_138">9, 2, 64, 128</column>
<column name="thr_add5625_fu_114">9, 2, 64, 128</column>
<column name="thr_add562_fu_118">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_i26_i251347_fu_122">64, 0, 64, 0</column>
<column name="add_i26_i25134_fu_134">64, 0, 64, 0</column>
<column name="add_i26_i25134_load_reg_740">64, 0, 64, 0</column>
<column name="add_i26_i2513_fu_110">64, 0, 64, 0</column>
<column name="add_i26_i251_fu_130">64, 0, 64, 0</column>
<column name="add_i26_i251_load_reg_729">64, 0, 64, 0</column>
<column name="add_ln13_reg_751">64, 0, 64, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_106">7, 0, 7, 0</column>
<column name="icmp_ln27_reg_715">1, 0, 1, 0</column>
<column name="icmp_ln27_reg_715_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="or_ln13_reg_746">64, 0, 64, 0</column>
<column name="t1_reg_780">64, 0, 64, 0</column>
<column name="thr_add562568_fu_126">64, 0, 64, 0</column>
<column name="thr_add56256_fu_138">64, 0, 64, 0</column>
<column name="thr_add56256_load_reg_767">64, 0, 64, 0</column>
<column name="thr_add5625_fu_114">64, 0, 64, 0</column>
<column name="thr_add5625_load_reg_774">64, 0, 64, 0</column>
<column name="thr_add562_fu_118">64, 0, 64, 0</column>
<column name="thr_add562_load_reg_756">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, chunkProcessor_Pipeline_VITIS_LOOP_27_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, chunkProcessor_Pipeline_VITIS_LOOP_27_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, chunkProcessor_Pipeline_VITIS_LOOP_27_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, chunkProcessor_Pipeline_VITIS_LOOP_27_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, chunkProcessor_Pipeline_VITIS_LOOP_27_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, chunkProcessor_Pipeline_VITIS_LOOP_27_2, return value</column>
<column name="wvars_load_7">in, 64, ap_none, wvars_load_7, scalar</column>
<column name="wvars_load_6">in, 64, ap_none, wvars_load_6, scalar</column>
<column name="wvars_load_5">in, 64, ap_none, wvars_load_5, scalar</column>
<column name="wvars_load_4">in, 64, ap_none, wvars_load_4, scalar</column>
<column name="wvars_load_3">in, 64, ap_none, wvars_load_3, scalar</column>
<column name="wvars_load_2">in, 64, ap_none, wvars_load_2, scalar</column>
<column name="wvars_load_1">in, 64, ap_none, wvars_load_1, scalar</column>
<column name="wvars_load">in, 64, ap_none, wvars_load, scalar</column>
<column name="wValues_address0">out, 7, ap_memory, wValues, array</column>
<column name="wValues_ce0">out, 1, ap_memory, wValues, array</column>
<column name="wValues_q0">in, 64, ap_memory, wValues, array</column>
<column name="thr_add562568_out">out, 64, ap_vld, thr_add562568_out, pointer</column>
<column name="thr_add562568_out_ap_vld">out, 1, ap_vld, thr_add562568_out, pointer</column>
<column name="add_i26_i251347_out">out, 64, ap_vld, add_i26_i251347_out, pointer</column>
<column name="add_i26_i251347_out_ap_vld">out, 1, ap_vld, add_i26_i251347_out, pointer</column>
<column name="thr_add56256_out">out, 64, ap_vld, thr_add56256_out, pointer</column>
<column name="thr_add56256_out_ap_vld">out, 1, ap_vld, thr_add56256_out, pointer</column>
<column name="thr_add5625_out">out, 64, ap_vld, thr_add5625_out, pointer</column>
<column name="thr_add5625_out_ap_vld">out, 1, ap_vld, thr_add5625_out, pointer</column>
<column name="add_i26_i25134_out">out, 64, ap_vld, add_i26_i25134_out, pointer</column>
<column name="add_i26_i25134_out_ap_vld">out, 1, ap_vld, add_i26_i25134_out, pointer</column>
<column name="add_i26_i2513_out">out, 64, ap_vld, add_i26_i2513_out, pointer</column>
<column name="add_i26_i2513_out_ap_vld">out, 1, ap_vld, add_i26_i2513_out, pointer</column>
<column name="thr_add562_out">out, 64, ap_vld, thr_add562_out, pointer</column>
<column name="thr_add562_out_ap_vld">out, 1, ap_vld, thr_add562_out, pointer</column>
<column name="add_i26_i251_out">out, 64, ap_vld, add_i26_i251_out, pointer</column>
<column name="add_i26_i251_out_ap_vld">out, 1, ap_vld, add_i26_i251_out, pointer</column>
</table>
</item>
</section>
</profile>
