# adpll

All digital PLL

This project is a kind of exercises with PLLs and VHDL. The goal is to develop a working all digial (or all software) phase locked loop inside FPGA able to track external signal sampled by ADC. Filtered signal from loop filter will provide demodulated FM signal. The next step will be use such a  FM demodulator to build all software radio receiver (with some external components like mixer and band pass filter).


![Simulation](https://raw.githubusercontent.com/filipamator/adpll/master/Simulation.png)