INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cs141/Desktop/project_5/hdl/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cs141/Desktop/project_5/build/project_5/project_5.srcs/sources_1/new/alu_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cs141/Desktop/project_5/hdl/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol pc_nxt, assumed default net type wire [/home/cs141/Desktop/project_5/hdl/cpu.sv:55]
WARNING: [VRFC 10-2938] 'pc_nxt' is already implicitly declared on line 55 [/home/cs141/Desktop/project_5/hdl/cpu.sv:110]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cs141/Desktop/project_5/build/project_5/project_5.srcs/sources_1/new/main_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cs141/Desktop/project_5/hdl/reg_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cs141/Desktop/project_5/hdl/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cs141/Desktop/project_5/hdl/reg_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cs141/Desktop/project_5/hdl/rw_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rw_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cs141/Desktop/project_5/hdl/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
