
                                    ZeBu (R)
                                      zPar

            Version S-2021.09-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# zPar zPar_zCui.tcl 

# start time is Tue May 13 18:37:31 2025




# Build Date : May  7 2024 - 21:36:47
# ---------------------------System Context--------------------------- 
# Cpu        32 x bogomips - 4499.99 AMD EPYC 9754 128-Core Processor
#            Load: 6.36 6.15 7.01 6/811 4058667
#            Hostname: zebutrain-4761-004   OS: Linux 4.18.0-425.3.1.el8.x86_64
# Memory     Total: 261706 MB Free: 201142 MB
#            Swap space: 53247 MB Free Swap space: 51534 MB
#            VmSize: 294 MB VmPeak: 294 MB
# Disk Space Total: 5000 GB Available: 554 GB Used: 4446 GB
#            Free inodes: 11763120
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            unlimited            unlimited            bytes     
# -------------------------------------------------------------------- 


#   step ENV.VAR : LM_LICENSE_FILE=26585@us01genlic:26585@us01snpslmd1
#   step ENV.VAR : SNPSLMD_LICENSE_FILE=26585@us01genlic:26585@us01snpslmd1
#   step ENV.VAR : VCS_HOME=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64
#   step ENV.VAR : VERDI_HOME=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10
#   step ENV.VAR : ZEBU_ACTIVATE_EMU_QUEUE=TRUE
#   step ENV.VAR : ZEBU_DEBUG_DYN_GRAPH_LOADING=1
#   step ENV.VAR : ZEBU_DEBUG_USE_AUTO_ZXF=1
#   step ENV.VAR : ZEBU_DEBUG_USE_DFS=1
#   step ENV.VAR : ZEBU_DEBUG_USE_SIMZILLA=1
#   step ENV.VAR : ZEBU_DRIVER_PATH=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/drivers
#   step ENV.VAR : ZEBU_ENABLE_DDR_DMA=true
#   step ENV.VAR : ZEBU_ENABLE_NEW_ZTDB_RB=1
#   step ENV.VAR : ZEBU_IP_ROOT=/global/apps/zebu_vs_2023.03-SP1/
#   step ENV.VAR : ZEBU_ROOT=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64
#   step ENV.VAR : ZEBU_SA_ROOT=/remote/vginterfaces1/zebu_sa/ZebuSaRoot_Q-2020.03
#   step ENV.VAR : ZEBU_SERIALIZED_ZFPGATIMING_BACK_ANNOTATION=1
#   step ENV.VAR : ZEBU_SIMZILLA_VIRTUAL_SLICING=1
#   step ENV.VAR : ZEBU_SYSTEM_DIR=/remote/vginterfaces1/zebu_system_dir/CONFIG.TD/ZSE/zs5_4s.zs_0170
#   step ENV.VAR : ZEBU_XIL=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/ise/ISE_DS
#   step ENV.VAR : ZEBU_XIL_VIVADO=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado/
#   step ENV.VAR : ZEBU_XIL_VIVADO_FRACTAL=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_fractal/
#   step ENV.VAR : ZEBU_XIL_VIVADO_P2=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p2/
#   step ENV.VAR : ZEBU_XIL_VIVADO_P4=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/
#   step OPTIONSDB : Started reading options db ./options.db
#   step OPTIONSDB : Default value() overwritten with post_routing_basic for zopt
#   step OPTIONSDB : Completed reading options db ./options.db
### warning in OPTIONSDB [OPTDB01] : Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.
#   step OPTIONSDB : Default value(false) overwritten with true for ztdb_rb_api
fwc zcg_compositeClock -version gen2 -optimize area -fpgas U0_M0_F0 U0_M0_F1
fwc zcg_compositeClock -version gen2 -optimize area -fpgas U0_M0_F0 U0_M0_F1
System enableDelayEstimation
timing -analyze TRISTATE_PATH ZFILTER_ENABLE_PATH ZFILTER_ASYNC_SET_RESET_PATH ZFILTER_FETCH_FEEDBACK 
System enableSDFMemoryModel true
System zpar_fpga_current_stats_file work.Part_0/zPar_fpga_stats
System zpar_fpga_previous_stats_file work.Part_0/zPar_fpga_stats_hist_0
System vivado_constraints -mode=soft -vivadoPlacerResponse=all -maxTotalGates=10000000
System pinAssignmentEffort zap
System sdfRequestType PRIO
System filter_data_relocation -type=timing_driven -solver_strategy=exhaustive_search
System rtl_clk_repl_mode 1
System xclkFrequency 1000000
System driverFrequencyZtopBuild 10000
### warning in TCL RETIREMENT [KPR1518W] : This command will be deprecated in the next major release after ZEBU20.03.
relocate_mezzanine U0.M0  U0.M0 U0.M1 U0.M2 U0.M3 
relocate_mezzanine U0.M0  U0.M0 U0.M1 U0.M2 U0.M3 
System routingEffort medium
### warning in System [KPR1897W] : The medium routing effort command is renamed by default.
System generate_sdf_request
System scTdmCompileFlow false
System timingCstFile ../utf_generatefiles/zTime_config.tcl
System quiet
System quiet
Component new M21605
Component set M21605.type PROGRAMMABLE
Component set M21605.usetype HUBCOMP
Component set M21605.part MACOM21605
Component set M21605.bitgen_options -w -g persist:x32
Component set M21605.zcei_capable false
Component new M23170
Component set M23170.type PROGRAMMABLE
Component set M23170.usetype HUBCOMP
Component set M23170.part MACOM23170
Component set M23170.bitgen_options -w -g persist:x32
Component set M23170.zcei_capable false
Component new S10_10MF_DIE_U1
Component set S10_10MF_DIE_U1.type PROGRAMMABLE
Component set S10_10MF_DIE_U1.usetype DESIGN
Component set S10_10MF_DIE_U1.part ND7MF_PART_LEFT
Component set S10_10MF_DIE_U1.bitgen_options -w -g persist:x32
Component set S10_10MF_DIE_U1.die 1
Component set S10_10MF_DIE_U1.zcei_capable false
Component new S10_10MF_DIE_U2
Component set S10_10MF_DIE_U2.type PROGRAMMABLE
Component set S10_10MF_DIE_U2.usetype DESIGN
Component set S10_10MF_DIE_U2.part ND7MF_PART_RIGHT
Component set S10_10MF_DIE_U2.bitgen_options -w -g persist:x32
Component set S10_10MF_DIE_U2.die 1
Component set S10_10MF_DIE_U2.zcei_capable false
Component new S10_10MPROD_DIE_U1
Component set S10_10MPROD_DIE_U1.type PROGRAMMABLE
Component set S10_10MPROD_DIE_U1.usetype DESIGN
Component set S10_10MPROD_DIE_U1.part 1SG10MHN3F74C2LG_U1
Component set S10_10MPROD_DIE_U1.bitgen_options -w -g persist:x32
Component set S10_10MPROD_DIE_U1.die 1
Component set S10_10MPROD_DIE_U1.zcei_capable false
Component new S10_10MPROD_DIE_U2
Component set S10_10MPROD_DIE_U2.type PROGRAMMABLE
Component set S10_10MPROD_DIE_U2.usetype DESIGN
Component set S10_10MPROD_DIE_U2.part 1SG10MHN3F74C2LG_U2
Component set S10_10MPROD_DIE_U2.bitgen_options -w -g persist:x32
Component set S10_10MPROD_DIE_U2.die 1
Component set S10_10MPROD_DIE_U2.zcei_capable false
Component new S10_10MS1_DIE_U1
Component set S10_10MS1_DIE_U1.type PROGRAMMABLE
Component set S10_10MS1_DIE_U1.usetype DESIGN
Component set S10_10MS1_DIE_U1.part 1SG10MHN3F74C2LGS1_U1
Component set S10_10MS1_DIE_U1.bitgen_options -w -g persist:x32
Component set S10_10MS1_DIE_U1.die 1
Component set S10_10MS1_DIE_U1.zcei_capable false
Component new S10_10MS1_DIE_U2
Component set S10_10MS1_DIE_U2.type PROGRAMMABLE
Component set S10_10MS1_DIE_U2.usetype DESIGN
Component set S10_10MS1_DIE_U2.part 1SG10MHN3F74C2LGS1_U2
Component set S10_10MS1_DIE_U2.bitgen_options -w -g persist:x32
Component set S10_10MS1_DIE_U2.die 1
Component set S10_10MS1_DIE_U2.zcei_capable false
Component new S10_10MS2_DIE_U1
Component set S10_10MS2_DIE_U1.type PROGRAMMABLE
Component set S10_10MS2_DIE_U1.usetype DESIGN
Component set S10_10MS2_DIE_U1.part 1SG10MHN3F74C2LGS2_U1
Component set S10_10MS2_DIE_U1.bitgen_options -w -g persist:x32
Component set S10_10MS2_DIE_U1.die 1
Component set S10_10MS2_DIE_U1.zcei_capable false
Component new S10_10MS2_DIE_U2
Component set S10_10MS2_DIE_U2.type PROGRAMMABLE
Component set S10_10MS2_DIE_U2.usetype DESIGN
Component set S10_10MS2_DIE_U2.part 1SG10MHN3F74C2LGS2_U2
Component set S10_10MS2_DIE_U2.bitgen_options -w -g persist:x32
Component set S10_10MS2_DIE_U2.die 1
Component set S10_10MS2_DIE_U2.zcei_capable false
Component new S10_10M_DIE
Component set S10_10M_DIE.type PROGRAMMABLE
Component set S10_10M_DIE.usetype DESIGN
Component set S10_10M_DIE.part 1sg10m_u1
Component set S10_10M_DIE.bitgen_options -w -g persist:x32
Component set S10_10M_DIE.die 1
Component set S10_10M_DIE.zcei_capable false
Component new S10_10M_DIE_U1
Component set S10_10M_DIE_U1.type PROGRAMMABLE
Component set S10_10M_DIE_U1.usetype DESIGN
Component set S10_10M_DIE_U1.part ND7M_PART1_U1
Component set S10_10M_DIE_U1.bitgen_options -w -g persist:x32
Component set S10_10M_DIE_U1.die 1
Component set S10_10M_DIE_U1.zcei_capable false
Component new S10_10M_DIE_U2
Component set S10_10M_DIE_U2.type PROGRAMMABLE
Component set S10_10M_DIE_U2.usetype DESIGN
Component set S10_10M_DIE_U2.part ND7M_PART1_U2
Component set S10_10M_DIE_U2.bitgen_options -w -g persist:x32
Component set S10_10M_DIE_U2.die 1
Component set S10_10M_DIE_U2.zcei_capable false
Component new S10_280
Component set S10_280.type PROGRAMMABLE
Component set S10_280.usetype DESIGN
Component set S10_280.part 1sg280lh2f55i2vg
Component set S10_280.bitgen_options -w -g persist:x32
Component set S10_280.zcei_capable false
Component new VU19P
Component set VU19P.type PROGRAMMABLE
Component set VU19P.usetype DESIGN
Component set VU19P.part xcvu19p-fsva3824-1-e
Component set VU19P.bitgen_options -w -g persist:x32
Component set VU19P.die 1
Component set VU19P.zcei_capable false
Component new VU3P
Component set VU3P.type PROGRAMMABLE
Component set VU3P.usetype DESIGN
Component set VU3P.part xcvu3p-ffvc1517-1-e
Component set VU3P.bitgen_options -w -g persist:x32
Component set VU3P.die 1
Component set VU3P.zcei_capable false
Component new XC5V110
Component set XC5V110.type PROGRAMMABLE
Component set XC5V110.usetype DESIGN
Component set XC5V110.part 5vlx110-1-ff1760
Component set XC5V110.bitgen_options -w -g persist:x32
Component set XC5V110.die 1
Component set XC5V110.zcei_capable false
Component new XC5V110_IF
Component set XC5V110_IF.type PROGRAMMABLE
Component set XC5V110_IF.usetype IF
Component set XC5V110_IF.part 5vlx110-1-ff1760
Component set XC5V110_IF.bitgen_options -w -g persist:x32
Component set XC5V110_IF.die 1
Component set XC5V110_IF.zcei_capable false
Component new XC5V330
Component set XC5V330.type PROGRAMMABLE
Component set XC5V330.usetype DESIGN
Component set XC5V330.part 5vlx330-1-ff1760
Component set XC5V330.bitgen_options -w -g persist:x32
Component set XC5V330.die 1
Component set XC5V330.zcei_capable false
Component new XC5V330_IF
Component set XC5V330_IF.type PROGRAMMABLE
Component set XC5V330_IF.usetype IF
Component set XC5V330_IF.part 5vlx330-1-ff1760
Component set XC5V330_IF.bitgen_options -w -g persist:x32
Component set XC5V330_IF.die 1
Component set XC5V330_IF.zcei_capable false
Component new XC6V550
Component set XC6V550.type PROGRAMMABLE
Component set XC6V550.usetype DESIGN
Component set XC6V550.part 6vlx550t-1-ff1760
Component set XC6V550.bitgen_options -w -g persist:x32
Component set XC6V550.die 1
Component set XC6V550.zcei_capable false
Component new XC6V550_IF
Component set XC6V550_IF.type PROGRAMMABLE
Component set XC6V550_IF.usetype IF
Component set XC6V550_IF.part 6vlx550t-1-ff1760
Component set XC6V550_IF.bitgen_options -w -g persist:x32
Component set XC6V550_IF.die 1
Component set XC6V550_IF.zcei_capable false
Component new XC6V760
Component set XC6V760.type PROGRAMMABLE
Component set XC6V760.usetype DESIGN
Component set XC6V760.part 6vlx760-1-ff1760
Component set XC6V760.bitgen_options -w -g persist:x32
Component set XC6V760.die 1
Component set XC6V760.zcei_capable false
Component new XC6V760_IF
Component set XC6V760_IF.type PROGRAMMABLE
Component set XC6V760_IF.usetype IF
Component set XC6V760_IF.part 6vlx760-1-ff1760
Component set XC6V760_IF.bitgen_options -w -g persist:x32
Component set XC6V760_IF.die 1
Component set XC6V760_IF.zcei_capable false
Component new XC7V2000
Component set XC7V2000.type PROGRAMMABLE
Component set XC7V2000.usetype DESIGN
Component set XC7V2000.part 7vlx2000tff1925
Component set XC7V2000.bitgen_options -w -g persist:x32
Component set XC7V2000.die 1
Component set XC7V2000.zcei_capable false
Component new XC7V2000_DIE
Component set XC7V2000_DIE.type PROGRAMMABLE
Component set XC7V2000_DIE.usetype DESIGN
Component set XC7V2000_DIE.part 7vlx2000tff1925:die
Component set XC7V2000_DIE.bitgen_options -w -g persist:x32
Component set XC7V2000_DIE.die 4
Component set XC7V2000_DIE.zcei_capable false
Component new XC7V2000_IF
Component set XC7V2000_IF.type PROGRAMMABLE
Component set XC7V2000_IF.usetype IF
Component set XC7V2000_IF.part 7vlx2000tff1925
Component set XC7V2000_IF.bitgen_options -w -g persist:x32
Component set XC7V2000_IF.die 1
Component set XC7V2000_IF.zcei_capable false
Component new XCVU440
Component set XCVU440.type PROGRAMMABLE
Component set XCVU440.usetype DESIGN
Component set XCVU440.part xcvu440flva2892
Component set XCVU440.bitgen_options -w -g persist:x32
Component set XCVU440.die 1
Component set XCVU440.zcei_capable false
Component new XCVU440_DIE
Component set XCVU440_DIE.type PROGRAMMABLE
Component set XCVU440_DIE.usetype DESIGN
Component set XCVU440_DIE.part xcvu440flva2892:die
Component set XCVU440_DIE.bitgen_options -w -g persist:x32
Component set XCVU440_DIE.die 3
Component set XCVU440_DIE.zcei_capable false
Component new XCVU440_IF
Component set XCVU440_IF.type PROGRAMMABLE
Component set XCVU440_IF.usetype IF
Component set XCVU440_IF.part xcvu440flva2892
Component set XCVU440_IF.bitgen_options -w -g persist:x32
Component set XCVU440_IF.zcei_capable false
Component new ZSE_ICE_CONNECTOR
Component set ZSE_ICE_CONNECTOR.type MACRO
Component set ZSE_ICE_CONNECTOR.part SMC_Q_50
Component set ZSE_ICE_CONNECTOR.class DIRECT_ICE
Component set ZSE_ICE_CONNECTOR.bitgen_options -w -g persist:x32
Component set ZSE_ICE_CONNECTOR.zcei_capable false
Component new ZSE_ZALTA_CONNECTOR
Component set ZSE_ZALTA_CONNECTOR.type MACRO
Component set ZSE_ZALTA_CONNECTOR.part SMC_Q_50
Component set ZSE_ZALTA_CONNECTOR.class DIRECT_ICE
Component set ZSE_ZALTA_CONNECTOR.bitgen_options -w -g persist:x32
Component set ZSE_ZALTA_CONNECTOR.zcei_capable false
Component new F00_VUP_12C_19_V1
Component set F00_VUP_12C_19_V1.type VU19P
Component set F00_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable
Component set F00_VUP_12C_19_V1.zcei_capable true
Component new F01_VUP_12C_19_V1
Component set F01_VUP_12C_19_V1.type VU19P
Component set F01_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable
Component set F01_VUP_12C_19_V1.zcei_capable true
Component new F02_VUP_12C_19_V1
Component set F02_VUP_12C_19_V1.type VU19P
Component set F02_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable
Component set F02_VUP_12C_19_V1.zcei_capable true
Component new F03_VUP_12C_19_V1
Component set F03_VUP_12C_19_V1.type VU19P
Component set F03_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable
Component set F03_VUP_12C_19_V1.zcei_capable true
Component new F04_VUP_12C_19_V1
Component set F04_VUP_12C_19_V1.type VU19P
Component set F04_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable
Component set F04_VUP_12C_19_V1.zcei_capable true
Component new F05_VUP_12C_19_V1
Component set F05_VUP_12C_19_V1.type VU19P
Component set F05_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable
Component set F05_VUP_12C_19_V1.zcei_capable true
Component new F06_VUP_12C_19_V1
Component set F06_VUP_12C_19_V1.type VU19P
Component set F06_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable
Component set F06_VUP_12C_19_V1.zcei_capable true
Component new F07_VUP_12C_19_V1
Component set F07_VUP_12C_19_V1.type VU19P
Component set F07_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable
Component set F07_VUP_12C_19_V1.zcei_capable true
Component new F08_VUP_12C_19_V1
Component set F08_VUP_12C_19_V1.type VU19P
Component set F08_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable
Component set F08_VUP_12C_19_V1.zcei_capable true
Component new F09_VUP_12C_19_V1
Component set F09_VUP_12C_19_V1.type VU19P
Component set F09_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable
Component set F09_VUP_12C_19_V1.zcei_capable true
Component new F10_VUP_12C_19_V1
Component set F10_VUP_12C_19_V1.type VU19P
Component set F10_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable
Component set F10_VUP_12C_19_V1.zcei_capable true
Component new F11_VUP_12C_19_V1
Component set F11_VUP_12C_19_V1.type VU19P
Component set F11_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable
Component set F11_VUP_12C_19_V1.zcei_capable true
Module new zs5_vup_12c_19_v2
Module set zs5_vup_12c_19_v2.netlist /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/sys/ZS5/edifs/zs5_vup_12c_19_v2.edf.gz
Module set zs5_vup_12c_19_v2.top zs5_vup_12c_19_v2
Module set zs5_vup_12c_19_v2.type zse_module
Module set zs5_vup_12c_19_v2.id ZS5_VU19P_12C
Module set zs5_vup_12c_19_v2.bufg 6 20
Module set zs5_vup_12c_19_v2.component 0 F00_VUP_12C_19_V1
Module set zs5_vup_12c_19_v2.component 1 F01_VUP_12C_19_V1
Module set zs5_vup_12c_19_v2.component 2 F02_VUP_12C_19_V1
Module set zs5_vup_12c_19_v2.component 3 F03_VUP_12C_19_V1
Module set zs5_vup_12c_19_v2.component 4 F04_VUP_12C_19_V1
Module set zs5_vup_12c_19_v2.component 5 F05_VUP_12C_19_V1
Module set zs5_vup_12c_19_v2.component 6 F06_VUP_12C_19_V1
Module set zs5_vup_12c_19_v2.component 7 F07_VUP_12C_19_V1
Module set zs5_vup_12c_19_v2.component 8 F08_VUP_12C_19_V1
Module set zs5_vup_12c_19_v2.component 9 F09_VUP_12C_19_V1
Module set zs5_vup_12c_19_v2.component 10 F10_VUP_12C_19_V1
Module set zs5_vup_12c_19_v2.component 11 F11_VUP_12C_19_V1
Module set zs5_vup_12c_19_v2.rtbmod false
Module set zs5_vup_12c_19_v2.embedded_zrm 0 64x256 dram 0 0
Module set zs5_vup_12c_19_v2.embedded_zrm 1 128x1024 dram 0 1
Module set zs5_vup_12c_19_v2.embedded_zrm 2 64x256 dram 0 2
Module set zs5_vup_12c_19_v2.embedded_zrm 3 64x256 dram 0 3
Module set zs5_vup_12c_19_v2.embedded_zrm 4 128x1024 dram 0 4
Module set zs5_vup_12c_19_v2.embedded_zrm 5 64x256 dram 0 5
Module set zs5_vup_12c_19_v2.embedded_zrm 6 64x256 dram 0 6
Module set zs5_vup_12c_19_v2.embedded_zrm 7 128x1024 dram 0 7
Module set zs5_vup_12c_19_v2.embedded_zrm 8 64x256 dram 0 8
Module set zs5_vup_12c_19_v2.embedded_zrm 9 64x256 dram 0 9
Module set zs5_vup_12c_19_v2.embedded_zrm 10 128x1024 dram 0 10
Module set zs5_vup_12c_19_v2.embedded_zrm 11 64x256 dram 0 11
Module set zs5_vup_12c_19_v2.fwlibname zs5_xcvup_12c_19_v2
Module set zs5_vup_12c_19_v2.serigraphy /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/sys/ZS5/configs/zs5_vup_12c_19_serigraphy_v2.tcl
Target new zebu
Target set zebu.netlist ztb_tg_remapped.edf.gz
Target set zebu.top zs5_bp_4s_v1
Target set zebu.product zs5
Target set zebu.module 0 U0.M0 zs5_vup_12c_19_v2  0195
Target set zebu.mbname zs5_bp_4s_v1
Target set zebu.id ZS5_4S
Target set zebu.zparfwlib zs5_hw_zPar.edf.gz
Target set zebu.zpargtlib zs5_hw_zPar_gt_gp.edf.gz
Target set zebu.zrmfwlib zs5_hw_zrm.edf.gz
Target set zebu.zfwfwlib zse_hw_zFW.edf.gz
Target set zebu.clocklib zs5_hw_ts_clock.edf.gz
Target set zebu.xtorfwlib zs5_hw_zXtor.edf.gz
Target set zebu.zicefwlib zs5_hw_ice.edf.gz
Target set zebu.rbipfwlib zs5_hw_rbip.edf.gz
Target set zebu.smartzicefwlib zs5_hw_smartzice.edf.gz
Target set zebu.lancefwlib anaconda_hw_fx_pal.edf.gz
Target set zebu.frequency 1000
Target set zebu.sysclock 0 mclk:min=25MHz,max=100MHz,def=50MHz
Target set zebu.sysclock 1 xclk:min=400MHz,max=1000MHz,def=1000MHz
Target set zebu.sysclock 2 pclk:min=1MHz,max=50MHz,def=10MHz
Target set zebu.trace off
Target set zebu.wapfwlib zs5_hw_fx_paw.edf.gz
Target set zebu.wapfwlib4m zs5_hw_fx_paw_4m.edf.gz
System quiet
Design new zebu_top
Design set zebu_top.netlist edif/zebu_top.edf.gz
Design set zebu_top.top zebu_top
Core new Part_0
System quiet
Core set Part_0.netlist work.Part_0/edif/zebu_top.edf.gz
Core set Part_0.top zebu_top
Module new Part_0|U0_M0
Core set Part_0.module 0 Part_0|U0_M0
Module set Part_0|U0_M0.netlist work.Part_0/edif/U0_M0.edf.gz
Module set Part_0|U0_M0.top U0_M0
Component new U0_M0_F0
Component set U0_M0_F0.netlist work.Part_0/edif/U0_M0_F0.edf.gz
Component set U0_M0_F0.top U0_M0_F0
Component set U0_M0_F0.type VU19P
Component set U0_M0_F0.hierarchy U0_M0_F0.U0_M0_F0_core
Component set U0_M0_F0.zcei_capable true
Module set Part_0|U0_M0.component 0 U0_M0_F0
Component new U0_M0_F1
Component set U0_M0_F1.netlist work.Part_0/edif/U0_M0_F1.edf.gz
Component set U0_M0_F1.top U0_M0_F1
Component set U0_M0_F1.type VU19P
Component set U0_M0_F1.hierarchy U0_M0_F1.U0_M0_F1_core
Component set U0_M0_F1.zcei_capable true
Module set Part_0|U0_M0.component 1 U0_M0_F1
System nobufg
System ssramFrequency 180000
System dramFrequency 800000
Module set Part_0|U0_M0.embedded_zrm 1 128x1024 dram 0 1
Component set U0_M0_F1.ConstraintLine #xdc_addconst delay
set_max_delay -datapath_only -from [get_pins -hierarchical {*zMem_multiport_FROM_clk_100*/Q}] -to [get_cells -hierarchical {*zMem_multiport_TO_clk_100*}] 20.0
System quiet
System pinAssignmentEffort zap
System dieBuildFlow default
System pdmCompileFlow budget
System dapEngine rdp
System merge
#   step Merge : Starting
#   step MERGING CORES : Start cores merging
#   step loadDB : Starting
#   step ZNF PARSER : reading netlist from ZNF file 'edif/zebu_top.edf.gz'
#   step EDIF LOADER : reading EDIF file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/libXilinx.edif.gz'
#   step ZNF PARSER : reading netlist from ZNF file 'work.Part_0/edif/zebu_top.edf.gz'
#   step ZNF PARSER : reading netlist from ZNF file 'work.Part_0/edif/U0_M0.edf.gz'
#   step SERIALIZE : writing netlist 'gmerge' into znl file 'tools/zPar/debug_netlists/global_merge.edf.gz'
#   step SERIALIZE : #bytes in: 2942, #bytes out: 1508, compression ratio: 1.950928
#   step loadDB : Done in    elapsed:0.13 s    user:0.9 s      system:0 s      %cpu:72.18       load:6.36       fm:201451 m      vm:634 m      vm:+41 m      um:207 m      um:+28 m
### warning in ENV RETIREMENT [KPR1571W] : Environment variable "ZEBU_NO_LOCAL_RTB_ROUTING" will be deprecated in the next major release after ZEBU20.03.
#   step flatten : Starting
#   step flatten : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201448 m      vm:634 m       vm:+0 m      um:207 m       um:+0 m
#   step unFlatten : Starting
#   step unFlatten : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201448 m      vm:634 m       vm:+0 m      um:207 m       um:+0 m
### warning in ENV RETIREMENT [KPR1572W] : Environment variable "ZEBU_NO_LOCAL_RTB_ROUTING" will be deprecated in the next major release after ZEBU20.03.
#   step SERIALIZE : writing netlist 'gmerge' into znl file 'edif/mergetop.edf.gz'
#   step SERIALIZE : #bytes in: 416, #bytes out: 333, compression ratio: 1.249249
#   step mergeMezz : Starting
#   step mergeMezz : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:152.38       load:6.36       fm:201431 m      vm:634 m       vm:+0 m      um:214 m       um:+3 m
#   step SERIALIZE : writing netlist 'gmerge' into znl file 'globalMerge.edf.gz'
#   step SERIALIZE : #bytes in: 3342, #bytes out: 1455, compression ratio: 2.296907
#   step MERGING CORES : End cores merging
#   step Merge : Done in    elapsed:0.20 s   user:0.10 s    system:0.1 s      %cpu:56.41       load:6.36       fm:201428 m      vm:634 m      vm:+41 m      um:214 m      um:+35 m
System check
System init
#   step ZNF PARSER : reading netlist from ZNF file 'ztb_tg_remapped.edf.gz'
#   step EDIF LOADER : reading EDIF file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/sys/ZS5/edifs/zs5_vup_12c_19_v2.edf.gz'
#   step INIT : Targeting product type: zs5
#   step INIT : Setting socket mode: native
Place direct
#   step Place : Starting
#   step ZTIME : Create timing graph for optimization
#   step ZTIME : build clock IF->FPGA vertices
#   step ZTIME : build IF<->FPGA vertices
#   step ZTIME : build FPGA<->FPGA vertices
#   step ZTIME : create 80 nodes
#   step ZTIME : create 40 arcs
source /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/ztime/common_eval_params.tcl
#   step SOURCE : Source file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/ztime/common_eval_params.tcl' ...
source /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/ztime/v8_eval_params.tcl
#   step SOURCE : Source file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/ztime/v8_eval_params.tcl' ...
set_eval_param ESTIMATED_RMSE_ARC_DELAY=10400
source /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/ztime/zs5_config.tcl
#   step SOURCE : Source file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/ztime/zs5_config.tcl' ...
set_eval_param ESTIMATED_RMSE_ARC_DELAY=19000
set_eval_param MGT_GT_GP_FW_LATENCY=130000
set_eval_param MGT_FAST_SOCKET_LATENCY=80000
set_eval_param MGT_MUX64_DELAY=10000
set_eval_param MGT_MUX32_DELAY=5000
set_eval_param DELAY_ON_SINGLE_ZL=20000
set_eval_param DELAY_ON_LVDS_ZL=1111
set_eval_param DELAY_ON_LVDS_ZL2=833
set_eval_param SLL_XCLK_PERIOD=10000
set_eval_param SLL_LATENCY=10000
set_eval_param MGT_LATENCY=74000
set_eval_param SLL_UBDR=1.0
set_eval_param MGT_UBDR=1.142857
set_eval_param SDR_COFFICIENT=1.0
set_eval_param SLL_SDR_DELAY=15000
set_eval_param DELAY_ON_LOW_SKEW=5000
set_eval_param DELAY_IN_FPGA=10000
set_eval_param DELAY_IN_DIE=10000
set_eval_param DELAY_IN_CLOCKGEN=5000
set_eval_param DELAY_IN_MSGPORT=16000
set_eval_param DELAY_ASYNC_FPGA=16000
set_eval_param DELAY_ASYNC_DIE=16000
set_eval_param DELAY_IN_SOCKET=1
set_eval_param DELAY_CROSS_FPGA=0
set_eval_param DELAY_S2S_INT=15000
set_eval_param DELAY_S2S_INT_DIE=15000
set_eval_param DELAY_F2F_INT=1
set_eval_param DELAY_F2I_INT=1
set_eval_param DELAY_I2F_INT=1
set_eval_param DELAY_I2I_INT=1
set_eval_param DELAY_RACC=0
set_eval_param DELAY_DIE_AWARE=0
set_eval_param DELAY_MIN_ZFILTER=40000
set_eval_param DELAY_MIN_ZFILTER_SKEW=40000
set_eval_param DELAY_MIN_SKEW_DRVCLK=40000
set_eval_param DELAY_MIN_ZFILTER_DRVCLK=0
set_eval_param DELAY_ADD_SKEW=0
set_eval_param DELAY_ADD_DRVCLK=0
set_eval_param SSRAM_HZ_CYCLE=2
set_eval_param SSRAM_DUT2MEM_CYCLE=3
set_eval_param SSRAM_CONTROL_CYCLE=4
set_eval_param SSRAM_DEFAULT_FREQ=150.0
set_eval_param SSRAM_FORCE_FREQ=0
set_eval_param SSRAM_EMPIRICAL_FMAX=25.0
set_eval_param SSRAM_WORD_WIDTH=32
set_eval_param RLDRAM_DEFAULT_FREQ=200.0
set_eval_param RLDRAM_FORCE_FREQ=0.0
set_eval_param RLDRAM_EMPIRICAL_FMAX=25.0
set_eval_param RLDRAM_WORD_WIDTH=32
set_eval_param RLDRAM_HZ_CYCLE=3
set_eval_param RLDRAM_SIMULTANEOUS_RW=0
set_eval_param DRAM_DEFAULT_FREQ=234
set_eval_param DRAM_FORCE_FREQ=0.0
set_eval_param DRAM_EMPIRICAL_FMAX=25.0
set_eval_param DRAM_EMPIRICAL_XTOR_FMAX=17.0
set_eval_param DRAM_WORD_WIDTH=256
set_eval_param DRAM_SIMULTANEOUS_RW=0
set_eval_param DRAM3_DEFAULT_FREQ=400.0
set_eval_param DRAM3_FORCE_FREQ=0.0
set_eval_param DRAM3_EMPIRICAL_FMAX=25.0
set_eval_param DRAM3_EMPIRICAL_XTOR_FMAX=17.0
set_eval_param DRAM3_WORD_WIDTH=512
set_eval_param DRAM3_SIMULTANEOUS_RW=0
set_eval_param DRAM4_DEFAULT_FREQ=800.0
set_eval_param DRAM4_FORCE_FREQ=0.0
set_eval_param DRAM4_EMPIRICAL_FMAX=25.0
set_eval_param DRAM4_EMPIRICAL_XTOR_FMAX=17.0
set_eval_param DRAM4_WORD_WIDTH=512
set_eval_param DRAM4_SIMULTANEOUS_RW=0
set_eval_param BRAM_EMPIRICAL_FMAX=25.0
set_eval_param RAMLUT_EMPIRICAL_FMAX=25.0
set_eval_param MAX_FWCIP_SIZE=480
set_eval_param MAX_SKEW_OFFSET=65530
set_eval_param MAX_DRIVER_OFFSET=65530
set_eval_param MASTER_CLOCK_FREQ=100.0
set_eval_param XCLK_PERIOD=1.6666666666666667
set_eval_param DELAY_IF2IF=50000
set_eval_param DELAY_IF2H=100000
set_eval_param DELAY_I2I_EXT=30000
set_lazy_eval_func DELAY_I2I_EXT=_tsInterfArcDelay
set_eval_param DELAY_IN_CLKHUB=100000
set_eval_param DELAY_IN_32U_CLKHUB=240000
set_eval_param EXTRA_DELAY_TS_CLKBUS_IN=4000
set_eval_param EXTRA_DELAY_TS_CLKBUS_OUT=15000
set_eval_param DELAY_IN_TSINTERF=150000
set_lazy_eval_func DELAY_IN_TSINTERF=_tsInterfInternalDelay
set_eval_param EXTRA_DELAY_LANCE_LOGIC=0
set_system_port -verbose=true -match=zFilterClk
set_system_port -verbose=true -match=zStable
set_system_port -verbose=true -match=*z_dclk_delay
set_system_port -verbose=true -match=*z_dclk_delay2
set_system_port -verbose=true -match=zSaveClk
set_system_port -verbose=true -match=*zebu_sfg_filter_clk
set_system_port -verbose=true -match=zsfg_save_dut
source tools/zTime/zTopBuild_timing.zti
#   step SOURCE : Source gzipped file 'tools/zTime/zTopBuild_timing.zti' ...
set_timing_switch_param zmem_clock_domain_instrument 1
set_timing_switch_param localize_clock_stop_retro_at_latch 1
set_timing_switch_param localize_clock_stop_retro_at_async_set_reset 0
set_hydra -enable true
#   step HYDRA : Hydra mode is enabled.
source tools/zTime/clock_dependencies.zti
#   step SOURCE : Source gzipped file 'tools/zTime/clock_dependencies.zti' ...
#   step Loading Equi2Master : Starting
#   step Loading Equi2Master : Done in     elapsed:0.2 s    user:0.1 s      system:0 s      %cpu:48.48       load:6.36       fm:201307 m      vm:931 m     vm:+258 m      um:275 m      um:+10 m
clock_dependencies_update
import_zref_info tools/zTime/zTime_hierarchy.edf.gz
#   step importZrefInfo : Starting
#   step ZNF PARSER : reading netlist from ZNF file 'tools/zTime/zTime_hierarchy.edf.gz'
#   step importZrefInfo : Done in     elapsed:0.1 s    user:0.1 s    system:0.1 s     %cpu:160.00       load:6.36       fm:201305 m      vm:935 m       vm:+4 m      um:277 m       um:+1 m
import_async_paths work.Part_0/tools/zTime/global_time.edf.gz
#   step IMPORT : Clock domain deduplication is enabled
#   step IMPORT : Starting
#   step IMPORT : import use ZEBU_EDIF_TRANSFER
#   step IMPORT : Import asynchronous paths from 'work.Part_0/tools/zTime/global_time.edf.gz'
#   step ZNF PARSER : reading netlist from ZNF file 'work.Part_0/tools/zTime/global_time.edf.gz'
### warning in IMPORT [KTM0560W] : zTime_clock_domain.cds not found
#   step Memories timing paths distribution : 
# +
#   step IMPORT : Done in     elapsed:0.3 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201286 m      vm:950 m      vm:+15 m      um:277 m       um:+0 m
source work.Part_0/tools/zTime/zCoreBuild_timing.zti
#   step SOURCE : Source gzipped file 'work.Part_0/tools/zTime/zCoreBuild_timing.zti' ...
set_fgs_mode on
set_fetch_mode on
set_fetch_mode_pclk_opt on
source work.Part_0/U0_M0_F0/U0_M0_F0.zti
#   step SOURCE : Source gzipped file 'work.Part_0/U0_M0_F0/U0_M0_F0.zti' ...
#   step IMPORT : import work.Part_0/U0_M0_F0/U0_M0_F0.db
#   step IMPORT : Clock domain deduplication is enabled
#   step IMPORT : Using file version
#   step IMPORT : Starting
#   step Load_Graph_Input_DB : Starting
#   step LOAD : using file version: 7
#   step Load_Graph_Input_DB : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201283 m      vm:950 m       vm:+0 m      um:281 m       um:+4 m
#   step IMPORT : Importing data for fpga: U0_M0_F0.
#   step IMPORT : Import details      is off.
#   step IMPORT : Import clock domain is on.
#   step IMPORT : Import feedbackMcp  is on.
#   step ADVANCED_MCP : MCP advanced method: 1
#   step IMPORT : unique CD2F arc: 8 deduplicated CD2F arcs: 0 feedback arcs: 0
#   step IMPORT : unique F2CD arc: 68 deduplicated F2CD arcs: 0 feedback arcs: 0
#   step IMPORT : load file work.Part_0/U0_M0_F0/U0_M0_F0.db, import 131 timing arcs, 4 ghost arcs, 0 cd nodes, 40 port nodes, 2 pin nodes

#   step IMPORT : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201283 m      vm:950 m       vm:+0 m      um:281 m       um:+4 m
source work.Part_0/U0_M0_F1/U0_M0_F1.zti
#   step SOURCE : Source gzipped file 'work.Part_0/U0_M0_F1/U0_M0_F1.zti' ...
#   step IMPORT : import work.Part_0/U0_M0_F1/U0_M0_F1.db
#   step IMPORT : Clock domain deduplication is enabled
#   step IMPORT : Using file version
#   step IMPORT : Starting
#   step Load_Graph_Input_DB : Starting
#   step LOAD : using file version: 7
#   step Load_Graph_Input_DB : Done in     elapsed:0.2 s    user:0.1 s      system:0 s      %cpu:34.78       load:6.36       fm:201269 m      vm:950 m       vm:+0 m      um:292 m      um:+11 m
#   step IMPORT : Importing data for fpga: U0_M0_F1.
#   step IMPORT : Import details      is off.
#   step IMPORT : Import clock domain is on.
#   step IMPORT : Import feedbackMcp  is on.
#   step IMPORT : unique CD2F arc: 268 deduplicated CD2F arcs: 401 feedback arcs: 0
#   step IMPORT : unique F2CD arc: 12 deduplicated F2CD arcs: 0 feedback arcs: 0
#   step IMPORT : load file work.Part_0/U0_M0_F1/U0_M0_F1.db, import 1 timing arcs, 36 ghost arcs, 0 cd nodes, 40 port nodes, 2 pin nodes

#   step IMPORT : Done in     elapsed:0.3 s    user:0.1 s      system:0 s      %cpu:31.68       load:6.36       fm:201262 m      vm:953 m       vm:+3 m      um:299 m      um:+18 m
set_timing_switch_param zfilter_async_set_reset_path 1
set_timing_switch_param zfilter_latch_path 0
set_timing_switch_param zfilter_disable_asyncsr 0
#   step ZTIME : Timing graph for optimization created
#   step ROUTE :  Apply user zTime false paths constraints
source ../utf_generatefiles/zTime_config.tcl
#   step SOURCE : Source file '../utf_generatefiles/zTime_config.tcl' ...
source ../utf_generatefiles/new_zTime_config.tcl
#   step SOURCE : Source file '../utf_generatefiles/new_zTime_config.tcl' ...
### warning in TCL COMMAND [KTM0769W] : Timing analysis command 'set_advanced_asynchronous_set_reset_analysis' is deprecated, use optionsDB variable timing_advanced_async_set_reset_analysis instead.
set_advanced_asynchronous_set_reset_analysis false
set_eval_param DELAY_MIN_ZFILTER_SKEW=40000
set_performance_report true

#   step ZTIME : Enable filter path slack ratio fix
#   step ARCHIVE : Creating archive file ./tools/zCui/zParBE_archive.xcui
#   step PLACE : Placement result for module U0_M0 placed on zs5_vup_12c_19_v2:
#   step PLACE :   +----+------------------------------+------------------------------+
#   step PLACE :   |  0 | F00_VUP_12C_19_V1            | U0_M0_F0                     |
#   step PLACE :   |  1 | F01_VUP_12C_19_V1            | U0_M0_F1                     |
#   step PLACE :   |  2 | F02_VUP_12C_19_V1            | unused                       |
#   step PLACE :   |  3 | F03_VUP_12C_19_V1            | unused                       |
#   step PLACE :   |  4 | F04_VUP_12C_19_V1            | unused                       |
#   step PLACE :   |  5 | F05_VUP_12C_19_V1            | unused                       |
#   step PLACE :   |  6 | F06_VUP_12C_19_V1            | unused                       |
#   step PLACE :   |  7 | F07_VUP_12C_19_V1            | unused                       |
#   step PLACE :   |  8 | F08_VUP_12C_19_V1            | unused                       |
#   step PLACE :   |  9 | F09_VUP_12C_19_V1            | unused                       |
#   step PLACE :   | 10 | F10_VUP_12C_19_V1            | unused                       |
#   step PLACE :   | 11 | F11_VUP_12C_19_V1            | unused                       |
#   step PLACE :   +----+------------------------------+------------------------------+
#   step Granularity : Granularity is enabled
#   step Granularity : Init with hardware zs5, confine unit: 3 FPGA
#   step KR_ROUTE : FPGA logical name U0_M0_F0 placed at  FPGA ID 0
#   step KR_ROUTE : FPGA logical name U0_M0_F1 placed at  FPGA ID 1
#   step Place : Done in    elapsed:0.30 s   user:0.11 s    system:0.1 s      %cpu:40.76       load:6.36       fm:201250 m      vm:953 m     vm:+307 m      um:300 m      um:+64 m
Route
#   step Route : Starting
#   step System : routingEffort default
#   step KR_ROUTE : Loading hub config: 

#   step KR_ROUTE : No data hub configuration

#   step STATS : Writing file zPar_stats/zPar_config.csv
#   step STATS : Writing file zPar_stats/zPar_before.csv
#   step STATS : Writing file zPar_stats/zPar_in_before.csv
#   step STATS : Writing file zPar_stats/zPar_out_before.csv
#   step STATS : Writing file zPar_stats/zPar_ratios_before.csv
#   step STATS : Writing file zPar_stats/design.txt
#   step STATS : Writing file zPar_stats/target.txt
#   step STATS : Writing file zPar_stats/targetSE.txt
#   step MLDM : current architecture is EP1/ZS5, the delay model for EP1/ZS5 will be applied
#   step MLDM : path model /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/mlmodelgen/1.0/models_zanaconda/path_fanout.mdl
#   step ROUTE : Route design clocks
#   step ROUTE : 0 physical clock nets (on 0) used to route 0 design clocks
#   step ROUTE : Design nets fanout :
#   step ROUTE : +-----------+-------+
#   step ROUTE : | Fanout    |  0- 4 |
#   step ROUTE : +-----------+-------+
#   step ROUTE : | # of nets |    40 |
#   step ROUTE : +-----------+-------+

#   step ROUTE : Performing routing
#   step ROUTE : A design is very small. routingEffort set to medium_legacy.
#   step System : routingEffort medium_legacy
#   step ROUTE_CUST : USE DEFAULT
#   step MIN XDR : isenalbeLvsdMinXdr2:0
#   step MIN XDR : isSEModeEnabled:0
#   step CUT : Inter-HM cut matrix
# +---------+---------+---------+
# |         | U0M0HM0 | U0M0HM1 |
# +---------+---------+---------+
# | U0M0HM0 |    -    |    0/  0|
# +---------+---------+---------+
# | U0M0HM1 |    0/  0|    -    |
# +---------+---------+---------+
#   step CUT : Total half-module cut within module: 0
#   step CUT : Total cut between indirected module: 0
#   step FAST SOCKET : No MGT connection exist.
#   step FAST SOCKET : GT_GP_FAST is enabled. Change physical type to fast MGT socket.
#   step Router : Executing step RouterFlow
#   step Router : Executing step RouterInitializationStep
#   step MEM : sizeof, tarc:192, tnode:880
#   step ROUTE : Number of modules used for the design = 1.
#   step ROUTE : Initialize timing evaluator...
#   step initFalsePath. : Starting
#   step initializeAnalysis. : Starting
#   step DBG_MASK : dbgMask:0x1
#   step guaranteeArcOrderForNode. : Starting
#   step guaranteeArcOrderForNode. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1126 m       vm:+0 m      um:476 m       um:+0 m
#   step addClockDomainForFetchMode. : Starting
#   step addClockDomainForFetchMode. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1126 m       vm:+0 m      um:476 m       um:+0 m
#   step resolveMemoryReferences. : Starting
#   step MEMORY : Improved memory timing is enabled.
#   step resolveMemoryReferences. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1126 m       vm:+0 m      um:476 m       um:+0 m
#   step _buildPrimarySet. : Starting
#   step _buildPrimarySet. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1126 m       vm:+0 m      um:476 m       um:+0 m
#   step _searchAndTagLoop. : Starting
#   step _searchAndTagLoop. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1126 m       vm:+0 m      um:476 m       um:+0 m
#   step _sortTopological. : Starting
#   step _sortTopological. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1126 m       vm:+0 m      um:476 m       um:+0 m
#   step ANALYSIS : Identify false paths
#   step handleFalsePath. : Starting
#   step Timing : Executing step  FalsePathFlow
#   step Timing : Executing step ResetFalsePathStep
#   step Timing : Executing step MassageFalsePathStep
#   step Timing : Executing step AddFalsePathToSourceLessNodeStep
#   step Timing : Executing step AddFalsePathToResetOnlyNodeStep
#   step Timing : Executing step ApplyFalsePathSpecToTimingGraphStep
#   step Timing : Executing step PropagateFalsePathTagStep
#   step handleFalsePath. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1126 m       vm:+0 m      um:476 m       um:+0 m
#   step initializeGraph. : Starting
#   step initializeGraph. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1126 m       vm:+0 m      um:476 m       um:+0 m
#   step populateToBackAnnotationDB. : Starting
#   step DELAY MODEL : delay model information provided for 0 arcs
#   step populateToBackAnnotationDB. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1126 m       vm:+0 m      um:476 m       um:+0 m
#   step backAnnotate. : Starting
#   step backAnnotate. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1126 m       vm:+0 m      um:476 m       um:+0 m
#   step ktim_delay_estimation::postProcess. : Starting
#   step ktim_delay_estimation::postProcess. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1126 m       vm:+0 m      um:476 m       um:+0 m
#   step _buildPrimarySet. : Starting
#   step _buildPrimarySet. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1126 m       vm:+0 m      um:476 m       um:+0 m
#   step _sortTopological. : Starting
#   step _sortTopological. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1126 m       vm:+0 m      um:476 m       um:+0 m
#   step _reverseSortTopological. : Starting
#   step _reverseSortTopological. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1126 m       vm:+0 m      um:476 m       um:+0 m
#   step topologicalSortClockCone. : Starting
#   step topologicalSortClockCone. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1126 m       vm:+0 m      um:476 m       um:+0 m
#   step topologicalSortDataCone. : Starting
#   step topologicalSortDataCone. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1126 m       vm:+0 m      um:476 m       um:+0 m
#   step initializeAnalysis. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1126 m       vm:+0 m      um:476 m       um:+0 m
#   step storeLoopArc. : Starting
#   step storeLoopArc. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1126 m       vm:+0 m      um:476 m       um:+0 m
#   step recordAnnotatedDelay. : Starting
#   step recordAnnotatedDelay. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1126 m       vm:+0 m      um:476 m       um:+0 m
#   step initFalsePath. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1126 m       vm:+0 m      um:476 m       um:+0 m
#   step clockRangeAnalysisPreProcess. : Starting
#   step clockRangeAnalysisPreProcess. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201019 m     vm:1162 m      vm:+36 m      um:476 m       um:+0 m
#   step ADVANCED_MCP : MCP advanced method: 1
#   step propagateTargetClockDomain. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201018 m     vm:1186 m      vm:+16 m      um:476 m       um:+0 m
#   step clockRangeAnalysisMain. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201018 m     vm:1186 m       vm:+0 m      um:476 m       um:+0 m
#   step set cdr mode: sdf : 
#   step staticClockDomainReductionSDF_main. : Starting
#   step CDR_STATIC : Multi-thread is turned On
#   step CDR_STATIC : total accumulated source clock domains: 276 => 75
#   step CDR_STATIC : total accumulated target clock domains: 74 => 74
#   step staticClockDomainReductionSDF_main. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201018 m     vm:1222 m      vm:+36 m      um:476 m       um:+0 m
#   step Static clock domain reduction : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201018 m     vm:1222 m      vm:+96 m      um:476 m       um:+0 m
#   step CDR : is turned OFF,  Clock Relationship 8, (average,  effective) arrival times: (1.675214 , 1.675214)
#   step ROUTE : 40 wires representing 40 targets to route.
#   step ROUTE : 40 wires with only one target.

#   step ROUTE : Create routing graph.
#   step CACHE SIZE : size is 12
#   step CACHE SETUP :  min cost 6000.000000
#   step RouterInitializationStep. : Done in       elapsed:0 s    user:0.2 s      system:0 s     %cpu:304.76       load:6.36       fm:201018 m     vm:1246 m     vm:+120 m      um:477 m       um:+1 m
#   step Router : Executing step Toward_Optimal_Route_Step
#   step ZCR : Initialization
#   step ZCR : Build Xdr Delay Table
#   step ZCR : Build Route Table
#   step ZCR : Total number of routing edge: 66
#   step ZCR : #Timing Arc: 522, #Timing Node: 117
#   step ZCR : Max IO Cut 40 occurs on FPGA U0/M0/F00 before routing.
#   step RTL : RTL NAME IS DISABLED
#   step RTL : RTL NAME IS DISABLED
#   step RTL : RTL NAME IS DISABLED
#   step PBA : ideal delay pba
#   step PBA : critical/total path number: (4,4)
#   step ZCR : Ideal Route Delay: 182
#   step ZCR : Estimated Ideal Delay 182
#   step ZCR : ######################################################################
#   step ZCR : #Skip optimization flow because ideal route achieves a legal solution#
#   step ZCR : ######################################################################
#   step MaxXDR : Max LVDSXDR : 1, Max MGTXDR : 0 
#   step ZCR : Fill FPGA Pair Assignment
#   step STATS : Writing file zPar_stats/zPar_pinpair_usage_ezcr.txt
#   step EZCR : Delay after route : 182 ns
#   step eZCRStep. : Done in     elapsed:0.5 s    user:0.2 s    system:0.1 s      %cpu:64.43       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step Router : Executing step FilterDataRelocationOptimizationRouterStep
#   step REPORT : +-------------------------------------------------------------------------------+
#   step REPORT :   Max pessimistic delay (clock skew + routing data) is : 183 ns
#   step REPORT :   Critical routing data path delay : 183 ns
#   step REPORT :   . Constant part    : 173 ns
#   step REPORT :   . Multiplexed part : 10 ns
#   step REPORT :   Xclock frequency is : 1000 MHz
#   step REPORT :   Longest memory latency is : 164 ns
#   step REPORT :   zPar timing estimated delay cost is : 183 ns
#   step REPORT : +-------------------------------------------------------------------------------+

#   step TDFDR_OPT : Performing timing analysis re-initialization sanity check...
#   step initializeAnalysisAfterFilterDataRelocationOpt. : Starting
#   step guaranteeArcOrderForNode. : Starting
#   step guaranteeArcOrderForNode. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step _buildPrimarySet. : Starting
#   step _buildPrimarySet. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step _sortTopological. : Starting
#   step _sortTopological. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step ANALYSIS : Identify false paths
#   step handleFalsePath. : Starting
#   step Timing : Executing step  FalsePathFlow
#   step Timing : Executing step ResetFalsePathStep
#   step Timing : Executing step MassageFalsePathStep
#   step Timing : Executing step AddFalsePathToSourceLessNodeStep
#   step Timing : Executing step AddFalsePathToResetOnlyNodeStep
#   step Timing : Executing step ApplyFalsePathSpecToTimingGraphStep
#   step Timing : Executing step PropagateFalsePathTagStep
#   step handleFalsePath. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step initializeGraph. : Starting
#   step initializeGraph. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step populateToBackAnnotationDB. : Starting
#   step DELAY MODEL : delay model information provided for 0 arcs
#   step populateToBackAnnotationDB. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step backAnnotate. : Starting
#   step backAnnotate. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step ktim_delay_estimation::postProcess. : Starting
#   step ktim_delay_estimation::postProcess. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step _reverseSortTopological. : Starting
#   step _reverseSortTopological. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step topologicalSortClockCone. : Starting
#   step topologicalSortClockCone. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step topologicalSortDataCone. : Starting
#   step topologicalSortDataCone. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step initializeAnalysisAfterFilterDataRelocationOpt. : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:533.33       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step REPORT : +-------------------------------------------------------------------------------+
#   step REPORT :   Max pessimistic delay (clock skew + routing data) is : 183 ns
#   step REPORT :   Critical routing data path delay : 183 ns
#   step REPORT :   . Constant part    : 173 ns
#   step REPORT :   . Multiplexed part : 10 ns
#   step REPORT :   Xclock frequency is : 1000 MHz
#   step REPORT :   Longest memory latency is : 164 ns
#   step REPORT :   zPar timing estimated delay cost is : 183 ns
#   step REPORT : +-------------------------------------------------------------------------------+

#   step TDFDR_OPT : Sanity check passed.
#   step TDFDR_OPT : Performing timing-driven filter data relocation optimization.
#   step TDFDR_OPT : Timing analysis mode is :        COMPUTED
#   step TDFDR_OPT : Timing graph is back-annotated : NO
#   step TDFDR_OPT : generating timing constraints...
#   step TDFDR_OPT::generateTimingConstraints : Starting
#   step TDFDR_OPT::generateTimingConstraints : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step TDFDR_OPT : generating independent sub-problems...
#   step TDFDR_OPT : DB contains 0 constraint(s).
#   step TDFDR_OPT::generateIndependentConstraintSets : Starting
#   step TDFDR_OPT : Found 0 independent constraints set(s).
#   step TDFDR_OPT::generateIndependentConstraintSets : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step TDFDR_OPT : solving constraint sets to maximize minimum slack ...
#   step TDFDR_OPT::solveConstraintSets : Starting
#   step TDFDR_OPT::solveConstraintSets : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step TDFDR_OPT : Timing constraint sets resolution summary:
#   step TDFDR_OPT : -------------------------------------------------------------------------------------------------------------
#   step TDFDR_OPT : | Slack range  | Num    | Num       | Num       | Initial         | Final           | Abs. avg. | Rel. avg. |
#   step TDFDR_OPT : | (ns)         | sets   | filters   | filters   | min slack       | min slack       | min slack | min slack |
#   step TDFDR_OPT : |              |        | tot.      | reloc.    | range           | range           | improv.   | improv.   |
#   step TDFDR_OPT : |              |        |           |           | (ns)            | (ns)            | (ns)      |           |
#   step TDFDR_OPT : -------------------------------------------------------------------------------------------------------------
#   step TDFDR_OPT : | (   0, 20  ( |      0 |         0 |         0 |      0 - 0      |      0 - 0      |         0 |      0.00 |
#   step TDFDR_OPT : | (  20, 50  ( |      0 |         0 |         0 |      0 - 0      |      0 - 0      |         0 |      0.00 |
#   step TDFDR_OPT : | (  50, 100 ( |      0 |         0 |         0 |      0 - 0      |      0 - 0      |         0 |      0.00 |
#   step TDFDR_OPT : | ( 100, 200 ( |      0 |         0 |         0 |      0 - 0      |      0 - 0      |         0 |      0.00 |
#   step TDFDR_OPT : | ( 200, 400 ( |      0 |         0 |         0 |      0 - 0      |      0 - 0      |         0 |      0.00 |
#   step TDFDR_OPT : | ( 400, inf ( |      0 |         0 |         0 |      0 - 0      |      0 - 0      |         0 |      0.00 |
#   step TDFDR_OPT : -------------------------------------------------------------------------------------------------------------
#   step TDFDR_OPT : Number of constraint sets:                   0
#   step TDFDR_OPT : Number of critical constraint sets:          0
#   step TDFDR_OPT : Number of critical constraint sets improved: 0
#   step TDFDR_OPT : Applying filter data relocation solution to timing graph ...
#   step TDFDR_OPT : writing file 'tools/zTime/async_filter_data_relocation.zti' ...
#   step TDFDR_OPT : Initializing timing analyzer after filter data relocation optimization.
#   step initializeAnalysisAfterFilterDataRelocationOpt. : Starting
#   step guaranteeArcOrderForNode. : Starting
#   step guaranteeArcOrderForNode. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step _buildPrimarySet. : Starting
#   step _buildPrimarySet. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step _sortTopological. : Starting
#   step _sortTopological. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step ANALYSIS : Identify false paths
#   step handleFalsePath. : Starting
#   step Timing : Executing step  FalsePathFlow
#   step Timing : Executing step ResetFalsePathStep
#   step Timing : Executing step MassageFalsePathStep
#   step Timing : Executing step AddFalsePathToSourceLessNodeStep
#   step Timing : Executing step AddFalsePathToResetOnlyNodeStep
#   step Timing : Executing step ApplyFalsePathSpecToTimingGraphStep
#   step Timing : Executing step PropagateFalsePathTagStep
#   step handleFalsePath. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step initializeGraph. : Starting
#   step initializeGraph. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step populateToBackAnnotationDB. : Starting
#   step DELAY MODEL : delay model information provided for 0 arcs
#   step populateToBackAnnotationDB. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step backAnnotate. : Starting
#   step backAnnotate. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step ktim_delay_estimation::postProcess. : Starting
#   step ktim_delay_estimation::postProcess. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step _reverseSortTopological. : Starting
#   step _reverseSortTopological. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step topologicalSortClockCone. : Starting
#   step topologicalSortClockCone. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step topologicalSortDataCone. : Starting
#   step topologicalSortDataCone. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step ZTIME : skip distribute slack ratio
#   step initializeAnalysisAfterFilterDataRelocationOpt. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step TDFDR_OPT : Relocating 0 data filters to improve timing.
#   step REPORT : +-------------------------------------------------------------------------------+
#   step REPORT :   Max pessimistic delay (clock skew + routing data) is : 183 ns
#   step REPORT :   Critical routing data path delay : 183 ns
#   step REPORT :   . Constant part    : 173 ns
#   step REPORT :   . Multiplexed part : 10 ns
#   step REPORT :   Xclock frequency is : 1000 MHz
#   step REPORT :   Longest memory latency is : 164 ns
#   step REPORT :   zPar timing estimated delay cost is : 183 ns
#   step REPORT : +-------------------------------------------------------------------------------+

#   step TDFDR_OPT : --------------------------------------------------
#   step TDFDR_OPT : Initial delay: 183 ns
#   step TDFDR_OPT : Updated delay: 183 ns
#   step TDFDR_OPT : Improved critical path delay by 0 ns (0.0%)
#   step TDFDR_OPT : --------------------------------------------------
#   step FilterDataRelocationOptimizationRouterStep. : Done in     elapsed:0.1 s    user:0.3 s      system:0 s     %cpu:417.39       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step Router : Executing step QCheckStep
#   step STATS : Writing file zPar_stats/zPar_data_lvds_splitter.csv
#   step RTL : RTL NAME IS DISABLED
#   step RTL : RTL NAME IS DISABLED
#   step RTL : RTL NAME IS DISABLED
#   step QCheckStep. : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step Router : Executing step SaveResultStep
#   step Incr Phase2 : update IncrDB in RouteStep!
#   step SaveResultStep. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201015 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step FAST SOCKET : Calculated maximum MGT XDR value is 0.
#   step REPORT : No inter-fpga filter path found, can't report anything
#   step REPORT : Report a maximum of 100 first routing data path(s) 
#   step REPORT : 
# +-------+--------------------+-------+------+---------------------+---------------------------------------------+------------------------------------+------------------------------------+
# | Slack |      Required Time | Delay | Fpga | Clock Domain Source | Clock Domain Target                         |Port Name Source                    |Port Name Target                    |
# +-------+--------------------+-------+------+---------------------+---------------------------------------------+------------------------------------+------------------------------------+
# |   0 ns|183 ns ( 1.0 dvrCk )| 183 ns|     3|0.20785 (posedge)    |DRIVERCLOCK (system)                         |U0_M0_F1.F01_ts_clkbus_out[6]       |U0_M0_F1.F01_ts_clkbus_in[5]        |
# |  24 ns|183 ns ( 1.0 dvrCk )| 159 ns|     3|0.20785 (posedge)    |0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)|U0_M0_F1.zcbsplt_4615901352719420397|U0_M0_F1.F01_ts_clkbus_in[8]        |
# |  25 ns|183 ns ( 1.0 dvrCk )| 158 ns|     2|0.20785 (posedge)    |DRIVERCLOCK (system)                         |U0_M0_F1.F01_ts_clkbus_out[6]       |U0_M0_F0.F01_ts_clkbus_in[6]        |
# |  35 ns|183 ns ( 1.0 dvrCk )| 148 ns|     2|0.20785 (posedge)    |0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)|U0_M0_F1.zcbsplt_4615901352719420397|U0_M0_F0.zcbsplt_4615901352719420397|
# +-------+--------------------+-------+------+---------------------+---------------------------------------------+------------------------------------+------------------------------------+
#   step REPORT : A total of 4 inter-fpga path(s) displayed

#   step REPORT : Report a maximum of 50 first different delay(s) 
#   step REPORT : +-----------+-----------+-----------+-----------+-----------+
#   step REPORT : | Delay     | Paths     | Max Fpga  | Max Hop   | Max Async |
#   step REPORT : +-----------+-----------+-----------+-----------+-----------+
#   step REPORT : |    183 ns |         1 |         3 |         0 |         1 |
#   step REPORT : |    159 ns |         1 |         3 |         0 |         1 |
#   step REPORT : |    158 ns |         2 |         2 |         0 |         0 |
#   step REPORT : +-----------+-----------+-----------+-----------+-----------+
#   step REPORT : A total of 3 different delay(s) displayed

#   step REPORT : Histogram with a maximum of 50 first different delay(s) 
#   step REPORT : +---------------------+--------------------------------------------------+
#   step REPORT : | Delay               | Paths                                            |
#   step REPORT : +---------------------+--------------------------------------------------+
#   step REPORT : | [  158 ns:  170 ns] |---------------------------------------->        3|
#   step REPORT : | ]  170 ns:  183 ns[ |------------->                                   1|
#   step REPORT : +---------------------+--------------------------------------------------+
#   step REPORT : A total of 3 different delay(s) encountered

#   step REPORT : +-------------------------------------------------------------------------------+
#   step REPORT :   Max pessimistic delay (clock skew + routing data) is : 183 ns
#   step REPORT :   Critical routing data path delay : 183 ns
#   step REPORT :   . Constant part    : 173 ns
#   step REPORT :   . Multiplexed part : 10 ns
#   step REPORT :   Xclock frequency is : 1000 MHz
#   step REPORT :   Longest memory latency is : 164 ns
#   step REPORT :   zPar timing estimated delay cost is : 183 ns
#   step REPORT : +-------------------------------------------------------------------------------+

### warning in ZMetrics [ZTCL0307W] : ZMetrics : Id 'Delay before ZAP' is already used
### warning in ZMetrics [ZTCL0307W] : ZMetrics : Id 'Delay after TDFDR' is already used
#   step ROUTE : Sanity check passed.
#   step ROUTING_METRICS : Number of targets: 40
#   step ROUTING_METRICS : Number of nets: 40
#   step ROUTING_METRICS : Avg hops: 1.000000
#   step ROUTING_METRICS : Max hops: 1.000000
#   step ROUTING_METRICS : Min hops: 1.000000
#   step ROUTING_METRICS : Avg mgt hops: inf
#   step ROUTING_METRICS : Max mgt hops: inf
#   step ROUTING_METRICS : Min mgt hops: inf
#   step WIRE ANALYSIS : Statistics on the criticality of wires to be routed: average = 0.220662, less than slackLimit(0.500000) = 0.925000
#   step WIRE ANALYSIS : Statistics on the criticality of wires to be routed (timingType = OPTIMIZE_COMBI):
#   step WIRE ANALYSIS : Slack ratio  |   zero  |  < 0.05 |  < 0.10 |     0.1 |     0.2 |     0.3 |     0.4 |     0.5 |     0.6 |     0.7 |     0.8 |     0.9 | 
#   step WIRE ANALYSIS : -------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+-
#   step WIRE ANALYSIS :  nb wires    |       2 |       0 |       0 |      35 |       0 |       0 |       0 |       0 |       1 |       0 |       1 |       1 | 
#   step WIRE ANALYSIS :  nb MT wires |       0 |       0 |       0 |       0 |       0 |       0 |       0 |       0 |       0 |       0 |       0 |       0 | 
#   step WIRE ANALYSIS :  nb MGT wires|       0 |       0 |       0 |       0 |       0 |       0 |       0 |       0 |       0 |       0 |       0 |       0 | 
#   step Router : Executing step RouterFlow
#   step Router : Executing step zapStep
#   step ZAP : skip ZAP optimization
#   step ZAP : STAGE Preprocess : Done in elapsed time 0.000015 s 
#   step expandZTimeGraph : Starting
#   step ZAP : Loading zTime timing graph with routed nets...
#   step collectNodeNameToTNodeHash : Starting
#   step collectNodeNameToTNodeHash : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201011 m     vm:1246 m       vm:+0 m      um:477 m       um:+0 m
#   step ANNOTATE : Product type: zs5
#   step ANNOTATE : Socket mode: native
#   step ANNOTATE : Compute delay values of all timing arcs
#   step ANNOTATE : LVDS Delay mode is version2
#   step ANNOTATE : Annotation of 602 Arcs and 197 Nodes done
#   step FPAG DELAY INFO : No delay to apply on port in timing graph
#   step initializeAnalysisAfterRoute. : Starting
#   step guaranteeArcOrderForNode. : Starting
#   step guaranteeArcOrderForNode. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201011 m     vm:1246 m       vm:+0 m      um:478 m       um:+0 m
#   step _buildPrimarySet. : Starting
#   step _buildPrimarySet. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201011 m     vm:1246 m       vm:+0 m      um:478 m       um:+0 m
#   step _searchAndTagLoop. : Starting
#   step _searchAndTagLoop. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201011 m     vm:1246 m       vm:+0 m      um:478 m       um:+0 m
#   step _sortTopological. : Starting
#   step _sortTopological. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201011 m     vm:1246 m       vm:+0 m      um:478 m       um:+0 m
#   step handleFalsePath. : Starting
#   step Timing : Executing step  FalsePathFlow
#   step Timing : Executing step ResetFalsePathStep
#   step Timing : Executing step MassageFalsePathStep
#   step Timing : Executing step AddFalsePathToSourceLessNodeStep
#   step Timing : Executing step AddFalsePathToResetOnlyNodeStep
#   step Timing : Executing step ApplyFalsePathSpecToTimingGraphStep
#   step Timing : Executing step PropagateFalsePathTagStep
#   step handleFalsePath. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201011 m     vm:1246 m       vm:+0 m      um:478 m       um:+0 m
#   step _reverseSortTopological. : Starting
#   step _reverseSortTopological. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201011 m     vm:1246 m       vm:+0 m      um:478 m       um:+0 m
#   step topologicalSortClockCone. : Starting
#   step topologicalSortClockCone. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201011 m     vm:1246 m       vm:+0 m      um:478 m       um:+0 m
#   step topologicalSortDataCone. : Starting
#   step topologicalSortDataCone. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201011 m     vm:1246 m       vm:+0 m      um:478 m       um:+0 m
#   step initializeAnalysisAfterRoute. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.36       fm:201011 m     vm:1246 m       vm:+0 m      um:478 m       um:+0 m
#   step ANALYSIS : Find worst path for each output filter
#   step REPORT : +-------------------------------------------------------------------------------+
#   step REPORT : +-------------------------------------------------------------------------------+

#   step REPORT : +-------------------------------------------------------------------------------+
#   step REPORT :   No inter-fpga clock path found
#   step REPORT : +-------------------------------------------------------------------------------+

#   step ANALYSIS : Find worst path for each output ports of the board
#   step ANALYSIS : Given a zdelay (clock skew) of 20 ns
#   step REPORT : +-------------------------------------------------------------------------------+
#   step REPORT :   Max pessimistic delay (clock skew + routing data) is : 183 ns
#   step REPORT :   Critical routing data path delay : 183 ns
#   step REPORT :   . Constant part    : 173 ns
#   step REPORT :   . Multiplexed part : 10 ns
#   step REPORT :   Xclock frequency is : 1000 MHz
#   step REPORT :   Longest memory latency is : 164 ns
#   step REPORT :   The theoretical frequency using default settings is 5486 Khz
#   step REPORT : +-------------------------------------------------------------------------------+

#   step expandZTimeGraph : Done in     elapsed:0.2 s    user:0.1 s      system:0 s      %cpu:59.26       load:6.36       fm:201007 m     vm:1246 m       vm:+0 m      um:478 m       um:+1 m
#   step ZAP : STAGE Build : Done in elapsed time 0.017565 s 
#   step ZAP : doing write back
#   step ZAP : STAGE Discretize and Realize : Done in elapsed time 0.019492 s 
#   step ANALYSIS : Set false path context to asynchronous set/reset
#   step ANALYSIS : Set false path context to clock
#   step ANALYSIS : Find worst path for each output filter
#   step REPORT : No inter-fpga filter path found, can't report anything
#   step ANALYSIS : Set false path context to data routing
#   step ANALYSIS : Find worst path for each output ports of the board
#   step ANALYSIS : Given a zdelay (clock skew) of 20 ns
#   step REPORT : Report a maximum of 100 first routing data path(s) 
#   step REPORT : 
# +-------+--------------------+-------+------+---------------------+---------------------------------------------+------------------------------------+------------------------------------+
# | Slack |      Required Time | Delay | Fpga | Clock Domain Source | Clock Domain Target                         |Port Name Source                    |Port Name Target                    |
# +-------+--------------------+-------+------+---------------------+---------------------------------------------+------------------------------------+------------------------------------+
# |   0 ns|183 ns ( 1.0 dvrCk )| 183 ns|     3|0.20785 (posedge)    |DRIVERCLOCK (system)                         |U0_M0_F1.F01_ts_clkbus_out[6]       |U0_M0_F1.F01_ts_clkbus_in[5]        |
# |  24 ns|183 ns ( 1.0 dvrCk )| 159 ns|     3|0.20785 (posedge)    |0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)|U0_M0_F1.zcbsplt_4615901352719420397|U0_M0_F1.F01_ts_clkbus_in[8]        |
# |  25 ns|183 ns ( 1.0 dvrCk )| 158 ns|     2|0.20785 (posedge)    |DRIVERCLOCK (system)                         |U0_M0_F1.F01_ts_clkbus_out[6]       |U0_M0_F0.F01_ts_clkbus_in[6]        |
# |  35 ns|183 ns ( 1.0 dvrCk )| 148 ns|     2|0.20785 (posedge)    |0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)|U0_M0_F1.zcbsplt_4615901352719420397|U0_M0_F0.zcbsplt_4615901352719420397|
# +-------+--------------------+-------+------+---------------------+---------------------------------------------+------------------------------------+------------------------------------+
#   step REPORT : A total of 4 inter-fpga path(s) displayed

#   step REPORT : Report a maximum of 50 first different delay(s) 
#   step REPORT : +-----------+-----------+-----------+-----------+-----------+
#   step REPORT : | Delay     | Paths     | Max Fpga  | Max Hop   | Max Async |
#   step REPORT : +-----------+-----------+-----------+-----------+-----------+
#   step REPORT : |    183 ns |         1 |         3 |         0 |         1 |
#   step REPORT : |    159 ns |         1 |         3 |         0 |         1 |
#   step REPORT : |    158 ns |         2 |         2 |         0 |         0 |
#   step REPORT : +-----------+-----------+-----------+-----------+-----------+
#   step REPORT : A total of 3 different delay(s) displayed

#   step REPORT : Histogram with a maximum of 50 first different delay(s) 
#   step REPORT : +---------------------+--------------------------------------------------+
#   step REPORT : | Delay               | Paths                                            |
#   step REPORT : +---------------------+--------------------------------------------------+
#   step REPORT : | [  158 ns:  170 ns] |---------------------------------------->        3|
#   step REPORT : | ]  170 ns:  183 ns[ |------------->                                   1|
#   step REPORT : +---------------------+--------------------------------------------------+
#   step REPORT : A total of 3 different delay(s) encountered

#   step REPORT : +-------------------------------------------------------------------------------+
#   step REPORT :   Max pessimistic delay (clock skew + routing data) is : 183 ns
#   step REPORT :   Critical routing data path delay : 183 ns
#   step REPORT :   . Constant part    : 173 ns
#   step REPORT :   . Multiplexed part : 10 ns
#   step REPORT :   Xclock frequency is : 1000 MHz
#   step REPORT :   Longest memory latency is : 164 ns
#   step REPORT :   zPar timing estimated delay cost is : 183 ns
#   step REPORT : +-------------------------------------------------------------------------------+

#   step ROUTE : Best delay = 183 ns.
#   step ZAP : STAGE Report timing : Done in elapsed time 0.030206 s 
#   step RTL : RTL NAME IS DISABLED
#   step RTL : RTL NAME IS DISABLED
#   step RTL : RTL NAME IS DISABLED
#   step AnalyticalPinAssignmentStep. : Done in     elapsed:0.4 s    user:0.2 s    system:0.1 s      %cpu:78.69       load:6.36       fm:201003 m     vm:1246 m       vm:+0 m      um:478 m       um:+1 m
#   step kpr_ktim_util : total troncon:40, fail to map troncon in zap:0

#   step ROUTE : Applying routing result

#   step STATS : Writing file zPar_stats/zPar_after.csv
#   step STATS : Writing file zPar_stats/zPar_ratios_after.csv
#   step STATS : Writing file zPar_stats/zPar_after_ft.csv

#   step ROUTE : =================================================================================
#   step ROUTE : Design matrix before routing (U0_M0)
#+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
#|       |    F00|    F01|    F02|    F03|    F04|    F05|    F06|    F07|    F08|    F09|    F10|    F11|
#+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
#|    F00|      -|     40|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|
#|    F01|     40|      -|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|
#|    F02|      .|      .|      -|      .|      .|      .|      .|      .|      .|      .|      .|      .|
#|    F03|      .|      .|      .|      -|      .|      .|      .|      .|      .|      .|      .|      .|
#|    F04|      .|      .|      .|      .|      -|      .|      .|      .|      .|      .|      .|      .|
#|    F05|      .|      .|      .|      .|      .|      -|      .|      .|      .|      .|      .|      .|
#|    F06|      .|      .|      .|      .|      .|      .|      -|      .|      .|      .|      .|      .|
#|    F07|      .|      .|      .|      .|      .|      .|      .|      -|      .|      .|      .|      .|
#|    F08|      .|      .|      .|      .|      .|      .|      .|      .|      -|      .|      .|      .|
#|    F09|      .|      .|      .|      .|      .|      .|      .|      .|      .|      -|      .|      .|
#|    F10|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|      -|      .|
#|    F11|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|      -|
#|    Sum|     40|     40|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|
#|    Sum|     40|     40|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|
#+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
#   step ROUTE : * mean that there is no physical wire between FPGAs

#   step ROUTE : =================================================================================
#   step ROUTE : Design matrix after IdealRoute (U0_M0)
#+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
#|       |    F00|    F01|    F02|    F03|    F04|    F05|    F06|    F07|    F08|    F09|    F10|    F11|
#+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
#|    F00|      -|     40|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|
#|    F01|     40|      -|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|
#|    F02|      .|      .|      -|      .|      .|      .|      .|      .|      .|      .|      .|      .|
#|    F03|      .|      .|      .|      -|      .|      .|      .|      .|      .|      .|      .|      .|
#|    F04|      .|      .|      .|      .|      -|      .|      .|      .|      .|      .|      .|      .|
#|    F05|      .|      .|      .|      .|      .|      -|      .|      .|      .|      .|      .|      .|
#|    F06|      .|      .|      .|      .|      .|      .|      -|      .|      .|      .|      .|      .|
#|    F07|      .|      .|      .|      .|      .|      .|      .|      -|      .|      .|      .|      .|
#|    F08|      .|      .|      .|      .|      .|      .|      .|      .|      -|      .|      .|      .|
#|    F09|      .|      .|      .|      .|      .|      .|      .|      .|      .|      -|      .|      .|
#|    F10|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|      -|      .|
#|    F11|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|      -|
#|    Sum|     40|     40|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|
#|    Sum|     40|     40|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|
#+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+

#   step ROUTE : =================================================================================
#   step ROUTE : Design matrix after routing (U0_M0)
#+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
#|       |    F00|    F01|    F02|    F03|    F04|    F05|    F06|    F07|    F08|    F09|    F10|    F11|
#+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
#|    F00|      -|     40|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|
#|    F01|     40|      -|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|
#|    F02|      .|      .|      -|      .|      .|      .|      .|      .|      .|      .|      .|      .|
#|    F03|      .|      .|      .|      -|      .|      .|      .|      .|      .|      .|      .|      .|
#|    F04|      .|      .|      .|      .|      -|      .|      .|      .|      .|      .|      .|      .|
#|    F05|      .|      .|      .|      .|      .|      -|      .|      .|      .|      .|      .|      .|
#|    F06|      .|      .|      .|      .|      .|      .|      -|      .|      .|      .|      .|      .|
#|    F07|      .|      .|      .|      .|      .|      .|      .|      -|      .|      .|      .|      .|
#|    F08|      .|      .|      .|      .|      .|      .|      .|      .|      -|      .|      .|      .|
#|    F09|      .|      .|      .|      .|      .|      .|      .|      .|      .|      -|      .|      .|
#|    F10|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|      -|      .|
#|    F11|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|      -|
#|    Sum|     40|     40|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|
#|    Sum|     40|     40|      .|      .|      .|      .|      .|      .|      .|      .|      .|      .|
#+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
#   step Route : Done in       elapsed:1 s   user:0.82 s    system:0.8 s      %cpu:88.29       load:6.36       fm:201001 m     vm:1246 m     vm:+293 m      um:478 m     um:+178 m
Generate
#   step Generate : Starting
#   step Dump DBs : Starting
#   step INCR : Dumping config database './tools/zPar/zPar_db/configDB'
#   step INCR : Dumping design database './tools/zPar/zPar_db/designDB'
#   step INCR : Dumping place database './tools/zPar/zPar_db/placeDB'
#   step INCR : Dumping routing database './tools/zPar/zPar_db/routeDB'
#   step Dump DBs : Done in     elapsed:0.2 s    user:0.1 s      system:0 s      %cpu:41.56       load:6.36       fm:200995 m     vm:1246 m       vm:+0 m      um:478 m       um:+0 m
#   step GENERATE : RACC (Run-time Asynchronous Communication Check) : off
#   step GENERATION : Generating merge script 'zPar_merge.tcl'
#   step GENERATE : Create ./tools/zTime/zPar2PDMTiming.tcl script
#   step GENERATE : GT_GP_FAST is enabled. To turn it off, use 'System enable_MGT_fast false'
#   step Create FPGA Wrappers : Starting
#   step MultiDie DB : ---------------- Begin creation of multi die DB info for module zs5_vup_12c_19_v2
#   step MultiDie DB : ---------------- multi die DB for module zs5_vup_12c_19_v2, size : 12
#   step MultiDie DB : ---------------- End creation of multi die DB info for module zs5_vup_12c_19_v2
#   step zrm handling : zrm firmware-library version is '2014.12-4701879'
#   step Create FPGA Wrappers : Done in       elapsed:5 s      user:4 s   system:0.71 s      %cpu:99.87       load:6.49       fm:198254 m     vm:3352 m    vm:+2106 m     um:2580 m    um:+2102 m
#   step Socket Generation : Starting
#   step Socket Generation : NSG started.
#   step Socket Generation : NSG with multithread.
#   step Socket Generation : Done in     elapsed:0.1 s    user:0.1 s      system:0 s      %cpu:86.49       load:6.49       fm:198249 m     vm:3354 m       vm:+2 m     um:2583 m       um:+3 m
#   step Sanity Checker : All sockets have been verified: no Xdr mismatch has been detected at this level. See tools/zPar/sanityChecker.txt for wire or LVDS mismatches

#   step Display : Starting
#   step DISPLAY : Maximum xDR per component:
#   step DISPLAY : +------------+-----+-----+-----+-----+-----+
#   step DISPLAY : |            |   0 |   1 |   2 |   3 |   4 |
#   step DISPLAY : +------------+-----+-----+-----+-----+-----+
#   step DISPLAY : |U0_M0       |   1 |   1 |   - |   - |   - |
#   step DISPLAY : |LVDS        |   1 |   1 |   - |   - |   - |
#   step DISPLAY : |MGT         |   0 |   0 |   - |   - |   - |
#   step DISPLAY : +------------+-----+-----+-----+-----+-----+
#   step DISPLAY : Max LVDS Xdr: 1 | Max MGT Xdr: 0

#   step Display : Done in     elapsed:0.1 s    user:0.1 s      system:0 s     %cpu:152.38       load:6.53       fm:198221 m     vm:3358 m       vm:+0 m     um:2586 m       um:+0 m
#   step NetlistTimingMarker : Collect 2 wrappers
#   step NetlistTimingMarker : Annotate driver clock 182256 on wrapper
#   step Write Fpga Data To Disk : Starting
#   step Socket Generation : write fpga data to disk with multithread.
#   step Socket Generation : Due to SDF flow, wrapper file of each FPGA do not be generated in Socket Generation but in the handleAttributes flow.
#   step GENERATE : collectNonFeedthroughFPGAs done. container size:2, inputs size:27, outputs size:27
#   step Socket Generation : Wrapper files generating...
#   step XDC GENERATOR : Writing XDC file 'U0/M0/F01.src/design_zpar.zdc.incr_tmp' with 7 constraints
#   step XDC GENERATOR : constraints have changed - regenerate XDC file 'U0/M0/F01.src/design_zpar.zdc'
#   step GENERATE : Create symbolic link '../../../work.Part_0/U0_M0_F1/ml_feature.tcl' on file 'U0/M0/F01.src/ml_feature.tcl'.
#   step XDC GENERATOR : Writing XDC file 'U0/M0/F00.src/design_zpar.zdc.incr_tmp' with 6 constraints
#   step XDC GENERATOR : constraints have changed - regenerate XDC file 'U0/M0/F00.src/design_zpar.zdc'
#   step GENERATE : Create symbolic link '../../../work.Part_0/U0_M0_F0/ml_feature.tcl' on file 'U0/M0/F00.src/ml_feature.tcl'.
#   step Write Fpga Data To Disk : Done in    elapsed:0.35 s   user:0.14 s    system:0.1 s      %cpu:43.09       load:6.53       fm:198050 m     vm:3360 m       vm:+2 m     um:2589 m       um:+3 m
#   step STATS : Writing file 'zPar_stats/zPar_socket_info.csv'
#   step STATS : Writing file 'zPar_stats/zPar_data_lvds_socket.csv'
#   step STATS : Writing file 'zPar_stats/zPar_config_opt.csv'
#   step GENERATE : All wrappers passed connectivity verfications.
#   step XREF : Dump relocate xref file ./tools/zPar/loc.xref
#   step XREF : Dump module xref file ./tools/zPar/module.xref
#   step XREF : Dump contiguous module xref file ​./tools/zPar/module.cont.xref
#   step GENERATION : Generating './tools/zPar/zpar.mk' makefile
#   step GENERATE : fpga task ordering : for fpga U0/M0/F00, greater duration found 0
#   step GENERATE : fpga task ordering : for fpga U0/M0/F01, greater duration found 0
#   step Create zCui Archive : Starting
#   step Create zCui Archive : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:6.53       fm:197967 m     vm:3360 m       vm:+0 m     um:2589 m       um:+0 m
#   step link : Check the existance of each symbolic link
#   step link : Dump symbolic link and their target path to ./tools/zPar/symbolic_link_table.csv
#   step Generate : Done in       elapsed:5 s      user:4 s   system:0.73 s      %cpu:94.46       load:6.53       fm:197926 m     vm:3360 m    vm:+2114 m     um:2589 m    um:+2111 m
Timing -zTime_mode
#   step Timing : Starting
#   step elaborateDesign : Starting
#   step ZTIME FPGA : elaborating design
#   step elaborateDesign : Done in     elapsed:0.4 s    user:0.5 s      system:0 s     %cpu:107.38       load:6.53       fm:197729 m     vm:3379 m      vm:+19 m     um:2608 m      um:+19 m
#   step timingGraphBuilder::dumpTclTimingFile : Starting
#   step ZTIME : Dump timing graph in file 'tools/zTime/zPar_timing.zti'
#   step ZTIME : Dump clock
#   step ZTIME : Dump nets from route
#   step ZTIME : Dump loop arcs
#   step ZTIME : Found 0 combinatorial loop(s) in design
#   step timingGraphBuilder::dumpTclTimingFile : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:6.53       fm:197724 m     vm:3379 m       vm:+0 m     um:2608 m       um:+0 m
#   step dumpZfpgaTimingRequest : Starting
#   step build_topPortToNodeId : Starting
#   step ZPAR FW SDF : Total 0 FwPort Adding to SDF database
#   step build_topPortToNodeId : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.53       fm:197713 m     vm:3379 m       vm:+0 m     um:2608 m       um:+0 m
#   step getIntraFpgaTimingPathforZFpgaTiming : Starting
#   step ZTIME FPGA : 40 socket->DUT timing path(s) and 40 DUT->socket timing path(s)
#   step ZTIME FPGA : SDF requests done using priorities
#   step getIntraFpgaTimingPathforZFpgaTiming : Done in       elapsed:0 s    user:0.1 s    system:0.1 s    %cpu:1280.00       load:6.53       fm:197711 m     vm:3380 m       vm:+1 m     um:2608 m       um:+0 m
#   step buildSdfRequestsFromTimingGraph : Starting
#   step Populate drivers : Starting
#   info : 40 drivers in cache
#   step Populate drivers : Done in       elapsed:0 s      user:0 s    system:0.1 s    %cpu:3200.00       load:6.53       fm:197710 m     vm:3380 m       vm:+0 m     um:2608 m       um:+0 m
#   step Populate readers : Starting
#   step populate cache : Starting
#   step populate cache : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.53       fm:197710 m     vm:3380 m       vm:+0 m     um:2608 m       um:+0 m
#   step populate names : Starting
#   step populate names : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.53       fm:197710 m     vm:3380 m       vm:+0 m     um:2608 m       um:+0 m
#   info : 40 readers in cache
#   step Populate readers : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:640.00       load:6.53       fm:197710 m     vm:3380 m       vm:+0 m     um:2608 m       um:+0 m
#   step Build : Starting
#   step Build : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.53       fm:197710 m     vm:3380 m       vm:+0 m     um:2608 m       um:+0 m
#   step buildSdfRequestsFromTimingGraph : Done in     elapsed:0.1 s    user:0.1 s    system:0.1 s     %cpu:914.29       load:6.53       fm:197709 m     vm:3380 m       vm:+0 m     um:2608 m       um:+0 m
#   step dumpZfpgaTimingRequest : [before] isReturn:0, path size:210, capacity:374
#   step buildRoutingHopSdfRequests : Starting
#   step buildRoutingHopSdfRequests : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.53       fm:197709 m     vm:3380 m       vm:+0 m     um:2608 m       um:+0 m
#   step buildSdfRequestsFromTimingGraph : Starting
#   step Populate drivers : Starting
#   info : 0 drivers in cache
#   step Populate drivers : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.53       fm:197709 m     vm:3380 m       vm:+0 m     um:2608 m       um:+0 m
#   step Populate readers : Starting
#   step populate cache : Starting
#   step populate cache : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.53       fm:197709 m     vm:3380 m       vm:+0 m     um:2608 m       um:+0 m
#   step populate names : Starting
#   step populate names : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.53       fm:197709 m     vm:3380 m       vm:+0 m     um:2608 m       um:+0 m
#   info : 0 readers in cache
#   step Populate readers : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.53       fm:197709 m     vm:3380 m       vm:+0 m     um:2608 m       um:+0 m
#   step Build : Starting
#   step Build : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.53       fm:197709 m     vm:3380 m       vm:+0 m     um:2608 m       um:+0 m
#   step buildSdfRequestsFromTimingGraph : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.53       fm:197709 m     vm:3380 m       vm:+0 m     um:2608 m       um:+0 m
#   step buildFilterSdfRequests : Starting
#   step buildFilterSdfRequests : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.53       fm:197709 m     vm:3380 m       vm:+0 m     um:2608 m       um:+0 m
#   step addGlobalSdfCommands : Starting
#   step addGlobalSdfCommands : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.53       fm:197709 m     vm:3380 m       vm:+0 m     um:2608 m       um:+0 m
#   step dumpSdfRequestBuilder : Starting
#   step Concatenate requests : Starting
#   step Concatenate requests : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.53       fm:197709 m     vm:3380 m       vm:+0 m     um:2608 m       um:+0 m
#   step ZTIME FPGA : dumping requests in U0/M0/F00.src/zFpga_timing_paths.tcl
#   step ZTIME FPGA : dumping requests in U0/M0/F01.src/zFpga_timing_paths.tcl
#   step dumpSdfRequestBuilder : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.53       fm:197705 m     vm:3381 m       vm:+1 m     um:2608 m       um:+0 m
#   step handleAttributes : Starting
#   step ZTIME FPGA : generating wrapper to the disk ...
#   step SERIALIZE : writing netlist 'design' into znl file 'U0/M0/F00.src/wrapper.edf.gz'
#   step SERIALIZE : writing netlist 'design' into znl file 'U0/M0/F01.src/wrapper.edf.gz'
#   step SERIALIZE : #bytes in: 3653842, #bytes out: 832332, compression ratio: 4.389885
#   step SERIALIZE : #bytes in: 3605026, #bytes out: 815694, compression ratio: 4.419581
#   step handleAttributes : Done in    elapsed:0.26 s   user:0.48 s    system:0.2 s     %cpu:190.70       load:6.53       fm:197503 m     vm:3386 m       vm:+5 m     um:2614 m       um:+6 m
#   step dumpSoftTimingConstraint : Starting
#   step VIVADO CONSTRAINTS : Distributing slack for the generation of vivado constraints.
#   step ktim_analysis::distributeSlackForVivadoConstraints : Starting
#   step ANALYSIS : Find worst path for each output ports of the board
#   step ANALYSIS : Given a zdelay (clock skew) of 20 ns
#   step IMP : Iteration '1': RT=182256ps; updatedRT = 182256ps; avgSlackMin = 40216.100000ps; avgSlackMinReduction = nan%; 
#   step IMP : Iteration '2': RT=182256ps; updatedRT = 182256ps; avgSlackMin = 5415.275000ps; avgSlackMinReduction = 86.535%; 
#   step IMP : Iteration '3': RT=182256ps; updatedRT = 182256ps; avgSlackMin = 2707.700000ps; avgSlackMinReduction = 49.999%; 
#   step IMP : Iteration '4': RT=182256ps; updatedRT = 182256ps; avgSlackMin = 1354.250000ps; avgSlackMinReduction = 49.985%; 
#   step IMP : Iteration '5': RT=182256ps; updatedRT = 182256ps; avgSlackMin = 677.550000ps; avgSlackMinReduction = 49.969%; 
#   step ANALYSIS : Find worst path for each output ports of the board
#   step ANALYSIS : Given a zdelay (clock skew) of 20 ns
#   step ktim_analysis::distributeSlackForVivadoConstraints : Done in     elapsed:0.1 s    user:0.6 s      system:0 s     %cpu:533.33       load:6.53       fm:197489 m     vm:3386 m       vm:+0 m     um:2614 m       um:+0 m
#   step ZTIME_FPGA* : Starting generation of Vivado constraints...
#   step VivadoSoftTimingConstraintBuilder : +-----------+------------------+------------------------------+------------------------------------+---------------------------+------------+
#   step VivadoSoftTimingConstraintBuilder : |   Fpga    | Slack (Last/Max) | FpgaDelay (Dumped/Total/Max) | FpgaGatesNumber (Dumped/Total/Max) | Constraints(Dumped/Total) |   Reason   |
#   step VivadoSoftTimingConstraintBuilder : +-----------+------------------+------------------------------+------------------------------------+---------------------------+------------+
#   step VivadoSoftTimingConstraintBuilder : | U0_M0_F00 |      83/250      |       5476/ 5476/80M         |           86K/  86K/10M            |          170/170          |         NA |
#   step VivadoSoftTimingConstraintBuilder : +-----------+------------------+------------------------------+------------------------------------+---------------------------+------------+
#   step VivadoSoftTimingConstraintBuilder : | U0_M0_F01 |      83/250      |       4027/ 4027/80M         |          273K/ 273K/10M            |           40/40           |         NA |
#   step VivadoSoftTimingConstraintBuilder : +-----------+------------------+------------------------------+------------------------------------+---------------------------+------------+
#   step VivadoSoftTimingConstraintBuilder : Exporting vivado soft constraints to file(s)...
#   step ZTIME_FPGA* : Generation of Vivado constraints completed successfully.
#   step dumpSoftTimingConstraint : Done in     elapsed:0.3 s    user:0.6 s      system:0 s     %cpu:181.13       load:6.53       fm:197482 m     vm:3386 m       vm:+0 m     um:2614 m       um:+0 m
#   step dumpNodeIdAndNameOfIF : Starting
#   step dumpNodeIdAndNameOfIF : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:6.53       fm:197482 m     vm:3386 m       vm:+0 m     um:2614 m       um:+0 m
#   step dumpZfpgaTimingRequest : Done in    elapsed:0.32 s   user:0.57 s    system:0.4 s     %cpu:190.81       load:6.53       fm:197482 m     vm:3386 m       vm:+7 m     um:2614 m       um:+6 m
#   step TDFDR_OPT::dumpFpgaRequests : Starting
#   step TDFDR_OPT : generating zNetgen FPGA commands ...
#   step TDFDR_OPT : writing zNetgen commands file 'U0/M0/F00.src/filter_data_relocation_fpga_requests.tcl'...
#   step TDFDR_OPT : writing zNetgen commands file 'U0/M0/F01.src/filter_data_relocation_fpga_requests.tcl'...
#   step TDFDR_OPT::dumpFpgaRequests : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:6.53       fm:197477 m     vm:3386 m       vm:+0 m     um:2614 m       um:+0 m
#   step TDFDR_OPT : writing file 'tools/zTime/async_filter_data_relocation_routed.zti' ...
#   step Timing : Done in    elapsed:0.38 s   user:0.63 s    system:0.4 s     %cpu:174.59       load:6.53       fm:197466 m     vm:3386 m      vm:+26 m     um:2614 m      um:+25 m
Finish
#   step  : +---------------------------------------+----------------------------------------------------+--------+------------------+
#   step  : | Usage                                 | Description                                        |Default | Status           |
#   step  : +---------------------------------------+----------------------------------------------------+--------+------------------+
#   step  : | It's set in UTF file.                 | Product Type: ZS3, ZS4, ZS5, HAPS, Orion++, EP1    | N/A    | zs5              |
#   step  : |                                       |               EP2                                  |        |                  |
#   step  : +---------------------------------------+----------------------------------------------------+--------+----------+
#   step  : | It's set in UTF file.                 | Hardware Family: V5, V6, V7 and V8                 | N/A    | V8               |
#   step  : +---------------------------------------+----------------------------------------------------+--------+------------------+
#   step  : | System enable_zs3_if_less_flow        | Turn on if less flow in ZS3                        |disabled| disabled         |
#   step  : +---------------------------------------+----------------------------------------------------+--------+------------------+
#   step  : | System routingEffort <val>            | Set the routing effort of zPar.                    | default|default           |
#   step  : |                                       | The available value are min_distance,              |        |                  |
#   step  : |                                       | optLargeDesignFast, optLargeDesign, default.       |        |                  |
#   step  : +---------------------------------------+----------------------------------------------------+--------+------------------+
#   step  : | System routerType  <val>              | Set the router type of zPar.                       | EZCR   | EZCR             |
#   step  : |                                       | The available value are                            |        |                  |
#   step  : |                                       | wirelength_timing_coopt(ZCR)                       |        |                  |
#   step  : |                                       | partition_quality_checker(PQC)                     |        |                  |
#   step  : |                                       | shortest_path_router(SPR)                          |        |                  |
#   step  : |                                       | enhanced_zcr(EZCR)                                 |        |                  |
#   step  : |                                       | legacy                                             |        |                  |
#   step  : +---------------------------------------+----------------------------------------------------+--------+------------------+
#   step  : | System pinAssignmentEffort <val>      | Set the pinassignment effort of zpar.              | zap    | zap              |
#   step  : |                                       | The available value are no_effort, low, medium,    |        |                  |
#   step  : |                                       | high, zap.                                         |        |                  |
#   step  : +---------------------------------------+----------------------------------------------------+--------+------------------+
#   step  : | System incremental                    | Incremental Mode                                   |disabled| disabled         |
#   step  : +---------------------------------------+----------------------------------------------------+--------+------------------+
#   step  : | System socketMode <val>               | Set socket mode                                    | depend | native           |
#   step  : |                                       | The available value depends on product type        |   on   |                  |
#   step  : |                                       | Possible value: v5v6v7, component, native, leo     | product|                  |
#   step  : +---------------------------------------+----------------------------------------------------+--------+------------------+
#   step  : | System socketGenerationSAG            | Turn on signal alignment generate flow.            |disabled| disabled         |
#   step  : +---------------------------------------+----------------------------------------------------+--------+------------------+
#   step  : | System socketGenerationNSG            | Turn on New Socket Generate flow.                  |disabled| enabled          |
#   step  : +---------------------------------------+----------------------------------------------------+--------+------------------+
#   step  : | System enable_MGT_fast                | Turn on fast MGT.                                  | enabled| enabled          |
#   step  : +---------------------------------------+----------------------------------------------------+--------+------------------+
#   step  : | System enable_MGT_fast_margin         | Turn on fast MGT margin.                           |disabled| disabled         |
#   step  : +---------------------------------------+----------------------------------------------------+--------+------------------+
#   step  : | System dedupClockDomains <val>        | Set dedup clock domain option.                     | enabled| enabled          |
#   step  : |                                       | The available value: true , false                  |        |                  |
#   step  : +---------------------------------------+----------------------------------------------------+--------+------------------+
#   step REPORT : +-------------------------------------------------------------------------------+
#   step REPORT :   No inter-fpga filter path found
#   step REPORT :   Max pessimistic delay (clock skew + routing data) is : 183 ns
#   step REPORT :   Critical routing data path delay : 183 ns
#   step REPORT :   . Constant part    : 173 ns
#   step REPORT :   . Multiplexed part : 10 ns
#   step REPORT :   Xclock frequency is : 1000 MHz
#   step REPORT :   Longest memory latency is : 164 ns
#   step REPORT :   No fast waveform captures found
#   step REPORT :   Driver clock frequency is constrained at a maximum of 10000kHz (100ns)
#   step REPORT :   Driver clock frequency is limited by routing data paths : 183ns
#   step REPORT :   The theoretical frequency using default settings and ignoring clock skew is 5486 Khz
#   step REPORT : +-------------------------------------------------------------------------------+

#   step FinishBody. : Done in     elapsed:0.1 s      user:0 s    system:0.1 s     %cpu:355.56       load:6.53       fm:197440 m     vm:3386 m       vm:+0 m     um:2614 m       um:+0 m

#   exec summary :    9 warnings,    0 syntax errors,    0 fatal errors,    0 internal errors
#   exec summary : wall clock 0m9s, user 0m6.742s, sys 0m0.970s
#   exec summary : Total memory: 3468160 kB - RSS memory: 2677640 kB - Data memory: 2994112 kB
#   exec summary : Successful execution

# end time is Tue May 13 18:37:40 2025
#   step zPar : Saving report before exiting.
