// Seed: 2965211707
module module_0;
  supply1 id_2 = id_2;
  assign id_2 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output logic id_2,
    output logic id_3
);
  reg id_5;
  reg id_6;
  always_comb begin : LABEL_0
    if (1) begin : LABEL_0
      id_3 <= 1;
      id_2 <= !id_1;
    end
  end
  always id_6 <= id_5 <-> 1;
  wire id_7;
  reg  id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  reg  id_12 = {id_8{1}} - 1;
  wire id_13;
  wire id_14;
  always_comb id_5 = #1 id_12;
  assign id_8 = id_6;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
  id_15(
      id_8
  );
  wire id_16;
  assign id_9 = ((id_10));
endmodule
