INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ALL_Project/PCexp/Lab2_IF_ID/Lab2_IF_ID.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
