read -sv run_verilog_mid/adder_32b_9_60_0e8f32b4aff28d2319f18bff24528d4b.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_60_0e8f32b4aff28d2319f18bff24528d4b_yosys.v
