{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654204809016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654204809026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 16:20:08 2022 " "Processing started: Thu Jun 02 16:20:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654204809026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204809026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204809026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654204809868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654204809868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhdl" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/incrementador.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821093 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhdl" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/incrementador.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_pc-Behavioral " "Found design unit 1: mux_pc-Behavioral" {  } { { "mux_pc.vhdl" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_pc.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821097 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_pc " "Found entity 1: mux_pc" {  } { { "mux_pc.vhdl" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_pc.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_pc-Behavioral " "Found design unit 1: registro_pc-Behavioral" {  } { { "registro_pc.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/registro_pc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821102 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_pc " "Found entity 1: registro_pc" {  } { { "registro_pc.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/registro_pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_inst-Behavioral " "Found design unit 1: memoria_inst-Behavioral" {  } { { "memoria_inst.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_inst.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821106 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_inst " "Found entity 1: memoria_inst" {  } { { "memoria_inst.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_inst.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_inst-Behavioral " "Found design unit 1: registro_inst-Behavioral" {  } { { "registro_inst.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/registro_inst.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821114 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_inst " "Found entity 1: registro_inst" {  } { { "registro_inst.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/registro_inst.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa1 " "Found entity 1: etapa1" {  } { { "etapa1.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/etapa1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_signo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ext_signo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ext_signo-Behavioral " "Found design unit 1: ext_signo-Behavioral" {  } { { "ext_signo.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/ext_signo.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821122 ""} { "Info" "ISGN_ENTITY_NAME" "1 ext_signo " "Found entity 1: ext_signo" {  } { { "ext_signo.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/ext_signo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa2 " "Found entity 1: etapa2" {  } { { "etapa2.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/etapa2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_dir-Behavioral " "Found design unit 1: mux_dir-Behavioral" {  } { { "mux_dir.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_dir.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821130 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_dir " "Found entity 1: mux_dir" {  } { { "mux_dir.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_dir.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-Behavioral " "Found design unit 1: sumador-Behavioral" {  } { { "sumador.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/sumador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821134 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/sumador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_datos-Behavioral " "Found design unit 1: memoria_datos-Behavioral" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821138 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_datos " "Found entity 1: memoria_datos" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_src.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_src.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_src-Behavioral " "Found design unit 1: mux_src-Behavioral" {  } { { "mux_src.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_src.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821142 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Found entity 1: mux_src" {  } { { "mux_src.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_src.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registros.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registros.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registros " "Found entity 1: registros" {  } { { "registros.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/registros.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_regs-Behavioral " "Found design unit 1: mux_regs-Behavioral" {  } { { "mux_regs.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_regs.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821151 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_regs " "Found entity 1: mux_regs" {  } { { "mux_regs.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_regs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_regw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco_regw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_regw-Behavioral " "Found design unit 1: deco_regw-Behavioral" {  } { { "deco_regw.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/deco_regw.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821156 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco_regw " "Found entity 1: deco_regw" {  } { { "deco_regw.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/deco_regw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_control-Behavioral " "Found design unit 1: u_control-Behavioral" {  } { { "u_control.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/u_control.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821160 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_control " "Found entity 1: u_control" {  } { { "u_control.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/u_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_acoplo_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_acoplo_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_acoplo_3-Behavioral " "Found design unit 1: reg_acoplo_3-Behavioral" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821164 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_acoplo_3 " "Found entity 1: reg_acoplo_3" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upa-Behavioral " "Found design unit 1: upa-Behavioral" {  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821169 ""} { "Info" "ISGN_ENTITY_NAME" "1 upa " "Found entity 1: upa" {  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1-Behavioral " "Found design unit 1: mux_1-Behavioral" {  } { { "mux_1.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821173 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1 " "Found entity 1: mux_1" {  } { { "mux_1.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa3 " "Found entity 1: etapa3" {  } { { "etapa3.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/etapa3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_result.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_result.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_result-Behavioral " "Found design unit 1: mux_result-Behavioral" {  } { { "mux_result.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_result.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821181 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_result " "Found entity 1: mux_result" {  } { { "mux_result.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_result.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ccr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ccr-Behavioral " "Found design unit 1: ccr-Behavioral" {  } { { "ccr.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/ccr.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821185 ""} { "Info" "ISGN_ENTITY_NAME" "1 ccr " "Found entity 1: ccr" {  } { { "ccr.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/ccr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch-Behavioral " "Found design unit 1: branch-Behavioral" {  } { { "branch.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/branch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821190 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "branch.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/branch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_1-Behavioral " "Found design unit 1: registro_1-Behavioral" {  } { { "registro_1.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/registro_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821194 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_1 " "Found entity 1: registro_1" {  } { { "registro_1.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/registro_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_acoplo_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_acoplo_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_acoplo_4-Behavioral " "Found design unit 1: reg_acoplo_4-Behavioral" {  } { { "reg_acoplo_4.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821198 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_acoplo_4 " "Found entity 1: reg_acoplo_4" {  } { { "reg_acoplo_4.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dirw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_dirw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_dirw-Behavioral " "Found design unit 1: mux_dirw-Behavioral" {  } { { "mux_dirw.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_dirw.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821202 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_dirw " "Found entity 1: mux_dirw" {  } { { "mux_dirw.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_dirw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_esp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registro_esp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_esp-Behavioral " "Found design unit 1: registro_esp-Behavioral" {  } { { "registro_esp.vhdl" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/registro_esp.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821207 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_esp " "Found entity 1: registro_esp" {  } { { "registro_esp.vhdl" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/registro_esp.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_pc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_pc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_pc2-Behavioral " "Found design unit 1: registro_pc2-Behavioral" {  } { { "registro_pc2.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/registro_pc2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821211 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_pc2 " "Found entity 1: registro_pc2" {  } { { "registro_pc2.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/registro_pc2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_detencion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_detencion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_detencion-Behavioral " "Found design unit 1: u_detencion-Behavioral" {  } { { "u_detencion.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/u_detencion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821215 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_detencion " "Found entity 1: u_detencion" {  } { { "u_detencion.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/u_detencion.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_detenciones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_detenciones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_detencion-Behavioral " "Found design unit 1: mux_detencion-Behavioral" {  } { { "mux_detenciones.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_detenciones.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821219 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_detencion " "Found entity 1: mux_detencion" {  } { { "mux_detenciones.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mux_detenciones.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_anticipacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_anticipacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_anticipacion-Behavioral " "Found design unit 1: u_anticipacion-Behavioral" {  } { { "u_anticipacion.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/u_anticipacion.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821224 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_anticipacion " "Found entity 1: u_anticipacion" {  } { { "u_anticipacion.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/u_anticipacion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline " "Elaborating entity \"pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654204821328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_1 registro_1:inst101 " "Elaborating entity \"registro_1\" for hierarchy \"registro_1:inst101\"" {  } { { "pipeline.bdf" "inst101" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1616 4608 4800 1728 "inst101" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204821386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccr ccr:inst " "Elaborating entity \"ccr\" for hierarchy \"ccr:inst\"" {  } { { "pipeline.bdf" "inst" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1472 4048 4208 1648 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204821455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upa upa:inst33 " "Elaborating entity \"upa\" for hierarchy \"upa:inst33\"" {  } { { "pipeline.bdf" "inst33" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1248 3704 3888 1392 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204821463 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opres upa.vhd(23) " "VHDL Process Statement warning at upa.vhd(23): inferring latch(es) for signal or variable \"opres\", which holds its previous value in one or more paths through the process" {  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654204821466 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[0\] upa.vhd(23) " "Inferred latch for \"opres\[0\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821467 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[1\] upa.vhd(23) " "Inferred latch for \"opres\[1\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821467 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[2\] upa.vhd(23) " "Inferred latch for \"opres\[2\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821467 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[3\] upa.vhd(23) " "Inferred latch for \"opres\[3\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821468 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[4\] upa.vhd(23) " "Inferred latch for \"opres\[4\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821468 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[5\] upa.vhd(23) " "Inferred latch for \"opres\[5\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821468 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[6\] upa.vhd(23) " "Inferred latch for \"opres\[6\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821468 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[7\] upa.vhd(23) " "Inferred latch for \"opres\[7\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821468 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[8\] upa.vhd(23) " "Inferred latch for \"opres\[8\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821468 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[9\] upa.vhd(23) " "Inferred latch for \"opres\[9\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821468 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[10\] upa.vhd(23) " "Inferred latch for \"opres\[10\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821468 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[11\] upa.vhd(23) " "Inferred latch for \"opres\[11\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821468 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[12\] upa.vhd(23) " "Inferred latch for \"opres\[12\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821468 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[13\] upa.vhd(23) " "Inferred latch for \"opres\[13\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821468 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[14\] upa.vhd(23) " "Inferred latch for \"opres\[14\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821469 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[15\] upa.vhd(23) " "Inferred latch for \"opres\[15\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821469 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[16\] upa.vhd(23) " "Inferred latch for \"opres\[16\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821469 "|pipeline|upa:inst33"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst40 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst40\"" {  } { { "pipeline.bdf" "inst40" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1376 3512 3624 1464 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204821516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst40 " "Elaborated megafunction instantiation \"BUSMUX:inst40\"" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1376 3512 3624 1464 "inst40" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204821520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst40 " "Instantiated megafunction \"BUSMUX:inst40\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654204821520 ""}  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1376 3512 3624 1464 "inst40" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654204821520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst40\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst40\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/quartus2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204821719 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst40\|lpm_mux:\$00000 BUSMUX:inst40 " "Elaborated megafunction instantiation \"BUSMUX:inst40\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst40\"" {  } { { "busmux.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1376 3512 3624 1464 "inst40" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204821725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t5c " "Found entity 1: mux_t5c" {  } { { "db/mux_t5c.tdf" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/db/mux_t5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204821843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204821843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_t5c BUSMUX:inst40\|lpm_mux:\$00000\|mux_t5c:auto_generated " "Elaborating entity \"mux_t5c\" for hierarchy \"BUSMUX:inst40\|lpm_mux:\$00000\|mux_t5c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204821846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_acoplo_3 reg_acoplo_3:inst16 " "Elaborating entity \"reg_acoplo_3\" for hierarchy \"reg_acoplo_3:inst16\"" {  } { { "pipeline.bdf" "inst16" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1560 3104 3328 1800 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204821860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_detencion mux_detencion:inst9 " "Elaborating entity \"mux_detencion\" for hierarchy \"mux_detencion:inst9\"" {  } { { "pipeline.bdf" "inst9" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1808 1320 1544 2176 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204821867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_detencion u_detencion:inst5 " "Elaborating entity \"u_detencion\" for hierarchy \"u_detencion:inst5\"" {  } { { "pipeline.bdf" "inst5" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1424 1272 1464 1536 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204821875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_acoplo_4 reg_acoplo_4:inst107 " "Elaborating entity \"reg_acoplo_4\" for hierarchy \"reg_acoplo_4:inst107\"" {  } { { "pipeline.bdf" "inst107" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 2288 4632 4840 2432 "inst107" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204821881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_control u_control:inst19 " "Elaborating entity \"u_control\" for hierarchy \"u_control:inst19\"" {  } { { "pipeline.bdf" "inst19" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1456 896 1088 1792 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204821887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_inst registro_inst:inst8 " "Elaborating entity \"registro_inst\" for hierarchy \"registro_inst:inst8\"" {  } { { "pipeline.bdf" "inst8" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1216 520 768 1328 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204821894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_inst memoria_inst:inst1 " "Elaborating entity \"memoria_inst\" for hierarchy \"memoria_inst:inst1\"" {  } { { "pipeline.bdf" "inst1" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1248 184 384 1328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204821901 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem memoria_inst.vhd(16) " "VHDL Signal Declaration warning at memoria_inst.vhd(16): used implicit default value for signal \"mem\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "memoria_inst.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_inst.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654204821901 "|pipeline|memoria_inst:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_pc2 registro_pc2:inst34 " "Elaborating entity \"registro_pc2\" for hierarchy \"registro_pc2:inst34\"" {  } { { "pipeline.bdf" "inst34" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1248 -136 104 1360 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204821907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst9999 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst9999\"" {  } { { "pipeline.bdf" "inst9999" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 936 128 240 1024 "inst9999" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204821914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst9999 " "Elaborated megafunction instantiation \"BUSMUX:inst9999\"" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 936 128 240 1024 "inst9999" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204821918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst9999 " "Instantiated megafunction \"BUSMUX:inst9999\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654204821918 ""}  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 936 128 240 1024 "inst9999" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654204821918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst9999\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst9999\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/quartus2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204822000 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst9999\|lpm_mux:\$00000 BUSMUX:inst9999 " "Elaborated megafunction instantiation \"BUSMUX:inst9999\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst9999\"" {  } { { "busmux.tdf" "" { Text "d:/quartus2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 936 128 240 1024 "inst9999" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204822007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j7c " "Found entity 1: mux_j7c" {  } { { "db/mux_j7c.tdf" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/db/mux_j7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654204822060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j7c BUSMUX:inst9999\|lpm_mux:\$00000\|mux_j7c:auto_generated " "Elaborating entity \"mux_j7c\" for hierarchy \"BUSMUX:inst9999\|lpm_mux:\$00000\|mux_j7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/quartus2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204822063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:inst22 " "Elaborating entity \"branch\" for hierarchy \"branch:inst22\"" {  } { { "pipeline.bdf" "inst22" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1456 4336 4520 1600 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204822077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador incrementador:inst7 " "Elaborating entity \"incrementador\" for hierarchy \"incrementador:inst7\"" {  } { { "pipeline.bdf" "inst7" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1096 136 336 1176 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204822083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_pc registro_pc:inst24 " "Elaborating entity \"registro_pc\" for hierarchy \"registro_pc:inst24\"" {  } { { "pipeline.bdf" "inst24" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1392 4608 4848 1504 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204822088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_result mux_result:inst20 " "Elaborating entity \"mux_result\" for hierarchy \"mux_result:inst20\"" {  } { { "pipeline.bdf" "inst20" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1312 4280 4480 1456 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204822094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dir mux_dir:inst10 " "Elaborating entity \"mux_dir\" for hierarchy \"mux_dir:inst10\"" {  } { { "pipeline.bdf" "inst10" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1024 2128 2296 1136 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204822102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:inst11 " "Elaborating entity \"sumador\" for hierarchy \"sumador:inst11\"" {  } { { "pipeline.bdf" "inst11" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1040 1800 1968 1152 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204822108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registros registros:inst700666 " "Elaborating entity \"registros\" for hierarchy \"registros:inst700666\"" {  } { { "pipeline.bdf" "inst700666" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 784 1424 1720 976 "inst700666" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204822128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_esp registros:inst700666\|registro_esp:ACCA " "Elaborating entity \"registro_esp\" for hierarchy \"registros:inst700666\|registro_esp:ACCA\"" {  } { { "registros.bdf" "ACCA" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/registros.bdf" { { 120 536 776 232 "ACCA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204822136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_regw registros:inst700666\|deco_regw:inst1000 " "Elaborating entity \"deco_regw\" for hierarchy \"registros:inst700666\|deco_regw:inst1000\"" {  } { { "registros.bdf" "inst1000" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/registros.bdf" { { 240 -16 168 384 "inst1000" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204822143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_regs registros:inst700666\|mux_regs:inst " "Elaborating entity \"mux_regs\" for hierarchy \"registros:inst700666\|mux_regs:inst\"" {  } { { "registros.bdf" "inst" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/registros.bdf" { { 104 928 1120 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204822153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst39 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst39\"" {  } { { "pipeline.bdf" "inst39" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1096 1600 1712 1184 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204822171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst39 " "Elaborated megafunction instantiation \"BUSMUX:inst39\"" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1096 1600 1712 1184 "inst39" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204822175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst39 " "Instantiated megafunction \"BUSMUX:inst39\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654204822175 ""}  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1096 1600 1712 1184 "inst39" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654204822175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dirw mux_dirw:inst17 " "Elaborating entity \"mux_dirw\" for hierarchy \"mux_dirw:inst17\"" {  } { { "pipeline.bdf" "inst17" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1480 1912 2088 1592 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204822192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_anticipacion u_anticipacion:inst12 " "Elaborating entity \"u_anticipacion\" for hierarchy \"u_anticipacion:inst12\"" {  } { { "pipeline.bdf" "inst12" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 2000 3480 3672 2080 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204822213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_src mux_src:inst202 " "Elaborating entity \"mux_src\" for hierarchy \"mux_src:inst202\"" {  } { { "pipeline.bdf" "inst202" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1280 2760 2944 1424 "inst202" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204822223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_datos memoria_datos:inst41 " "Elaborating entity \"memoria_datos\" for hierarchy \"memoria_datos:inst41\"" {  } { { "pipeline.bdf" "inst41" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1008 2424 2624 1120 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204822231 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem memoria_datos.vhd(30) " "VHDL Process Statement warning at memoria_datos.vhd(30): inferring latch(es) for signal or variable \"mem\", which holds its previous value in one or more paths through the process" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654204822235 "|pipeline|memoria_datos:inst41"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem memoria_datos.vhd(43) " "VHDL Process Statement warning at memoria_datos.vhd(43): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654204822237 "|pipeline|memoria_datos:inst41"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "datos memoria_datos.vhd(40) " "VHDL Process Statement warning at memoria_datos.vhd(40): inferring latch(es) for signal or variable \"datos\", which holds its previous value in one or more paths through the process" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654204822237 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[0\] memoria_datos.vhd(40) " "Inferred latch for \"datos\[0\]\" at memoria_datos.vhd(40)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822243 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[1\] memoria_datos.vhd(40) " "Inferred latch for \"datos\[1\]\" at memoria_datos.vhd(40)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822243 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[2\] memoria_datos.vhd(40) " "Inferred latch for \"datos\[2\]\" at memoria_datos.vhd(40)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822243 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[3\] memoria_datos.vhd(40) " "Inferred latch for \"datos\[3\]\" at memoria_datos.vhd(40)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822243 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[4\] memoria_datos.vhd(40) " "Inferred latch for \"datos\[4\]\" at memoria_datos.vhd(40)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822244 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[5\] memoria_datos.vhd(40) " "Inferred latch for \"datos\[5\]\" at memoria_datos.vhd(40)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822244 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[6\] memoria_datos.vhd(40) " "Inferred latch for \"datos\[6\]\" at memoria_datos.vhd(40)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822244 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[7\] memoria_datos.vhd(40) " "Inferred latch for \"datos\[7\]\" at memoria_datos.vhd(40)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822244 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[8\] memoria_datos.vhd(40) " "Inferred latch for \"datos\[8\]\" at memoria_datos.vhd(40)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822244 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[9\] memoria_datos.vhd(40) " "Inferred latch for \"datos\[9\]\" at memoria_datos.vhd(40)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822244 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[10\] memoria_datos.vhd(40) " "Inferred latch for \"datos\[10\]\" at memoria_datos.vhd(40)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822244 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[11\] memoria_datos.vhd(40) " "Inferred latch for \"datos\[11\]\" at memoria_datos.vhd(40)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822244 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[12\] memoria_datos.vhd(40) " "Inferred latch for \"datos\[12\]\" at memoria_datos.vhd(40)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822244 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[13\] memoria_datos.vhd(40) " "Inferred latch for \"datos\[13\]\" at memoria_datos.vhd(40)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822244 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[14\] memoria_datos.vhd(40) " "Inferred latch for \"datos\[14\]\" at memoria_datos.vhd(40)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822244 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[15\] memoria_datos.vhd(40) " "Inferred latch for \"datos\[15\]\" at memoria_datos.vhd(40)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822244 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[50\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822244 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[50\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822244 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[50\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822244 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[50\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822244 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[50\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822244 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[50\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822244 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[50\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822245 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[50\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822245 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[50\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822245 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[50\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822245 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[50\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822245 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[50\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822245 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[50\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822245 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[50\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822245 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[50\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822245 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[50\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822245 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[49\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822245 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[49\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822245 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[49\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822245 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[49\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822245 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[49\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822245 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[49\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822246 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[49\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822246 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[49\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822246 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[49\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822246 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[49\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822246 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[49\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822246 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[49\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822246 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[49\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822246 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[49\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822246 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[49\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822246 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[49\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822246 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[48\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822246 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[48\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822246 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[48\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822246 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[48\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822246 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[48\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822246 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[48\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822246 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[48\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822246 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[48\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822246 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[48\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822247 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[48\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822247 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[48\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822247 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[48\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822247 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[48\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822247 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[48\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822247 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[48\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822247 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[48\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822247 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[47\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822247 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[47\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822247 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[47\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822247 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[47\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822247 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[47\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822247 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[47\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822247 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[47\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822247 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[47\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822247 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[47\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822247 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[47\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822247 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[47\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822248 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[47\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822248 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[47\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822248 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[47\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822248 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[47\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822248 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[47\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822248 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[46\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822248 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[46\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822248 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[46\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822248 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[46\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822248 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[46\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822248 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[46\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822248 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[46\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822248 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[46\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822248 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[46\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822248 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[46\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822248 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[46\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822248 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[46\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822249 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[46\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822249 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[46\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822249 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[46\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822249 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[46\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822249 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[45\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822249 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[45\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822249 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[45\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822249 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[45\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822249 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[45\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822249 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[45\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822249 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[45\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822249 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[45\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822249 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[45\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822249 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[45\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822249 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[45\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822249 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[45\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822249 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[45\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822250 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[45\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822250 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[45\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822250 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[45\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822250 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[44\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822250 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[44\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822250 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[44\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822250 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[44\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822250 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[44\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822250 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[44\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822250 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[44\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822250 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[44\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822250 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[44\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822250 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[44\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822250 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[44\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822250 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[44\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822250 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[44\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822251 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[44\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822251 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[44\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822251 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[44\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822251 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[43\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822251 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[43\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822251 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[43\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822251 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[43\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822251 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[43\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822251 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[43\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822251 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[43\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822251 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[43\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822251 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[43\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822251 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[43\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822251 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[43\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822251 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[43\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822251 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[43\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822251 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[43\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822251 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[43\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822252 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[43\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822252 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[42\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822252 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[42\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822252 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[42\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822252 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[42\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822252 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[42\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822252 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[42\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822252 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[42\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822252 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[42\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822252 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[42\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822252 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[42\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822252 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[42\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822252 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[42\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822252 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[42\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822252 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[42\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822252 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[42\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822252 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[42\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822252 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[41\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822253 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[41\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822253 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[41\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822253 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[41\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822253 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[41\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822253 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[41\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822253 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[41\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822253 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[41\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822253 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[41\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822253 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[41\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822253 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[41\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822253 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[41\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822253 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[41\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822253 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[41\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822253 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[41\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822253 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[41\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822253 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[40\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822254 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[40\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822254 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[40\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822254 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[40\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822254 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[40\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822254 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[40\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822254 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[40\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822254 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[40\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822254 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[40\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822254 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[40\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822254 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[40\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822254 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[40\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822254 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[40\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822254 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[40\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822254 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[40\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822254 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[40\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822254 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[39\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822255 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[39\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822255 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[39\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822255 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[39\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822255 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[39\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822255 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[39\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822255 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[39\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822255 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[39\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822255 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[39\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822255 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[39\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822255 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[39\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822255 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[39\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822255 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[39\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822255 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[39\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822255 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[39\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822255 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[39\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822255 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[38\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822256 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[38\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822256 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[38\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822256 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[38\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822256 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[38\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822256 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[38\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822256 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[38\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822256 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[38\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822256 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[38\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822256 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[38\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822256 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[38\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822256 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[38\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822256 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[38\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822256 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[38\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822256 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[38\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822256 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[38\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822256 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[37\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822256 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[37\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822257 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[37\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822257 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[37\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822257 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[37\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822257 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[37\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822257 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[37\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822257 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[37\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822257 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[37\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822257 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[37\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822257 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[37\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822257 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[37\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822257 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[37\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822257 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[37\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822257 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[37\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822257 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[37\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822257 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[36\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822257 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[36\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822257 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[36\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822258 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[36\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822258 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[36\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822258 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[36\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822258 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[36\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822258 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[36\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822258 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[36\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822258 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[36\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822258 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[36\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822258 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[36\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822258 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[36\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822258 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[36\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822258 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[36\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822258 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[36\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822258 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[35\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822258 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[35\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822258 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[35\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822258 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[35\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822259 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[35\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822259 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[35\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822259 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[35\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822259 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[35\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822259 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[35\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822259 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[35\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822259 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[35\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822259 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[35\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822259 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[35\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822259 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[35\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822259 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[35\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822259 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[35\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822259 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[34\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822259 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[34\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822259 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[34\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822259 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[34\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822259 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[34\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822260 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[34\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822260 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[34\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822260 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[34\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822260 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[34\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822260 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[34\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822260 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[34\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822260 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[34\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822260 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[34\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822260 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[34\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822260 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[34\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822260 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[34\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822260 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[33\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822260 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[33\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822260 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[33\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822260 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[33\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822260 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[33\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822260 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[33\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822261 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[33\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822261 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[33\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822261 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[33\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822261 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[33\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822261 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[33\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822261 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[33\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822261 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[33\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822261 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[33\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822261 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[33\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822261 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[33\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822261 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[32\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822261 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[32\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822261 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[32\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822261 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[32\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822261 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[32\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822261 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[32\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822261 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[32\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822262 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[32\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822262 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[32\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822262 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[32\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822262 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[32\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822262 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[32\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822262 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[32\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822262 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[32\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822262 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[32\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822262 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[32\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822262 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[31\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822262 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[31\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822262 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[31\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822262 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[31\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822262 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[31\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822262 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[31\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822262 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[31\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822262 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[31\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822263 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[31\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822263 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[31\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822263 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[31\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822263 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[31\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822263 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[31\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822263 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[31\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822263 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[31\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822263 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[31\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822263 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[30\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822263 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[30\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822263 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[30\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822263 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[30\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822263 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[30\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822263 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[30\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822263 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[30\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822263 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[30\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822263 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[30\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822264 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[30\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822264 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[30\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822264 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[30\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822264 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[30\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822264 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[30\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822264 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[30\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822264 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[30\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822264 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[29\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822264 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[29\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822264 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[29\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822264 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[29\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822264 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[29\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822264 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[29\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822264 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[29\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822264 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[29\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822264 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[29\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822265 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[29\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822265 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[29\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822265 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[29\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822265 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[29\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822265 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[29\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822265 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[29\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822265 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[29\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822265 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[28\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822265 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[28\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822265 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[28\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822265 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[28\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822265 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[28\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822265 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[28\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822265 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[28\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822265 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[28\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822265 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[28\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822266 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[28\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822266 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[28\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822266 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[28\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822266 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[28\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822266 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[28\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822266 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[28\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822266 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[28\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822266 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[27\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822266 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[27\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822266 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[27\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822266 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[27\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822266 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[27\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822266 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[27\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822266 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[27\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822266 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[27\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822266 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[27\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822267 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[27\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822267 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[27\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822267 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[27\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822267 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[27\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822267 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[27\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822267 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[27\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822267 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[27\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822267 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[26\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822267 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[26\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822267 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[26\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822267 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[26\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822267 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[26\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822267 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[26\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822267 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[26\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822267 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[26\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822267 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[26\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822268 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[26\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822268 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[26\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822268 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[26\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822268 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[26\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822268 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[26\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822268 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[26\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822268 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[26\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822268 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[25\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822268 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[25\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822268 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[25\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822268 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[25\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822268 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[25\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822268 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[25\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822268 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[25\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822268 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[25\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822268 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[25\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822268 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[25\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822269 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[25\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822269 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[25\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822269 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[25\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822269 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[25\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822269 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[25\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822269 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[25\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822269 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[24\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822269 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[24\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822269 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[24\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822269 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[24\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822269 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[24\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822269 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[24\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822269 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[24\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822269 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[24\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822269 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[24\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822269 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[24\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822270 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[24\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822270 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[24\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822270 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[24\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822270 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[24\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822270 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[24\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822270 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[24\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822270 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[23\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822270 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[23\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822270 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[23\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822270 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[23\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822270 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[23\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822270 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[23\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822270 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[23\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822270 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[23\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822270 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[23\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822270 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[23\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822270 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[23\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822271 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[23\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822271 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[23\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822271 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[23\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822271 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[23\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822271 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[23\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822271 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[22\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822271 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[22\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822271 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[22\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822271 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[22\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822271 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[22\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822271 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[22\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822271 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[22\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822271 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[22\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822271 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[22\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822271 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[22\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822271 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[22\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822271 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[22\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822272 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[22\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822272 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[22\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822272 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[22\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822272 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[22\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822272 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[21\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822272 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[21\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822272 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[21\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822272 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[21\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822272 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[21\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822272 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[21\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822272 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[21\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822272 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[21\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822272 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[21\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822272 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[21\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822272 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[21\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822273 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[21\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822273 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[21\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822273 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[21\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822273 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[21\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822273 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[21\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822273 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[20\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822273 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[20\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822273 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[20\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822273 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[20\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822273 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[20\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822273 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[20\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822273 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[20\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822273 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[20\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822273 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[20\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822273 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[20\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822273 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[20\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822274 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[20\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822274 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[20\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822274 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[20\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822274 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[20\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822274 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[20\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822274 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[19\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822274 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[19\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822274 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[19\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822274 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[19\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822274 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[19\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822274 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[19\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822274 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[19\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822274 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[19\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822274 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[19\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822274 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[19\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822275 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[19\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822275 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[19\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822275 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[19\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822275 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[19\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822275 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[19\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822275 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[19\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822275 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[18\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822275 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[18\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822275 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[18\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822275 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[18\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822275 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[18\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822275 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[18\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822275 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[18\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822275 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[18\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822275 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[18\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822275 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[18\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822276 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[18\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822276 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[18\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822276 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[18\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822276 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[18\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822276 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[18\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822276 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[18\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822276 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[17\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822276 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[17\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822276 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[17\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822276 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[17\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822276 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[17\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822276 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[17\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822276 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[17\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822276 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[17\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822276 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[17\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822276 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[17\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822276 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[17\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822277 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[17\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822277 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[17\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822277 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[17\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822277 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[17\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822277 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[17\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822277 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[16\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822277 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[16\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822277 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[16\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822277 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[16\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822277 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[16\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822277 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[16\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822277 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[16\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822277 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[16\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822277 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[16\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822277 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[16\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822277 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[16\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822278 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[16\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822278 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[16\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822278 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[16\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822278 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[16\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822278 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[16\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822278 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[15\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822278 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[15\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822278 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[15\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822278 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[15\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822278 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[15\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822278 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[15\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822278 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[15\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822278 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[15\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822278 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[15\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822278 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[15\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822278 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[15\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822279 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[15\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822279 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[15\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822279 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[15\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822279 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[15\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822279 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[15\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822279 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[14\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822279 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[14\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822279 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[14\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822279 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[14\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822279 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[14\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822279 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[14\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822279 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[14\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822279 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[14\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822279 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[14\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822279 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[14\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822280 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[14\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822280 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[14\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822280 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[14\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822280 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[14\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822280 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[14\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822280 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[14\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822280 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[13\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822280 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[13\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822280 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[13\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822280 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[13\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822280 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[13\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822280 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[13\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822280 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[13\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822280 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[13\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822280 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[13\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822280 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[13\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822281 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[13\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822281 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[13\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822281 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[13\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822281 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[13\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822281 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[13\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822281 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[13\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822281 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[12\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822281 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[12\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822281 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[12\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822281 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[12\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822281 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[12\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822281 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[12\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822281 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[12\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822281 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[12\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822281 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[12\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822282 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[12\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822282 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[12\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822282 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[12\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822282 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[12\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822282 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[12\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822282 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[12\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822282 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[12\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822282 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[11\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822282 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[11\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822282 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[11\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822282 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[11\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822282 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[11\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822282 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[11\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822282 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[11\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822282 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[11\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822282 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[11\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822283 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[11\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822283 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[11\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822283 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[11\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822283 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[11\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822283 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[11\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822283 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[11\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822283 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[11\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822283 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[10\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822283 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[10\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822283 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[10\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822283 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[10\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822283 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[10\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822283 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[10\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822283 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[10\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822283 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[10\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822283 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[10\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822284 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[10\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822284 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[10\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822284 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[10\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822284 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[10\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822284 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[10\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822284 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[10\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822284 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[10\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822284 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[9\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822284 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[9\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822284 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[9\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822284 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[9\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822284 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[9\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822284 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[9\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822284 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[9\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822284 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[9\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822284 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[9\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822285 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[9\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822285 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[9\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822285 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[9\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822285 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[9\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822285 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[9\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822285 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[9\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822285 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[9\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822285 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[8\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822285 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[8\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822285 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[8\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822285 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[8\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822285 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[8\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822285 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[8\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822285 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[8\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822285 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[8\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822285 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[8\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822286 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[8\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822286 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[8\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822286 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[8\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822286 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[8\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822286 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[8\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822286 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[8\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822286 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[8\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822286 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[7\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822286 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[7\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822286 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[7\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822286 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[7\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822286 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[7\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822286 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[7\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822286 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[7\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822286 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[7\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822286 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[7\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822287 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[7\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822287 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[7\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822287 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[7\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822287 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[7\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822287 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[7\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822287 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[7\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822287 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[7\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822287 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[6\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822287 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[6\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822287 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[6\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822287 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[6\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822287 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[6\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822287 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[6\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822287 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[6\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822287 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[6\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822287 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[6\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822288 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[6\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822288 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[6\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822288 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[6\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822288 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[6\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822288 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[6\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822288 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[6\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822288 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[6\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822288 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[5\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822288 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[5\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822288 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[5\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822288 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[5\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822288 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[5\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822289 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[5\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822289 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[5\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822289 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[5\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822289 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[5\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822289 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[5\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822289 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[5\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822289 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[5\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822289 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[5\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822289 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[5\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822289 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[5\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822289 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[5\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822289 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[4\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822289 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[4\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822289 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[4\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822289 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[4\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822289 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[4\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822289 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[4\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822290 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[4\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822290 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[4\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822290 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[4\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822290 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[4\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822290 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[4\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822290 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[4\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822290 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[4\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822290 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[4\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822290 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[4\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822290 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[4\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822290 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[3\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822290 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[3\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822290 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[3\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822290 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[3\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822291 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[3\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822291 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[3\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822291 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[3\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822291 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[3\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822291 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[3\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822291 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[3\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822291 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[3\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822291 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[3\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822291 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[3\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822291 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[3\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822291 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[3\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822291 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[3\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822291 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[2\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822291 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[2\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822292 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[2\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822292 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[2\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822292 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[2\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822292 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[2\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822292 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[2\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822292 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[2\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822292 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[2\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822292 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[2\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822292 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[2\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822292 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[2\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822292 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[2\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822292 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[2\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822292 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[2\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822292 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[2\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822292 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[0\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[1\]\[0\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822292 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[1\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[1\]\[1\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822293 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[2\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[1\]\[2\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822293 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[3\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[1\]\[3\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822293 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[4\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[1\]\[4\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822293 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[5\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[1\]\[5\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822293 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[6\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[1\]\[6\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822293 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[7\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[1\]\[7\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822293 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[8\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[1\]\[8\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822293 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[9\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[1\]\[9\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822293 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[10\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[1\]\[10\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822293 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[11\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[1\]\[11\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822293 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[12\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[1\]\[12\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822293 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[13\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[1\]\[13\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822293 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[14\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[1\]\[14\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822293 "|pipeline|memoria_datos:inst41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[15\] memoria_datos.vhd(30) " "Inferred latch for \"mem\[1\]\[15\]\" at memoria_datos.vhd(30)" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204822294 "|pipeline|memoria_datos:inst41"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_signo ext_signo:inst18 " "Elaborating entity \"ext_signo\" for hierarchy \"ext_signo:inst18\"" {  } { { "pipeline.bdf" "inst18" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1328 1560 1752 1408 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204822336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memoria_datos:inst41\|datos\[0\] " "LATCH primitive \"memoria_datos:inst41\|datos\[0\]\" is permanently enabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memoria_datos:inst41\|datos\[2\] " "LATCH primitive \"memoria_datos:inst41\|datos\[2\]\" is permanently enabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memoria_datos:inst41\|datos\[3\] " "LATCH primitive \"memoria_datos:inst41\|datos\[3\]\" is permanently enabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memoria_datos:inst41\|datos\[4\] " "LATCH primitive \"memoria_datos:inst41\|datos\[4\]\" is permanently enabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memoria_datos:inst41\|datos\[5\] " "LATCH primitive \"memoria_datos:inst41\|datos\[5\]\" is permanently enabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memoria_datos:inst41\|datos\[6\] " "LATCH primitive \"memoria_datos:inst41\|datos\[6\]\" is permanently enabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memoria_datos:inst41\|datos\[7\] " "LATCH primitive \"memoria_datos:inst41\|datos\[7\]\" is permanently enabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memoria_datos:inst41\|datos\[8\] " "LATCH primitive \"memoria_datos:inst41\|datos\[8\]\" is permanently enabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memoria_datos:inst41\|datos\[9\] " "LATCH primitive \"memoria_datos:inst41\|datos\[9\]\" is permanently enabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memoria_datos:inst41\|datos\[10\] " "LATCH primitive \"memoria_datos:inst41\|datos\[10\]\" is permanently enabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memoria_datos:inst41\|datos\[11\] " "LATCH primitive \"memoria_datos:inst41\|datos\[11\]\" is permanently enabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memoria_datos:inst41\|datos\[12\] " "LATCH primitive \"memoria_datos:inst41\|datos\[12\]\" is permanently enabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memoria_datos:inst41\|datos\[13\] " "LATCH primitive \"memoria_datos:inst41\|datos\[13\]\" is permanently enabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memoria_datos:inst41\|datos\[14\] " "LATCH primitive \"memoria_datos:inst41\|datos\[14\]\" is permanently enabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memoria_datos:inst41\|datos\[15\] " "LATCH primitive \"memoria_datos:inst41\|datos\[15\]\" is permanently enabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[50\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[50\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[50\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[50\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[50\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[50\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[50\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[50\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[50\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[50\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[50\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[50\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[50\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[50\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[50\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[50\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[50\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[50\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[50\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[50\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[50\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[50\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[50\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[50\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[50\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[50\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[50\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[50\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[50\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[50\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[49\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[49\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[49\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[49\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[49\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[49\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[49\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[49\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[49\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[49\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[49\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[49\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[49\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[49\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[49\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[49\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[49\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[49\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[49\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[49\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[49\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[49\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[49\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[49\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[49\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[49\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[49\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[49\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[49\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[49\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[48\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[48\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[48\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[48\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[48\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[48\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[48\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[48\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[48\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[48\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[48\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[48\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[48\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[48\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[48\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[48\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[48\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[48\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[48\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[48\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[48\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[48\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[48\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[48\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[48\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[48\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[48\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[48\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[48\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[48\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[47\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[47\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[47\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[47\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[47\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[47\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[47\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[47\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[47\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[47\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[47\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[47\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[47\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[47\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[47\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[47\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[47\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[47\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[47\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[47\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[47\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[47\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[47\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[47\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[47\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[47\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[47\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[47\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[47\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[47\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[46\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[46\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[46\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[46\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[46\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[46\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[46\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[46\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[46\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[46\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[46\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[46\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[46\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[46\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[46\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[46\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[46\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[46\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[46\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[46\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[46\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[46\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[46\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[46\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[46\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[46\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[46\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[46\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[46\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[46\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[45\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[45\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[45\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[45\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[45\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[45\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[45\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[45\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[45\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[45\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[45\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[45\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[45\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[45\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[45\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[45\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[45\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[45\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[45\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[45\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[45\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[45\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[45\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[45\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[45\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[45\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[45\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[45\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[45\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[45\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[44\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[44\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[44\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[44\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[44\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[44\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[44\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[44\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[44\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[44\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[44\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[44\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[44\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[44\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[44\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[44\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[44\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[44\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[44\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[44\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[44\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[44\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[44\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[44\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[44\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[44\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[44\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[44\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[44\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[44\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[43\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[43\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[43\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[43\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[43\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[43\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[43\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[43\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[43\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[43\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[43\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[43\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[43\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[43\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[43\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[43\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[43\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[43\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[43\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[43\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[43\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[43\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[43\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[43\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[43\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[43\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[43\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[43\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[43\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[43\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[42\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[42\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[42\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[42\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[42\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[42\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[42\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[42\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[42\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[42\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[42\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[42\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[42\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[42\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[42\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[42\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[42\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[42\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[42\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[42\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[42\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[42\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[42\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[42\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[42\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[42\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[42\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[42\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[42\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[42\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[41\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[41\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[41\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[41\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[41\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[41\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[41\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[41\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[41\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[41\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[41\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[41\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[41\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[41\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[41\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[41\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[41\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[41\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[41\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[41\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[41\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[41\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[41\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[41\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[41\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[41\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[41\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[41\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[41\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[41\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[40\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[40\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[40\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[40\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[40\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[40\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[40\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[40\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[40\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[40\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[40\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[40\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[40\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[40\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[40\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[40\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[40\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[40\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[40\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[40\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[40\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[40\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[40\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[40\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[40\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[40\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[40\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[40\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[40\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[40\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[39\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[39\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[39\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[39\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[39\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[39\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[39\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[39\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[39\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[39\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[39\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[39\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[39\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[39\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[39\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[39\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[39\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[39\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[39\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[39\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[39\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[39\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[39\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[39\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[39\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[39\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[39\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[39\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[39\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[39\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[38\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[38\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[38\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[38\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[38\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[38\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[38\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[38\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[38\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[38\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[38\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[38\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[38\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[38\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[38\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[38\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[38\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[38\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[38\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[38\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[38\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[38\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[38\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[38\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[38\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[38\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[38\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[38\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[38\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[38\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[37\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[37\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[37\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[37\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[37\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[37\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[37\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[37\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[37\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[37\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[37\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[37\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[37\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[37\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[37\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[37\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[37\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[37\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[37\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[37\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[37\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[37\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[37\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[37\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[37\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[37\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[37\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[37\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[37\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[37\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[36\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[36\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[36\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[36\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[36\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[36\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[36\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[36\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[36\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[36\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[36\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[36\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[36\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[36\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[36\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[36\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[36\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[36\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[36\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[36\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[36\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[36\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[36\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[36\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[36\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[36\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[36\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[36\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[36\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[36\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[35\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[35\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[35\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[35\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[35\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[35\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[35\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[35\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[35\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[35\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[35\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[35\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[35\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[35\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[35\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[35\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[35\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[35\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[35\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[35\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[35\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[35\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[35\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[35\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[35\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[35\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[35\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[35\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[35\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[35\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[34\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[34\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[34\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[34\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[34\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[34\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[34\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[34\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[34\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[34\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[34\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[34\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[34\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[34\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[34\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[34\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[34\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[34\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[34\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[34\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[34\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[34\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[34\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[34\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[34\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[34\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[34\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[34\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[34\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[34\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[33\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[33\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[33\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[33\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[33\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[33\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[33\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[33\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[33\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[33\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[33\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[33\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[33\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[33\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[33\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[33\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[33\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[33\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[33\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[33\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[33\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[33\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[33\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[33\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[33\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[33\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[33\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[33\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[33\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[33\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[32\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[32\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[32\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[32\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[32\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[32\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[32\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[32\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[32\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[32\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[32\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[32\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[32\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[32\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[32\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[32\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[32\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[32\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[32\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[32\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[32\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[32\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[32\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[32\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[32\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[32\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[32\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[32\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[32\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[32\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[31\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[31\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[31\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[31\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[31\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[31\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[31\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[31\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[31\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[31\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[31\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[31\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[31\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[31\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[31\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[31\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[31\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[31\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[31\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[31\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[31\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[31\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[31\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[31\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[31\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[31\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[31\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[31\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[31\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[31\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[30\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[30\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[30\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[30\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[30\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[30\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[30\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[30\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[30\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[30\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[30\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[30\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[30\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[30\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[30\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[30\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[30\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[30\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[30\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[30\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[30\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[30\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[30\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[30\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[30\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[30\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[30\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[30\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[30\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[30\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[29\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[29\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[29\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[29\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[29\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[29\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[29\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[29\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[29\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[29\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[29\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[29\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[29\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[29\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[29\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[29\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[29\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[29\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[29\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[29\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[29\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[29\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[29\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[29\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[29\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[29\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[29\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[29\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[29\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[29\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[28\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[28\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[28\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[28\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[28\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[28\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[28\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[28\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[28\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[28\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[28\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[28\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[28\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[28\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[28\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[28\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[28\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[28\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[28\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[28\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[28\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[28\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[28\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[28\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[28\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[28\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[28\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[28\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[28\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[28\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[27\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[27\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[27\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[27\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[27\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[27\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[27\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[27\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[27\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[27\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[27\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[27\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[27\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[27\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[27\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[27\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[27\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[27\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[27\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[27\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[27\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[27\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[27\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[27\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[27\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[27\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[27\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[27\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[27\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[27\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[26\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[26\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[26\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[26\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[26\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[26\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[26\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[26\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[26\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[26\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[26\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[26\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[26\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[26\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[26\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[26\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[26\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[26\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[26\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[26\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[26\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[26\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[26\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[26\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[26\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[26\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[26\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[26\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[26\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[26\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[25\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[25\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[25\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[25\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[25\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[25\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[25\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[25\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[25\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[25\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[25\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[25\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[25\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[25\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[25\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[25\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[25\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[25\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[25\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[25\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[25\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[25\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[25\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[25\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[25\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[25\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[25\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[25\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[25\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[25\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[24\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[24\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[24\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[24\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[24\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[24\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[24\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[24\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[24\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[24\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[24\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[24\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[24\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[24\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[24\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[24\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[24\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[24\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[24\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[24\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[24\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[24\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[24\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[24\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[24\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[24\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[24\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[24\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[24\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[24\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[23\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[23\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[23\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[23\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[23\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[23\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[23\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[23\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[23\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[23\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[23\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[23\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[23\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[23\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[23\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[23\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[23\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[23\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[23\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[23\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[23\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[23\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[23\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[23\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[23\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[23\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[23\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[23\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[23\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[23\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[22\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[22\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[22\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[22\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[22\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[22\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[22\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[22\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[22\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[22\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[22\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[22\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[22\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[22\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[22\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[22\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[22\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[22\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[22\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[22\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[22\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[22\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[22\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[22\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[22\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[22\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[22\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[22\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[22\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[22\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[21\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[21\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[21\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[21\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[21\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[21\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[21\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[21\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[21\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[21\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[21\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[21\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[21\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[21\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[21\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[21\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[21\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[21\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[21\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[21\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[21\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[21\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[21\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[21\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[21\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[21\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[21\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[21\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[21\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[21\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[20\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[20\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[20\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[20\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[20\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[20\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[20\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[20\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[20\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[20\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[20\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[20\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[20\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[20\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[20\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[20\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[20\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[20\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[20\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[20\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[20\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[20\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[20\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[20\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[20\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[20\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[20\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[20\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[20\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[20\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[19\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[19\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[19\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[19\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[19\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[19\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[19\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[19\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[19\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[19\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[19\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[19\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[19\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[19\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[19\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[19\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[19\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[19\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[19\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[19\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[19\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[19\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[19\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[19\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[19\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[19\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[19\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[19\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[19\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[19\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[18\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[18\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[18\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[18\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[18\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[18\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[18\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[18\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[18\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[18\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[18\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[18\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[18\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[18\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[18\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[18\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[18\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[18\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[18\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[18\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[18\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[18\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[18\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[18\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[18\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[18\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[18\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[18\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[18\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[18\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[17\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[17\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[17\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[17\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[17\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[17\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[17\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[17\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[17\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[17\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[17\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[17\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[17\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[17\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[17\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[17\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[17\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[17\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[17\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[17\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[17\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[17\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[17\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[17\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[17\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[17\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[17\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[17\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[17\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[17\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[16\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[16\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[16\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[16\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[16\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[16\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[16\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[16\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[16\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[16\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[16\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[16\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[16\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[16\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[16\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[16\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[16\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[16\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[16\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[16\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[16\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[16\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[16\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[16\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[16\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[16\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[16\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[16\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[16\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[16\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[15\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[15\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[15\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[15\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[15\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[15\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[15\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[15\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[15\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[15\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[15\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[15\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[15\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[15\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[15\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[15\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[15\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[15\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[15\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[15\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[15\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[15\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[15\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[15\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[15\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[15\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[15\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[15\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[15\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[15\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[14\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[14\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[14\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[14\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[14\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[14\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[14\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[14\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[14\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[14\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[14\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[14\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[14\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[14\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[14\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[14\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[14\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[14\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[14\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[14\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[14\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[14\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[14\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[14\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[14\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[14\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[14\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[14\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[14\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[14\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[13\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[13\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[13\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[13\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[13\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[13\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[13\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[13\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[13\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[13\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[13\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[13\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[13\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[13\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[13\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[13\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[13\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[13\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[13\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[13\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[13\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[13\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[13\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[13\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[13\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[13\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[13\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[13\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[13\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[13\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[12\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[12\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[12\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[12\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[12\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[12\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[12\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[12\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[12\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[12\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[12\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[12\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[12\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[12\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[12\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[12\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[12\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[12\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[12\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[12\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[12\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[12\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[12\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[12\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[12\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[12\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[12\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[12\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[12\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[12\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[11\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[11\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[11\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[11\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[11\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[11\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[11\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[11\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[11\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[11\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[11\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[11\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[11\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[11\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[11\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[11\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[11\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[11\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[11\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[11\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[11\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[11\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[11\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[11\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[11\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[11\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[11\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[11\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[11\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[11\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[10\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[10\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[10\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[10\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[10\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[10\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[10\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[10\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[10\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[10\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[10\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[10\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[10\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[10\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[10\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[10\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[10\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[10\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[10\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[10\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[10\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[10\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[10\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[10\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[10\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[10\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[10\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[10\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[10\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[10\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[9\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[9\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[9\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[9\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[9\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[9\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[9\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[9\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[9\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[9\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[9\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[9\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[9\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[9\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[9\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[9\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[9\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[9\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[9\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[9\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[9\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[9\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[9\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[9\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[9\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[9\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[9\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[9\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[9\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[9\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[8\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[8\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[8\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[8\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[8\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[8\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[8\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[8\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[8\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[8\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[8\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[8\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[8\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[8\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[8\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[8\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[8\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[8\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[8\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[8\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[8\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[8\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[8\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[8\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[8\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[8\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[8\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[8\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[8\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[8\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[7\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[7\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[7\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[7\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[7\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[7\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[7\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[7\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[7\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[7\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[7\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[7\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[7\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[7\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[7\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[7\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[7\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[7\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[7\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[7\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[7\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[7\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[7\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[7\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[7\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[7\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[7\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[7\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[7\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[7\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[6\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[6\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[6\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[6\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[6\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[6\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[6\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[6\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[6\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[6\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[6\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[6\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[6\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[6\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[6\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[6\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[6\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[6\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[6\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[6\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[6\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[6\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[6\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[6\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[6\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[6\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[6\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[6\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[6\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[6\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[5\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[5\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[5\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[5\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[5\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[5\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[5\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[5\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[5\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[5\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[5\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[5\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[5\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[5\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[5\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[5\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[5\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[5\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[5\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[5\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[5\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[5\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[5\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[5\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[5\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[5\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[5\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[5\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[5\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[5\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[4\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[4\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[4\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[4\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[4\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[4\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[4\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[4\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[4\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[4\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[4\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[4\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[4\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[4\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[4\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[4\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[4\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[4\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[4\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[4\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[4\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[4\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[4\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[4\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[4\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[4\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[4\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[4\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[4\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[4\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[3\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[3\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[3\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[3\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[3\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[3\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[3\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[3\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[3\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[3\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[3\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[3\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[3\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[3\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[3\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[3\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[3\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[3\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[3\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[3\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[3\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[3\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[3\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[3\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[3\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[3\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[3\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[3\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[3\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[3\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[2\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[2\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[2\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[2\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[2\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[2\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[2\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[2\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[2\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[2\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[2\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[2\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[2\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[2\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[2\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[2\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[2\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[2\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[2\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[2\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[2\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[2\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[2\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[2\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[2\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[2\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[2\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[2\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[2\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[2\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[1\]\[1\] " "LATCH primitive \"memoria_datos:inst41\|mem\[1\]\[1\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[1\]\[2\] " "LATCH primitive \"memoria_datos:inst41\|mem\[1\]\[2\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[1\]\[3\] " "LATCH primitive \"memoria_datos:inst41\|mem\[1\]\[3\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[1\]\[4\] " "LATCH primitive \"memoria_datos:inst41\|mem\[1\]\[4\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[1\]\[5\] " "LATCH primitive \"memoria_datos:inst41\|mem\[1\]\[5\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[1\]\[6\] " "LATCH primitive \"memoria_datos:inst41\|mem\[1\]\[6\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[1\]\[7\] " "LATCH primitive \"memoria_datos:inst41\|mem\[1\]\[7\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[1\]\[8\] " "LATCH primitive \"memoria_datos:inst41\|mem\[1\]\[8\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[1\]\[9\] " "LATCH primitive \"memoria_datos:inst41\|mem\[1\]\[9\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[1\]\[10\] " "LATCH primitive \"memoria_datos:inst41\|mem\[1\]\[10\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[1\]\[11\] " "LATCH primitive \"memoria_datos:inst41\|mem\[1\]\[11\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[1\]\[12\] " "LATCH primitive \"memoria_datos:inst41\|mem\[1\]\[12\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[1\]\[13\] " "LATCH primitive \"memoria_datos:inst41\|mem\[1\]\[13\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[1\]\[14\] " "LATCH primitive \"memoria_datos:inst41\|mem\[1\]\[14\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[1\]\[15\] " "LATCH primitive \"memoria_datos:inst41\|mem\[1\]\[15\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memoria_datos:inst41\|datos\[1\] " "LATCH primitive \"memoria_datos:inst41\|datos\[1\]\" is permanently enabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[50\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[50\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[49\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[49\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[48\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[48\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[47\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[47\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[46\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[46\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[45\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[45\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[44\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[44\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[43\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[43\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[42\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[42\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[41\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[41\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[40\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[40\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[39\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[39\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[38\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[38\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[37\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[37\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[36\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[36\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[35\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[35\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[34\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[34\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[33\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[33\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[32\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[32\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[31\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[31\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[30\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[30\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[29\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[29\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[28\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[28\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[27\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[27\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[26\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[26\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[25\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[25\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[24\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[24\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[23\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[23\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[22\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[22\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[21\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[21\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[20\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[20\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[19\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[19\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[18\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[18\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[17\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[17\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[16\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[16\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[15\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[15\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[14\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[14\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[13\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[13\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[12\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[12\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[11\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[11\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[10\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[10\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[9\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[9\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[8\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[8\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[7\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[7\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[6\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[6\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[5\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[5\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[4\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[4\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[3\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[3\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[2\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[2\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memoria_datos:inst41\|mem\[1\]\[0\] " "LATCH primitive \"memoria_datos:inst41\|mem\[1\]\[0\]\" is permanently disabled" {  } { { "memoria_datos.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_datos.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1654204822608 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 50 C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mem_prog.mif " "Memory depth (64) in the design file differs from memory depth (50) in the Memory Initialization File \"C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/mem_prog.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1654204823157 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "memoria_inst:inst1\|mem " "RAM logic \"memoria_inst:inst1\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "memoria_inst.vhd" "mem" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/memoria_inst.vhd" 16 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1654204823177 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1654204823177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[15\] " "Latch upa:inst33\|opres\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selfalgs\[0\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selfalgs\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654204823531 ""}  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654204823531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[1\] " "Latch upa:inst33\|opres\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selfalgs\[0\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selfalgs\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654204823531 ""}  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654204823531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[2\] " "Latch upa:inst33\|opres\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selfalgs\[1\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selfalgs\[1\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654204823531 ""}  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654204823531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[3\] " "Latch upa:inst33\|opres\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selfalgs\[0\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selfalgs\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654204823531 ""}  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654204823531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[4\] " "Latch upa:inst33\|opres\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selfalgs\[1\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selfalgs\[1\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654204823531 ""}  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654204823531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[5\] " "Latch upa:inst33\|opres\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selfalgs\[0\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selfalgs\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654204823531 ""}  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654204823531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[6\] " "Latch upa:inst33\|opres\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selfalgs\[1\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selfalgs\[1\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654204823531 ""}  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654204823531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[7\] " "Latch upa:inst33\|opres\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selfalgs\[0\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selfalgs\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654204823531 ""}  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654204823531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[8\] " "Latch upa:inst33\|opres\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selfalgs\[1\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selfalgs\[1\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654204823531 ""}  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654204823531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[9\] " "Latch upa:inst33\|opres\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selfalgs\[0\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selfalgs\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654204823531 ""}  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654204823531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[10\] " "Latch upa:inst33\|opres\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selfalgs\[1\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selfalgs\[1\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654204823531 ""}  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654204823531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[11\] " "Latch upa:inst33\|opres\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selfalgs\[0\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selfalgs\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654204823531 ""}  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654204823531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[12\] " "Latch upa:inst33\|opres\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selfalgs\[1\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selfalgs\[1\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654204823532 ""}  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654204823532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[13\] " "Latch upa:inst33\|opres\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selfalgs\[0\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selfalgs\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654204823532 ""}  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654204823532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[14\] " "Latch upa:inst33\|opres\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selfalgs\[1\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selfalgs\[1\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654204823532 ""}  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654204823532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[0\] " "Latch upa:inst33\|opres\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selfalgs\[0\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selfalgs\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654204823532 ""}  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654204823532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[16\] " "Latch upa:inst33\|opres\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selfalgs\[0\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selfalgs\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654204823532 ""}  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654204823532 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "i GND " "Pin \"i\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 2200 4800 4976 2216 "i" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|i"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[15\] GND " "Pin \"IX_D\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IX_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[14\] GND " "Pin \"IX_D\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IX_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[13\] GND " "Pin \"IX_D\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IX_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[12\] GND " "Pin \"IX_D\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IX_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[11\] GND " "Pin \"IX_D\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IX_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[10\] GND " "Pin \"IX_D\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IX_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[9\] GND " "Pin \"IX_D\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IX_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[8\] GND " "Pin \"IX_D\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[7\] GND " "Pin \"IX_D\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IX_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[6\] GND " "Pin \"IX_D\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IX_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[5\] GND " "Pin \"IX_D\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IX_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[4\] GND " "Pin \"IX_D\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IX_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[3\] GND " "Pin \"IX_D\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[2\] GND " "Pin \"IX_D\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[1\] GND " "Pin \"IX_D\[1\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[0\] GND " "Pin \"IX_D\[0\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[15\] GND " "Pin \"IY_D\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IY_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[14\] GND " "Pin \"IY_D\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IY_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[13\] GND " "Pin \"IY_D\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IY_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[12\] GND " "Pin \"IY_D\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IY_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[11\] GND " "Pin \"IY_D\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IY_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[10\] GND " "Pin \"IY_D\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IY_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[9\] GND " "Pin \"IY_D\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IY_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[8\] GND " "Pin \"IY_D\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IY_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[7\] GND " "Pin \"IY_D\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IY_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[6\] GND " "Pin \"IY_D\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IY_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[5\] GND " "Pin \"IY_D\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IY_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[4\] GND " "Pin \"IY_D\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IY_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[3\] GND " "Pin \"IY_D\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IY_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[2\] GND " "Pin \"IY_D\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IY_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[1\] GND " "Pin \"IY_D\[1\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IY_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[0\] GND " "Pin \"IY_D\[0\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|IY_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[15\] GND " "Pin \"SP_D\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|SP_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[14\] GND " "Pin \"SP_D\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|SP_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[13\] GND " "Pin \"SP_D\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|SP_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[12\] GND " "Pin \"SP_D\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|SP_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[11\] GND " "Pin \"SP_D\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|SP_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[10\] GND " "Pin \"SP_D\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|SP_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[9\] GND " "Pin \"SP_D\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|SP_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[8\] GND " "Pin \"SP_D\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|SP_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[7\] GND " "Pin \"SP_D\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|SP_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[6\] GND " "Pin \"SP_D\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|SP_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[5\] GND " "Pin \"SP_D\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|SP_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[4\] GND " "Pin \"SP_D\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|SP_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[3\] GND " "Pin \"SP_D\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|SP_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[2\] GND " "Pin \"SP_D\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|SP_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[1\] GND " "Pin \"SP_D\[1\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|SP_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[0\] GND " "Pin \"SP_D\[0\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654204823580 "|pipeline|SP_D[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654204823580 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654204823691 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654204824215 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654204825281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654204825281 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "368 " "Implemented 368 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654204826494 ""} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Implemented 102 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654204826494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "264 " "Implemented 264 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654204826494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654204826494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 907 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 907 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654204826550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 16:20:26 2022 " "Processing ended: Thu Jun 02 16:20:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654204826550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654204826550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654204826550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654204826550 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1654204831419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654204831425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 16:20:27 2022 " "Processing started: Thu Jun 02 16:20:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654204831425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654204831425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pipeline -c pipeline " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654204831425 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1654204832122 ""}
{ "Info" "0" "" "Project  = pipeline" {  } {  } 0 0 "Project  = pipeline" 0 0 "Fitter" 0 0 1654204832123 ""}
{ "Info" "0" "" "Revision = pipeline" {  } {  } 0 0 "Revision = pipeline" 0 0 "Fitter" 0 0 1654204832123 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1654204832255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1654204832256 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipeline 10M08DAF484C8G " "Selected device 10M08DAF484C8G for design \"pipeline\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654204832264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654204832483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654204832483 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654204833071 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654204833097 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8GES " "Device 10M08DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654204834204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654204834204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654204834204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654204834204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654204834204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654204834204 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654204834204 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654204834263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654204834263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654204834263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654204834263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654204834263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654204834263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654204834263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/quartus2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654204834263 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654204834263 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1654204834265 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1654204834265 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1654204834265 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1654204834265 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654204834292 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "104 104 " "No exact pin location assignment(s) for 104 pins of 104 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1654204834710 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "The Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1654204835327 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline.sdc " "Synopsys Design Constraints File file not found: 'pipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1654204835328 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1654204835328 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1654204835331 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1654204835332 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1654204835432 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RELOJ~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed)) " "Automatically promoted node RELOJ~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654204835534 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_acoplo_3:inst16\|selfalgs\[1\] " "Destination node reg_acoplo_3:inst16\|selfalgs\[1\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/reg_acoplo_3.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654204835534 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654204835534 ""}  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1272 -352 -176 1288 "RELOJ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654204835534 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "upa:inst33\|opres\[16\]~0  " "Automatically promoted node upa:inst33\|opres\[16\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654204835534 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ccr:inst\|ni " "Destination node ccr:inst\|ni" {  } { { "ccr.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/ccr.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654204835534 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ccr:inst\|zi " "Destination node ccr:inst\|zi" {  } { { "ccr.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/ccr.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654204835534 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ccr:inst\|vi " "Destination node ccr:inst\|vi" {  } { { "ccr.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/ccr.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654204835534 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654204835534 ""}  } { { "upa.vhd" "" { Text "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/upa.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654204835534 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node RESET~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654204835535 ""}  } { { "pipeline.bdf" "" { Schematic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/pipeline.bdf" { { 1288 -352 -176 1304 "RESET" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654204835535 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654204836149 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654204836150 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654204836150 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654204836151 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654204836152 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1654204836153 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1654204836153 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654204836154 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654204836175 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1654204836175 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654204836175 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "102 unused 2.5V 0 102 0 " "Number of I/O pins in group: 102 (unused VREF, 2.5V VCCIO, 0 input, 102 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1654204836304 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1654204836304 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1654204836304 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654204836305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 16 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654204836305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 22 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654204836305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654204836305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654204836305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 28 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654204836305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654204836305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654204836305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654204836305 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1654204836305 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1654204836305 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654204836770 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1654204837417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654204838590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654204839975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654204840095 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654204843971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654204843971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654204847993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X10_Y13 X20_Y25 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25" {  } { { "loc" "" { Generic "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25"} { { 12 { 0 ""} 10 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1654204849413 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654204849413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1654204850983 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654204850983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654204850986 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1654204851156 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654204851313 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654204851656 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654204851656 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654204852244 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654204853048 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/output_files/pipeline.fit.smsg " "Generated suppressed messages file C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/output_files/pipeline.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654204853667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6116 " "Peak virtual memory: 6116 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654204854896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 16:20:54 2022 " "Processing ended: Thu Jun 02 16:20:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654204854896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654204854896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654204854896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654204854896 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1654204859781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654204859787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 16:20:59 2022 " "Processing started: Thu Jun 02 16:20:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654204859787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1654204859787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pipeline -c pipeline " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1654204859787 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1654204860071 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1654204861154 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1654204861228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654204861980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 16:21:01 2022 " "Processing ended: Thu Jun 02 16:21:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654204861980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654204861980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654204861980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1654204861980 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1654204862677 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1654204863807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654204863813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 16:21:03 2022 " "Processing started: Thu Jun 02 16:21:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654204863813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1654204863813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pipeline -c pipeline " "Command: quartus_sta pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1654204863813 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1654204863982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1654204864223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1654204864223 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654204864264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654204864264 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "The Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1654204864374 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline.sdc " "Synopsys Design Constraints File file not found: 'pipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1654204864388 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1654204864388 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RELOJ RELOJ " "create_clock -period 1.000 -name RELOJ RELOJ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654204864389 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg_acoplo_3:inst16\|selfalgs\[0\] reg_acoplo_3:inst16\|selfalgs\[0\] " "create_clock -period 1.000 -name reg_acoplo_3:inst16\|selfalgs\[0\] reg_acoplo_3:inst16\|selfalgs\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654204864389 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654204864389 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1654204864391 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654204864391 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1654204864392 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1654204864401 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1654204864406 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654204864408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.942 " "Worst-case setup slack is -9.942" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204864409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204864409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.942            -133.789 reg_acoplo_3:inst16\|selfalgs\[0\]  " "   -9.942            -133.789 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204864409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.995            -257.058 RELOJ  " "   -4.995            -257.058 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204864409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654204864409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.256 " "Worst-case hold slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204864412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204864412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 reg_acoplo_3:inst16\|selfalgs\[0\]  " "    0.256               0.000 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204864412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 RELOJ  " "    0.380               0.000 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204864412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654204864412 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654204864416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654204864417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204864419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204864419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -194.823 RELOJ  " "   -3.000            -194.823 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204864419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 reg_acoplo_3:inst16\|selfalgs\[0\]  " "    0.313               0.000 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204864419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654204864419 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654204864425 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654204864425 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654204864429 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1654204864447 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1654204866834 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654204866886 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654204866892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.650 " "Worst-case setup slack is -9.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204866893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204866893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.650            -129.950 reg_acoplo_3:inst16\|selfalgs\[0\]  " "   -9.650            -129.950 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204866893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.773            -235.922 RELOJ  " "   -4.773            -235.922 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204866893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654204866893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.243 " "Worst-case hold slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204866897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204866897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 reg_acoplo_3:inst16\|selfalgs\[0\]  " "    0.243               0.000 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204866897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 RELOJ  " "    0.339               0.000 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204866897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654204866897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654204866899 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654204866901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204866902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204866902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -194.823 RELOJ  " "   -3.000            -194.823 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204866902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 reg_acoplo_3:inst16\|selfalgs\[0\]  " "    0.104               0.000 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204866902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654204866902 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654204866908 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654204866908 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654204866910 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654204867045 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654204867047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.502 " "Worst-case setup slack is -3.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204867048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204867048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.502             -43.632 reg_acoplo_3:inst16\|selfalgs\[0\]  " "   -3.502             -43.632 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204867048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.632             -51.423 RELOJ  " "   -1.632             -51.423 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204867048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654204867048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.054 " "Worst-case hold slack is 0.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204867052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204867052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 reg_acoplo_3:inst16\|selfalgs\[0\]  " "    0.054               0.000 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204867052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 RELOJ  " "    0.155               0.000 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204867052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654204867052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654204867054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654204867055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204867060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204867060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -137.330 RELOJ  " "   -3.000            -137.330 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204867060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 reg_acoplo_3:inst16\|selfalgs\[0\]  " "    0.323               0.000 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654204867060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654204867060 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654204867066 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654204867066 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654204868010 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654204868011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654204868472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 16:21:08 2022 " "Processing ended: Thu Jun 02 16:21:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654204868472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654204868472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654204868472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654204868472 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1654204870391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654204870397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 16:21:10 2022 " "Processing started: Thu Jun 02 16:21:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654204870397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654204870397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pipeline -c pipeline " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654204870397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1654204870823 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1654204870843 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline.vho C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/simulation/modelsim/ simulation " "Generated file pipeline.vho in folder \"C:/Users/alons/Documents/Escuela/Lab. Computo/Repositorio/ProyectoArqui/RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654204872090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654204872121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 16:21:12 2022 " "Processing ended: Thu Jun 02 16:21:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654204872121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654204872121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654204872121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1654204872121 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 922 s " "Quartus Prime Full Compilation was successful. 0 errors, 922 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1654204872728 ""}
