Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Oct 27 13:14:33 2023
| Host         : DESKTOP-0F48Q2Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  45          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (108)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45)
-------------------------
 There are 45 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (108)
--------------------------------------------------
 There are 108 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  121          inf        0.000                      0                  121           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Bit4Counter1/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEC_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.782ns  (logic 4.597ns (46.991%)  route 5.185ns (53.009%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE                         0.000     0.000 r  Bit4Counter1/counter_value_reg[3]/C
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Bit4Counter1/counter_value_reg[3]/Q
                         net (fo=4, routed)           0.996     1.415    Bit2Counter/DEC_OUT_OBUF[0]_inst_i_1_2[3]
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.296     1.711 r  Bit2Counter/DEC_OUT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.012     2.723    Bit2Counter/DEC_OUT_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y82         LUT4 (Prop_lut4_I2_O)        0.150     2.873 r  Bit2Counter/DEC_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.177     6.050    DEC_OUT_OBUF[3]
    U1                   OBUF (Prop_obuf_I_O)         3.732     9.782 r  DEC_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.782    DEC_OUT[3]
    U1                                                                r  DEC_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit4Counter1/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEC_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.679ns  (logic 4.364ns (45.090%)  route 5.315ns (54.910%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE                         0.000     0.000 r  Bit4Counter1/counter_value_reg[3]/C
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Bit4Counter1/counter_value_reg[3]/Q
                         net (fo=4, routed)           0.996     1.415    Bit2Counter/DEC_OUT_OBUF[0]_inst_i_1_2[3]
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.296     1.711 r  Bit2Counter/DEC_OUT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.961     2.672    Bit2Counter/DEC_OUT_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y82         LUT4 (Prop_lut4_I3_O)        0.124     2.796 r  Bit2Counter/DEC_OUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.358     6.154    DEC_OUT_OBUF[6]
    W3                   OBUF (Prop_obuf_I_O)         3.525     9.679 r  DEC_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.679    DEC_OUT[6]
    W3                                                                r  DEC_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit2Counter/counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG_SELECT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.612ns  (logic 4.227ns (43.972%)  route 5.386ns (56.028%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE                         0.000     0.000 r  Bit2Counter/counter_value_reg[1]/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  Bit2Counter/counter_value_reg[1]/Q
                         net (fo=10, routed)          0.699     1.118    Bit2Counter/Bit2CounterControl[1]
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.296     1.414 r  Bit2Counter/SEG_SELECT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.687     6.101    SEG_SELECT_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.512     9.612 r  SEG_SELECT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.612    SEG_SELECT[1]
    A16                                                               r  SEG_SELECT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit2Counter/counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG_SELECT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.442ns  (logic 4.481ns (47.454%)  route 4.961ns (52.546%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE                         0.000     0.000 r  Bit2Counter/counter_value_reg[1]/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Bit2Counter/counter_value_reg[1]/Q
                         net (fo=10, routed)          1.048     1.467    Bit2Counter/Bit2CounterControl[1]
    SLICE_X64Y83         LUT2 (Prop_lut2_I1_O)        0.322     1.789 r  Bit2Counter/SEG_SELECT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.913     5.702    SEG_SELECT_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740     9.442 r  SEG_SELECT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.442    SEG_SELECT[3]
    V8                                                                r  SEG_SELECT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit4Counter1/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEC_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.347ns  (logic 4.348ns (46.522%)  route 4.998ns (53.478%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE                         0.000     0.000 r  Bit4Counter1/counter_value_reg[3]/C
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  Bit4Counter1/counter_value_reg[3]/Q
                         net (fo=4, routed)           0.996     1.415    Bit2Counter/DEC_OUT_OBUF[0]_inst_i_1_2[3]
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.296     1.711 f  Bit2Counter/DEC_OUT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.012     2.723    Bit2Counter/DEC_OUT_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y82         LUT4 (Prop_lut4_I1_O)        0.124     2.847 r  Bit2Counter/DEC_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.990     5.837    DEC_OUT_OBUF[2]
    V2                   OBUF (Prop_obuf_I_O)         3.509     9.347 r  DEC_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.347    DEC_OUT[2]
    V2                                                                r  DEC_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit4Counter1/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEC_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.217ns  (logic 4.352ns (47.213%)  route 4.865ns (52.787%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE                         0.000     0.000 r  Bit4Counter1/counter_value_reg[3]/C
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  Bit4Counter1/counter_value_reg[3]/Q
                         net (fo=4, routed)           0.996     1.415    Bit2Counter/DEC_OUT_OBUF[0]_inst_i_1_2[3]
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.296     1.711 f  Bit2Counter/DEC_OUT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.947     2.658    Bit2Counter/DEC_OUT_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.782 r  Bit2Counter/DEC_OUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.922     5.704    DEC_OUT_OBUF[4]
    T2                   OBUF (Prop_obuf_I_O)         3.513     9.217 r  DEC_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.217    DEC_OUT[4]
    T2                                                                r  DEC_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit4Counter3/Trigger_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            INDICATOR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.680ns  (logic 3.964ns (45.666%)  route 4.716ns (54.334%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE                         0.000     0.000 r  Bit4Counter3/Trigger_out_reg/C
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Bit4Counter3/Trigger_out_reg/Q
                         net (fo=1, routed)           4.716     5.172    INDICATOR_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.508     8.680 r  INDICATOR_OBUF_inst/O
                         net (fo=0)                   0.000     8.680    INDICATOR
    A17                                                               r  INDICATOR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit2Counter/counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEC_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.540ns  (logic 4.468ns (52.324%)  route 4.072ns (47.676%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE                         0.000     0.000 r  Bit2Counter/counter_value_reg[1]/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Bit2Counter/counter_value_reg[1]/Q
                         net (fo=10, routed)          0.699     1.118    Bit2Counter/Bit2CounterControl[1]
    SLICE_X63Y85         LUT2 (Prop_lut2_I0_O)        0.324     1.442 r  Bit2Counter/DEC_OUT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.373     4.815    DEC_OUT_OBUF[7]
    W2                   OBUF (Prop_obuf_I_O)         3.725     8.540 r  DEC_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.540    DEC_OUT[7]
    W2                                                                r  DEC_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit4Counter1/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEC_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.454ns  (logic 4.574ns (54.110%)  route 3.879ns (45.890%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE                         0.000     0.000 r  Bit4Counter1/counter_value_reg[3]/C
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Bit4Counter1/counter_value_reg[3]/Q
                         net (fo=4, routed)           0.996     1.415    Bit2Counter/DEC_OUT_OBUF[0]_inst_i_1_2[3]
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.296     1.711 r  Bit2Counter/DEC_OUT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.014     2.725    Bit2Counter/DEC_OUT_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y82         LUT4 (Prop_lut4_I3_O)        0.148     2.873 r  Bit2Counter/DEC_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.869     4.742    DEC_OUT_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.711     8.454 r  DEC_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.454    DEC_OUT[0]
    N3                                                                r  DEC_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit4Counter1/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEC_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.248ns  (logic 4.355ns (52.801%)  route 3.893ns (47.199%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE                         0.000     0.000 r  Bit4Counter1/counter_value_reg[3]/C
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  Bit4Counter1/counter_value_reg[3]/Q
                         net (fo=4, routed)           0.996     1.415    Bit2Counter/DEC_OUT_OBUF[0]_inst_i_1_2[3]
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.296     1.711 f  Bit2Counter/DEC_OUT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.014     2.725    Bit2Counter/DEC_OUT_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y82         LUT4 (Prop_lut4_I3_O)        0.124     2.849 r  Bit2Counter/DEC_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.883     4.732    DEC_OUT_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.516     8.248 r  DEC_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.248    DEC_OUT[1]
    L2                                                                r  DEC_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Bit4Counter0/Trigger_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Bit4Counter1/counter_value_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE                         0.000     0.000 r  Bit4Counter0/Trigger_out_reg/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Bit4Counter0/Trigger_out_reg/Q
                         net (fo=5, routed)           0.123     0.264    Bit4Counter1/counter_value_reg[3]_0[0]
    SLICE_X62Y86         FDRE                                         r  Bit4Counter1/counter_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit4Counter0/Trigger_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Bit4Counter1/counter_value_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE                         0.000     0.000 r  Bit4Counter0/Trigger_out_reg/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Bit4Counter0/Trigger_out_reg/Q
                         net (fo=5, routed)           0.123     0.264    Bit4Counter1/counter_value_reg[3]_0[0]
    SLICE_X62Y86         FDRE                                         r  Bit4Counter1/counter_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit4Counter0/Trigger_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Bit4Counter1/counter_value_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE                         0.000     0.000 r  Bit4Counter0/Trigger_out_reg/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Bit4Counter0/Trigger_out_reg/Q
                         net (fo=5, routed)           0.123     0.264    Bit4Counter1/counter_value_reg[3]_0[0]
    SLICE_X62Y86         FDRE                                         r  Bit4Counter1/counter_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit4Counter0/Trigger_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Bit4Counter1/counter_value_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE                         0.000     0.000 r  Bit4Counter0/Trigger_out_reg/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Bit4Counter0/Trigger_out_reg/Q
                         net (fo=5, routed)           0.123     0.264    Bit4Counter1/counter_value_reg[3]_0[0]
    SLICE_X62Y86         FDRE                                         r  Bit4Counter1/counter_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit4Counter2/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Bit4Counter2/Trigger_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE                         0.000     0.000 r  Bit4Counter2/counter_value_reg[0]/C
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Bit4Counter2/counter_value_reg[0]/Q
                         net (fo=6, routed)           0.121     0.262    Bit4Counter2/Q[0]
    SLICE_X64Y84         LUT5 (Prop_lut5_I1_O)        0.045     0.307 r  Bit4Counter2/Trigger_out_i_1__1/O
                         net (fo=1, routed)           0.000     0.307    Bit4Counter2/Trigger_out_i_1__1_n_0
    SLICE_X64Y84         FDRE                                         r  Bit4Counter2/Trigger_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit4Counter1/Trigger_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Bit4Counter2/counter_value_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.377%)  route 0.170ns (54.623%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE                         0.000     0.000 r  Bit4Counter1/Trigger_out_reg/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Bit4Counter1/Trigger_out_reg/Q
                         net (fo=5, routed)           0.170     0.311    Bit4Counter2/counter_value_reg[3]_0[0]
    SLICE_X65Y84         FDRE                                         r  Bit4Counter2/counter_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit4Counter1/Trigger_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Bit4Counter2/counter_value_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.377%)  route 0.170ns (54.623%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE                         0.000     0.000 r  Bit4Counter1/Trigger_out_reg/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Bit4Counter1/Trigger_out_reg/Q
                         net (fo=5, routed)           0.170     0.311    Bit4Counter2/counter_value_reg[3]_0[0]
    SLICE_X65Y84         FDRE                                         r  Bit4Counter2/counter_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit4Counter1/Trigger_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Bit4Counter2/counter_value_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.377%)  route 0.170ns (54.623%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE                         0.000     0.000 r  Bit4Counter1/Trigger_out_reg/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Bit4Counter1/Trigger_out_reg/Q
                         net (fo=5, routed)           0.170     0.311    Bit4Counter2/counter_value_reg[3]_0[0]
    SLICE_X65Y84         FDRE                                         r  Bit4Counter2/counter_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit4Counter1/Trigger_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Bit4Counter2/counter_value_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.377%)  route 0.170ns (54.623%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE                         0.000     0.000 r  Bit4Counter1/Trigger_out_reg/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Bit4Counter1/Trigger_out_reg/Q
                         net (fo=5, routed)           0.170     0.311    Bit4Counter2/counter_value_reg[3]_0[0]
    SLICE_X65Y84         FDRE                                         r  Bit4Counter2/counter_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bit4CounterBase/Trigger_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Bit4Counter0/counter_value_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.846%)  route 0.173ns (55.154%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE                         0.000     0.000 r  Bit4CounterBase/Trigger_out_reg/C
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Bit4CounterBase/Trigger_out_reg/Q
                         net (fo=5, routed)           0.173     0.314    Bit4Counter0/counter_value_reg[3]_0[0]
    SLICE_X64Y85         FDRE                                         r  Bit4Counter0/counter_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------





