description = "IOP System-level Control"
[[register]]
  name = "MIO_PIN_0"
  type = "rw"
  width = 32
  description = "MIO Device Pin 0 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000000"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Signal Select: 0: GPIO [0] input/output Bank 0.'''
    longdesc = '''1: CAN1 TX output. 2: I2C1 SCL input/output clock. 3: PJTAG TCK input clock. 4: SPI0 SCLK clock input/output. 5: TTC3 clock input. 6: UART1 TxD output. 7: TracePort clock output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux output.'''
    longdesc = '''1: reserved. 2: Scan Test [0] input/output. 3: reserved.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
    shortdesc = '''Level 1 Mux Select: 0: Level 2 Mux output.'''
    longdesc = '''1: reserved.'''
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
    shortdesc = '''Level 0 Mux Select: 0: Level 1 Mux output.'''
    longdesc = '''1: Quad-SPI SCLK Clock output.'''
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_1"
  type = "rw"
  width = 32
  description = "MIO Device Pin 1 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000004"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [1] input/output bank 0.'''
    longdesc = '''1: CAN1 RX input. 2: I2C1 SDA input/output. 3: PJTAG TDI input. 4: SPI0 SS [2] output. 5: TTC3 Waveform output. 6: UART1 RxD input. 7: TracePort Control output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux output.'''
    longdesc = '''2: Scan Test [1] input/output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
    shortdesc = '''Level 1 Mux Select: 0: Level 2 Mux output.'''
    longdesc = '''1: reserved.'''
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
    shortdesc = '''Level 0 Mux Select: 0: Level 1 Mux output.'''
    longdesc = '''1: Quad-SPI Data [1] input/output.'''
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_2"
  type = "rw"
  width = 32
  description = "MIO Device Pin 2 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000008"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [2] input/output bank 0.'''
    longdesc = '''1: CAN 0 RX input. 2: I2C1 SCL input/output clock. 3: PJTAG TDO output. 4: SPI0 SS [1] output. 5: TTC2 clock input. 6: UART0 RxD input. 7: TracePort DQ[0] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: reserved 2: Scan Test [2] input/output.'''
    longdesc = '''3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
    shortdesc = '''Level 0 Mux Select: 0: Level 1 Mux Output.'''
    longdesc = '''1: Quad-SPI Data [2] input/output.'''
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_3"
  type = "rw"
  width = 32
  description = "MIO Device Pin 3 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x0000000C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [3] input/output bank 0.'''
    longdesc = '''1: CAN0 TX output. 2: I2C0 SDA input/output. 3: PJTAG TMS input. 4: SPI0 SS [0] input/output. 5: TTC2 waveform output. 6: UART0 TxD output. 7: TracePort DQ[1] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: reserved 2: Scan Test [3] input/output.'''
    longdesc = '''3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_4"
  type = "rw"
  width = 32
  description = "MIO Device Pin 4 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000010"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [4] input/output bank 0.'''
    longdesc = '''1: CAN1 TX output. 2: I2C1 SCL input/output clock. 3: FPD SWDT clock output. 4: SPI0 MISO input/output. 5: TTC1 clock input. 6: UART1 TxD output. 7: TracePort DQ[2] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: reserved 2: Scan Test [4] input/output.'''
    longdesc = '''3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
    shortdesc = '''Level 0 Mux Select: 0: Level 1 Mux Output.'''
    longdesc = '''1: Quad-SPI Data [0] input/output.'''
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_5"
  type = "rw"
  width = 32
  description = "Configures MIO Pin 5 peripheral interface mapping"
  default = "0x00000000"
  offset = "0x00000014"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [5] input/output bank 0.'''
    longdesc = '''1: CAN1 RX input. 2: I2C1 SDA input/output clock. 3: FPD SWDT reset output. 4: SPI0 MOSI input/output. 5: TTC1 waveform output. 6: UART1 RxD input. 7: TracePort DQ[3] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: reserved 2: Scan Test [5] input/output.'''
    longdesc = '''3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_6"
  type = "rw"
  width = 32
  description = "MIO Device Pin 6 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000018"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [6] input/output bank 0.'''
    longdesc = '''1: CAN0 RX Input. 2: I2C0 SCL input/output clock. 3: LPD SWDT clock output. 4: SPI1 SCLK clock input/output. 5: TTC0 clock input. 6: UART0 RxD input. 7: TracePort DQ[4] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: reserved 2: Scan Test [6] input/output.'''
    longdesc = '''3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_7"
  type = "rw"
  width = 32
  description = "MIO Device Pin 7 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x0000001C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [7] input/output bank 0.'''
    longdesc = '''1: CAN0 TX output. 2: I2C0 SDA input/output. 3: LPD SWDT reset output. 4: SPI1 SS [2] output. 5: TTC0 waveform output. 6: UART0 TxD output. 7: TracePort DQ[5] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: reserved 2: Scan Test [7] input/output.'''
    longdesc = '''3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_8"
  type = "rw"
  width = 32
  description = "Configures MIO Pin 8 peripheral interface mapping"
  default = "0x00000000"
  offset = "0x00000020"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [8] input/output bank 0.'''
    longdesc = '''1: CAN1 TX output. 2: I2C1 SCL input/output clock. 3: FPD SWDT clock output. 4: SPI1 SS [1] output. 5: TTC3 clock input. 6: UART1 TxD output. 7: TracePort DQ[6] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: reserved 2: Scan Test [8] input/output.'''
    longdesc = '''3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_9"
  type = "rw"
  width = 32
  description = "MIO Device Pin 9 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000024"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [9] input/output bank 0.'''
    longdesc = '''1: CAN1 RX input. 2: I2C1 SDA input/output. 3: FPD SWDT reset output. 4: SPI1 SS [0] input/output. 5: TTC3 waveform output. 6: UART1 RxD input. 7: TracePort DQ[7] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: reserved 2: Scan Test [9] input/output.'''
    longdesc = '''3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
    shortdesc = '''Level 1 Mux Select: 0: Level 2 Mux Output.'''
    longdesc = '''1: NAND Chip Enable output.'''
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_10"
  type = "rw"
  width = 32
  description = "MIO Device Pin 10 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000028"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [10] input/output bank 0.'''
    longdesc = '''1: CAN0 RX input. 2: I2C0 SCL input/output clock. 3: LPD SWDT clock output. 4: SPI1 MISO input/output. 5: TTC2 clock input. 6: UART0 RxD input. 7: TracePort DQ[8] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: reserved 2: Scan Test [10] input/output.'''
    longdesc = '''3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_11"
  type = "rw"
  width = 32
  description = "MIO Device Pin 11 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x0000002C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [11] input/output bank 0.'''
    longdesc = '''1: CAN0 TX output. 2: I2C0 SDA input/output. 3: LPD SWDT reset output. 4: SPI1 MOSI input/output. 5: TTC2 waveform output. 6: UART0 TxD output. 7: TracePort DQ[9] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: reserved 2: Scan Test [11] input/output.'''
    longdesc = '''3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_12"
  type = "rw"
  width = 32
  description = "MIO Device Pin 12 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000030"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [12] input/output bank 0.'''
    longdesc = '''1: CAN1 TX output. 2: I2C1 SCL input/output clock. 3: PJTAG TCK input clock. 4: SPI0 SCLK clock input/output. 5: TTC1 clock input. 6: UART1 TxD output. 7: TracePort DQ[10] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: reserved 2: Scan Test [12] input/output.'''
    longdesc = '''3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_13"
  type = "rw"
  width = 32
  description = "MIO Device Pin 13 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000034"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [13] input/output bank 0.'''
    longdesc = '''1: CAN1 RX input. 2: I2C1 SDA input/output. 3: PJTAG TDI input. 4: SPI0 SS [2] output. 5: TTC1 waveform output. 6: UART1 RxD input. 7: TracePort DQ[11] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [0] intput/output.'''
    longdesc = '''2: Scan Test [13] input/output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_14"
  type = "rw"
  width = 32
  description = "MIO Device Pin 14 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000038"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [14] input/output bank 0.'''
    longdesc = '''1: CAN0 RX input. 2: I2C0 SCL input/output clock. 3: PJTAG TDO output. 4: SPI0 SS[1] output. 5: TTC0 clock input. 6: UART0 RxD input. 7: TracePort DQ[12] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [1] intput/output.'''
    longdesc = '''2: Scan Test [14] input/output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_15"
  type = "rw"
  width = 32
  description = "MIO Device Pin 15 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x0000003C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [15] input/output bank 0.'''
    longdesc = '''1: CAN0 TX output. 2: I2C0 SDA input/output. 3: PJTAG TMS input. 4: SPI0 SS [0] input/output. 5: TTC0 waveform output. 6: UART0 TxD output. 7: TracePort DQ[13] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [2] intput/output.'''
    longdesc = '''2: Scan Test [15] input/output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
    shortdesc = '''Level 1 Mux Select: 0: Level 2 Mux Output.'''
    longdesc = '''1: NAND Address Latch Enable output.'''
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_16"
  type = "rw"
  width = 32
  description = "MIO Device Pin 16 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000040"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [16] input/output bank 0.'''
    longdesc = '''1: CAN1 TX output. 2: I2C1 SCL input/output clock. 3: FPD SWDT clock output. 4: SPI0 MISO input/output. 5: TTC3 clock input. 6: UART1 TxD output. 7: TracePort DQ[14] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [3] input/output.'''
    longdesc = '''2: Scan Test [16] input/output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
    shortdesc = '''Level 1 Mux Select: 0: Level 2 Mux Output.'''
    longdesc = '''1: NAND Data [0] input/output.'''
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_17"
  type = "rw"
  width = 32
  description = "MIO Device Pin 17 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000044"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [17] input/output bank 0.'''
    longdesc = '''1: CAN1 RX input. 2: I2C1 SDA input/output. 3: FPD SWDT reset output. 4: SPI0 MOSI input/output. 5: TTC3 waveform output. 6: UART1 RxD input. 7: TracePort DQ[15] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [4] intput/output.'''
    longdesc = '''2: Scan Test [17] input/output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_18"
  type = "rw"
  width = 32
  description = "MIO Device Pin 18 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000048"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [18] input/output bank 0.'''
    longdesc = '''1: CAN0 RX input. 2: I2C0 SCL input/output clock. 3: LPD SWDT clock output. 4: SPI1 MISO input/output. 5: TTC2 clock input. 6: UART0 RxD input. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [5] intput/output.'''
    longdesc = '''2: Scan Test [18] input/output. 3: CSU MIO External Tamper input.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_19"
  type = "rw"
  width = 32
  description = "MIO Device Pin 19 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x0000004C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [19] input/output bank 0.'''
    longdesc = '''1: CAN0 TX output. 2: I2C0 SDA input/output. 3: LPD SWDT reset output. 4: SPI1 SS [2] output. 5: TTC2 waveform output. 6: UART0 TxD output. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [6] intput/output.'''
    longdesc = '''2: Scan Test [19] input/output. 3: CSU MIO External Tamper input.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_20"
  type = "rw"
  width = 32
  description = "MIO Device Pin 20 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000050"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [20] input/output bank 0.'''
    longdesc = '''1: CAN1 TX output. 2: I2C1 SCL input/output clock. 3: FPD SWDT clock output. 4: SPI1 SS [1] output. 5: TTC1 clock input. 6: UART1 TxD output. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [7] intput/output.'''
    longdesc = '''2: Scan Test [20] input/output. 3: CSU MIO External Tamper input.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_21"
  type = "rw"
  width = 32
  description = "MIO Device Pin 21 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000054"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [21] input/output bank 0.'''
    longdesc = '''1: CAN1 RX input. 2: I2C1 SDA input/output. 3: FPD SWDT reset output. 4: SPI1 SS [0] input/output. 5: TTC1 waveform output. 6: UART1 RxD input. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO 0 Command input/output.'''
    longdesc = '''2: Scan Test [21] input/output. 3: CSU MIO External Tamper input.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_22"
  type = "rw"
  width = 32
  description = "MIO Device Pin 22 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000058"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [22] input/output bank 0.'''
    longdesc = '''1: CAN0 RX input. 2: I2C0 SCL input/output clock. 3: LPD SWDT clock output. 4: SPI1 SCLK clock input/output. 5: TTC0 clock input. 6: UART0 RxD input. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Clock output.'''
    longdesc = '''2: Scan Test [22] input/output. 3: CSU MIO External Tamper input.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_23"
  type = "rw"
  width = 32
  description = "MIO Device Pin 23 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x0000005C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [23] input/output bank 0.'''
    longdesc = '''1: CAN0 TX output. 2: I2C0 SDA input/output. 3: LPD SWDT reset output. 4: SPI1 MOSI input/output. 5: TTC0 waveform output. 6: UART0 TxD output. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Card Bus Power output.'''
    longdesc = '''2: Scan Test [23] input/output. 3: CSU MIO External Tamper input.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_24"
  type = "rw"
  width = 32
  description = "MIO Device Pin 24 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000060"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [24] input/output bank 0.'''
    longdesc = '''1: CAN1 TX output. 2: I2C1 SCL input/output clock. 3: FPD SWDT clock output. 4: reserved 5: TTC3 clock input. 6: UART1 TxD output. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Card Detect input.'''
    longdesc = '''2: Scan Test [24] input/output. 3: CSU MIO External Tamper input.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_25"
  type = "rw"
  width = 32
  description = "MIO Device Pin 25 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000064"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [25] input/output bank 0.'''
    longdesc = '''1: CAN1 RX input. 2: I2C1 SDA input/output. 3: FPD SWDT reset output. 4: reserved 5: TTC3 waveform output. 6: UART1 RxD input. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Write Protect input.'''
    longdesc = '''2: Scan Test [25] input/output. 3: CSU MIO External Tamper input.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_26"
  type = "rw"
  width = 32
  description = "MIO Device Pin 26 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000068"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [26] input/output bank 1.'''
    longdesc = '''1: CAN0 RX input. 2: I2C0 SCL input/output clock. 3: PJTAG TCK input clock. 4: SPI0 SCLK clock input/output. 5: TTC2 clock input. 6: UART0 RxD input. 7: TracePort DQ[4] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: PMU GPI1 [10] input.'''
    longdesc = '''2: Scan Test [26] input/output. 3: CSU MIO External Tamper input.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_27"
  type = "rw"
  width = 32
  description = "MIO Device Pin 27 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x0000006C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [27] input/output bank 1.'''
    longdesc = '''1: CAN0 TX output. 2: I2C0 SDA input/output. 3: PJTAG TDI input. 4: SPI0 SS [2] output. 5: TTC2 waveform output. 6: UART0 TxD output. 7: TracePort DQ[5] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: PMU GPI1 [11] input.'''
    longdesc = '''2: Scan Test [27] input/output. 3: DisplayPort Aux Data output.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_28"
  type = "rw"
  width = 32
  description = "MIO Device Pin 28 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000070"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [28] input/output bank 1.'''
    longdesc = '''1: CAN1 TX output. 2: I2C0 SCL input/output clock. 3: PJTAG TDO output. 4: SPI0 SS [1] output. 5: TTC1 clock input. 6: UART1 TxD output. 7: TracePort DQ[6] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: PMU GPI1 [12] input.'''
    longdesc = '''2: Scan Test [28] input/output. 3: DisplayPort Aux Hot Plug input.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
    shortdesc = '''Level 1 Mux Select: 0: Level 2 Mux Output.'''
    longdesc = '''1: NAND Ready/Busy input.'''
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_29"
  type = "rw"
  width = 32
  description = "MIO Device Pin 29 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000074"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [29] input/output bank 1.'''
    longdesc = '''1: CAN1 RX input. 2: I2C1 SDA input/output. 3: PJTAG TMS input. 4: SPI0 SS [0] input/output. 5: TTC1 waveform output. 6: UART1 RxD input. 7: TracePort DQ[7] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: PMU GPI1 [13] input.'''
    longdesc = '''2: Scan Test [29] input/output. 3: DisplayPort Aux Output Enable output.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_30"
  type = "rw"
  width = 32
  description = "MIO Device Pin 30 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000078"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [30] input/output bank 1.'''
    longdesc = '''1: CAN0 RX input. 2: I2C0 SCL input/output clock. 3: LPD SWDT clock output. 4: SPI0 MISO input/output. 5: TTC0 clock input. 6: UART0 RxD input. 7: TracePort DQ[8] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: PMU GPI1 [14] input.'''
    longdesc = '''2: Scan Test [30] input/output. 3: DisplayPort Aux Data input.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_31"
  type = "rw"
  width = 32
  description = "MIO Device Pin 31 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x0000007C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [31] input/output bank 1.'''
    longdesc = '''1: CAN0 TX output. 2: I2C0 SDA input/output. 3: LPD SWDT reset output. 4: SPI0 MOSI input/output. 5: TTC0 waveform output. 6: UART0 TxD output. 7: TracePort DQ[9] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: PMU GPI1 [15] input.'''
    longdesc = '''2: Scan Test [31] input/output. 3: CSU MIO External Tamper input.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_32"
  type = "rw"
  width = 32
  description = "MIO Device Pin 32 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000080"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [32] input/output bank 1.'''
    longdesc = '''1: CAN1 TX output. 2: I2C1 SCL input/output clock. 3: FPD SWDT clock output. 4: SPI1 SCLK clock input/output. 5: TTC3 clock input. 6: UART1 TxD output. 7: TracePort DQ[10] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: PMU GPO1 [0] output.'''
    longdesc = '''2: Scan Test [32] input/output. 3: CSU MIO External Tamper input.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
    shortdesc = '''Level 1 Mux Select: 0: Level 2 Mux Output.'''
    longdesc = '''1: J260NAND Data Strobe input/output.'''
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_33"
  type = "rw"
  width = 32
  description = "MIO Device Pin 33 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000084"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [33] input/output bank 1.'''
    longdesc = '''1: CAN1 RX input. 2: I2C1 SDA input/output. 3: FPD SWDT reset output. 4: SPI1 SS [2] output. 5: TTC3 waveform output. 6: UART1 RxD input. 7: TracePort DQ[11] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: PMU GPO1 [1] output.'''
    longdesc = '''2: Scan Test [33] input/output. 3: CSU MIO External Tamper input.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_34"
  type = "rw"
  width = 32
  description = "MIO Device Pin 34 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000088"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [34] input/output bank 1.'''
    longdesc = '''1: CAN0 RX input. 2: I2C0 SCL input/output clock. 3: LPD SWDT clock output. 4: SPI1 SS [1] output. 5: TTC2 clock input. 6: UART0 RxD input. 7: TracePort DQ[12] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: PMU GPO1 [2] output.'''
    longdesc = '''2: Scan Test [34] input/output. 3: DisplayPort Aux Data output.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
    shortdesc = '''Level 0 Mux Select: 0: Level 1 Mux Output.'''
    longdesc = '''1: GEM0 RGMII Rx Data [1] input.'''
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_35"
  type = "rw"
  width = 32
  description = "MIO Device Pin 35 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x0000008C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [35] input/output bank 1.'''
    longdesc = '''1: CAN0 TX output. 2: I2C0 SDA input/output. 3: LPD SWDT reset output. 4: SPI1 SS [0] input/output. 5: TTC2 waveform output. 6: UART0 TxD output. 7: TracePort DQ[13] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: PMU GPO1 [3] output.'''
    longdesc = '''2: Scan Test [35] input/output. 3: DisplayPort Aux Hot Plug Detect input.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
    shortdesc = '''Level 0 Mux Select: 0: Level 1 Mux Output.'''
    longdesc = '''1: GEM0 RGMII Rx Data [2] input.'''
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_36"
  type = "rw"
  width = 32
  description = "MIO Device Pin 36 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000090"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [36] input/output bank 1.'''
    longdesc = '''1: CAN1 TX output. 2: I2C1 SCL input/output clock. 3: FPD SWDT clock output. 4: SPI1 MISO input/output. 5: TTC1 clock input. 6: UART1 TxD output. 7: TracePort DQ[14] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: PMU GPO1 [4] output.'''
    longdesc = '''2: Scan Test [36] input/output. 3: DisplayPort Aux Output Enable output.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_37"
  type = "rw"
  width = 32
  description = "MIO Device Pin 37 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000094"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [37] input/output bank 1.'''
    longdesc = '''1: CAN1 RX input. 2: I2C1 SDA input/output. 3: FPD SWDT reset output. 4: SPI1 MOSI output. 5: TTC1 waveform output. 6: UART1 RxD input. 7: TracePort DQ[15] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: PMU GPO1 [5] output.'''
    longdesc = '''2: Scan Test [37] input/output. 3: DisplayPort Aux Data input.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_38"
  type = "rw"
  width = 32
  description = "MIO Device Pin 38 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000098"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [38] input/output bank 1.'''
    longdesc = '''1: CAN0 RX input. 2: I2C0 SCL input/output clock. 3: PJTAG TCK input clock. 4: SPI0 SCLK clock input/output. 5: TTC0 clock input. 6: UART0 RxD input. 7: TracePort clock output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Clock output.'''
    longdesc = '''2: reserved 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_39"
  type = "rw"
  width = 32
  description = "MIO Device Pin 39 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x0000009C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [39] input/output bank 1.'''
    longdesc = '''1: CAN0 TX output. 2: I2C0 SDA input/output. 3: PJTAG TDI input. 4: SPI0 SS [2] output. 5: TTC0 waveform output. 6: UART0 TxD output. 7: TracePort control output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Card Detect input.'''
    longdesc = '''2: SDIO1 Data [4] input/ output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_40"
  type = "rw"
  width = 32
  description = "MIO Device Pin 40 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000A0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [40] input/output bank 1.'''
    longdesc = '''1: CAN1 TX output. 2: I2C1 SCL input/output clock. 3: PJTAG TDO output. 4: SPI0 SS [1] output. 5: TTC3 clock input. 6: UART1 TxD output. 7: TracePort DQ[0] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Command input/output.'''
    longdesc = '''2: SDIO1 Data [5] input/output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_41"
  type = "rw"
  width = 32
  description = "MIO Device Pin 41 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000A4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [41] input/output bank 1.'''
    longdesc = '''1: CAN1 RX input. 2: I2C1 SDA input/output. 3: PJTAG TMS input. 4: SPI0 SS [0] input/output. 5: TTC3 waveform output. 6: UART1 RxD input. 7: TracePort DQ[1] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [0] input/output.'''
    longdesc = '''2: SDIO1 Data [6] input/output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_42"
  type = "rw"
  width = 32
  description = "MIO Device Pin 42 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000A8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [42] input/output bank 1.'''
    longdesc = '''1: CAN0 RX input. 2: I2C0 SCL input/output clock. 3: LPD SWDT clock output. 4: SPI0 MISO input/output. 5: TTC2 clock input. 6: UART0 RxD input. 7: TracePort DQ[2] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [1] input/output.'''
    longdesc = '''2: SDIO1 Data [7] input/ output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_43"
  type = "rw"
  width = 32
  description = "MIO Device Pin 43 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000AC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [43] input/output bank 1.'''
    longdesc = '''1: CAN0 TX output. 2: I2C0 SDA input/output. 3: LPD SWDT reset output. 4: SPI0 MOSI input/output. 5: TTC2 waveform output. 6: UART0 TxD output. 7: TracePort DQ[3] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [2] input/output.'''
    longdesc = '''2: SDIO1 Card Bus Power output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_44"
  type = "rw"
  width = 32
  description = "MIO Device Pin 44 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000B0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [44] input/output bank 1.'''
    longdesc = '''1: CAN1 TX output. 2: I2C1 SCL input/output clock. 3: FPD SWDT clock output. 4: SPI1 SCLK clock input/output. 5: TTC1 clock input. 6: UART1 TxD output. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [3] input/output.'''
    longdesc = '''2: SDIO1 Write Protect input. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_45"
  type = "rw"
  width = 32
  description = "MIO Device Pin 45 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000B4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [45] input/output bank 1.'''
    longdesc = '''1: CAN1 RX input. 2: I2C1 SDA input/output. 3: FPD SWDT reset output. 4: SPI1 SS [2] output. 5: TTC1 waveform output. 6: UART1 RxD input. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [4] input/output.'''
    longdesc = '''2: SDIO1 Card Detect input. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_46"
  type = "rw"
  width = 32
  description = "MIO Device Pin 46 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000B8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [46] input/output bank 1.'''
    longdesc = '''1: CAN0 RX input. 2: I2C0 SCL input/output clock. 3: LPD SWDT clock output. 4: SPI1 SS [1] output. 5: TTC0 clock input. 6: UART0 RxD input. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [5] input/output.'''
    longdesc = '''2: SDIO1 Data [0] input/output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_47"
  type = "rw"
  width = 32
  description = "MIO Device Pin 47 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000BC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [47] input/output bank 1.'''
    longdesc = '''1: CAN0 TX output. 2: I2C0 SDA input/output. 3: LPD SWDT reset output. 4: SPI1 SS [0] input/output. 5: TTC0 waveform output. 6: UART0 TxD output. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [6] input/output.'''
    longdesc = '''2: SDIO1 Data [1] input/output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_48"
  type = "rw"
  width = 32
  description = "MIO Device Pin 48 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000C0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [48] input/output bank 1.'''
    longdesc = '''1: CAN1 TX output. 2: I2C1 SCL input/output clock. 3: FPD SWDT clock output. 4: SPI1 MISO input/output. 5: TTC3 clock input. 6: UART1 TxD output. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [7] input/output.'''
    longdesc = '''2: SDIO1 Data [2] input/output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_49"
  type = "rw"
  width = 32
  description = "MIO Device Pin 49 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000C4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [49] input/output bank 1.'''
    longdesc = '''1: CAN1 RX input. 2: I2C1 SDA input/output. 3: FPD SWDT reset output. 4: SPI1 MOSI input/output. 5: TTC3 waveform output. 6: UART1 RxD input. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Card Bus Power output.'''
    longdesc = '''2: SDIO1 Data [3] input/output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_50"
  type = "rw"
  width = 32
  description = "MIO Device Pin 50 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000C8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [50] input/output bank 1.'''
    longdesc = '''1: CAN0 RX input. 2: I2C0 SCL input/output clock. 3: LPD SWDT clock output. 4: MDIO1 Clock output. 5: TTC2 clock input. 6: UART0 RxD input. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Write Protect input.'''
    longdesc = '''2: SDIO1 Command input/output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_51"
  type = "rw"
  width = 32
  description = "MIO Device Pin 51 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000CC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [51] input/output bank 1.'''
    longdesc = '''1: CAN0 TX output. 2: I2C0 SDA input/output. 3: LPD SWDT reset output. 4: MDIO1 Data input/output. 5: TTC2 waveform output. 6: UART0 TxD output. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: reserved 2: SDIO1 Clock output.'''
    longdesc = '''3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_52"
  type = "rw"
  width = 32
  description = "MIO Device Pin 52 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000D0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [52] input/output bank 2.'''
    longdesc = '''1: CAN1 TX output. 2: I2C1 SCL input/output clock. 3: PJTAG TCK input clock. 4: SPI0 SCLK clock input/output. 5: TTC1 clock input. 6: UART1 TxD output. 7: TracePort clock output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_53"
  type = "rw"
  width = 32
  description = "MIO Device Pin 53 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000D4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [53] input/output bank 2.'''
    longdesc = '''1: CAN1 RX input. 2: I2C1 SDA input/output. 3: PJTAG TDI input. 4: SPI0 SS [2] output. 5: TTC1 waveform output. 6: UART1 RxD input. 7: TracePort control output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_54"
  type = "rw"
  width = 32
  description = "MIO Device Pin 54 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000D8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [54] input/output bank 2.'''
    longdesc = '''1: CAN0 RX input. 2: I2C0 SCL input/output clock. 3: PJTAG TDO output. 4: SPI0 SS [1] output. 5: TTC0 clock input. 6: UART0 RxD input. 7: TracePort DQ[0] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_55"
  type = "rw"
  width = 32
  description = "MIO Device Pin 55 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000DC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [55] input/output bank 2.'''
    longdesc = '''1: CAN0 TX output. 2: I2C0 SDA input/output. 3: PJTAG TMS input. 4: SPI0 SS [0] input/output. 5: TTC0 waveform output. 6: UART0 TxD output. 7: TracePort DQ[1] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_56"
  type = "rw"
  width = 32
  description = "MIO Device Pin 56 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000E0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [56] input/output bank 2.'''
    longdesc = '''1: CAN1 TX output. 2: I2C1 SCL input/output clock. 3: FPD SWDT clock output. 4: SPI0 MISO input/output. 5: TTC3 clock input. 6: UART1 TxD output. 7: TracePort DQ[2] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_57"
  type = "rw"
  width = 32
  description = "MIO Device Pin 57 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000E4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [57] input/output bank 2.'''
    longdesc = '''1: CAN1 RX input. 2: I2C1 SDA input/output. 3: FPD SWDT reset output. 4: SPI0 MOSI input/output. 5: TTC3 waveform output. 6: UART1 RxD input. 7: TracePort DQ[3] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_58"
  type = "rw"
  width = 32
  description = "MIO Device Pin 58 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000E8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [58] input/output bank 2.'''
    longdesc = '''2) 1: CAN0 RX input. 2: I2C0 SCL input/output clock. 3: PJTAG TCK input clock. 4: SPI1 SCLK clock input/output. 5: TTC2 clock input. 6: UART0 RxD input. 7: TracePort DQ[4] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_59"
  type = "rw"
  width = 32
  description = "MIO Device Pin 59 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000EC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [59] input/output bank 2.'''
    longdesc = '''1: CAN0 TX output. 2: I2C0 SDA input/output. 3: PJTAG TDI input. 4: SPI1 SS [2] output. 5: TTC2 waveform output. 6: UART0 TxD output. 7: TracePort DQ[5] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_60"
  type = "rw"
  width = 32
  description = "MIO Device Pin 60 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000F0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [60] input/output bank 2.'''
    longdesc = '''1: CAN1 TX output. 2: I2C1 SCL input/output clock. 3: PJTAG TDO output. 4: SPI1 SS [1] output. 5: TTC1 clock input. 6: UART1 TxD output. 7: TracePort DQ[6] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_61"
  type = "rw"
  width = 32
  description = "MIO Device Pin 61 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000F4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [61] input/output bank 2.'''
    longdesc = ''') 1: CAN1 RX input. 2: I2C1 SDA input/output. 3: PJTAG TMS input. 4: SPI1 SS [0] input/output. 5: TTC1 waveform output. 6: UART1 RxD input. 7: TracePort DQ[7] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_62"
  type = "rw"
  width = 32
  description = "MIO Device Pin 62 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000F8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [62] input/output bank 2.'''
    longdesc = '''1: CAN0 RX input. 2: I2C0 SCL input/output clock. 3: LPD SWDT clock output. 4: SPI1 MISO input/output. 5: TTC0 clock input. 6: UART0 RxD input. 7: TracePort DQ[8] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_63"
  type = "rw"
  width = 32
  description = "MIO Device Pin 63 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x000000FC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [63] input/output bank 2.'''
    longdesc = '''1: CAN0 TX output. 2: I2C0 SDA input/output. 3: LPD SWDT reset output. 4: SPI1 MOSI input/output. 5: TTC0 waveform output. 6: UART0 TxD output. 7: TracePort DQ[9] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_64"
  type = "rw"
  width = 32
  description = "MIO Device Pin 64 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000100"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [64] input/output bank 2.'''
    longdesc = '''1: CAN1 TX output. 2: I2C1 SCL input/output clock. 3: FPD SWDT clock output. 4: SPI0 SCLK clock input/output. 5: TTC3 clock input. 6: UART1 TxD output. 7: TracePort DQ[10] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Clock output.'''
    longdesc = '''2: reserved 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_65"
  type = "rw"
  width = 32
  description = "MIO Device Pin 65 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000104"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [65] input/output bank 2.'''
    longdesc = '''1: CAN1 RX input. 2: I2C1 SDA input/output. 3: FPD SWDT reset output. 4: SPI0 SS [2] output. 5: TTC3 waveform output. 6: UART1 RxD input. 7: TracePort DQ[11] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Card Detect input.'''
    longdesc = '''2: reserved 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_66"
  type = "rw"
  width = 32
  description = "MIO Device Pin 66 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000108"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [66] input/output bank 2.'''
    longdesc = '''1: CAN0 RX input. 2: I2C0 SCL input/output clock. 3: LPD SWDT clock output. 4: SPI0 SS [1] output. 5: TTC2 clock input. 6: UART0 RxD input. 7: TracePort DQ[12] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Command input/output.'''
    longdesc = '''2: reserved 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_67"
  type = "rw"
  width = 32
  description = "MIO Device Pin 67 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x0000010C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [67] input/output bank 2.'''
    longdesc = '''1: CAN0 TX output. 2: I2C0 SDA input/output. 3: LPD SWDT reset output. 4: SPI0 SS [0] input/output. 5: TTC2 waveform output. 6: UART0 TxD output. 7: TracePort DQ[13] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [0] input/output.'''
    longdesc = '''2: reserved 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_68"
  type = "rw"
  width = 32
  description = "MIO Device Pin 68 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000110"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [68] input/output bank 2.'''
    longdesc = '''1: CAN1 TX output. 2: I2C1 SCL input/output clock. 3: FPD SWDT clock output. 4: SPI0 MISO input/output. 5: TTC1 clock input. 6: UART1 TxD output. 7: TracePort DQ[14] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [1] input/output.'''
    longdesc = '''2: reserved 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_69"
  type = "rw"
  width = 32
  description = "MIO Device Pin 69 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000114"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [69] input/output bank 2.'''
    longdesc = '''1: CAN1 RX input. 2: I2C1 SDA input/output. 3: FPD SWDT reset output. 4: SPI0 MOSI input/output. 5: TTC1 waveform output. 6: UART1 RxD input. 7: TracePort DQ[15] output.'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [2] input/output.'''
    longdesc = '''2: SDIO1 Write Protect. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_70"
  type = "rw"
  width = 32
  description = "MIO Device Pin 70 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000118"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [70] input/output bank 2.'''
    longdesc = '''1: CAN0 RX input. 2: I2C0 SCL input/output clock. 3: LPD SWDT clock output. 4: SPI1 SCLK clock input/output. 5: TTC0 clock input. 6: UART0 RxD input. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [3] input/output.'''
    longdesc = '''2: SDIO1 Power Control output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_71"
  type = "rw"
  width = 32
  description = "MIO Device Pin 71 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x0000011C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [71] input/output bank 2.'''
    longdesc = '''1: CAN0 TX output. 2: I2C0 SDA input/output. 3: LPD SWDT reset output. 4: SPI1 SS [2] output. 5: TTC0 waveform output. 6: UART0 TxD output. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [4] input/output.'''
    longdesc = '''2: SDIO1 Data [0] input/output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_72"
  type = "rw"
  width = 32
  description = "MIO Device Pin 72 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000120"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [72] input/output bank 2.'''
    longdesc = '''1: CAN1 TX output. 2: I2C1 SCL input/output clock. 3: FPD SWDT clock output. 4: SPI1 SS [1] output. 5: reserved 6: UART1 TxD output. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [5] input/output.'''
    longdesc = '''2: SDIO1 Data [1] input/output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_73"
  type = "rw"
  width = 32
  description = "MIO Device Pin 73 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000124"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [73] input/output bank 2.'''
    longdesc = '''1: CAN1 RX input. 2: I2C1 SDA input/output. 3: FPD SWDT reset output. 4: SPI1 SS [0] input/output. 5: reserved 6: UART1 RxD input. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [6] input/output.'''
    longdesc = '''2: SDIO1 Data [2] input/output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_74"
  type = "rw"
  width = 32
  description = "MIO Device Pin 74 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000128"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [74] input/output bank 2.'''
    longdesc = '''1: CAN0 RX input. 2: I2C0 SCL input/output clock. 3: LPD SWDT clock output. 4: SPI1 MISO input/output. 5: reserved 6: UART0 RxD input. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Data [7] input/output.'''
    longdesc = '''2: SDIO1 Data [3] input/output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_75"
  type = "rw"
  width = 32
  description = "MIO Device Pin 75 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x0000012C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [75] input/output bank 2.'''
    longdesc = '''1: CAN0 TX output. 2: I2C0 SDA input/output. 3: LPD SWDT reset output. 4: SPI1 MOSI input/output. 5: reserved 6: UART0 TxD output. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Card Bus Power output.'''
    longdesc = '''2: SDIO1 Command input/output. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_76"
  type = "rw"
  width = 32
  description = "MIO Device Pin 76 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000130"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [76] input/output bank 2.'''
    longdesc = '''1: CAN1 TX output. 2: I2C1 SCL input/output clock. 3: mdio0 Output gem0_mdc- (MDIO Clock) 4: mdio1 Output gem1_mdc- (MDIO Clock) 5: mdio2 Output gem2_mdc- (MDIO Clock) 6: mdio3 Output gem3_mdc- (MDIO Clock) 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output 1: SDIO0 Write Protect input.'''
    longdesc = '''2: SDIO1 Clock output.'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_PIN_77"
  type = "rw"
  width = 32
  description = "MIO Device Pin 77 Multiplexer Controls."
  default = "0x00000000"
  offset = "0x00000134"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "rw"
  [[register.field]]
    name = "L3_SEL"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Level 3 Mux Select: 0: GPIO [77] input/output bank 2.'''
    longdesc = '''1: CAN1 RX input. 2: I2C1 SDA input/output. 3: MDIO0 Data input/output. 4: MDIO1 Data input/output. 5: MDIO2 Data input/output. 6: MDIO3 Data input/output. 7: reserved'''
  [[register.field]]
    name = "L2_SEL"
    bits = "4:3"
    type = "rw"
    shortdesc = '''Level 2 Mux Select: 0: Level 3 Mux Output.'''
    longdesc = '''1: reserved 2: SDIO1 Card Detect intput. 3: reserved'''
  [[register.field]]
    name = "L1_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "L0_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "rw"
[[register]]
  name = "BANK0_CTRL0"
  type = "rw"
  width = 26
  description = "MIO Bank 0, Drive 0 control."
  default = "0x03FFFFFF"
  offset = "0x00000138"
  [[register.field]]
    name = "DRIVE0"
    bits = "25:0"
    type = "rw"
    shortdesc = '''Together with the bank0_ctrl1 [drive1] bit field, controls the output drive strength of MIO pins [0:25].'''
    longdesc = '''Drive table for [drive0], [drive1]: 00 = 2 mA 01 = 4 mA 10 = 8 mA 11 = 12 mA Bit [0] controls MIO pin 0. .. Bit [25] controls MIO pin 25. Bits [26] to [31] are reserved.'''
[[register]]
  name = "BANK0_CTRL1"
  type = "rw"
  width = 26
  description = "MIO Bank 0, Drive 1 control."
  default = "0x00000000"
  offset = "0x0000013C"
  [[register.field]]
    name = "DRIVE1"
    bits = "25:0"
    type = "rw"
    shortdesc = '''Together with the bank0_ctrl0 [drive0] bit field, controls the output drive strength of MIO pins [0:25].'''
    longdesc = '''Refer to the bank0_ctrl0 register for a drive table. Bit [0] controls MIO pin 0. .. Bit [25] controls MIO pin 25. Bits [26] to [31] are reserved.'''
[[register]]
  name = "BANK0_CTRL3"
  type = "rw"
  width = 26
  description = "MIO Bank 0, CMOS input type control."
  default = "0x00000000"
  offset = "0x00000140"
  [[register.field]]
    name = "SCHMITT_CMOS_N"
    bits = "25:0"
    type = "rw"
    shortdesc = '''Select between Schmitt Trigger or CMOS input for MIO pins [0:25].'''
    longdesc = '''0 = CMOS. 1 = Schmitt (hysteresis). Bit [0] controls MIO pin 0. .. Bit [25] controls MIO pin 25. Bits [26] to [31] are reserved.'''
[[register]]
  name = "BANK0_CTRL4"
  type = "rw"
  width = 26
  description = "MIO Bank 0, Pull up/down select."
  default = "0x03FFFFFF"
  offset = "0x00000144"
  [[register.field]]
    name = "PULL_HIGH_LOW_N"
    bits = "25:0"
    type = "rw"
    shortdesc = '''Select between internal pull-up and pull-down on MIO pins [0:25].'''
    longdesc = '''0 = pull-down. 1 = pull-up. Enable the internal resistor using the bank0_ctrl5 register. Bit [0] controls MIO pin 0. .. Bit [25] controls MIO pin 25. Bits [26] to [31] are reserved.'''
[[register]]
  name = "BANK0_CTRL5"
  type = "rw"
  width = 26
  description = "MIO Bank 0, Pull up/down enable."
  default = "0x03FFFFFF"
  offset = "0x00000148"
  [[register.field]]
    name = "PULL_ENABLE"
    bits = "25:0"
    type = "rw"
    shortdesc = '''Enable the internal pull-up or pull-down resistors on MIO pins [0:25].'''
    longdesc = '''0 = disable. 1 = enable. Select between a pull-up and pull-down using the bank0_ctrl4 register. Bit [0] controls MIO pin 0. .. Bit [25] controls MIO pin 25. Bits [26] to [31] are reserved.'''
[[register]]
  name = "BANK0_CTRL6"
  type = "rw"
  width = 26
  description = "MIO Bank 0, Output slew rate select."
  default = "0x00000000"
  offset = "0x0000014C"
  [[register.field]]
    name = "SLOW_FAST_SLEW_N"
    bits = "25:0"
    type = "rw"
    shortdesc = '''Select between fast and slow output slew rates for MIO pins [0:25].'''
    longdesc = '''0 = fast slew rate. 1 = slow slew rate. Bit [0] controls MIO pin 0. .. Bit [25] controls MIO pin 25. Bits [26] to [31] are reserved.'''
[[register]]
  name = "BANK0_STATUS"
  type = "ro"
  width = 1
  description = "MIO Bank 0, Voltage detection."
  default = "0x00000000"
  offset = "0x00000150"
  [[register.field]]
    name = "VOLTAGE_MODE"
    bits = "0"
    type = "ro"
    shortdesc = '''Voltage status on PSIO Bank 500: 0= 2.'''
    longdesc = '''5 or 3.3V. 1= 1.8V. Bit [0] indicates voltage status. Bits [1:31] are reserved. Read-only.'''
[[register]]
  name = "BANK1_CTRL0"
  type = "rw"
  width = 26
  description = "MIO Bank 1, Drive 0 control."
  default = "0x03FFFFFF"
  offset = "0x00000154"
  [[register.field]]
    name = "DRIVE0"
    bits = "25:0"
    type = "rw"
    shortdesc = '''Together with the bank1_ctrl1 [drive1] bit field, controls the output drive strength of MIO pins [26:51].'''
    longdesc = '''Truthtable for [drive0], [drive1]: 00 = 2 mA 01 = 4 mA 10 = 8 mA 11 = 12 mA Bit [0] controls MIO pin 26. .. Bit [25] controls MIO pin 51. Bits [26] to [31] are reserved.'''
[[register]]
  name = "BANK1_CTRL1"
  type = "rw"
  width = 26
  description = "MIO Bank 1, Drive 1 control."
  default = "0x00000000"
  offset = "0x00000158"
  [[register.field]]
    name = "DRIVE1"
    bits = "25:0"
    type = "rw"
    shortdesc = '''Together with the bank1_ctrl0 [drive0] bit field, controls the output drive strength of MIO pins [26:51].'''
    longdesc = '''Refer to the bank1_ctrl0 register for a drive table. Bit [0] controls MIO pin 26. .. Bit [25] controls MIO pin 51. Bits [26] to [31] are reserved.'''
[[register]]
  name = "BANK1_CTRL3"
  type = "rw"
  width = 26
  description = "MIO Bank 1, CMOS input type control."
  default = "0x00000000"
  offset = "0x0000015C"
  [[register.field]]
    name = "SCHMITT_CMOS_N"
    bits = "25:0"
    type = "rw"
    shortdesc = '''Select between Schmitt Trigger or CMOS input for MIO pins [26:51].'''
    longdesc = '''0 = CMOS. 1 = Schmitt (hysteresis). Bit [0] controls MIO pin 26. .. Bit [25] controls MIO pin 51. Bits [26] to [31] are reserved.'''
[[register]]
  name = "BANK1_CTRL4"
  type = "rw"
  width = 26
  description = "MIO Bank 1, Pull up/down select."
  default = "0x03FFFFFF"
  offset = "0x00000160"
  [[register.field]]
    name = "PULL_HIGH_LOW_N"
    bits = "25:0"
    type = "rw"
    shortdesc = '''Select between internal pull-up and pull-down on MIO pins [26:51].'''
    longdesc = '''0 = pull-down. 1 = pull-up. Enable the internal resistor using the bank1_ctrl5 register. Bit [0] controls MIO pin 26. .. Bit [25] controls MIO pin 51. Bits [26] to [31] are reserved.'''
[[register]]
  name = "BANK1_CTRL5"
  type = "rw"
  width = 26
  description = "MIO Bank 1, Pull up/down enable."
  default = "0x03FFFFFF"
  offset = "0x00000164"
  [[register.field]]
    name = "PULL_ENABLE"
    bits = "25:0"
    type = "rw"
    shortdesc = '''Enable the internal pull-up or pull-down resistors on MIO pins [26:51].'''
    longdesc = '''0 = disable. 1 = enable. Select between a pull-up and pull-down using the bank1_ctrl4 register. Bit [0] controls MIO pin 26. .. Bit [25] controls MIO pin 51. Bits [26] to [31] are reserved.'''
[[register]]
  name = "BANK1_CTRL6"
  type = "rw"
  width = 26
  description = "MIO Bank 1, Output slew rate select."
  default = "0x00000000"
  offset = "0x00000168"
  [[register.field]]
    name = "SLOW_FAST_SLEW_N"
    bits = "25:0"
    type = "rw"
    shortdesc = '''Select between fast and slow output slew rates for MIO pins [26:51].'''
    longdesc = '''0 = fast slew rate. 1 = slow slew rate. Bit [0] controls MIO pin 26. .. Bit [25] controls MIO pin 51. Bits [26] to [31] are reserved.'''
[[register]]
  name = "BANK1_STATUS"
  type = "ro"
  width = 1
  description = "MIO Bank 1, Voltage detection."
  default = "0x00000000"
  offset = "0x0000016C"
  [[register.field]]
    name = "VOLTAGE_MODE"
    bits = "0"
    type = "ro"
    shortdesc = '''Voltage status on PSIO Bank 501: 0= 2.'''
    longdesc = '''5 or 3.3V. 1= 1.8V. Bit [0] indicates voltage status. Bits [1:31] are reserved. Read-only.'''
[[register]]
  name = "BANK2_CTRL0"
  type = "rw"
  width = 26
  description = "MIO Bank 2, Drive 0 control."
  default = "0x03FFFFFF"
  offset = "0x00000170"
  [[register.field]]
    name = "DRIVE0"
    bits = "25:0"
    type = "rw"
    shortdesc = '''Together with the bank2_ctrl1 [drive1] bit field, controls the output drive strength of MIO pins [52:77].'''
    longdesc = '''Truthtable for [drive0], [drive1]: 00 = 2 mA 01 = 4 mA 10 = 8 mA 11 = 12 mA Bit [0] controls MIO pin 52. .. Bit [25] controls MIO pin 77. Bits [26] to [31] are reserved.'''
[[register]]
  name = "BANK2_CTRL1"
  type = "rw"
  width = 26
  description = "MIO Bank 2, Drive 1 control."
  default = "0x00000000"
  offset = "0x00000174"
  [[register.field]]
    name = "DRIVE1"
    bits = "25:0"
    type = "rw"
    shortdesc = '''Together with the bank2_ctrl0 [drive0] bit field, controls the output drive strength of MIO pins [52:77].'''
    longdesc = '''Refer to the bank2_ctrl0 register for a drive table. Bit [0] controls MIO pin 52. .. Bit [25] controls MIO pin 77. Bits [26] to [31] are reserved.'''
[[register]]
  name = "BANK2_CTRL3"
  type = "rw"
  width = 26
  description = "MIO Bank 2, CMOS input type control."
  default = "0x00000000"
  offset = "0x00000178"
  [[register.field]]
    name = "SCHMITT_CMOS_N"
    bits = "25:0"
    type = "rw"
    shortdesc = '''Select between Schmitt Trigger or CMOS input for MIO pins [52:77].'''
    longdesc = '''0 = CMOS. 1 = Schmitt (hysteresis). Bit [0] controls MIO pin 52. .. Bit [25] controls MIO pin 77. Bits [26] to [31] are reserved.'''
[[register]]
  name = "BANK2_CTRL4"
  type = "rw"
  width = 26
  description = "MIO Bank 2, Pull up/down select."
  default = "0x03FFFFFF"
  offset = "0x0000017C"
  [[register.field]]
    name = "PULL_HIGH_LOW_N"
    bits = "25:0"
    type = "rw"
    shortdesc = '''Select between internal pull-up and pull-down on MIO pins [52:77].'''
    longdesc = '''0 = pull-down. 1 = pull-up. Enable the internal resistor using the bank2_ctrl5 register. Bit [0] controls MIO pin 52. .. Bit [25] controls MIO pin 77. Bits [26] to [31] are reserved.'''
[[register]]
  name = "BANK2_CTRL5"
  type = "rw"
  width = 26
  description = "MIO Bank 2, Pull up/down enable."
  default = "0x03FFFFFF"
  offset = "0x00000180"
  [[register.field]]
    name = "PULL_ENABLE"
    bits = "25:0"
    type = "rw"
    shortdesc = '''Enable the internal pull-up or pull-down resistors on MIO pins [52:77].'''
    longdesc = '''0 = disable. 1 = enable. Select between a pull-up and pull-down using the bank2_ctrl4 register. Bit [0] controls MIO pin 52. .. Bit [25] controls MIO pin 77. Bits [26] to [31] are reserved.'''
[[register]]
  name = "BANK2_CTRL6"
  type = "rw"
  width = 26
  description = "MIO Bank 2, Output slew rate select."
  default = "0x00000000"
  offset = "0x00000184"
  [[register.field]]
    name = "SLOW_FAST_SLEW_N"
    bits = "25:0"
    type = "rw"
    shortdesc = '''Select between fast and slow output slew rates for MIO pins [52:77].'''
    longdesc = '''0 = fast slew rate. 1 = slow slew rate. Bit [0] controls MIO pin 52. .. Bit [25] controls MIO pin 77. Bits [26] to [31] are reserved.'''
[[register]]
  name = "BANK2_STATUS"
  type = "ro"
  width = 1
  description = "MIO Bank 2, Voltage detection."
  default = "0x00000000"
  offset = "0x00000188"
  [[register.field]]
    name = "VOLTAGE_MODE"
    bits = "0"
    type = "ro"
    shortdesc = '''Voltage status on PSIO Bank 502: 0= 2.'''
    longdesc = '''5 or 3.3V. 1= 1.8V. Bit [0] indicates voltage status. Bits [1:31] are reserved. Read-only.'''
[[register]]
  name = "MIO_LOOPBACK"
  type = "mixed"
  width = 32
  description = "Loopback function within MIO"
  default = "0x00000000"
  offset = "0x00000200"
  [[register.field]]
    name = "RESERVED"
    bits = "31:4"
    type = "raz"
  [[register.field]]
    name = "I2C0_LOOP_I2C1"
    bits = "3"
    type = "rw"
    shortdesc = '''I2C Loopback Control.'''
    longdesc = '''0 = Connect I2C inputs according to MIO mapping. 1 = Loop I2C 0 outputs to I2C 1 inputs, and I2C 1 outputs to I2C 0 inputs.'''
  [[register.field]]
    name = "CAN0_LOOP_CAN1"
    bits = "2"
    type = "rw"
    shortdesc = '''CAN Loopback Control.'''
    longdesc = '''0 = Connect CAN inputs according to MIO mapping. 1 = Loop CAN 0 Tx to CAN 1 Rx, and CAN 1 Tx to CAN 0 Rx.'''
  [[register.field]]
    name = "UA0_LOOP_UA1"
    bits = "1"
    type = "rw"
    shortdesc = '''UART Loopback Control.'''
    longdesc = '''0 = Connect UART inputs according to MIO mapping. 1 = Loop UART 0 outputs to UART 1 inputs, and UART 1 outputs to UART 0 inputs. RXD/TXD cross-connected. RTS/CTS cross-connected. DSR, DTR, DCD and RI not used.'''
  [[register.field]]
    name = "SPI0_LOOP_SPI1"
    bits = "0"
    type = "rw"
    shortdesc = '''SPI Loopback Control.'''
    longdesc = '''0 = Connect SPI inputs according to MIO mapping. 1 = Loop SPI 0 outputs to SPI 1 inputs, and SPI 1 outputs to SPI 0 inputs. The other SPI core will appear on the LS Slave Select.'''
[[register]]
  name = "MIO_MST_TRI0"
  type = "rw"
  width = 32
  description = "MIO pin Tri-state Enables, 31:0"
  default = "0xFFFFFFFF"
  offset = "0x00000204"
  [[register.field]]
    name = "PIN_31_TRI"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "PIN_30_TRI"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "PIN_29_TRI"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "PIN_28_TRI"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "PIN_27_TRI"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "PIN_26_TRI"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PIN_25_TRI"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "PIN_24_TRI"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "PIN_23_TRI"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "PIN_22_TRI"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "PIN_21_TRI"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "PIN_20_TRI"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "PIN_19_TRI"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "PIN_18_TRI"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "PIN_17_TRI"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "PIN_16_TRI"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "PIN_15_TRI"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "PIN_14_TRI"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "PIN_13_TRI"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "PIN_12_TRI"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "PIN_11_TRI"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "PIN_10_TRI"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "PIN_09_TRI"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "PIN_08_TRI"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "PIN_07_TRI"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "PIN_06_TRI"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PIN_05_TRI"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "PIN_04_TRI"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PIN_03_TRI"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "PIN_02_TRI"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "PIN_01_TRI"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "PIN_00_TRI"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_MST_TRI1"
  type = "rw"
  width = 32
  description = "MIO pin Tri-state Enables, 63:32"
  default = "0xFFFFFFFF"
  offset = "0x00000208"
  [[register.field]]
    name = "PIN_63_TRI"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "PIN_62_TRI"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "PIN_61_TRI"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "PIN_60_TRI"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "PIN_59_TRI"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "PIN_58_TRI"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "PIN_57_TRI"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "PIN_56_TRI"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "PIN_55_TRI"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "PIN_54_TRI"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "PIN_53_TRI"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "PIN_52_TRI"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "PIN_51_TRI"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "PIN_50_TRI"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "PIN_49_TRI"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "PIN_48_TRI"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "PIN_47_TRI"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "PIN_46_TRI"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "PIN_45_TRI"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "PIN_44_TRI"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "PIN_43_TRI"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "PIN_42_TRI"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "PIN_41_TRI"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "PIN_40_TRI"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "PIN_39_TRI"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "PIN_38_TRI"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PIN_37_TRI"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "PIN_36_TRI"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PIN_35_TRI"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "PIN_34_TRI"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "PIN_33_TRI"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "PIN_32_TRI"
    bits = "0"
    type = "rw"
[[register]]
  name = "MIO_MST_TRI2"
  type = "mixed"
  width = 32
  description = "MIO pin Tri-state Enables, 77:64"
  default = "0x00003FFF"
  offset = "0x0000020C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:14"
    type = "raz"
  [[register.field]]
    name = "PIN_77_TRI"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "PIN_76_TRI"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "PIN_75_TRI"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "PIN_74_TRI"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "PIN_73_TRI"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "PIN_72_TRI"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "PIN_71_TRI"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "PIN_70_TRI"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PIN_69_TRI"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "PIN_68_TRI"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "PIN_67_TRI"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "PIN_66_TRI"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "PIN_65_TRI"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "PIN_64_TRI"
    bits = "0"
    type = "rw"
[[register]]
  name = "WDT_CLK_SEL"
  type = "mixed"
  width = 32
  description = "SWDT clock source select"
  default = "0x00000000"
  offset = "0x00000300"
[[register.field]]
name = "RESERVED"
bits = "31:1"
type = "raz"
shortdesc = '''Reserved.'''
longdesc = '''Writes are ignored, read data is zero.'''
[[register.field]]
name = "SELECT"
bits = "0"
type = "rw"
[[register.field.enum]]
name = "APB_CLOCK"
value = 0
[[register.field.enum]]
name = "EXTERNAL_CLOCK"
value = 1

[[register]]
name = "CAN_MIO_CTRL"
type = "mixed"
width = 32
description = "CAN MIO Control"
default = "0x00000000"
offset = "0x00000304"
[[register.field]]
name = "RESERVED"
    bits = "31:24"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "CAN1_RXIN_REG"
    bits = "23"
    type = "rw"
    shortdesc = '''CAN1 Reference Clock selection: 1: Clock CAN PHY input on rising edge of clock.'''
    longdesc = '''0: Clock CAN PHY input on falling edge of clock.'''
  [[register.field]]
    name = "CAN1_REF_SEL"
    bits = "22"
    type = "rw"
    shortdesc = '''CAN1 Reference Clock selection: 0: From internal PLL.'''
    longdesc = '''1: From MIO based on the [CAN1_MUX] bit field.'''
  [[register.field]]
    name = "CAN1_MUX"
    bits = "21:15"
    type = "rw"
    shortdesc = '''CAN1 clock selection when using MIO as source.'''
    longdesc = '''0: select MIO[0] 1: select MIO[1] .. 4C: select MIO[76] 4D: select MIO[77] Others are reserved.'''
  [[register.field]]
    name = "RESERVED"
    bits = "14:9"
    type = "rw"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "CAN0_RXIN_REG"
    bits = "8"
    type = "rw"
    shortdesc = '''CAN0 Reference Clock selection: 1: Clock CAN PHY input on rising edge of clock.'''
    longdesc = '''0: Clock CAN PHY input on falling edge of clock.'''
  [[register.field]]
    name = "CAN0_REF_SEL"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "CAN0_MUX"
    bits = "6:0"
    type = "rw"
    shortdesc = '''CAN0 clock selection when using MIO as source.'''
    longdesc = '''0: select MIO[0] 1: select MIO[1] .. 4C: select MIO[76] 4D: select MIO[77] Others are reserved.'''
[[register]]
  name = "GEM_CLK_CTRL"
  type = "mixed"
  width = 32
  description = "SoC Debug Clock Control"
  default = "0x00000000"
  offset = "0x00000308"
  [[register.field]]
    name = "RESERVED"
    bits = "31:23"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "TSU_CLK_LB_SEL"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "TSU_CLK_SEL"
    bits = "21:20"
    type = "rw"
    shortdesc = '''Selection of TSU clock source.'''
    longdesc = '''TSU clock is common for all the GEMs 00: TSU clock from PLL 10: TSU clock from PLL 01: TSU clock from MIO[26] 11: TSU clock from MIO[50] or MIO[51]'''
  [[register.field]]
    name = "RESERVED"
    bits = "19"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "GEM3_FIFO_CLK_SEL"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "GEM3_SGMII_MODE"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "GEM3_REF_SRC_SEL"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "GEM3_RX_SRC_SEL"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "14"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "GEM2_FIFO_CLK_SEL"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "GEM2_SGMII_MODE"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "GEM2_REF_SRC_SEL"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "GEM2_RX_SRC_SEL"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "9"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "GEM1_FIFO_CLK_SEL"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "GEM1_SGMII_MODE"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "GEM1_REF_SRC_SEL"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "GEM1_RX_SRC_SEL"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "4"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "GEM0_FIFO_CLK_SEL"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "GEM0_SGMII_MODE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "GEM0_REF_SRC_SEL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "GEM0_RX_SRC_SEL"
    bits = "0"
    type = "rw"
    shortdesc = '''Select external source for GEM0_RX_CLK: 0: MIO clock (route using MIO_PIN_xx registers).'''
    longdesc = '''1: EMIO clock. Valid when [GEM0_REF_SRC_SEL] = 1.'''
[[register]]
  name = "SDIO_CLK_CTRL"
  type = "mixed"
  width = 32
  description = "SoC Debug Clock Control"
  default = "0x00000000"
  offset = "0x0000030C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:19"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SDIO1_FBCLK_SEL"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "SDIO1_RX_SRC_SEL"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "16:3"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SDIO0_FBCLK_SEL"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "SDIO0_RX_SRC_SEL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "CTRL_REG_SD"
  type = "mixed"
  width = 32
  description = "SD eMMC selection"
  default = "0x00000000"
  offset = "0x00000310"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD1_EMMC_SEL"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "14:1"
    type = "rw"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD0_EMMC_SEL"
    bits = "0"
    type = "rw"
[[register]]
  name = "SD_ITAPDLY"
  type = "mixed"
  width = 32
  description = "Input Tap Delay Select"
  default = "0x00000000"
  offset = "0x00000314"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD1_ITAPCHGWIN"
    bits = "25"
    type = "rw"
    shortdesc = '''This is used to gate the output of the Tap Delay lines so as to avoid glithches being propagated into the Core.'''
    longdesc = '''This signal should be asserted few clocks before the corectrl_itapdlysel changes and should be asserted for few clocks after.'''
  [[register.field]]
    name = "SD1_ITAPDLYENA"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "SD1_ITAPDLYSEL"
    bits = "23:16"
    type = "rw"
    shortdesc = '''Selects optimal number of Taps on the rxclk_in line.'''
    longdesc = '''This is effective only when corectrl_itapdlyena is asserted and Tuning is not enabled. For the SD frequency of - 200 MHz: 30 taps are available 100 MHz: 60 taps are available 50 MHz: 120 taps are available 33 MHz: 180 taps are available'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:10"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD0_ITAPCHGWIN"
    bits = "9"
    type = "rw"
    shortdesc = '''This is used to gate the output of the Tap Delay lines so as to avoid glithches being propagated into the Core.'''
    longdesc = '''This signal should be asserted few clocks before the corectrl_itapdlysel changes and should be asserted for few clocks after.'''
  [[register.field]]
    name = "SD0_ITAPDLYENA"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "SD0_ITAPDLYSEL"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Selects optimal number of Taps on the rxclk_in line.'''
    longdesc = '''This is effective only when corectrl_itapdlyena is asserted and Tuning is not enabled. For the SD frequency of - 200 MHz: 30 taps are available 100 MHz: 60 taps are available 50 MHz: 120 taps are available'''
[[register]]
  name = "SD_OTAPDLYSEL"
  type = "mixed"
  width = 32
  description = "Output Tap Delay Select"
  default = "0x00000000"
  offset = "0x00000318"
  [[register.field]]
    name = "RESERVED"
    bits = "31:23"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD1_OTAPDLYENA"
    bits = "22"
    type = "rw"
    shortdesc = '''Reserved.'''
    longdesc = '''Leave this bit set = 0.'''
  [[register.field]]
    name = "SD1_OTAPDLYSEL"
    bits = "21:16"
    type = "rw"
    shortdesc = '''Selects optimal number of taps on the sdcard_clk.'''
    longdesc = '''This is effective only when corectrl_otapdlyena is asserted. For the SD frequency od - 200 MHz: 8 taps are available 100 MHz: 15 taps are available 50 MHz: 30 taps are available 33 MHz: 45 taps are available'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:7"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD0_OTAPDLYENA"
    bits = "6"
    type = "rw"
    shortdesc = '''Reserved.'''
    longdesc = '''Leave this bit set = 0.'''
  [[register.field]]
    name = "SD0_OTAPDLYSEL"
    bits = "5:0"
    type = "rw"
    shortdesc = '''Selects optimal number of taps on the sdcard_clk.'''
    longdesc = '''This is effective only when [SD_OTAPDLYENA] is asserted. For the SD frequency od - 200 MHz: 8 taps are available 100 MHz: 15 taps are available 50 MHz: 30 taps are available 33 MHz: 45 taps are available'''
[[register]]
  name = "SD_CONFIG_REG1"
  type = "mixed"
  width = 32
  description = "SD Configuration, Reg 1."
  default = "0x32403240"
  offset = "0x0000031C"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD1_BASECLK"
    bits = "30:23"
    type = "rw"
    shortdesc = '''Base Clock Frequency for SD Clock.'''
    longdesc = '''This is the frequency of the xin_clk. This field is primarily used for defining the input base clock frequency value to the DLL lookup table. The DLL Lookup table ( from RTL) requires a precise value to be programmed'''
  [[register.field]]
    name = "SD1_TUNIGCOUNT"
    bits = "22:17"
    type = "rw"
  [[register.field]]
    name = "SD1_ASYNCWKPENA"
    bits = "16"
    type = "rw"
    shortdesc = '''Determines the Wakeup Signal Generation Mode.'''
    longdesc = '''0: Synchronous Wakeup Mode: The xin_clk has to be running for this mode. The Card Insertion/ Removal/Interrupt events are detected synchronously on the xin_clk and the Wakeup Event is generated. The Assertion and deassertion of the wakeup Event signal synchronous to xin_clk. 1: Asyncrhonous Wakeup Mode: The xin_clk and the host_clk can be stopped in this mode and the Wake up Event is asynchronously generated based on the Card Insertion/Removal/Interrupt Events. The Assertion and deassertion of the wakeup Event signal is asynchronous.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD0_BASECLK"
    bits = "14:7"
    type = "rw"
    shortdesc = '''Base Clock Frequency for SD Clock.'''
    longdesc = '''This is the frequency of the xin_clk. This field is primarily used for defining the input base clock frequency value to the DLL lookup table. The DLL Lookup table ( from RTL) requires a precise value to be programmed so that it chooses appropriate divisor. The valid range of values for this field is 50 or 100 or 200 any other value other than this will not result in a proper look up of the DLL to choose the divisor value appropriately.'''
  [[register.field]]
    name = "SD0_TUNIGCOUNT"
    bits = "6:1"
    type = "rw"
  [[register.field]]
    name = "SD0_ASYNCWKPENA"
    bits = "0"
    type = "rw"
    shortdesc = '''Select the Wakeup Signal Generation Mode.'''
    longdesc = '''0: Synchronous Wakeup Mode: The xin_clk has to be running for this mode. The Card Insertion/Removal/Interrupt events are detected synchronously on the xin_clk and the Wakeup Event is generated. The Assertion and deassertion of the wakeup Event signal synchronous to xin_clk. 1: Asyncrhonous Wakeup Mode: The xin_clk and the host_clk can be stopped in this mode and the Wake up Event is asynchronously generated based on the Card Insertion/Removal/Interrupt Events. The Assertion and deassertion of the wakeup Event signal is asynchronous.'''
[[register]]
  name = "SD_CONFIG_REG2"
  type = "mixed"
  width = 32
  description = "SD Configuration, Reg 2."
  default = "0x0FFC0FFC"
  offset = "0x00000320"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD1_SLOTTYPE"
    bits = "29:28"
    type = "rw"
  [[register.field]]
    name = "SD1_ASYCINTR"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "SD1_64BIT"
    bits = "26"
    type = "rw"
    shortdesc = '''64-bit System Bus Support This should be set based on the System Address Bus.'''
    longdesc = '''When set to 1'b0 the Core supports only 32-bit System Bus. When set to 1'b1 the Core supports 64-bit System Address.'''
  [[register.field]]
    name = "SD1_1P8V"
    bits = "25"
    type = "rw"
    shortdesc = '''1.'''
    longdesc = '''8V Support 1: 1.8V supported 0: 1.8V not supported support'''
  [[register.field]]
    name = "SD1_3P0V"
    bits = "24"
    type = "rw"
    shortdesc = '''3.'''
    longdesc = '''0V Support 1: 3.0V supported 0: 3.0V not supported support'''
  [[register.field]]
    name = "SD1_3P3V"
    bits = "23"
    type = "rw"
    shortdesc = '''3.'''
    longdesc = '''3V Support 1: 3.3V supported 0: 3.3V not supported support'''
  [[register.field]]
    name = "SD1_SUSPRES"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "SD1_SDMA"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "SD1_HIGHSPEED"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "SD1_LPD_DMA2"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "SD1_8BIT"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "SD1_MAXBLK"
    bits = "17:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "raz"
  [[register.field]]
    name = "SD0_SLOTTYPE"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "SD0_ASYCINTR"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "SD0_64BIT"
    bits = "10"
    type = "rw"
    shortdesc = '''64-bit System Bus Support This should be set based on the System Address Bus.'''
    longdesc = '''When set to 1'b0 the Core supports only 32-bit System Bus. When set to 1'b1 the Core supports 64-bit System Address.'''
  [[register.field]]
    name = "SD0_1P8V"
    bits = "9"
    type = "rw"
    shortdesc = '''1.'''
    longdesc = '''8V Support 1: 1.8V supported 0: 1.8V not supported support'''
  [[register.field]]
    name = "SD0_3P0V"
    bits = "8"
    type = "rw"
    shortdesc = '''3.'''
    longdesc = '''0V Support 1: 3.0V supported 0: 3.0V not supported support'''
  [[register.field]]
    name = "SD0_3P3V"
    bits = "7"
    type = "rw"
    shortdesc = '''3.'''
    longdesc = '''3V Support 1: 3.3V supported 0: 3.3V not supported support'''
  [[register.field]]
    name = "SD0_SUSPRES"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "SD0_SDMA"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "SD0_HIGHSPEED"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "SD0_ADMA2"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "SD0_8BIT"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "SD0_MAXBLK"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SD_CONFIG_REG3"
  type = "mixed"
  width = 32
  description = "SD Configuration, Reg 3."
  default = "0x06070607"
  offset = "0x00000324"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "raz"
  [[register.field]]
    name = "SD1_TUNINGSDR50"
    bits = "26"
    type = "rw"
    shortdesc = '''Use Tuning for SDR50 This bit should be set if the Application wants Tuning be used for SDR50 Modes.'''
    longdesc = '''The Core operates with or with out tuning for SDR50 mode as long as the Clock can be manually tuned using tap delay.'''
  [[register.field]]
    name = "SD1_RETUNETMR"
    bits = "25:22"
    type = "rw"
    shortdesc = '''This is the Timer Count for Re-Tuning Timer for Re-Tuning Mode 1 to 3.'''
    longdesc = '''Setting to 4'b0 disables Re-Tuning Timer. 0h - Get information via other source 1h = 1 seconds 2h = 2 seconds 3h = 4 seconds 4h = 8 seconds -- n = 2(n-1) seconds -- Bh = 1024 seconds Fh - Ch = Reserved'''
  [[register.field]]
    name = "SD1_DDRIVER"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "SD1_CDRIVER"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "SD1_ADRIVER"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "SD1_DDR50"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "SD1_SDR104"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "SD1_SDR50"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:11"
    type = "raz"
  [[register.field]]
    name = "SD0_TUNINGSDR50"
    bits = "10"
    type = "rw"
    shortdesc = '''Use Tuning for SDR50 This bit should be set if the Application wants Tuning be used for SDR50 Modes.'''
    longdesc = '''The Core operates with or with out tuning for SDR50 mode as long as the Clock can be manually tuned using tap delay.'''
  [[register.field]]
    name = "SD0_RETUNETMR"
    bits = "9:6"
    type = "rw"
    shortdesc = '''This is the Timer Count for Re-Tuning Timer for Re-Tuning Mode 1 to 3.'''
    longdesc = '''Setting to 4'b0 disables Re-Tuning Timer. 0h - Get information via other source 1h = 1 seconds 2h = 2 seconds 3h = 4 seconds 4h = 8 seconds -- n = 2(n-1) seconds -- Bh = 1024 seconds Fh - Ch = Reserved'''
  [[register.field]]
    name = "SD0_DDRIVER"
    bits = "5"
    type = "rw"
    shortdesc = '''Driver Type D Support This bit should be set based on whether Driver Type D for 1.'''
    longdesc = '''8 Signalling is supported or not.'''
  [[register.field]]
    name = "SD0_CDRIVER"
    bits = "4"
    type = "rw"
    shortdesc = '''Driver Type C Support This bit should be set based on whether Driver Type C for 1.'''
    longdesc = '''8 Signalling is supported or not.'''
  [[register.field]]
    name = "SD0_ADRIVER"
    bits = "3"
    type = "rw"
    shortdesc = '''Driver Type A Support This bit should be set based on whether Driver Type A for 1.'''
    longdesc = '''8 Signalling is supported or not.'''
  [[register.field]]
    name = "SD0_DDR50"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "SD0_SDR104"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "SD0_SDR50"
    bits = "0"
    type = "rw"
[[register]]
  name = "SD_INITPRESET"
  type = "mixed"
  width = 32
  description = "Preset Value for Initialization"
  default = "0x01000100"
  offset = "0x00000328"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "raz"
  [[register.field]]
    name = "SD1_INITPRESET"
    bits = "28:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:13"
    type = "raz"
  [[register.field]]
    name = "SD0_INITPRESET"
    bits = "12:0"
    type = "rw"
[[register]]
  name = "SD_DSPPRESET"
  type = "mixed"
  width = 32
  description = "Preset Value for Default Speed"
  default = "0x00040004"
  offset = "0x0000032C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "raz"
  [[register.field]]
    name = "SD1_DSPPRESET"
    bits = "28:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:13"
    type = "raz"
  [[register.field]]
    name = "SD0_DSPPRESET"
    bits = "12:0"
    type = "rw"
[[register]]
  name = "SD_HSPDPRESET"
  type = "mixed"
  width = 32
  description = "Preset Value for High Speed"
  default = "0x00020002"
  offset = "0x00000330"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "raz"
  [[register.field]]
    name = "SD1_HSPDPRESET"
    bits = "28:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:13"
    type = "raz"
  [[register.field]]
    name = "SD0_HSPDPRESET"
    bits = "12:0"
    type = "rw"
[[register]]
  name = "SD_SDR12PRESET"
  type = "mixed"
  width = 32
  description = "Preset Value for SDR12"
  default = "0x00040004"
  offset = "0x00000334"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "raz"
  [[register.field]]
    name = "SD1_SDR12PRESET"
    bits = "28:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:13"
    type = "raz"
  [[register.field]]
    name = "SD0_SDR12PRESET"
    bits = "12:0"
    type = "rw"
[[register]]
  name = "SD_SDR25PRESET"
  type = "mixed"
  width = 32
  description = "Preset Value for SDR25"
  default = "0x00020002"
  offset = "0x00000338"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD1_SDR25PRESET"
    bits = "28:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:13"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD0_SDR25PRESET"
    bits = "12:0"
    type = "rw"
[[register]]
  name = "SD_SDR50PRSET"
  type = "mixed"
  width = 32
  description = "Preset Value for SDR50"
  default = "0x00010001"
  offset = "0x0000033C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD1_SDR50PRESET"
    bits = "28:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:13"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD0_SDR50PRESET"
    bits = "12:0"
    type = "rw"
[[register]]
  name = "SD_SDR104PRST"
  type = "mixed"
  width = 32
  description = "Preset Value for SDR104"
  default = "0x00000000"
  offset = "0x00000340"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD1_SDR104PRESET"
    bits = "28:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:13"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD0_SDR104PRESET"
    bits = "12:0"
    type = "rw"
[[register]]
  name = "SD_DDR50PRESET"
  type = "mixed"
  width = 32
  description = "Preset Value for DDR50"
  default = "0x00020002"
  offset = "0x00000344"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD1_DDR50PRESET"
    bits = "28:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:13"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD0_DDR50PRESET"
    bits = "12:0"
    type = "rw"
[[register]]
  name = "SD_MAXCUR1P8"
  type = "mixed"
  width = 32
  description = "Maximum Current for 1.8V"
  default = "0x00000000"
  offset = "0x0000034C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:24"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD1_MAXCUR1P8"
    bits = "23:16"
    type = "rw"
    shortdesc = '''SD1 Maximum Current for 1.'''
    longdesc = '''8V'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:8"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD0_MAXCUR1P8"
    bits = "7:0"
    type = "rw"
    shortdesc = '''SD0 Maximum Current for 1.'''
    longdesc = '''8V'''
[[register]]
  name = "SD_MAXCUR3P0"
  type = "mixed"
  width = 32
  description = "Maximum Current for 3.0V"
  default = "0x00000000"
  offset = "0x00000350"
  [[register.field]]
    name = "RESERVED"
    bits = "31:24"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD1_MAXCUR3P0"
    bits = "23:16"
    type = "rw"
    shortdesc = '''SD1 Maximum Current for 3.'''
    longdesc = '''0V'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:8"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD0_MAXCUR3P0"
    bits = "7:0"
    type = "rw"
    shortdesc = '''SD0 Maximum Current for 3.'''
    longdesc = '''0V'''
[[register]]
  name = "SD_MAXCUR3P3"
  type = "mixed"
  width = 32
  description = "Maximum Current for 3.3V"
  default = "0x00000000"
  offset = "0x00000354"
  [[register.field]]
    name = "RESERVED"
    bits = "31:24"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD1_MAXCUR3P3"
    bits = "23:16"
    type = "rw"
    shortdesc = '''SD1 Maximum Current for 3.'''
    longdesc = '''3V'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:8"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD0_MAXCUR3P3"
    bits = "7:0"
    type = "rw"
    shortdesc = '''SD0 Maximum Current for 3.'''
    longdesc = '''3V'''
[[register]]
  name = "SD_DLL_CTRL"
  type = "mixed"
  width = 32
  description = "SDIO status register"
  default = "0x00000000"
  offset = "0x00000358"
  [[register.field]]
    name = "RESERVED"
    bits = "31:20"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD1_DLL_RST_DIS"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "SD1_DLL_RST"
    bits = "18"
    type = "rw"
  [[register.field]]
    name = "SD1_DLL_TESTMODE"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "SD1_DLL_LOCK"
    bits = "16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:4"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD0_DLL_RST_DIS"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "SD0_DLL_RST"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "SD0_DLL_TESTMODE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "SD0_DLL_LOCK"
    bits = "0"
    type = "ro"
[[register]]
  name = "SD_CDN_CTRL"
  type = "mixed"
  width = 32
  description = "SDIO Card Detect (CDn) connection:"
  default = "0x00000000"
  offset = "0x0000035C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:17"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD1_CDN_CTRL"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:1"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "SD0_CDN_CTRL"
    bits = "0"
    type = "rw"
[[register]]
  name = "GEM_CTRL"
  type = "mixed"
  width = 32
  description = "GEM SGMII Signal Detect (PCS) connection:"
  default = "0x00000000"
  offset = "0x00000360"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "GEM3_SGMII_SD"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "GEM2_SGMII_SD"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "GEM1_SGMII_SD"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "GEM0_SGMII_SD"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "IOU_TTC_APB_CLK"
  type = "mixed"
  width = 32
  description = "TTC APB Interface Clock Select"
  default = "0x00000000"
  offset = "0x00000380"
[[register.field]]
name = "RESERVED"
bits = "31:8"
type = "raz"
shortdesc = '''Reserved.'''
longdesc = '''Writes are ignored, read data is zero.'''
[[register.field]]
name = "TTC3_SEL"
bits = "7:6"
type = "rw"
[[register.field.enum]]
name = "APB_SWITCH_CLK"
value = 0
[[register.field.enum]]
name = "PLL_REF_CLOCK"
value = 1
[[register.field.enum]]
name = "R5_CLK"
value = 2
[[register.field]]
name = "TTC2_SEL"
bits = "5:4"
type = "rw"
[[register.field.enum]]
name = "APB_SWITCH_CLK"
value = 0
[[register.field.enum]]
name = "PLL_REF_CLOCK"
value = 1
[[register.field.enum]]
name = "R5_CLK"
value = 2
[[register.field]]
name = "TTC1_SEL"
bits = "3:2"
type = "rw"
[[register.field.enum]]
name = "APB_SWITCH_CLK"
value = 0
[[register.field.enum]]
name = "PLL_REF_CLOCK"
value = 1
[[register.field.enum]]
name = "R5_CLK"
value = 2
[[register.field]]
name = "TTC0_SEL"
bits = "1:0"
type = "rw"
[[register.field.enum]]
name = "APB_SWITCH_CLK"
value = 0
[[register.field.enum]]
name = "PLL_REF_CLOCK"
value = 1
[[register.field.enum]]
name = "R5_CLK"
value = 2

[[register]]
name = "IOU_TAPDLY_BYPASS"
type = "mixed"
width = 32
description = "Tap Delay enables for the LQSPI and NAND controllers."
default = "0x00000007"
offset = "0x00000390"
[[register.field]]
name = "RESERVED"
    bits = "31:3"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "LQSPI_RX"
    bits = "2"
    type = "rw"
    shortdesc = '''LQSPI Tap Delay Enable on Rx Clock signal.'''
    longdesc = '''0: enable. 1: disable (bypass tap delay).'''
  [[register.field]]
    name = "NAND_DQS_OUT"
    bits = "1"
    type = "rw"
    shortdesc = '''NAND Tap Delay Enable on DQS Output signal.'''
    longdesc = '''0: enable. 1: disable (bypass tap delay).'''
  [[register.field]]
    name = "NAND_DQS_IN"
    bits = "0"
    type = "rw"
    shortdesc = '''NAND Tap Delay Enable on DQS Input signal.'''
    longdesc = '''0: enable. 1: disable (bypass tap delay).'''
[[register]]
  name = "IOU_COHERENT_CTRL"
  type = "rw"
  width = 32
  description = "AXI Coherency selection"
  default = "0x00000000"
  offset = "0x00000400"
  [[register.field]]
    name = "QSPI_AXI_COH"
    bits = "31:28"
    type = "rw"
  [[register.field]]
    name = "NAND_AXI_COH"
    bits = "27:24"
    type = "rw"
  [[register.field]]
    name = "SD1_AXI_COH"
    bits = "23:20"
    type = "rw"
  [[register.field]]
    name = "SD0_AXI_COH"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "GEM3_AXI_COH"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "GEM2_AXI_COH"
    bits = "11:8"
    type = "rw"
  [[register.field]]
    name = "GEM1_AXI_COH"
    bits = "7:4"
    type = "rw"
  [[register.field]]
    name = "GEM0_AXI_COH"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "VIDEO_PSS_CLK_SEL"
  type = "mixed"
  width = 32
  description = "Select VIDEO_REF_CLK and ALT_REF_CLK from MIO."
  default = "0x00000000"
  offset = "0x00000404"
  [[register.field]]
    name = "RESERVED"
    bits = "31:2"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "PSS_ALT_CLK"
    bits = "1"
    type = "rw"
    shortdesc = '''PS Alternate Reference Clock source selection: 0: MIO[28].'''
    longdesc = '''1: MIO[51].'''
  [[register.field]]
    name = "VIDEO_CLK"
    bits = "0"
    type = "rw"
[[register]]
  name = "IOU_INTERCONNECT_ROUTE"
  type = "mixed"
  width = 32
  description = "Transaction Routing to Memory for DMA masters in IOP."
  default = "0x00000000"
  offset = "0x00000408"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "raz"
    shortdesc = '''Reserved.'''
    longdesc = '''Writes are ignored, read data is zero.'''
  [[register.field]]
    name = "NAND"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "QSPI"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "SD1"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "SD0"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "GEM3"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "GEM2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "GEM1"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "GEM0"
    bits = "0"
    type = "rw"
[[register]]
  name = "CTRL"
  type = "rw"
  width = 1
  description = "General control register for the IOU SLCR"
  default = "0x00000000"
  offset = "0x00000600"
  [[register.field]]
    name = "SLVERR_ENABLE"
    bits = "0"
    type = "rw"
    shortdesc = '''By default, invalid address requests are ignored.'''
    longdesc = '''However, a maskable interrupt exsists. By enabling this slverr_enable invalid address requests cause a slverr to occur. Enable/Disable SLVERR during address decode failure. 0: SLVERR is disabled. For request address: Writes are ignored. Read returns 0. 1: SLVERR is enabled. For requestes address, SLVERR is asserted. Writes are ignored. Read returns 0.'''
[[register]]
  name = "ISR"
  type = "wtc"
  width = 1
  description = "Address Decode Error Interrupt Status"
  default = "0x00000000"
  offset = "0x00000700"
  [[register.field]]
    name = "ADDR_DECODE_ERR"
    bits = "0"
    type = "wtc"
    shortdesc = '''Status for an address decode error interrupt.'''
    longdesc = '''0: No Event 1: Event Occurred'''
[[register]]
  name = "IMR"
  type = "ro"
  width = 1
  description = "Address Decode Error Interrupt Mask"
  default = "0x00000001"
  offset = "0x00000704"
  [[register.field]]
    name = "ADDR_DECODE_ERR"
    bits = "0"
    type = "ro"
    shortdesc = '''Mask for an address decode error interrupt.'''
    longdesc = '''0: interrupt is enabled. 1: interrupt is disabled.'''
[[register]]
  name = "IER"
  type = "wo"
  width = 1
  description = "Address Decode Error Interrupt Enable"
  default = "0x00000000"
  offset = "0x00000708"
  [[register.field]]
    name = "ADDR_DECODE_ERR"
    bits = "0"
    type = "wo"
    shortdesc = '''Enable for an address decode error.'''
    longdesc = '''0: no effect. 1: Clears mask register, imr to a 0.'''
[[register]]
  name = "IDR"
  type = "wo"
  width = 1
  description = "Address Decode Error Interrupt Disable"
  default = "0x00000000"
  offset = "0x0000070C"
  [[register.field]]
    name = "ADDR_DECODE_ERR"
    bits = "0"
    type = "wo"
    shortdesc = '''Mask for an address decode error interrupt.'''
    longdesc = '''0: no effect. 1: Sets mask register, imr to a 1.'''
[[register]]
  name = "ITR"
  type = "wo"
  width = 1
  description = "Address Decode Error Interrupt Trigger"
  default = "0x00000000"
  offset = "0x00000710"
  [[register.field]]
    name = "ADDR_DECODE_ERR"
    bits = "0"
    type = "wo"
    shortdesc = '''Trigger an address decode error interrupt.'''
    longdesc = '''0: Ignored 1: Sets status register, isr to a 1.'''
