Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec 22 23:03:36 2020
| Host         : LITTLEBAKER running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LayerTop_v2_control_sets_placed.rpt
| Design       : LayerTop_v2
| Device       : xc7z035
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   374 |
|    Minimum number of control sets                        |   374 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   215 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   374 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |    33 |
| >= 6 to < 8        |    17 |
| >= 8 to < 10       |   141 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |   173 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2186 |          999 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1988 |          676 |
| Yes          | No                    | No                     |             512 |          179 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            9995 |         3549 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                         |                                         Enable Signal                                        |                                       Set/Reset Signal                                       | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+----------------+
|  u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/sm_input_loaddst__0 |                                                                                              |                                                                                              |                1 |              2 |
|  u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/sm_input_loaddst__0 |                                                                                              |                                                                                              |                2 |              2 |
|  u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/sm_input_loaddst__0 |                                                                                              |                                                                                              |                2 |              2 |
|  u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/sm_input_loaddst__0 |                                                                                              |                                                                                              |                2 |              2 |
|  u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/sm_input_loaddst__0 |                                                                                              |                                                                                              |                2 |              2 |
|  u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/sm_input_loaddst__0 |                                                                                              |                                                                                              |                2 |              2 |
|  u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/sm_input_loaddst__0 |                                                                                              |                                                                                              |                1 |              2 |
|  u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/sm_input_loaddst__0 |                                                                                              |                                                                                              |                1 |              2 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/set_arg_count                                                                    |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/i___47_n_3                                           |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/slow_start_count_reg[1][3]_i_1_n_5                   | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/i___43_n_3                                           |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/i___47_n_3                                           |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate3/u_kernel_pipeline/SR[0]                                            |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/slow_start_count_reg[1][3]_i_1_n_5                   | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/i___43_n_3                                           |                2 |              4 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate6/u_kernel_pipeline/SR[0]                                            |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/i___47_n_3                                           |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/slow_start_count_reg[1][3]_i_1_n_5                   | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/i___43_n_3                                           |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate2/u_kernel_pipeline/SR[0]                                            |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/CEA2                                                 | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/i___43_n_3                                           |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/CEA2                                                 | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/i___43_n_3                                           |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/i___47_n_3                                           |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/slow_start_count_reg[1][3]_i_1_n_5                   | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/i___43_n_3                                           |                3 |              4 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate4/u_kernel_pipeline/SR[0]                                            |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/CEA2                                                 | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/i___43_n_3                                           |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/slow_start_count_reg[1][3]_i_1_n_5                   | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/i___43_n_3                                           |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/CEA2                                                 | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/i___43_n_3                                           |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/slow_start_count_reg[1][3]_i_1_n_5                   | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/i___43_n_3                                           |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate7/u_kernel_pipeline/SR[0]                                            |                2 |              4 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/CEA2                                                 | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/i___43_n_3                                           |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/CEA2                                                 | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/i___43_n_3                                           |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/i___47_n_3                                           |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate0/u_kernel_pipeline/whatever[1].ap_output_conf_reg[1]_0[0]           |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/i___47_n_3                                           |                2 |              4 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/CEA2                                                 | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/i___43_n_3                                           |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/slow_start_count_reg[1][3]_i_1_n_5                   | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/i___43_n_3                                           |                2 |              4 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate1/u_kernel_pipeline/SR[0]                                            |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate5/u_kernel_pipeline/SR[0]                                            |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/i___47_n_3                                           |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/slow_start_count_reg[1][3]_i_1_n_5                   | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/i___43_n_3                                           |                2 |              4 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/CEA2                                                 | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/i___43_n_3                                           |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/i___47_n_3                                           |                1 |              4 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf6/u_ActivePipeline/wen_pipe                                         | u_ConvLayer/u_IncreaseBuf6/write_pointer[0]_i_1__5_n_3                                       |                2 |              7 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf3/u_ActivePipeline/wen_pipe                                         | u_ConvLayer/u_IncreaseBuf3/write_pointer[0]_i_1__2_n_3                                       |                2 |              7 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf1/u_ActivePipeline/wen_pipe                                         | u_ConvLayer/u_IncreaseBuf1/write_pointer[0]_i_1__0_n_3                                       |                2 |              7 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_IncreaseBuf3/read_pointer[0]_i_1__2_n_3                                        |                2 |              7 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_IncreaseBuf6/read_pointer[0]_i_1__5_n_3                                        |                2 |              7 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_IncreaseBuf4/read_pointer[0]_i_1__3_n_3                                        |                2 |              7 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_IncreaseBuf7/read_pointer[0]_i_1__6_n_3                                        |                2 |              7 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_act_load_en/whatever[1].ap_output_conf_reg[1]_0                                |                2 |              7 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_IncreaseBuf0/read_pointer[0]_i_1_n_3                                           |                2 |              7 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_IncreaseBuf1/read_pointer[0]_i_1__0_n_3                                        |                2 |              7 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_IncreaseBuf2/read_pointer[0]_i_1__1_n_3                                        |                2 |              7 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf2/u_ActivePipeline/wen_pipe                                         | u_ConvLayer/u_IncreaseBuf2/write_pointer[0]_i_1__1_n_3                                       |                2 |              7 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf5/u_ActivePipeline/wen_pipe                                         | u_ConvLayer/u_IncreaseBuf5/write_pointer[0]_i_1__4_n_3                                       |                2 |              7 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_IncreaseBuf5/read_pointer[0]_i_1__4_n_3                                        |                2 |              7 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf4/u_ActivePipeline/wen_pipe                                         | u_ConvLayer/u_IncreaseBuf4/write_pointer[0]_i_1__3_n_3                                       |                2 |              7 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf7/u_ActivePipeline/wen_pipe                                         | u_ConvLayer/u_IncreaseBuf7/write_pointer[0]_i_1__6_n_3                                       |                2 |              7 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf0/u_ActivePipeline/wen_pipe                                         | u_ConvLayer/u_IncreaseBuf0/write_pointer[0]_i_1_n_3                                          |                2 |              7 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf1/data_buf[4][7]_i_1__0_n_3                                         |                                                                                              |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf1/data_buf[5][7]_i_1__0_n_3                                         |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf1/data_buf[6][7]_i_1__0_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf1/data_buf[2][7]_i_1__0_n_3                                         |                                                                                              |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf1/data_buf[3][7]_i_1__0_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf1/data_buf                                                          |                                                                                              |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf1/data_buf[1][7]_i_1__0_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/CEC                                                  | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/i___42_n_3                                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/kernel_buf[127]_i_1_n_3                              | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/x_index[7]_i_1__0_n_3                                | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/i___42_n_3                                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/kernel_buf[127]_i_1__0_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_tvalid/E[0]                                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/CEC                                                  | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/line_count                                                         | u_ConvLayer/u_MemoryGate1/line_count[7]_i_1__0_n_3                                           |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_tvalid/E[0]                                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/CEC                                                  | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/i___42_n_3                                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/kernel_buf[127]_i_1__1_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                5 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/x_index[7]_i_1__1_n_3                                | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate0/before_padding_count0                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate0/after_padding_count0                                               |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate0/kernel_count[7]_i_1_n_3                                            |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/line_count                                                         | u_ConvLayer/u_MemoryGate2/line_count[7]_i_1__1_n_3                                           |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_tvalid/whatever[2].ap_output_conf_reg[2]_0[0]                    | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate2/before_padding_count0                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate2/after_padding_count0                                               |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_tvalid/whatever[2].ap_output_conf_reg[2]_0[0]                    | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/line_count                                                         | u_ConvLayer/u_MemoryGate5/line_count[7]_i_1__4_n_3                                           |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/line_count                                                         | u_ConvLayer/u_MemoryGate3/line_count[7]_i_1__2_n_3                                           |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate1/after_padding_count0                                               |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate1/before_padding_count0                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/CEC                                                  | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate1/kernel_count[7]_i_1__0_n_3                                         |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/i___42_n_3                                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/kernel_buf[127]_i_1__2_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                5 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate2/kernel_count[7]_i_1__1_n_3                                         |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate5/kernel_count[7]_i_1__4_n_3                                         |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate3/after_padding_count0                                               |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/x_index[7]_i_1__2_n_3                                | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                1 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate3/before_padding_count0                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate3/kernel_count[7]_i_1__2_n_3                                         |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_tvalid/whatever[2].ap_output_conf_reg[2]_0[0]                    | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/CEC                                                  | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate5/before_padding_count0                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate5/after_padding_count0                                               |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/i___42_n_3                                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/kernel_buf[127]_i_1__3_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                5 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/x_index[7]_i_1__3_n_3                                | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate4/after_padding_count0                                               |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate4/before_padding_count0                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/line_count                                                         | u_ConvLayer/u_MemoryGate4/line_count[7]_i_1__3_n_3                                           |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate4/kernel_count[7]_i_1__3_n_3                                         |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_tvalid/whatever[2].ap_output_conf_reg[2]_0[0]                    | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/CEC                                                  | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate6/after_padding_count0                                               |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate6/before_padding_count0                                              |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/i___42_n_3                                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate6/kernel_count[7]_i_1__5_n_3                                         |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/kernel_buf[127]_i_1__5_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/clear                                                                            |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | arg_count[7]_i_1_n_3                                                                         |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/x_index[7]_i_1__5_n_3                                | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/line_count                                                         | u_ConvLayer/u_MemoryGate6/line_count[7]_i_1__5_n_3                                           |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate7/after_padding_count0                                               |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate7/before_padding_count0                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/cal_state2                                                                       | u_ConvLayer/read_index[7]_i_1_n_3                                                            |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate7/kernel_count[7]_i_1__6_n_3                                         |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf3/data_buf                                                          |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf3/data_buf[5][7]_i_1__2_n_3                                         |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf3/data_buf[6][7]_i_1__2_n_3                                         |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf3/data_buf[2][7]_i_1__2_n_3                                         |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf3/data_buf[1][7]_i_1__2_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf3/data_buf[3][7]_i_1__2_n_3                                         |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf3/data_buf[4][7]_i_1__2_n_3                                         |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf3/data_buf[7][7]_i_1__2_n_3                                         |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/x_index[7]_i_1_n_3                                   | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/cl_output_addrb_kernel[7]_i_1_n_3                                                | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/CEC                                                  | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/i___42_n_3                                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/kernel_buf[127]_i_1__4_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/x_index[7]_i_1__4_n_3                                | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                1 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/line_count                                                         | u_ConvLayer/u_MemoryGate7/line_count[7]_i_1__6_n_3                                           |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf6/data_buf[6][7]_i_1__5_n_3                                         |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf6/data_buf[5][7]_i_1__5_n_3                                         |                                                                                              |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf6/data_buf[4][7]_i_1__5_n_3                                         |                                                                                              |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf6/data_buf[1][7]_i_1__5_n_3                                         |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf6/data_buf[3][7]_i_1__5_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf6/data_buf                                                          |                                                                                              |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf6/data_buf[7][7]_i_1__5_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf6/data_buf[2][7]_i_1__5_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_tvalid/whatever[2].ap_output_conf_reg[2]_0[0]                    | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf4/data_buf[2][7]_i_1__3_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf4/data_buf                                                          |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf4/data_buf[5][7]_i_1__3_n_3                                         |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf4/data_buf[3][7]_i_1__3_n_3                                         |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf4/data_buf[6][7]_i_1__3_n_3                                         |                                                                                              |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf4/data_buf[4][7]_i_1__3_n_3                                         |                                                                                              |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf4/data_buf[7][7]_i_1__3_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf4/data_buf[1][7]_i_1__3_n_3                                         |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf5/data_buf[2][7]_i_1__4_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf5/data_buf[4][7]_i_1__4_n_3                                         |                                                                                              |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf5/data_buf[6][7]_i_1__4_n_3                                         |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf5/data_buf[5][7]_i_1__4_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf5/data_buf                                                          |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf5/data_buf[7][7]_i_1__4_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf5/data_buf[1][7]_i_1__4_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf5/data_buf[3][7]_i_1__4_n_3                                         |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/x_index[7]_i_1__6_n_3                                | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/CEC                                                  | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/i___42_n_3                                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/kernel_buf[127]_i_1__6_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_tvalid/E[0]                                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf7/data_buf                                                          |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf7/data_buf[1][7]_i_1__6_n_3                                         |                                                                                              |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf7/data_buf[3][7]_i_1__6_n_3                                         |                                                                                              |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf7/data_buf[4][7]_i_1__6_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf7/data_buf[5][7]_i_1__6_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf7/data_buf[2][7]_i_1__6_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf7/data_buf[6][7]_i_1__6_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf7/data_buf[7][7]_i_1__6_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_ActivePipeline/kernel_size_reg[2]                                              | u_ConvLayer/kernel_load_index0                                                               |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf2/data_buf[6][7]_i_1__1_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf2/data_buf[4][7]_i_1__1_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf2/data_buf[3][7]_i_1__1_n_3                                         |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf2/data_buf[7][7]_i_1__1_n_3                                         |                                                                                              |                4 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf2/data_buf                                                          |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf2/data_buf[1][7]_i_1__1_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf2/data_buf[2][7]_i_1__1_n_3                                         |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf2/data_buf[5][7]_i_1__1_n_3                                         |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/line_count                                                         | u_ConvLayer/u_MemoryGate0/line_count[7]_i_1_n_3                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf0/data_buf[1][7]_i_1_n_3                                            |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf0/data_buf[6][7]_i_1_n_3                                            |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf0/data_buf[4][7]_i_1_n_3                                            |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf0/data_buf                                                          |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf0/data_buf[5][7]_i_1_n_3                                            |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf0/data_buf[2][7]_i_1_n_3                                            |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf0/data_buf[7][7]_i_1_n_3                                            |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf0/data_buf[3][7]_i_1_n_3                                            |                                                                                              |                3 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf1/data_buf[7][7]_i_1__0_n_3                                         |                                                                                              |                2 |              8 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/output_chan_count                                                                | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                4 |             13 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_act_pipeline/act_en                                              | u_ConvLayer/u_MemoryGate0/act_addr0                                                          |                4 |             14 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/u_ReluQuantization/mg_output_is_result_ok            | u_ConvLayer/u_IncreaseBuf1/buf_count[15]_i_1__0_n_3                                          |                6 |             16 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate6/between_padding_count[0]_i_1__4_n_3                                |                4 |             16 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/cl_output_addrb_act_reg_i_3_n_3                                                  |                4 |             16 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/cal_count_line[15]_i_1__4_n_3                        |                4 |             16 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_IncreaseBuf0/ib_output_tvalid_0                                                | u_ConvLayer/cl_output_addra_act_reg_i_3_n_3                                                  |                4 |             16 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/u_ReluQuantization/mg_output_is_result_ok            | u_ConvLayer/u_IncreaseBuf6/buf_count[15]_i_1__5_n_3                                          |                6 |             16 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/u_ControlPipeline/Q[0]                               | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/count[15]_i_1_n_3                                    |                4 |             16 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/u_ReluQuantization/mg_output_is_result_ok            | u_ConvLayer/u_IncreaseBuf7/buf_count[15]_i_1__6_n_3                                          |                6 |             16 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/u_ControlPipeline/Q[0]                               | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/count[15]_i_1_n_3                                    |                5 |             16 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/u_ReluQuantization/mg_output_is_result_ok            | u_ConvLayer/u_IncreaseBuf5/buf_count[15]_i_1__4_n_3                                          |                6 |             16 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/u_ControlPipeline/Q[0]                               | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/count[15]_i_1_n_3                                    |                4 |             16 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/u_ControlPipeline/Q[0]                               | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/count[15]_i_1_n_3                                    |                4 |             16 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/u_ReluQuantization/mg_output_is_result_ok            | u_ConvLayer/u_IncreaseBuf4/buf_count[15]_i_1__3_n_3                                          |                6 |             16 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/u_ControlPipeline/Q[0]                               | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/count[15]_i_1_n_3                                    |                4 |             16 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/u_ControlPipeline/Q[0]                               | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/count[15]_i_1_n_3                                    |                3 |             16 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/cal_count_line[15]_i_1__6_n_3                        |                4 |             16 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ReluQuantization/mg_output_is_result_ok            | u_ConvLayer/u_IncreaseBuf0/buf_count[15]_i_1_n_3                                             |                6 |             16 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/u_ControlPipeline/Q[0]                               | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/count[15]_i_1_n_3                                    |                5 |             16 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate0/act_addr0                                                          |                4 |             16 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate7/between_padding_count[0]_i_1__5_n_3                                |                4 |             16 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/cal_count_line[15]_i_1_n_3                           |                5 |             16 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate2/between_padding_count[0]_i_1__0_n_3                                |                4 |             16 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ControlPipeline/Q[0]                               | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/count[15]_i_1_n_3                                    |                3 |             16 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/cal_count_line[15]_i_1__0_n_3                        |                3 |             16 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate1/between_padding_count[0]_i_1_n_3                                   |                4 |             16 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/cal_count_line[15]_i_1__1_n_3                        |                3 |             16 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/u_ReluQuantization/mg_output_is_result_ok            | u_ConvLayer/u_IncreaseBuf3/buf_count[15]_i_1__2_n_3                                          |                7 |             16 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate3/between_padding_count[0]_i_1__1_n_3                                |                4 |             16 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/cal_count_line[15]_i_1__2_n_3                        |                3 |             16 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/u_ReluQuantization/mg_output_is_result_ok            | u_ConvLayer/u_IncreaseBuf2/buf_count[15]_i_1__1_n_3                                          |                6 |             16 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate5/between_padding_count[0]_i_1__3_n_3                                |                4 |             16 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/cal_count_line[15]_i_1__3_n_3                        |                3 |             16 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_cal_fin_pipe/whatever[15].ap_output_conf_reg[15]_0 | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_cal_fin_pipe/whatever[15].ap_output_conf_reg[15]_2 |                4 |             16 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate4/between_padding_count[0]_i_1__2_n_3                                |                4 |             16 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/cal_count_line[15]_i_1__5_n_3                        |                3 |             16 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/kernel_buf[255]_i_1__6_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               13 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/kernel_buf[159]_i_1__0_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               13 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/kernel_buf[255]_i_1__0_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               12 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/kernel_buf[223]_i_1__0_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               17 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/kernel_buf[319]_i_1__3_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               16 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/kernel_buf[287]_i_1__3_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               15 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/kernel_buf[255]_i_1__3_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               13 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/kernel_buf[191]_i_1__3_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               14 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/kernel_buf[223]_i_1__3_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               12 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/kernel_buf[159]_i_1__3_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               22 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/kernel_buf[223]_i_1__6_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               16 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/kernel_buf[319]_i_1__0_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               16 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/u_ReluQuantization/p_1_in                            | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               13 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/kernel_buf[191]_i_1__5_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               17 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/kernel_buf[287]_i_1__5_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               16 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/kernel_buf[223]_i_1__5_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               12 |             32 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/i___118_n_3                                          |                6 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/kernel_buf[159]_i_1__5_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               16 |             32 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/i___118_n_3                                          |                7 |             32 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/i___118_n_3                                          |                7 |             32 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/i___118_n_3                                          |                7 |             32 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/i___118_n_3                                          |                6 |             32 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/i___118_n_3                                          |                7 |             32 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/i___118_n_3                                          |                6 |             32 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/i___118_n_3                                          |                7 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/kernel_buf[255]_i_1__5_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               10 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/kernel_buf[319]_i_1__5_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               15 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/u_ReluQuantization/p_1_in                            | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               11 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/u_ReluQuantization/p_1_in                            | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               12 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/kernel_buf[223]_i_1__4_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               16 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/kernel_buf[319]_i_1__4_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               14 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/kernel_buf[287]_i_1__4_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               11 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/kernel_buf[159]_i_1__4_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               19 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/kernel_buf[191]_i_1__4_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               14 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/kernel_buf[255]_i_1__4_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               15 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/u_ReluQuantization/p_1_in                            | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               14 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/kernel_buf[191]_i_1__1_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               15 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/kernel_buf[319]_i_1__1_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               20 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/kernel_buf[287]_i_1__1_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               17 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/kernel_buf[159]_i_1__1_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               11 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/kernel_buf[255]_i_1__1_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               15 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/kernel_buf[223]_i_1_n_3                              | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               18 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/kernel_buf[223]_i_1__1_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               15 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/kernel_buf[159]_i_1__6_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               16 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/kernel_buf[319]_i_1_n_3                              | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               19 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/kernel_buf[255]_i_1_n_3                              | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               15 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/kernel_buf[159]_i_1_n_3                              | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               21 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/kernel_buf[287]_i_1__6_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               14 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/u_ReluQuantization/p_1_in                            | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               12 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/u_ReluQuantization/p_1_in                            | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               14 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/kernel_buf[287]_i_1__0_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               15 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/kernel_buf[191]_i_1_n_3                              | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               19 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/kernel_buf[287]_i_1_n_3                              | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               13 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/kernel_buf[319]_i_1__6_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               14 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ReluQuantization/p_1_in                            | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               11 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/kernel_buf[191]_i_1__0_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               14 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/kernel_buf[159]_i_1__2_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               15 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/kernel_buf[191]_i_1__2_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               17 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/kernel_buf[255]_i_1__2_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               14 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/kernel_buf[287]_i_1__2_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               14 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/kernel_buf[319]_i_1__2_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               15 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/kernel_buf[223]_i_1__2_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               14 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/kernel_buf[191]_i_1__6_n_3                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               13 |             32 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/u_ReluQuantization/p_1_in                            | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |                9 |             32 |
|  u_ConvLayer/u_MemoryGate3/u_tvalid/E[0]                     |                                                                                              |                                                                                              |               23 |             64 |
|  u_ConvLayer/u_MemoryGate6/u_tvalid/E[0]                     |                                                                                              |                                                                                              |               25 |             64 |
|  u_ConvLayer/u_MemoryGate4/u_tvalid/E[0]                     |                                                                                              |                                                                                              |               22 |             64 |
|  u_ConvLayer/u_MemoryGate5/u_tvalid/E[0]                     |                                                                                              |                                                                                              |               21 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/u_load_buf/u0/sa_output_dataout[63]_i_1__22_n_3      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               26 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/u_load_buf/u1/p_1_in                                 | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               41 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/u_load_buf/u3/sa_output_dataout[63]_i_1__20_n_3      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               23 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/u_load_buf/u4/sa_output_dataout[63]_i_1__0_n_3       | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               17 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/i___39_n_3                                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               22 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/u_load_buf/u1/p_1_in                                 | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               16 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/u_load_buf/u3/sa_output_dataout[63]_i_1__68_n_3      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               16 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/i___39_n_3                                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               22 |             64 |
|  n_2_2134_BUFG                                               |                                                                                              |                                                                                              |               26 |             64 |
|  n_1_968_BUFG                                                |                                                                                              |                                                                                              |               25 |             64 |
|  n_0_3297_BUFG                                               |                                                                                              |                                                                                              |               25 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_load_buf/u4/sa_output_dataout[63]_i_1_n_3          | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               21 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/i___39_n_3                                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               20 |             64 |
|  u_ConvLayer/u_MemoryGate7/u_tvalid/E[0]                     |                                                                                              |                                                                                              |               21 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_load_buf/u3/sa_output_dataout[63]_i_1__12_n_3      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               17 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/u_load_buf/u3/sa_output_dataout[63]_i_1__60_n_3      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               20 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/u_load_buf/u1/p_1_in                                 | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               19 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/i___39_n_3                                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               22 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_load_buf/u0/sa_output_dataout[63]_i_1__14_n_3      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               16 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/u_load_buf/u0/sa_output_dataout[63]_i_1__62_n_3      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               24 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/u_load_buf/u4/sa_output_dataout[63]_i_1__1_n_3       | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               18 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/u_load_buf/u0/sa_output_dataout[63]_i_1__30_n_3      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               25 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/u_load_buf/u0/sa_output_dataout[63]_i_1__70_n_3      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               25 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/u_load_buf/u3/sa_output_dataout[63]_i_1__36_n_3      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               25 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/u_load_buf/u1/p_1_in                                 | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               24 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/u_load_buf/u0/sa_output_dataout[63]_i_1__46_n_3      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               19 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/u_load_buf/u3/sa_output_dataout[63]_i_1__28_n_3      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               21 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_load_buf/u1/p_1_in                                 | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               23 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/u_load_buf/u1/p_1_in                                 | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               16 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/u_load_buf/u4/sa_output_dataout[63]_i_1__5_n_3       | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               21 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/u_load_buf/u0/sa_output_dataout[63]_i_1__38_n_3      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               21 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/u_load_buf/u4/sa_output_dataout[63]_i_1__4_n_3       | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               20 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/u_load_buf/u0/sa_output_dataout[63]_i_1__54_n_3      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               26 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/i___39_n_3                                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               20 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/u_load_buf/u3/sa_output_dataout[63]_i_1__52_n_3      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               19 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/u_load_buf/u1/p_1_in                                 | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               22 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/i___39_n_3                                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               22 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/i___39_n_3                                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               22 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/u_load_buf/u3/sa_output_dataout[63]_i_1__44_n_3      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               20 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/u_load_buf/u4/sa_output_dataout[63]_i_1__3_n_3       | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               15 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/u_load_buf/u1/p_1_in                                 | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               18 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/u_load_buf/u4/sa_output_dataout[63]_i_1__2_n_3       | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               22 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/i___39_n_3                                           | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               26 |             64 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/u_load_buf/u4/sa_output_dataout[63]_i_1__6_n_3       | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               18 |             64 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              |                                                                                              |               43 |             67 |
|  u_MemoryGate6/u_ConvUnit_v2/kernel_size[2]                  |                                                                                              |                                                                                              |               96 |            200 |
|  u_MemoryGate3/u_ConvUnit_v2/kernel_size[2]                  |                                                                                              |                                                                                              |               92 |            200 |
|  u_MemoryGate4/u_ConvUnit_v2/kernel_size[2]                  |                                                                                              |                                                                                              |               94 |            200 |
|  u_MemoryGate1/u_ConvUnit_v2/kernel_size[2]                  |                                                                                              |                                                                                              |               93 |            200 |
|  u_MemoryGate2/u_ConvUnit_v2/kernel_size[2]                  |                                                                                              |                                                                                              |               93 |            200 |
|  u_MemoryGate5/u_ConvUnit_v2/kernel_size[2]                  |                                                                                              |                                                                                              |               88 |            200 |
|  u_MemoryGate0/u_ConvUnit_v2/kernel_size[2]                  |                                                                                              |                                                                                              |              118 |            200 |
|  u_MemoryGate7/u_ConvUnit_v2/kernel_size[2]                  |                                                                                              |                                                                                              |               81 |            200 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/u_ControlPipeline/cp_output_s2_reg[2]_0              | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               84 |            280 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/u_ControlPipeline/cp_output_s2_reg[2]_0              | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |              109 |            280 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/u_ControlPipeline/cp_output_s2_reg[2]_0              | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               98 |            280 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/u_ControlPipeline/cp_output_s2_reg[2]_0              | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               98 |            280 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/u_ControlPipeline/cp_output_s2_reg[2]_0              | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |              104 |            280 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ControlPipeline/cp_output_s2_reg[2]_0              | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |              108 |            280 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/u_ControlPipeline/cp_output_s2_reg[2]_0              | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               84 |            280 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/u_ControlPipeline/cp_output_s2_reg[2]_0              | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |              104 |            280 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate7/u_ConvUnit_v2/u_ControlPipeline/E[0]                               | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               95 |            320 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate2/u_ConvUnit_v2/u_ControlPipeline/E[0]                               | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |              107 |            320 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ControlPipeline/E[0]                               | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |              103 |            320 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate5/u_ConvUnit_v2/u_ControlPipeline/E[0]                               | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               99 |            320 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate6/u_ConvUnit_v2/u_ControlPipeline/E[0]                               | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |              104 |            320 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate3/u_ConvUnit_v2/u_ControlPipeline/E[0]                               | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |              102 |            320 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate4/u_ConvUnit_v2/u_ControlPipeline/E[0]                               | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               97 |            320 |
|  lt_input_clk_IBUF_BUFG                                      | u_ConvLayer/u_MemoryGate1/u_ConvUnit_v2/u_ControlPipeline/E[0]                               | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |               97 |            320 |
|  lt_input_clk_IBUF_BUFG                                      |                                                                                              | u_ConvLayer/u_MemoryGate0/u_ConvUnit_v2/u_ShiftMatrix/u6/SR[0]                               |              456 |           1121 |
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+----------------+


