{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586730734820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586730734833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 07:32:14 2020 " "Processing started: Mon Apr 13 07:32:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586730734833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586730734833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_test -c ALU_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_test -c ALU_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586730734833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586730735833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586730735833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_test.sv 4 4 " "Found 4 design units, including 4 entities, in source file alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2by1 " "Found entity 1: mux_2by1" {  } { { "ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586730751376 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586730751376 ""} { "Info" "ISGN_ENTITY_NAME" "3 select_oper " "Found entity 3: select_oper" {  } { { "ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586730751376 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALU_test " "Found entity 4: ALU_test" {  } { { "ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586730751376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586730751376 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_ALU_test.sv(14) " "Verilog HDL information at tb_ALU_test.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "tb_ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/tb_ALU_test.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1586730751379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU_test " "Found entity 1: tb_ALU_test" {  } { { "tb_ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/tb_ALU_test.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586730751379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586730751379 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 ALU_test.sv(96) " "Verilog HDL Implicit Net warning at ALU_test.sv(96): created implicit net for \"c1\"" {  } { { "ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586730751380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 ALU_test.sv(97) " "Verilog HDL Implicit Net warning at ALU_test.sv(97): created implicit net for \"c2\"" {  } { { "ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586730751380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 ALU_test.sv(98) " "Verilog HDL Implicit Net warning at ALU_test.sv(98): created implicit net for \"c3\"" {  } { { "ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586730751380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c4 ALU_test.sv(99) " "Verilog HDL Implicit Net warning at ALU_test.sv(99): created implicit net for \"c4\"" {  } { { "ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586730751380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c5 ALU_test.sv(100) " "Verilog HDL Implicit Net warning at ALU_test.sv(100): created implicit net for \"c5\"" {  } { { "ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586730751380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c6 ALU_test.sv(101) " "Verilog HDL Implicit Net warning at ALU_test.sv(101): created implicit net for \"c6\"" {  } { { "ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586730751380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c7 ALU_test.sv(102) " "Verilog HDL Implicit Net warning at ALU_test.sv(102): created implicit net for \"c7\"" {  } { { "ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586730751380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c8 ALU_test.sv(103) " "Verilog HDL Implicit Net warning at ALU_test.sv(103): created implicit net for \"c8\"" {  } { { "ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586730751380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c9 ALU_test.sv(104) " "Verilog HDL Implicit Net warning at ALU_test.sv(104): created implicit net for \"c9\"" {  } { { "ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586730751380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c10 ALU_test.sv(105) " "Verilog HDL Implicit Net warning at ALU_test.sv(105): created implicit net for \"c10\"" {  } { { "ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586730751380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c11 ALU_test.sv(106) " "Verilog HDL Implicit Net warning at ALU_test.sv(106): created implicit net for \"c11\"" {  } { { "ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586730751380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c12 ALU_test.sv(107) " "Verilog HDL Implicit Net warning at ALU_test.sv(107): created implicit net for \"c12\"" {  } { { "ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586730751380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c13 ALU_test.sv(108) " "Verilog HDL Implicit Net warning at ALU_test.sv(108): created implicit net for \"c13\"" {  } { { "ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586730751381 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c14 ALU_test.sv(109) " "Verilog HDL Implicit Net warning at ALU_test.sv(109): created implicit net for \"c14\"" {  } { { "ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586730751381 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c15 ALU_test.sv(110) " "Verilog HDL Implicit Net warning at ALU_test.sv(110): created implicit net for \"c15\"" {  } { { "ALU_test.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586730751381 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_test " "Elaborating entity \"ALU_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586730751432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_oper select_oper:s1 " "Elaborating entity \"select_oper\" for hierarchy \"select_oper:s1\"" {  } { { "ALU_test.sv" "s1" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586730751455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2by1 select_oper:s1\|mux_2by1:n4orn5 " "Elaborating entity \"mux_2by1\" for hierarchy \"select_oper:s1\|mux_2by1:n4orn5\"" {  } { { "ALU_test.sv" "n4orn5" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586730751483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder select_oper:s1\|full_adder:fa " "Elaborating entity \"full_adder\" for hierarchy \"select_oper:s1\|full_adder:fa\"" {  } { { "ALU_test.sv" "fa" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586730751493 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586730752410 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/output_files/ALU_test.map.smsg " "Generated suppressed messages file C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/output_files/ALU_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586730752837 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586730753358 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586730753358 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586730753512 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586730753512 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586730753512 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586730753512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586730753582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 07:32:33 2020 " "Processing ended: Mon Apr 13 07:32:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586730753582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586730753582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586730753582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586730753582 ""}
