<!doctype html>
<html lang="en">
  <head>
    <!-- Required meta tags -->
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">

    <!-- Bootstrap CSS -->
    <link rel="stylesheet" href="https://stackpath.bootstrapcdn.com/bootstrap/4.1.3/css/bootstrap.min.css" integrity="sha384-MCw98/SFnGE8fJT3GXwEOngsV7Zt27NXFoaoApmYm81iuXoPkFOJwJ8ERdknLPMO" crossorigin="anonymous">

    <!-- FontAwesome CSS -->
    <link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.2.0/css/all.css" integrity="sha384-hWVjflwFxL6sNzntih27bfxkr27PmbbK/iSvJ+a4+0owXq79v+lsFkW54bOGbiDQ" crossorigin="anonymous">

    <link rel="stylesheet" type="text/css" href="stylesheets/stylesheet.css" media="screen">

    <link rel="shortcut icon" type="image/png" href="images/favicon.png">

    <title>ORConf 2018</title>
  </head>
  <body style="background: #e7e7e7">

    <div class="container" style="background: transparent url(images/highlight-bg.jpg) 50% 0 no-repeat;">
      <!-- Content here -->
      <div class="row">
	<div class="col-sm-3 mt-5" style="text-align: center">
	    <img src="images/symbol2017.png" alt="Logo"/>
	</div><!-- col -->
	<div class="col-sm-6 mt-5" style="text-align: center">
	    <h1 style="text-shadow: 0 1px 0 rgba(255, 255, 255, 0.8); color: #6d6d6d; font-weight: bold">ORConf</h1>
	    <h3 style="text-shadow: 0 1px 0 rgba(255, 255, 255, 0.8); color: #003366; font-weight: bold">The open source digital design conference</h3>
            <p><strong>September 21st to 23rd</strong> in <a href="https://en.wikipedia.org/wiki/Gda%C5%84sk" target="_blank">Gdansk, Poland</a>, at the
              <a href="https://eti.pg.edu.pl/main-menu"
		 target="_blank">Gdansk University of Technology</a></p>

	</div><!-- col -->
	<div class="col-sm-3 mt-5" style="text-align: center">
	  <figure class="figure">
	    <img src="https://upload.wikimedia.org/wikipedia/commons/9/9b/Gmach_glowny_politechnika.jpg" class="figure-img img-fluid rounded" alt="University">
	    <figcaption class="figure-caption">(c) Krzysztof Krzempek, CC BY-SA 3.0</figcaption>
	  </figure>
	</div><!-- col -->
      </div><!-- row -->
      <div class="row">
	<div class="col-sm-8 mt-3">
	  <div class="row">
	    <div class="col-sm">
	      <div class="card">
		<h5 class="card-header">
		  About
		</h5>
		<div class="card-body">
		  <p class="card-text">ORConf is an annual conference for open source digital, semiconductor and embedded systems designers and users.
		    Each year attendees are treated to an ever-impressive array of presentations from all corners of the
		    open source hardware space.</p>
		  <p>
		    We invite anyone with an interest in the field to join us and also consider a presentation, big or small, on your
		    experience as a developer or a user of open source digital design projects.
		  </p>

		  <p>
		    ORConf remains to be free to attend thanks to each year's sponsors. Please do
		    <a target="_blank" href="mailto:orconf@fossi-foundation.org?Subject=ORConf%202018%20Sponsorship">get in touch</a>
		    should you be interested in getting exposure for your company by becoming a sponsor of ORConf!
		  </p>

		  <p>ORConf is organized by the <a target="_blank" href="http://fossi-foundation.org">Free and Open Source Silicon (FOSSi) Foundation</a>.</p>
		  <p>Questions? Contact
                    <a target="_blank" href="mailto:orconf@fossi-foundation.org?Subject=ORCONF%20Question">the organisers</a> or ask in <a target="_blank" href="http://webchat.freenode.net/?channels=fossi">#fossi on irc.freenode.net</a></p>
                  
                  <p style="text-align: center">
		    ORConf 2018: 
		    <a href="#schedule">Schedule</a> |
		    <a href="#presentations">Presentations</a> |
		    <a href="#dinner">Dinner</a>
		  </p>

                  <p style="text-align: center">
		    Previous ORConfs:
		    <a href="2017/">2017</a> |
		    <a href="2016/">2016</a> |
		    <a href="2015/">2015</a> |
		    <a href="2014/">2014</a> |
		    <a href="2013/">2013</a> |
		    <a href="2012/">2012</a>
		  </p>

		</div> <!-- card-body -->
	      </div> <!-- card -->
	    </div> <!-- col-sm -->
	  </div> <!-- row -->

          
          <div class="row">
	    <!-- Card: Registration -->
	    <a name="register" href="#register"></a>
	    <div class="col-sm-12 mt-3">
	      <div class="card">
		<h5 class="card-header">Registration</h5>
		<div class="card-body">
		  <p class="card-text">ORConf is <strong>free to attend</strong>! Anyhow, you must register, so that we can plan better. We expect all participants of ORCONF to follow the <a href="https://www.fossi-foundation.org/code-of-conduct">FOSSi Foundation code of conduct</a>.</p>
		  <div class="d-flex justify-content-center mb-2 mt-2">
		    <form action="https://goo.gl/forms/96HgBQGARX8R1Lmk2">
		      <input type="submit" class="btn btn-primary" value="Register here"/>
		    </form>
		  </div>
		  <h6>Business Ticket</h6>
		  <p class="card-text">You can also buy a business ticket if you are participating on behalf of your company and want to support us. Business tickets are &pound; 250 and can by bought here via paypal or by <a href="mailto:orconf@fossi-foundation.org?Subject=Business%20Ticket">email</a>.</p>
		  <div class="d-flex justify-content-center mb-2 mt-2">
		    <form action="https://www.paypal.com/cgi-bin/webscr" method="post">

		      <!-- Identify your business so that you can collect the payments. -->
		      <input type="hidden" name="business" value="paypal@fossi-foundation.org">

		      <!-- Specify a Buy Now button. -->
		      <input type="hidden" name="cmd" value="_xclick">

		      <!-- Specify details about the item that buyers will purchase. -->
		      <input type="hidden" name="item_name" value="ORConf Business Ticket">
		      <input type="hidden" name="amount" value="250">
		      <input type="hidden" name="currency_code" value="GBP">

		      <!-- Display the payment button. -->
		      <input type="submit" class="btn btn-primary btn-sm" value="Buy Business Ticket"/>
		      <img alt="" border="0" width="1" height="1"
			   src="https://www.paypalobjects.com/en_US/i/scr/pixel.gif" >
		    </form>
		  </div>
		</div>
	      </div><!-- card -->
	    </div><!-- col -->

	    <!-- Card: Submit talk -->
	    <div class="col-sm-12 mt-3">
	      <div class="card">
		<h5 class="card-header">Submit a talk</h5>
		<div class="card-body">
		  <p class="card-text">
		    We encourage anybody involved in the open source semiconductor engineering space to come along and give share your work or experience. Presentations slots as short as 3 minute lightning-talks up to 30 minute talks with Q and A are available.
		  </p>
		  <p class="card-text">
		    So if you've designed, worked on or even just used open source IP cores and/or management systems, verification IP, build flows, SoCs, simulators, synthesis tools, FPGA and ASIC implementation tools, languages and DSLs, compilers, or anything related we'd love to have you join us to share your experience.
		  </p>
		  <div class="alert alert-secondary" role="alert">
		    We are sorry, but we cannot accept more talks at the moment. Anyhow, you can still submit a talk and we will try to accomodate it when a slot opens.
		  </div>
		  <div class="d-flex justify-content-center">
		    <form action="https://goo.gl/forms/sP5otWAbv72gheU33">
		      <input type="submit" class="btn btn-primary" value="Submit Talk" />
		    </form>
		  </div>
		</div>
	      </div><!-- card -->
	    </div><!-- col -->
	  </div><!-- row -->
	  <div class="row">
	    <!-- Card: venue -->
	    <div class="col-sm-12 mt-3">
	      <div class="card">
		<h5 class="card-header">
		  Venue
		</h5>
		<div class="card-body">
		    <figure class="figure" style="width: 50%; float: right">
		      <img src="images/gdansk_university.jpg" class="figure-img img-fluid rounded" alt="University">
		      <figcaption class="figure-caption">(c) Krzysztof Krzempek, CC BY-SA 3.0</figcaption>
		    </figure>
		  <p>
		    ORConf 2018 is being hosted by the <a href="https://eti.pg.edu.pl/main-menu" target="_blank">Gdansk University of Technology</a>.
		  </p>
		  <p>
		    Gdańsk University of Technology, founded in 1904, is among 9 Polish universities listed
		    by the Times Higher Education World University Rankings. The university consists of 9
		    faculties with nearly 23,000 students of all cycles, over 1,200 lecturers and it has
		    more than 111,000 graduates. The Faculty of Electronics, Telecommunications and
		    Informatics (ETI) educates about 3,500 students in five fields of studies: Informatics,
		    Electronics and Telecommunications, Control Engineering and Robotics, Data Engineering,
		    and Biomedical Engineering.
		  </p>
		  <p>
		    ETI is the largest university in Northern Poland in the area
		    of modern technologies, employing nearly 200 researchers and lecturers. The faculty has
		    an extensive research and didactic infrastructure at its disposal. There is also
		    academic computer centre with one of the fastest supercomputer in Europe, as well as a
		    state-of-the art library, anechoic chambers for acoustic research and antenna
		    measurements, modern laboratory of industrial robots, immersive 3d visualization lab, as
		    well as Microsoft and Cadence certified laboratories.
		  </p>
		</div><!-- card-body -->
	      </div><!-- card -->
	    </div><!-- col -->
	  </div> <!-- row -->
	</div> <!-- col -->
	<div class="col-sm-4 mt-3">
	  <div class="row">
	    <div class="col-sm-12">
	      <div class="card">
		<h5 class="card-header">Headline Sponsor</h5>
		<div class="card-body">
		  <p class="card-text">
		    <div class="col-sm-12 mt-3">
		      <img src="https://upload.wikimedia.org/wikipedia/commons/thumb/2/2b/Western_Digital_logo.svg/1920px-Western_Digital_logo.svg.png" alt="western digital" class="img-fluid"/>
		      <p class="card-text mt-3">
			We are happy to announce Western Digital is
			the headline sponsor of this year's ORConf.
		      </p>
		    </div>
		</div>
	      </div>
	    </div>
	  </div>
	  <div class="row">
	    <div class="col-sm-12 mt-3">
	      <div class="card">
		<h5 class="card-header">Sponsors</h5>
		<div class="card-body">
		  <p class="card-text">
		    <h5>Major Sponsors</h5>

		    <div class="row">
		      <div class="col-sm-8 mx-auto mt-3">
			<img src="https://upload.wikimedia.org/wikipedia/commons/thumb/2/2f/Google_2015_logo.svg/2000px-Google_2015_logo.svg.png" alt="google" class="img-fluid"/>
		      </div>
		    </div>

		    <hr/>
		    <h5>Sponsors</h5>
		    <div class="col-sm-6 mx-auto mt-3">
		      <a target="_blank" href="http://abopen.com/"><img src="images/abopen.png" alt="abopen" class="img-fluid"/></a>
		    </div>
		    <div class="col-sm-6 mx-auto mt-3">
		      <a target="_blank" href="http://www.antmicro.com/"><img src="images/antmicro-logo.png" alt="antmicro" class="img-fluid"/></a>
		  </div>

		    <div class="col-sm-6 mx-auto mt-3">
		      <a target="_blank" href="http://riscv.org/"><img src="images/riscv.svg" alt="risc-v foundation" class="img-fluid"/></a>
		    </div>

		    <div class="col-sm-6 mx-auto mt-3">
		      <a target="_blank" href="https://qbaylogic.com/"><img src="images/qbaylogic.png" alt="qbaylogic" class="img-fluid"/></a>
		    </div>

		    <div class="col-sm-6 mx-auto mt-3">
		      <a target="_blank" href="https://www.janestreet.com/"><img src="https://www.janestreet.com/assets/logo_horizontal.png" alt="jane street" class="img-fluid"/></a>
</div>

		    <div class="col-sm-6 mx-auto mt-3">
		      <a target="_blank" href="https://eti.pg.edu.pl/"><img src="images/gdansk.png" alt="university gdansk" class="img-fluid"/></a>
		    </div>

		    <div class="col-sm-8 mx-auto mt-3">
		      <a target="_blank" href="https://fossi-foundation.org"><img src="https://fossi-foundation.org/assets/fossi_logo_medium.png" alt="fossi" class="img-fluid"/></a>
		    </div>
		    <div class="col-sm-12 mt-5">
		      <form action="mailto:orconf@fossi-foundation.org?Subject=ORConf%202018%20Sponsorship">
			<input type="submit" class="btn btn-primary btn-block" value="Become a sponsor"/>
		      </form>
		    </div>
		</div><!-- card-body -->
	      </div><!-- card -->
	    </div><!-- col -->
	  </div><!-- row -->
	  <div class="row">
	    <div class="col-sm-12 mt-3">
	      <div class="card">
		<h5 class="card-header">Donate</h5>
		<div class="card-body">
		  <p class="card-text">

		  <p>You can also support us with small donations via Paypal:</p>

		  <div class="d-flex justify-content-center">
		    <form action="https://www.paypal.com/cgi-bin/webscr" method="post">

		      <!-- Identify your business so that you can collect the payments. -->
		      <input type="hidden" name="business"
			     value="paypal@fossi-foundation.org">

		      <!-- Specify a Donate button. -->
		      <input type="hidden" name="cmd" value="_donations">

		      <!-- Specify details about the contribution -->
		      <input type="hidden" name="item_name" value="Free and Open Source Silicon Foundation">
		      <input type="hidden" name="item_number" value="ORConf">
		      <input type="hidden" name="currency_code" value="EUR">

		      <!-- Display the payment button. -->
		      <input type="image" name="submit"
			     src="https://www.paypalobjects.com/en_US/i/btn/btn_donate_LG.gif"
			     alt="Donate">
		      <img alt="" width="1" height="1"
			   src="https://www.paypalobjects.com/en_US/i/scr/pixel.gif" >

		    </form>
		  </div>
		</div><!-- card-body -->
	      </div><!-- card -->
	    </div> <!-- col -->
	  </div> <!-- row -->
	  <div class="row">
	    <div class="col-sm-12 mt-3">
	      <div class="card">
		<h5 class="card-header">
		  Stay updated!
		</h5>
		<div class="card-body">
		  <form method="post" action="https://lists.librecores.org/mailman/subscribe/orconf-announce">
		    <div class="input-group mb-3">
		      <div class="input-group-prepend">
			<span class="input-group-text" id="basic-addon1">@</span>
		      </div>
		      <input name="email" type="text" class="form-control" placeholder="by E-Mail" aria-label="by E-Mail" aria-describedby="basic-addon1">
		      <input name="email-button" type="submit" class="btn btn-primary" value="Subscribe"/>
		    </div>
		  </form>
		  <hr/>
		  <a href="https://twitter.com/FOSSiFoundation"><i class="fab fa-twitter-square fa-3x" style="color: #00aced"></i></a>
		  <span style="display:inline-block; width: 5px;"></span>
		  <a href="https://youtube.com/FOSSiFoundation"><i class="fab fa-youtube fa-3x" style="color: #bb0000"></i></a>
		  <span style="display:inline-block; width: 5px;"></span>
		  <a href="https://www.linkedin.com/company/fossi-foundation/"><i class="fab fa-linkedin fa-3x" style="color: #007bb6"></i></a>
		</div><!-- card-body -->
	      </div><!-- card -->
	    </div><!-- col -->
	  </div><!-- row -->
	</div> <!-- col -->
      </div><!-- row -->
      <div class="row">
	<div class="col-sm-12 mt-3">
	  <div class="card">
	    <a name="schedule" href="#schedule"></a>
	    <h5 class="card-header">Schedule</h5>
	    <div class="card-body">
	      <h6>Friday, September 21</h6>
	      <table class="table table-sm">
		<tbody>
		  <tr>
		    <td>09:00-12:00</td>
		    <td><a href="https://goo.gl/forms/3YINxrsuCnhTXGD82">GAPUINO Workshop</a></td>
		  </tr>
		  <tr>
		    <td>11:00-12:30</td>
		    <td>ORConf Registration</td>
		  </tr>
		  <tr>
		    <td>12:20-13:40</td>
		    <td>
		      <p>Welcome and Update by the FOSSi Foundation</p>
		      <p><a href="#wdriscv">RISC-V CPU Project in Western Digital</a> by Zvonimir Z. Bandic</p>
		      <p><a href="#riscvupdate">RISC-V ecosystem update</a> by Michael Gielda</p>
		    </td>
		  </tr>
		  <tr>
		    <td>13:40-14:00</td>
		    <td>Coffee Break</td>
		    </tr>
		  <tr>
		    <td>14:00-15:30</td>
		    <td>
		      <p><a href="#pulp">PULP project update</a> by Davide Rossi</p>
		      <p><a href="#libresilicon">Get into your own free LibreSilicon</a> by Hagen Sankowski</p>
                      <p><a href="#syntacore">Practical aspects of using the Open Source SCR1 core</a> by Ekaterina Berezina</p>
		      <p><a href="#rocketlessons">Lessons learned customising the Rocket RISC-V core</a> by Julius Baxter</p>
		    </td>
		  </tr>
		  <tr>
		    <td>15:30-16:00</td>
		    <td>Coffee Break</td>
		  </tr>
		  <tr>
		    <td>16:00-17:30</td>
		    <td>
		      <p><a href="#chisel">Raising the level of abstraction in digital design with Chisel3 and FIRRTL</a> by Jack Koenig</p>
		      <p><a href="#spinalhdl">SpinalHDL : Software generated hardware</a> by Charles Papon</p>
		      <p><a href="#clash">Clash: Haskell as an HDL</a> by Martijn Bastiaan</p>
		    </td>
		  </tr>
		    <tr>
		      <td>17:40-17:50</td>
		      <td>Coffee Break</td>
		    </tr>
		  <tr>
		    <td>17:50-18:50</td>
		    <td>
		      <p><a href="#orupdate">OpenRISC Update</a> by Stafford Horne</p>
		      <p><a href="#librecores">Find better cores with LibreCores</a> by Philipp Wagner</p>
		    </td>
		  </tr>
		  <!--<tr>
		      <td>-</td>
		      <td>

		      </td>
		  </tr>-->
		</tbody>
	      </table>
	      <h6>Saturday, September 22</h6>
	      <table class="table table-sm">
		<tbody>
		  <tr>
		    <td>09:00-09:30</td>
		    <td>Room open, coffee</td>
		  </tr>
		  <tr>
		    <td>09:30-10:30</td>
		    <td>
		      <p><a href="#symbiflow">An update on SymbiFlow - a multiplatform FPGA project</a> by Tim 'mithro' Ansell</p>
		      <p><a href="#trellis">Project Trellis: enabling open source tools for the Lattice ECP5 FPGA</a> by David Shah</p>
		    </td>
		  </tr>
		  <tr>
		    <td>10:30-11:00</td>
		    <td>Coffee Break</td>
		  </tr>
		  <tr>
		    <td>11:00-12:30</td>
		    <td>
		      <p><a href="#symbioticeda">The nextpnr FOSS FPGA place-and-route tool</a> by Clifford Wolf</p>
		      <p><a href="#xilinx7">Unpacking Xilinx 7-Series Bitstreams</a> by Rick Altherr</p>
		      <p>Lightning Talks</p>
		    </td>
		  </tr>
		  <tr>
		    <td>12:30-13:30</td>
		    <td>Lunch</td>
		  </tr>
		  <tr>
		    <td>13:30-14:30</td>
		    <td>
		      <p><a href="#verilator4">Verilator 4.0 - Open Simulation Goes Multithreaded</a> by Wilson Snyder</p>
		      <p><a href="#riscvrenode">RISC-V & Renode: towards software-driven development</a> by Michael Gielda</p>
		    </td>
		  </tr>
		  <tr>
		    <td>14:30-14:45</td>
		    <td>Coffee Break</td>
		  </tr>
		  <tr>
		    <td>14:45-16:00</td>
		    <td>
		      <p><a href="#cocotbintro">Another Introduction to Cocotb</a> by Luke Darnell</p>
		      <p><a href="#cocotbverification">Cocotb as a comprehensive verification platform</a> by Marek Cieplucha</p>
		      <p><a href="#cocotbupdate">Cocotb update</a> by Chris Higgs and Stu Hodgson</p>
                    </td>
		  </tr>
		  <tr>
		    <td>16:00-16:30</td>
		    <td>Coffee Break</td>
		  </tr>
		  <tr>
		    <td>16:30-18:30</td>
		    <td>
		      <p><a href="#python">Python as a language for testing and code generation</a> by Ben Reynwar</p>
		      <p><a href="#pyha">Pyha: Python overlay for OOP-VHDL</a> by Gaspar Karm</p>
		      <p><a href="#pulpino">Challenges and opportunities of open source licensed HW</a> by Frank K. Gürkaynak</p>
		      <p>Panel Discussion</p>
		    </td>
		  </tr>
		  <tr>
		    <td>20:00</td>
		    <td><a href="#dinner">Dinner</a></td>
		  </tr>
		  <!--<tr>
		      <td>-</td>
		      <td>

		      </td>
		  </tr>-->
		</tbody>
	      </table>
	      <h6>Sunday, September 23</h6>
	      <table class="table table-sm">
		<tbody>
		  <tr>
		    <td>09:00-09:30</td>
		    <td>Room open, coffee</td>
		  </tr>
		  <tr>
		    <td>09:30-10:40</td>
		    <td>
		      <p><a href="#retarget">Retargeting a legacy ISA CPU core to the RISC-V architecture</a> by Krzysztof Marcinek</p>
		      <p><a href="#docker">Dockerizing your simulation/development environment</a> by Gaspar Karm</p>
		      <p><a href="#opensocdebug">Look inside your SoC with Open SoC Debug</a> by Philipp Wagner</p>
		    </td>
		  </tr>
		  <tr>
		      <td>10:40-11:00</td>
		      <td>Coffee Break</td>
		  </tr>
		  <tr>
		      <td>11:00-12:30</td>
		      <td>
			<p><a href="#zipcpu">Lessons learned while formally verifying the ZipCPU</a> by Dan Gisselquist</p>
			<p><a href="#warpv">Formal Verification of WARP-V, a TL-Verilog RISC-V Core Generator</a> by Ákos Hadnagy and Steve Hoover</p>
			<p><a href="#osvvm">Open Source VHDL Verification Methodology (OSVVM):  Methodology, Library, and Models</a> by Jim Lewis</p>
		      </td>
		  </tr>
		  <tr>
		      <td>12:30-13:30</td>
		      <td>Closing, snacks</td>
		  </tr>
		  <!--<tr>
		      <td>-</td>
		      <td>

		      </td>
		  </tr>-->
		</tbody>
	      </table>
	    </div>
	  </div>
	</div>
	<div class="col-sm-12 mt-3">
	  <div class="card">
	    <a name="dinner" href="#dinner"></a>
	    <h5 class="card-header">Saturday Night Dinner</h5>
	    <div class="card-body">
	      <figure class="figure" style="width: 25%; float: right">
		<figcaption>Sponsored by</figcaption>
		<img src="https://www.janestreet.com/assets/logo_horizontal.png" class="figure-img img-fluid rounded" alt="University">
	      </figure>
	      <p class="card-text">
		As is tradition at ORConf, a dinner will be arranged for the Saturday evening (22nd) which all conference attendees and partners are encouraged to attend.
              </p>
	      <p>This year the dinner is sponsored by <a href="https://www.janestreet.com/">Jane Street</a> and will take place at <a href="http://www.brovarnia.pl/">Brovarnia Gdansk</a>.
	    </div>
	  </div>
	</div>

	<div class="col-sm-12 mt-3">
	  <div class="card">
	    <a name="gettingaround" href="#gettingaround"></a>
	    <h5 class="card-header">Getting Around</h5>
	    <div class="card-body">
	      <p class="card-text">
		We'll provide a guide on getting to and from the conference venue when we can.
              </p>
	      <p class="card-text">
		Gdansk has an <a href="https://en.wikipedia.org/wiki/Gda%C5%84sk_Lech_Wa%C5%82%C4%99sa_Airport" target="_blank">international airport</a> and is served by by both major and low-cost airlines, but usefully is a hub for both <a href="https://www.ryanair.com/sr/en/plan-trip/destinations/flights-to-gdansk" target="_blank">Ryanair</a> and <a href="https://wizzair.com/en-gb/flights/flights-to-gdansk" target="_blank">Wizzair</a>, making it a very affordable city to fly to from most of Europe.
              </p>
	      <p class="card-text">
		There is a rail line from the aiport into the city which should make transferring from the aiport to accommodation pretty easy. There are further details on this on the <a href="https://wikitravel.org/en/Gda%C5%84sk#Get_in" target="_blank">Wikitravel</a> page for Gdansk, from which most of this information is cribbed.
              </p>
	      <p class="card-text">
		Gdansk is also very accessible by rail from all of Europe
              </p>
              <h5>Accommodation</h5>
	      <p class="card-text">
		Below are some accommodation options for the conference.
              </p>
	      <h6>Focus Hotel</h6>
	      <p class="card-text">
		The Focus Hotel close to the Gdansk University of Technology
            (a <a href="https://www.google.com/maps/dir/Focus+Hotel+Premium+Gda%C5%84sk,+Nad+Stawem,+Gda%C5%84sk,+Poland/Gda%C5%84sk+University+of+Technology,+Gabriela+Narutowicza+11%2F12,+80-233+Gda%C5%84sk,+Poland/@54.3777406,18.6018538,15z/data=!3m1!4b1!4m14!4m13!1m5!1m1!1s0x46fd74c06d9441b7:0xf249873b374e3df0!2m2!1d18.6046961!2d54.383439!1m5!1m1!1s0x46fd74905b613ac3:0x7d834113ccd9a883!2m2!1d18.6163277!2d54.3716751!3e2" target="_blank">25 minute walk to the conference</a>)
		has an offer of a special rate for ORConf visitors this year:
	      </p>
	      <ul>
		<li>To obtain the offer, go to <a href="http://www.focushotels.pl/wydarzenia,165.html" target="_blank">http://www.focushotels.pl/wydarzenia,165.html</a>, and click on the "<strong>Rezerwuj</strong>" button next to the ORConf logo.</li>
		<li>Once you see the date selection popup, click on "<strong>Switch to English</strong>" at the top which will make things easier for non-Polish speakers.</li>
		<li>Next, and crucially, you'll see a link reading "<strong>Enter Code</strong>" at the top of the window which should now say "Plan your stay". Click on "Enter Code" and enter <strong>ORCONF2018</strong>.</li>
		<li>You will then see the dates are limited to the dates surrounding ORConf.</li>
	      </ul>
	      <h6>Hotels.com</h6>
	      <p class="card-text">
		There are <a href="https://www.hotels.com/search.do?resolved-location=CITY%3A1028414%3AUNKNOWN%3AUNKNOWN&destination-id=1028414&q-destination=Gdansk,%20Poland&q-check-in=2018-09-21&q-check-out=2018-09-23&q-rooms=1&q-room-0-adults=1&q-room-0-children=0" target="_blank">numerous options on Hotels.com</a>
		including <a href="https://www.hotels.com/ho340719/?q-check-out=2018-09-23&FPQ=2&q-check-in=2018-09-21&WOE=7&WOD=5&q-room-0-children=0&tab=description&JHR=2&q-room-0-adults=1&YGF=14&MGT=2&ZSX=0&SYE=3" target="_blank">Hotel Impresja</a>
		which appears to be about as far from the conference venue as Focus.
              </p>
	      <p class="card-text">
		There is a <a href="https://www.google.com/maps/place/gda%C5%84sk+University+of+Technology/@54.3740325,18.6253874,16.08z/data=!4m5!3m4!1s0x46fd749eb7d370dd:0x99f979cdf1c1cba9!8m2!3d54.3743873!4d18.6268432" target="_blank">train station for the University (Gdansk Politechnika)</a> which should mean that anyone staying closer to town within reach of a train station should be able to access the venue relatively easily without a taxi.
              </p>
	      <p class="card-text">
		Trains from Gdansk Central Station (Gdansk Glowny) run about every 10 minutes, taking 5 minutes, until about 10PM at night. So hotels near there would likely be fine as well.
              </p>
	    </div>
	  </div>
	</div>

	<div class="col-sm-12 mt-3">
	  <div class="card">
	    <a name="presentations" href="#presentations"></a>
	    <h5 class="card-header">Presentations</h5>
	    <div class="card-body">
	      <p class="card-text">
	      <ul>
		<li><a href="#wdriscv">RISC-V CPU Project in Western Digital</a> by Zvonimir Z. Bandic</li>
		<li><a href="#verilator4">Verilator 4.0 - Open Simulation Goes Multithreaded</a> by Wilson Snyder</li>
		<li><a href="#symbioticeda">The nextpnr FOSS FPGA place-and-route tool</a> by Clifford Wolf</li>
		<li><a href="#symbiflow">An update on SymbiFlow - a multiplatform FPGA project</a> by Tim 'mithro' Ansell</li>
		<li><a href="#xilinx7">Unpacking Xilinx 7-Series Bitstreams</a> by Rick Altherr</li>
		<li><a href="#orupdate">OpenRISC Update</a> by Stafford Horne</li>
		<li><a href="#pulp">PULP project update</a> by Davide Rossi</li>
		<li><a href="#rocketlessons">Lessons learned customising the Rocket RISC-V core</a> by Julius Baxter</li>
		<li><a href="#spinalhdl">SpinalHDL : Software generated hardware</a> by Charles Papon</li>
		<li><a href="#python">Python as a language for testing and code generation</a> by Ben Reynwar</li>
		<li><a href="#openriscwifi">OpenRISC hardware bootloader over WiFi</a> by Germán Cano Quiveu</li>
		<li><a href="#opensocdebug">Look inside your SoC with Open SoC Debug</a> by Philipp Wagner</li>
		<li><a href="#librecores">Find better cores with LibreCores</a> by Philipp Wagner</li>
		<li><a href="#zipcpu">Lessons learned while formally verifying the ZipCPU</a> by Dan Gisselquist</li>
		<li><a href="#retarget">Retargeting a legacy ISA CPU core to the RISC-V architecture</a> by Krzysztof Marcinek</li>
		<li><a href="#clash">Clash: Haskell as an HDL</a> by Martijn Bastiaan</li>
		<li><a href="#trellis">Project Trellis: enabling open source tools for the Lattice ECP5 FPGA</a> by David Shah</li>
		<li><a href="#riscvrenode">RISC-V & Renode: towards software-driven development</a> by Michael Gielda</li>
		<li><a href="#cocotbintro">Another Introduction to Cocotb</a> by Luke Darnell</li>
		<li><a href="#cocotbverification">Cocotb as a comprehensive verification platform</a> by Marek Cieplucha</li>
		<li><a href="#cocotbupdate">Cocotb update</a> by Chris Higgs and Stu Hodgson</li>
		<li><a href="#riscvupdate">RISC-V ecosystem update</a> by Michael Gielda</li>
		<li><a href="#riscvopenocd">Multicore Debug Support for RISC-V in OpenOCD: Status Update</a> by Jeremy Bennett, Craig Blackmore, Andrew Burgess</li>
		<li><a href="#litedram">LiteDRAM vs MIG - a Viable Alternative</a> by John Sully</li>
		<li><a href="#libresilicon">Get into your own free LibreSilicon</a> by Hagen Sankowski</li>
		<li><a href="#pulpino">Challenges and opportunities of open source licensed HW</a> by Frank K. Gürkaynak</li>
		<li><a href="#pyha">Pyha: Python overlay for OOP-VHDL</a> by Gaspar Karm</li>
		<li><a href="#docker">Dockerizing your simulation/development environment</a> by Gaspar Karm</li>
		<li><a href="#chisel">Raising the level of abstraction in digital design with Chisel3 and FIRRTL</a> by Jack Koenig</li>
		<li><a href="#warpv">Formal Verification of WARP-V, a TL-Verilog RISC-V Core Generator</a> by Ákos Hadnagy and Steve Hoover</li>
		<li><a href="#osvvm">Open Source VHDL Verification Methodology (OSVVM):  Methodology, Library, and Models</a> by Jim Lewis</li>
                <li><a href="#syntacore">Practical aspects of using the Open Source SCR1 core</a> by Ekaterina Berezina</li>
		<!-- <li><a href=""></a> by </li> -->
	      </ul>

	      <hr/>

          <h4>
            <a name="wdriscv" href="#wdriscv"></a>RISC-V CPU Project in Western Digital</h4>
              <p>
		RISC-V CPU Project in Western Digital: from embedded cores for SSD Flash controllers to vision of datacenter processors with open memory and accelerator interfaces.
              </p>
	      <p>
		The <a href="https://riscv.org">RISC-V</a> Instruction Set Architecture has established itself as key driver of
		open source hardware projects across wide gamut of applications, such as the Internet of Things (IoT) segment,
		microcontrollers for a variety of traditional embedded applications, and applications requiring capability for
		low power operation of inference engines based on artificial neural networks.
	      </p>
	      <p>
		In <a href="https://www.wdc.com/" target="_blank">Western Digital</a>, we have developed super-scalar (2-way)
		9-stage pipeline mostly in-order, open-source core ECHX1, initially targeting in-house embedded Storage System on Chip
		applications. In this presentation, we plan to present some of the architectural details of the core, and challenges
		in the implementations, as well as discuss application of the core for the Flash controller. Additionally, we will
		explain the vision for expansion of RISC-V cores into datacenter and enterprise market.
	      </p>
	      <p>
		We will also discuss open interfaces for persistent memories, such as JEDEC-standardized NVDIMM-P
		(Non-volatile dual inline memory module for persistent memories). We will also introduce exporting
		open cache-coherence protocols (such as Tilelink) over ubiquitous fabrics such as Ethernet.
		We plan to discuss details of the MPF4brik – memory protocol fabrik, which exposes Tilelink on
		the Ethernet, and allows smart switching using P4-based programmable networking. We are envisioning
		low-cost SMP (symmetric multiprocessing) architectures based on open standards, which will enable
		hyperconvergence of processing and memory in the future datacenter, and introduce new concepts, such as
		memory appliances.
	      </p>
          <h6>Presenter: <a href="https://www.linkedin.com/in/zvonimirbandic/" target="_blank">Dr. Zvonimir Z. Bandic</a></h6>
              <p>
		Zvonimir Z. Bandić is the Research Staff
		Member and Senior Director of Next Generation Platform Technologies Department
		in a Western Digital Corporation in San Jose, California. He received his BS in electrical engineering in 1994
		from the University of Belgrade, Yugoslavia, and his MS (1995) and PhD (1999) in applied physics from Caltech,
		Pasadena, in the field of novel electronic devices based on wide bandgap semiconductors. He is currently focusing
		on emerging Non-Volatile Memories (PCM, ReRAM, MRAM) applications for data center distributed computing, including
		RISC-V based CPU technologies, in-memory compute, RDMA networking, and machine learning hardware acceleration.
		He has been awarded over 50 patents and has published over 50 peer-reviewed papers.  Zvonimir is a member of the
		Board of Directors of RISC-V, OpenCAPI and Rapid-IO standards organizations.
              </p>

	      <h4>
		<a name="verilator4" href="#verilator4"></a>Verilator 4.0 - Open Simulation Goes Multithreaded</h4>
              <p>
		The primary author of <a href="https://www.veripool.org/projects/verilator/wiki/Intro" target="_blank">Verilator</a>, the open source high-speed Verilog simulator, announces fresh for this meeting Verilator 4.0
		with multithreading, and how you can get your designs' the fast(est), free simulation.
              </p>
              <h6>Presenter: <a name="wsnyder" href="#wsnyder"><span class="octicon octicon-link"></span>
		</a><a href="https://www.veripool.org/users/3" target="_blank">Wilson Snyder</a></h6>
              <p>
		Wilson is one of the primary authors of <a href="https://www.veripool.org/projects/verilator/wiki/Intro" target="_blank">Verilator</a>
		and maintains <a href="https://www.veripool.org/" target="_blank">Veripool.org</a>.
              </p>

	      <h4>
		<a name="symbioticeda" href="#symbioticeda"></a>The nextpnr FOSS FPGA place-and-route tool</h4>
              <p>
		<a href="https://github.com/SymbiFlow/nextpnr" target="_blank">nextpnr</a> is a retargetable FOSS FPGA
		place-and-route tool that is replacing arachne-pnr as place-and-route
		tool in the <a href="http://www.clifford.at/icestorm/" target="_blank">IceStorm</a> open source
		<a href="http://www.latticesemi.com/Products/FPGAandCPLD/iCE40" target="_blank">iCE40</a> flow.
		It is retargetable, meaning it can be ported to other FPGA
		architectures easily, uses timing-driven algorithms, provides a python scripting API, supports complex
		placement and floorplanning constraints, and has a nice GUI. Python and GUI support are optional, which
		may be useful when deploying nextpnr on an embedded platform.
	      </p>
	      <p>
		This presentation covers nextpnr from a user perspective, but also gives a few pointers for
		how to port nextpnr to new FPGA architectures.
              </p>
              <h6>Presenter: <a href="https://twitter.com/oe1cxw" target="_blank">Clifford Wolf</a></h6>
              <p>
		<a href="http://www.clifford.at/" target="_blank">Clifford</a> is the lead engineer of the nextpnr project.
		He is also is the author of
		<a href="https://github.com/cliffordwolf/riscv-formal" target="_blank">riscv-formal</a>,
		<a href="http://www.clifford.at/yosys/documentation.html" target="_blank">Yosys</a>, and
		<a href="http://symbiyosys.readthedocs.io/en/latest/" target="_blank">SymbiYosys</a>.
              </p>

              <h4>
		<a name="symbiflow" href="#symbiflow"></a>An update on SymbiFlow - a multiplatform FPGA project</h4>
              <p>
		<a href="https://github.com/SymbiFlow" target="_blank">SymbiFlow</a> aims to be the "gcc of FPGAs",
		a fully open source project which supports multiple
		FPGAs from many different manufactures. It is currently targeting the Lattice iCE40, Lattice ECP5
		and <a href="https://github.com/SymbiFlow/prjxray" target="_blank">Xilinx 7 series</a> FPGAs.
              </p>
              <p>
		This presentation will give you an update on the current status of the project. What currently works,
		the future roadmap and how you can help with the project.
              </p>
              <h6>Presenter: <a href="https://twitter.com/mithro" target="_blank">Tim 'mithro' Ansell</a></h6>
              <p>
		Tim is the founder of <a href="https://github.com/timvideos" target="_blank">TimVideos</a> and is currently
		heavily involved with the development of the SymbiFlow project.
              </p>

              <h4>
		<a name="xilinx7" href="#xilinx7"></a>Unpacking Xilinx 7-Series Bitstreams</h4>
              <p>
		<a href="https://github.com/SymbiFlow/prjxray" target="_blank">Project X-Ray</a> follows in the footsteps of
		<a href="http://www.clifford.at/icestorm/" target="_blank">Project Icestorm</a> by documenting the low-level
		details of Xilinx 7-Series FPGAs. This family of devices is considerably more featureful and, correspondingly,
		more complicated than previously documented families. Through perseverance and a little luck, enough has been
		learned to configure logic cells and rewrite bitstreams.
	      </p>
	      <p>
		This talk will cover what is known about the bitstream format, programming process, device architecture,
		and the current state of tools and their capabilities.
              </p>
              <h6>Presenter: <a href="https://twitter.com/kc8apf" target="_blank">Rick Altherr</a></h6>
              <p>
		Rick is a software engineer with experience ranging from ASIC debugging to UX. Before leaving Google, he led
		teams in the development of computing equipment for Google's data centers and worked across the computing
		industry to found OpenBMC, an open-source firmware stack for server management, under the Linux Foundation.
		Outside his day job, Rick develops <a href="https://github.com/gaffe-logic/gaffe" target="_blank">Gaffe</a>,
		an experimental framework for rapidly building tools for logic design, and designs electronics for race car
		engine control and tuning.
              </p>

              <h4>
		<a name="orupdate" href="#orupdate"></a>OpenRISC Update</h4>
              <p>
		Since the last <a href="https://orconf.org/2016/" target="_blank">ORConf</a> I attended
		I have made lots of progress on getting the <a href="http://openrisc.io/"
							       target="_blank">OpenRISC</a> toolchain and Linux support in shape and upstreamed.  I
		will talk about recent developments and what is on the roadmap for OpenRISC.

              </p>
              <h6>Presenter: <a href="https://twitter.com/stffrdhrn" target="_blank">Stafford Horne</a></h6>
              <p>
		<a href="http://stffrdhrn.github.io" target="_blank">Stafford</a> has been involved
		in Open Source since his university days in the early 2000s.  Since 2015 he's been
		heavily involved in Open Source Hardware (FOSSi). He is now
		the <a href="https://www.phoronix.com/scan.php?page=news_item&px=Linux-4.10-OpenRISC"
		       target="_blank">primary maintainer for the OpenRISC Linux kernel</a>, binutils, gdb and
		gcc ports.

              </p>

          <h4>
            <a name="pulp" href="#pulp"></a>PULP project update</h4>
          <p>
            <a href="https://www.pulp-platform.org/" target="_blank">PULP</a> is a RISC-V based multi-core computing
            platform targeting the requirements of a growing number of end-node Internet of Things (IoT) applications.
            PULP hardware and software are open-source with the goal of supporting and boosting an innovation ecosystem
            focusing on ULP computing for the IoT.
          </p>
          <p>
            In this talk the  ORConf community will be updated on the recent developements in the PULP project including
            releases, demos, application boards, tools.
          </p>
          <h6>Presenter: <a href="https://www.linkedin.com/in/davide-rossi-23003423/" target="_blank">Davide Rossi</a></h6>
          <p>
            Davide Rossi is an assistant professor
            at the department of Electronic and Information Engineering
            “Guglielmo Marconi” at the University of Bologna. His research interests focus on energy efficient digital
            architectures in the domain of heterogeneous and reconfigurable multi and many-core systems on a chip. This
            includes architectures, design implementation strategies, and runtime support to address performance,
            energy efficiency, and reliability issues of both high end embedded platforms and ultra-low-power computing
            platforms targeting the IoT domain.
          </p>

          <h4>
            <a name="rocketlessons" href="#rocketlessons"></a>Lessons learned customising the Rocket RISC-V core</h4>
          <p>
            This presentation will cover <a href="https://www.morsemicro.com/">Morse Micro</a>'s adaptation of the
            Berkeley/SiFive <a href="https://github.com/freechipsproject/rocket-chip" target="_blank">Rocket chip
              generator</a> to
            suit their needs developing single-chip 802.11ah solutions. We will discuss the pros and cons of Chisel,
            Rocket's architecture, and aspects of our work in taking the Rocket project and implementing
            multiple deeply-embedded-class micro-controllers.
          </p>
          <h6>Presenter: <a href="http://juliusbaxter.net" target="_blank">Julius Baxter</a></h6>
          <p>
            Julius is an engineer at <a href="https://www.morsemicro.com/">Morse Micro</a>, previously of Broadcom and
            Qualcomm where he worked as a digital design engineer developing mixed signal wireless ASICs.
            He was a contributor to the <a href="https://openrisc.io" target="_blank">OpenRISC project</a>
            around 2008-2013, and is a founding director of the
            <a href="https://fossi-foundation.org/" target="_blank">FOSSi Foundation</a>.
          </p>

          <h4>
            <a name="spinalhdl" href="#spinalhdl"></a>SpinalHDL : Software generated hardware</h4>
          <p>
            <a href="https://github.com/SpinalHDL/SpinalHDL" target="_blank">SpinalHDL</a> is a Scala based internal DSL which allow
            describing and generating synthesizable VHDL/Verilog netlist.
          </p>
          <p>
            The abstraction level of the hardware description API is close to VHDL/Verilog, but by mixing it with the general purpose
            programming capabilities of Scala, it offer many unconventional and powerful hardware description capabilities, which are the
            subject of this talk.
          </p>
          <h6>Presenter: <a href="https://www.linkedin.com/in/charles-papon-9645476b/" target="_blank">Charles Papon</a></h6>
          <p>
            Bored of the hardware description languages weaknesses, I initiated the SpinalHDL project 3 years ago and currently
            I'm working 60% of my time as independent on the development of SpinalHDL and VexRiscv.
          </p>

          <h4>
            <a name="python" href="#python"></a>Python as a language for testing and code generation</h4>
          <p>
            We use Python heavily both for both code generation
            (<a href="https://github.com/olofk/fusesoc" target="_blank">FuseSoC</a> + FuseSoC generators), and for testing
            (<a href="https://github.com/VUnit/vunit" target="_blank">VUnit</a>,
            <a href="https://github.com/benreynwar/slvcodec" target="_blank">slvcodec</a>,
            <a href="https://github.com/benreynwar/axilent" target="_blank">axilent</a>,
            <a href="https://github.com/benreynwar/pyvivado" target="_blank">pyvivado</a>).
            I'll describe our setup and briefly introduce the open-source packages that we've created to help our workflow.
          </p>
          <h6>Presenter: <a href="http://www.reynwar.net/ben/" target="_blank">Ben Reynwar</a></h6>
          <p>
            Ben has working as a RTL Engineer for the last 4 years at Codelucida in Tucson, AZ.
            Prior to that he spent time working on web development, software-defined radio,
            stay-at-home-parenting, molecular dynamics simulations, and polymer physics.
            The projects he mention are all packages created outside of work hours to help his work.
          </p>
          <p>
            <a href="https://github.com/benreynwar/fusesoc_generators" target="_blank">fusesoc_generators</a> - For generating code using fusesoc where the generating functions have access to the generic parameters of the module.
          </p>
          <p>
            <a href="https://github.com/benreynwar/slvcodec" target="_blank">slvcodec</a> - Use python to create input stimulus for testing, and check simulation output.  Automate creation of test benches and functions to convert to and from std_logic_vector.
          </p>
          <p>
            <a href="https://github.com/benreynwar/axilent" target="_blank">axilent</a> - Write python tests for DUT with Axi4Lite interfaces, and run the test against a simulation or against the FPGA.
          </p>

          <h4>
            <a name="openriscwifi" href="#openriscwifi"></a>OpenRISC hardware bootloader over WiFi</h4>
          <p>
            Software initialization for System-On-Chip designsis essential and it must be optimal,
            fast and flexible furtherbe able to manage future updates in a proper way. This
            work presents a hardware bootloader for the <a href="https://openrisc.io"
            target="_blank">OpenRISC</a> processor where processor code is sent from a central code
            repository server and received through an ESP8266 WiFi module. A custom hardware module
            loads the code directly into system’s memory before booting the processor. This approach
            allows maximum wireless reconfiguration flexibility for a large number of distributed
            embedded systems, as needed by the IoT and related technologies.
          </p>
          <h6>Presenter: Germán Cano Quiveu</h6>
          <p>
            Germán is a PhD student at the
            University of Seville's <a href="http://www.us.es/eng/centres/departments/departamento_I0A2" target="_blank">
              Department of Electronic Technology</a>.
          </p>

          <h4>
            <a name="opensocdebug" href="#opensocdebug"></a>Look inside your SoC with Open SoC Debug</h4>
          <p>
            <a href="https://opensocdebug.org/" target="_blank">Open SoC Debug</a> (OSD) is a complete solution
            for adding debug and trace to a SoC design. It consists of a solid specification, a software and a
            hardware implementation and supports tracing of CPU cores (RISC-V and OpenRISC currently), memory access
            (to load your software into the chip), UART emulation, and much more.
          </p>
          <p>
            Over the last year much effort has been put into the specification and the implementation.
            New concepts (such as subnets) have been introduced, the software implementation has been fully
            rewritten and is now more robust than ever, and the hardware has gained significant test coverage
            (and bug fixing). In addition, run-control debugging is being worked on as part of Google Summer of Code.
          </p>
          <p>
            This talk gives a quick overview over the Open SoC Debug architecture, and then dives into what changed
            over the last year.
          </p>

          <h6>Presenter: <a href="https://www.philipp-wagner.com/" target="_blank">Philipp Wagner</a></h6>
          <p>
            For as long as he could type, Philipp has been interested in software development. Being a real
            'full stack' developer, his interests range from hardware design to web development. Making
            things easier to understand is a recurrent theme in his work. As developer of the
            <a href="https://librecores.org" target="_blank">LibreCores</a>
            web site, he works on making digital hardware projects more discoverable. And by adding debug
            and trace support to SoCs, software development becomes easier on these devices.
          </p>

          <h4>
            <a name="librecores" href="#librecores"></a>Find better cores with LibreCores</h4>
          <p>
            <a href="https://librecores.org" target="_blank">LibreCores</a> helps hardware developers find
            the pieces of code to build their project on. Within
            the last year finding a suitable "IP Cores" (or LibreCores, as we like to call them) has
            gotten even easier and faster. With the introduction of the new search and categorization features
            to LibreCores developers can easily browse through similar cores, filter them and ultimately get
            their project done faster.
          </p>
          <h6>Presenter: <a href="#pw">Philipp Wagner</a></h6>
          <p>
          </p>

          <h4>
            <a name="zipcpu" href="#zipcpu"></a>Lessons learned while formally verifying the ZipCPU</h4>
          <p>
            The <a href="http://zipcpu.com/" target="_blank">ZipCPU</a> is a three-year old CPU and ISA designed for
            low logic FPGA's.  One of the challenges
            of any CPU design, to include the ZipCPU, is coming up with a sufficiently robust test suite to exercise
            all of the possible logic flows within the CPU.  While formal methods can be used for this task, they are
            traditionally viewed as too computationally expensive to formally verify something as complex as a CPU.
          </p>
          <p>
            Contrary to this view, the ZipCPU has now been formally verified
            using <a href="http://symbiyosys.readthedocs.io/en/latest/"
            target="_blank">SymbiYosys</a>. As a result, many bugs have been found and fixed--bugs
            not found previously using canned test cases.  Not only that, it has also become easier
            to modify the CPU as necessary to achieve lower logic utilization, knowing that the
            formal solver will find any bugs in the updated implementations.
          </p>
          <h6>Presenter: Dan Gisselquist</h6>
          <p>
            Dr. Gisselquist is the owner of Gisselquist Technology, LLC, a services based microbusiness focused
            on providing superior computer engineering and signal processing services to our customers.
            Dr. Gisselquist has an M.D. in Computer Engineering and a Ph.D. in Electrical Engineering both from
            the U.S. Air Force Institute of Technology.  His current work is focused on the ZipCPU, the environment,
            tool-suite, and peripherals necessary to support both it and any customer applications.  He is also
            known for the <a href="http://zipcpu.com/" target="_blank">ZipCPU blog</a>, and has recently taken up
            training others in formal methods.
          </p>

          <h4>
            <a name="retarget" href="#retarget"></a>Retargeting a legacy ISA CPU core to the RISC-V architecture</h4>
          <p>
            The presentation will briefly describe the process of retargeting the proprietary 6-stage
            legacy ISA CPU core to RISC-V architecture. Two BSc students were assigned for their
            three-month
            apprenticeship at <a href="http://chipcraft-ic.com/"target="_blank">ChipCraft</a> and
            successfully evaluated feasibility and implemented most of User-Level ISA and partly
            Privileged Architecture specification. Their work will be further continued to achieve
            full RISC-V compliance. Our future plans are to develop a low-power single stage RISC-V
            twin core and release it to the open-source community under a GPL license.
          </p>
          <h6>Presenter: <a href="https://www.linkedin.com/in/krzysztof-marcinek-8a459522/"
            target="_blank">Krzysztof Marcinek</a></h6>
          <p>
            Krzysztof is an Assistant Professor at
            <a href="https://www.pw.edu.pl/engpw" target="_blank">Warsaw University of
              Technology</a> and co-founder of WUT spin-off ChipCraft Sp z o.o.
          </p>
          <p>
            <a href="http://chipcraft-ic.com/"target="_blank">ChipCraft</a> is a Poland-based
            fabless semiconductor private company focused on providing custom world class
            System-on-Chip solutions for precise positioning and Telehealth/Telemedicine wearables
            markets. The company operations involve also design services in the field of analog,
            digital, mixed-signal, RF and both analog and digital backend services.
          </p>
          <p>
            At ChipCraft and WUT Krzysztof is leading a digital research and design team focused on
            processor architectures, microarchitectures and instruction set extensions.
          </p>


          <h4>
            <a name="clash" href="#clash"></a>Clash: Haskell as an HDL</h4>
          <p>
            <a href="http://www.clash-lang.org/" target="_blank">Clash</a> is an effort to build a compiler
            translating Haskell to Verilog and VHDL. It
            supports many of Haskell's incredibly powerful constructs, allowing it to reuse much of
            the existing ecosystem. Clash supports powerful type inference, an interactive REPL,
            simulation on any target supported by GHC, abstract data types, and higher-order
            functions. Many hardware features are supported or under active development, such as
            verilog co-simulation, multiple clock domains, and bidirectional ports.
          </p>
          <p>
            This talk provides provides a quick introduction into hardware design with Clash.
          </p>
          <h6>Presenter: <a href="https://github.com/martijnbastiaan" target="_blank">Martijn Bastiaan</a></h6>
          <p>
            During his bachelor's at the University of Twente, Martijn came to know the creators of
            Clash through his involvement as a TA in the first year's functional programming
            course. Shortly after starting his studies abroad at Danmarks Tekniske Universitet, the
            creators founded QBayLogic; a company developing Clash and providing support for it in
            various forms. Right after graduating he joined the company and has been working there
            for a year. Since then, he's been an active contributor to the Clash compiler.
          </p>

          <h4>
            <a name="trellis" href="#trellis"></a>Project Trellis: enabling open source tools for the Lattice ECP5 FPGA</h4>
          <p>
            <a href="https://github.com/SymbiFlow/prjtrellis" target="_blank">Project Trellis</a>
            documents the bitstream and low-level architecture
            of <a href="http://www.latticesemi.com/Products/FPGAandCPLD/ECP5"
            target="_blank">Lattice ECP5 FPGAs</a>, which combined with
            the <a href="https://github.com/SymbiFlow" target="_blank">SymbiFlow</a> tools enables a
            full open source flow from Verilog source to a bitstream. These FPGAs contain up to 85k
            logic cells and a range of features including DSPs, multi-gigabit transceivers and
            advanced IO functionality; unlocking applications such as networking, software-defined
            radio, high-resolution video, and testing processors powerful enough to run Linux!
          </p>
          <p>
            The documentation includes core features including logic, RAM and IO tiles. Work
            continues on both more advanced features and developing a feature-complete open
            toolchain for the ECP5.
          </p>
          <p>
            This presentation will discuss what approach was taken and what tools had been developed
            to create useful bitstream documentation within the constraints of publicly available
            interfaces; a reflection on what I think worked well and what could have been improved,
            and how to start you on your way to documenting more FPGA architectures for open source
            tools - it’s not as scary as you might think!
          </p>
          <p>
            There will also be a live hardware demonstration of the SymbiFlow open source end-to-end
            flow for the ECP5.
          </p>
          <h6>Presenter: <a href="https://twitter.com/fpga_dave" target="_blank">David Shah</a></h6>
          <p>
            David is an engineer at <a href="https://www.symbioticeda.com/" target="_blank">Symbiotic EDA</a>,
            an open source EDA startup, and a MEng student at Imperial College London; he is passionate about open toolchains for FPGAs.
            His work on Project Trellis began after seeing the combination of the exciting new ECP5 boards being
            developed, and the need for larger FPGAs with open tools to enable a wider range of
            projects and break down misconceptions about the limits of open source.
          </p>
          <p>
            Previously I have worked on projects including documenting the bitstream of the iCE40
            UltraPlus FPGA and adding support to it to the icestorm toolchain.
          </p>

          <h4>
            <a name="riscvrenode" href="#riscvrenode"></a>RISC-V & Renode: towards software-driven development
	  </h4>
          <p>
            The open source <a href="https://renode.io" target="_blank">Renode simulation
            framework</a> was created in order to enable a software-driven approach to embedded
            systems development by making it easy to build simulated but binary-compatible SoCs,
            boards and networks by assembling reusable and object-oriented models. The rapid growth
            of RISC-V has given a new boost to the framework, as open, configurable CPUs have been
            transforming the way ASICs and FPGAs are being perceived, designed and worked
            with. HW/SW co-development and simulation-driven workflows are more natural in an open
            ISA ecosystem, and with the associated rise of open IPs and tooling, the not-so-distant
            future looks very promising.
          </p>
          <h6>Presenter: <a name="mgielda" href="#mgielda"><span class="octicon octicon-link"></span>
            </a><a href="https://www.linkedin.com/in/mgielda/" target="_blank">Michael Gielda</a></h6>
          <p>
            Michael is VP Business Development at
            <a href="https://antmicro.com/" target="_blank">Antmicro</a> with a background in software and AI.
            He is chairing the Marketing Content TG of the <a href="https://riscv.org/" target="_blank">RISC-V
            Foundation</a>, of which Antmicro is a Platinum Founding Member. Michael was involved
            with Renode from the very beginning, working with acquiring users/customers, user
            experience and documentation, defining use cases and workflows.
          </p>

          <h4>
            <a name="cocotbintro" href="#cocotbintro"></a>Another Introduction to Cocotb
	  </h4>
          <p>
	    An introduction and tutorial on using <a href="https://github.com/potentialventures/cocotb" target="_blank">cocotb</a>
	    and Python to verify your Verilog and VHDL designs. This presentation will cover why you should be using cocotb instead of
	    SystemVerilog and UVM, and its growing usage inside Broadcom, plus an accompanying tutorial on github.
          </p>
          <h6>Presenter: <a name="luke" href="#luke"><span class="octicon octicon-link"></span>
            </a><a href="https://twitter.com/luked80" target="_blank">Luke Darnell</a></h6>
          <p>
	    Luke is an ASIC Design Engineer with 14 years experience working in Broadcom's WCC Business designing WLAN and
	    Bluetooth combo chips. He's based in the WLAN ASIC team and has worked on a wide variety of projects including baseband phy
	    implementations, SOC IP integration, ARM-based CPU subsystem design, AXI/AHB/APB backplane designs,
	    block and chip level design verification, radio modeling, silicon implementation, version control
	    and continuous integration.
	  </p>
	  <p>
	    He became interested in cocotb after a less than compelling experience with UVM and Verilog/SystemVerilog in general.
	    He got Broadcom to sponsor a number of new features and bug fixes. He continues to use cocotb on a daily basis and
	    evangelizes its use inside Broadcom.
          </p>

	  <h4>
            <a name="cocotbverification" href="#cocotbverification"></a>Cocotb as a comprehensive verification platform</h4>
          <p>
	    Why is functional verification world dominated by UVM? Are UVM users happy with tools and methodology? Does a
	    digital verification really require a digital IC design background?
	    I will try to address modern verification problems and answer why <a href="https://github.com/potentialventures/cocotb"
										 target="_blank">Cocotb</a>-based approach can
	    be a solid alternative to modern flow. I will explain what are the limitations and how Cocotb can be improved to
	    become a comprehensive functional verification platform. Metric-driven verification extensions to Cocotb will be
	    presented as a step towards this goal.
          </p>
          <h6>Presenter: <a href="https://www.linkedin.com/in/marek-ciep%C5%82ucha-89510646/" target="_blank">Marek Cieplucha</a></h6>
          <p>
	    Marek is an experienced digital IC design engineer and PhD specialized in functional verification and digital
	    signal processing. He's implementing extensions for Cocotb to support coverage and randomization. In TDK, he is
	    pushing Cocotb deployment which is very useful for DSP-related tasks.
          </p>

	  <h4>
            <a name="cocotbupdate" href="#cocotbupdate"></a>Cocotb update</h4>
          <p>
            The <a href="https://github.com/potentialventures/cocotb/" target="_blank">cocotb</a> project founders will
            give us an update on the status of cocotb and what's next.
          </p>
          <h6>Presenters: <a href="https://www.linkedin.com/in/chris-higgs-a1a4a31b/" target="_blank">Chris Higgs</a> and
          <a href="https://www.linkedin.com/in/stuarthodgson/" target="_blank">Stu Hodgson</a></h6>
          <p>
            Chris and Stu have over a decade of experience working with FPGAs in various industries. A software
            background has shaped their approach to RTL design and verification and they now spend their time trying to bridge the
            divide between hardware and software development.
          </p>

	  <h4>
            <a name="riscvupdate" href="#riscvupdate"></a>RISC-V ecosystem update</h4>
          <p>
	    The momentum in the <a href="https://riscv.org" target="_blank">RISC-V</a> ecosystem is incredible, with new
	    implementations, ASIC and FPGA improvements and tools cropping up at an impressive pace. With the first
	    <a href="https://riscv.org/2018/04/risc-v-foundation-and-informa-announce-first-annual-risc-v-summit-in-silicon-valley-and-2018-workshop-schedule/" target="_blank">
	      RISC-V Summit</a> just around the corner, it's good to get an update on what's been happening and
	    what to expect next.
          </p>
          <h6>Presenter: Michael Gielda</h6>
	  <p>
	  </p>

          <h4>
            <a name="riscvopenocd" href="#riscvopenocd"><span class="octicon octicon-link"></span>
            </a>Multicore Debug Support for RISC-V in OpenOCD: Status Update</h4>
          <p>
	    For the past few months, engineers from <a href="https://www.embecosm.com/" target="_blank">Embecosm</a>
	    have been working with SiFive to improve GDB and <a href="http://openocd.org/" target="_blank">OpenOCD</a>
	    support for RISC-V. The objective is to provide a clean, reliable debug experience for both single core
	    and multicore systems. This talk will give an update on progress.
          </p>
          <h6>Presenters: <a href="https://twitter.com/jeremypbennett" target="_blank">Jeremy Bennett</a>, Craig Blackmore, Andrew Burgess</h6>
          <p>
	    Dr Jeremy Bennett is Chief Executive of <a href="https://www.embecosm.com/" target="_blank">Embecosm</a>
	    and specializes in processor modeling and debug interfaces.
	  </p>
	  <p>
	    Andrew Burgess leads Embecosm's GNU tool chain work and is co-maintainer of GDB for RISC-V.
	  </p>
	  <p>
	    Craig Blackmore has recently joined Embecosm following his PhD research on machine learning and
	    inductive logic programming for compiler optimization.
          </p>

          <h4>
            <a name="litedram" href="#litedram"></a>LiteDRAM vs MIG - a Viable Alternative</h4>
          <p>
	    Quick analysis of the performance, area, and power of the <a href="https://github.com/enjoy-digital/litedram"
									 target="_blank">LiteDRAM</a> open
	    source DDR3 controller vs MIG.
          </p>
          <h6>Presenter: <a href="https://www.linkedin.com/in/jdsully/" target="_blank">John Sully</a></h6>
          <p>
	    John has been working on improving random access performance of LiteDRAM over the last few months. The design at the
	    point now where it is superior to MIG in many cases.
          </p>

          <h4>
            <a name="libresilicon" href="#libresilicon"></a>Get into your own free <a href="http://libresilicon.com/" target="_blank">LibreSilicon</a></h4>
          <p>
	    We would like to introduce our Libre Silicon project, who we are, what we are doing and where we are now.
	    While a lot of projects are currently developing their own processors, mostly as open source in Verilog,
	    VHDL or even Chisel, we miss the free process afterwards to manufacture this chips.
	  </p>
	  <p>
	    The manufacturing is proprietary and has vendor lock-ins with triple NDAs - one for the
	    ""process development kit"" (PDK) , the technology itself; - one for the Standard Cell Library you can use
	    to synthesis your RTL; - and even another one for the details of all purchase commitments.
	  </p>
	  <p>
	    Our purpose is a free and open, community based silicon manufacturing process
	    (<a href="https://github.com/libresilicon/process" target="_blank">GitHub link</a>) without
	    any NDAs, a Standard Cell Library (<a href="https://github.com/chipforge/StdCellLib" blank="_blank">GitHub link</a>)
	      not only for that process as well as the a suitable, refurbished, new-written open source tool chain
	      (<a href="https://github.com/leviathanch/qtflow" target="_blank">qtflow</a>).
	  </p>
	  <p>
	    During the last couple of month we already developed a first 1um process and are now close to manufacturing
	    a first test waver (<a href="https://github.com/chipforge/PearlRiver" target="_blank">GitHub link</a>). Well,
	    1um does not sounds very ambitious, but this process node is still quite well documented in textbooks,
	    robust and 5 Volt-tolerant. Once we got this, the machinery park in the clean room allows us to shrink down to 500nm.
          </p>
          <h6>Presenter: <a href="https://www.linkedin.com/in/hagen-sankowski-14300910/" target="_blank">Hagen Sankowski</a></h6>
          <p>
	    Hagen has been an Open Source enthusiast, freelancer, chip designer since two decades.
          </p>

          <h4>
            <a name="pulpino" href="#pulpino"></a>Challenges and opportunities of open source licensed HW</h4>
              <p>
		ETH Zurich and University of Bologna have been working
		for the past five years on the PULP project which has
		resulted in various 32 and 64 bit processing platforms
		released under a permissive Solderpad license. In this
		talk, we reflect on both challenges and opportunities
		we have experienced when dealing with industrial
		partners for both ASIC and FPGA design flow.
              </p>
          <h6>Presenter: <a href="https://iis-people.ee.ethz.ch/~kgf/" target="_blank">Frank K. Gürkaynak</a></h6>
              <p>
		Frank is part of the PULP team from ETH Zurich. He likes to talk,
		sometimes too much.
              </p>


	      <h4>
                <a name="pyha" href="#pyha"></a>Pyha: Python overlay for OOP-VHDL</h4>
              <p>
		~20 years ago Jiri Gaisler released <a href="https://www.gaisler.com/doc/vhdl2proc.pdf"
						       target="_blank">a paper called 'A Structured VHDL Design Method'</a> -
		which advocates the use of records for storing registers and the use of high-level functions to perform
		operations on these records. Some years ago I came across this paper and recognized this pattern as
		object-oriented programming (OOP), which spawned the following question:
	      </p>
	      <p>
		Could some higher level OOP language, say Python, be ~directly converted into OOP-VHDL for
		synthesis? Answer to this question has materialized as <a href="https://github.com/gasparka/pyha" target="_blank">Pyha</a>
		, with some additional features:
		<ul>
		<li>Cycle-accurate and fast simulator</li>
		<li>Debuggable in Python – very useful as Python and VHDL sources are highly correlated</li>
		<li>Simple testing framework by pairing pytest and cocotb</li>
		</ul>
              </p>
              <h6>Presenter: <a href="https://github.com/gasparka" target="_blank">Gaspar Karm</a></h6>
              <p>
		<a href="https://github.com/gasparka" target="_blank">Gaspar</a> is the author of Pyha. His interests
		include Python, VHDL, SDR and comm-cores.
              </p>

          <h4><a name="docker" href="#docker"></a>Dockerizing your simulation/development environment</h4>
              <p>
		Docker is like a virtual-machine without the speed regression. Install your stuff once and use
		the resulting image on Linux and CI environments. I’ll demo the dockerization of following components:
		<ol>
		<li>GHDL</li>
		<li>Cocotb</li>
		<li>Intel Quartus (size minimized)</li>
		<li>Compiled ‘Intel/Altera’ libraries for netlist simulation"</li>
		</ol>
              </p>
          <h6>Presenter: <a href="https://github.com/gasparka" target="_blank">Gaspar Karm</a></h6>
              <p>
	      </p>

          <h4><a name="chisel" href="#chisel"></a>Raising the level of abstraction in digital design with Chisel3 and FIRRTL</h4>
              <p>
		<a href="https://chisel.eecs.berkeley.edu/" target="_blank">Chisel HDL</a> was created to make hardware designers
		more productive. As a DSL embedded in Scala, it provides designers the full power of functional and objected oriented
		programming. This has enabled designers to raise the level abstraction and thereby construct powerful, parameterized
		generators for digital designs.
	      </p>
	      <p>
		Chisel was an important step forward, but it is only one piece of the larger puzzle. From using
		<a href="https://github.com/freechipsproject/firrtl" target="_blank">FIRRTL</a> to decouple design from
		implementation-specific information, to powerful parameterization with Diplomacy, this talk is about pushing the
		envelope of digital design.
	      </p>
          <h6>Presenter: <a href="https://bar.eecs.berkeley.edu/people/koenig_jack.html" target="_blank">Jack Koenig</a></h6>
              <p>
		Jack became involved in the Chisel project as a graduate student at UC Berkeley. He is now a software
                engineer at <a href="https://www.sifive.com/" target="_blank">SiFive</a> and a maintainer of the
                <a href="https://github.com/freechipsproject/chisel3" target="_blank">Chisel3</a>
                and <a href="https://github.com/freechipsproject/firrtl" target="_blank">FIRRTL</a> projects. His interests
                include hardware design, simulation, and programming languages.
              </p>

          <h4> <a name="warpv" href="#warpv"></a>Formal Verification of WARP-V, a TL-Verilog RISC-V Core Generator</h4>
              <p>
		The presentation will briefly outline the motivation and difficulties behind designing and verifying a flexible,
		easily configurable RISC-V based processor, while showing how is it possible to solve the problems by using
		<a href="http://tl-x.org/" target="_blank">TL-Verilog</a> in design, and also in verification.
	      </p>
	      <p>
		<a href="https://github.com/stevehoover/warp-v" target="_blank">WARP-V</a> is a flexible CPU core generator
		written entirely in TL-Verilog using <a href="http://makerchip.com/" target="_blank">makerchip.com</a>. It supports
		RISC-V and custom ISAs and is currently capable of producing designs ranging from a non-pipelined, slow-clock,
		low-power microcontroller to a high-frequency, seven-stage CPU.
	      </p>
	      <p>
		This talk introduces TL-Verilog and WARP-V and then describes the formal verification of WARP-V using
		<a href="https://github.com/cliffordwolf/riscv-formal" target="_blank">riscv-formal</a>, a formal verification
		framework for RISC-V by Clifford Wolf. Timing-abstraction and transaction-level design are showing significant
		benefits for hardware modeling, but this is the first demonstration of their benefits for verification modeling.
		As evidence of these benefits, the verification of all RISC-V configurations of WARP-V is accomplished in a
		single page of code.
              </p>
          <h6>Presenters: <a href="https://www.linkedin.com/in/akos-hadnagy/" target="_blank">Ákos Hadnagy</a></h6>
              <p>
		Ákos Hadnagy</a> is a master’s student at
		TU Delft. He became involved in the WARP-V project through the Google Summer of Code programme this summer.
		His interest includes heterogenous and reconfigurable computing, FPGA and hardware development.
	      </p>

          <h4> <a name="forum" href="#forum"></a>Open Source silicon community forum</h4>
              <p>
		The Free and Open Source Silicon community is gaining more and more importance and is steadily increasing in size.
		It'll be time to to sit back for a discussion and think about what we think important issues should be addressed
		next to take the community to the next level. The session will consist of a brief panel discussion and engage the
		audience to let us know their thoughts as well.
          </p>
          <h6>Panelists: TBD</h6>
          <p>
          </p>

          <h4>
            <a name="osvvm" href="#osvvm"></a>Open Source VHDL Verification Methodology (OSVVM):  Methodology, Library, and Models</h4>
              <p>
		Verification capability is largely a matter of programming. VHDL is a capable programming language. Like SystemVerilog,
		writing directly in VHDL is tedious and potentially error prone.
	      </p>

	      <a href="http://osvvm.org/" target="_blank">Open Source VHDL Verification Methodology (OSVVM)</a> is a methodology and
	      library that simplifies the creation of structured testbenches that are readable and powerful. OSVVM supports the same
	      capabilities that other verification languages (such as SystemVerilog + UVM) support – from a structured testbench
	      framework using transaction level modeling, to functional coverage and randomized test generation, to scoreboards and
	      FIFOs, to error handling utilities, to synchronization utilities, to memory modeling, and to verification components -
	      All you need is OSVVM.
	      </p>
          <h6>Presenter: <a href="http://www.synthworks.com/bio_jlewis.htm" target="_blank">Jim Lewis</a></h6>
              <p>
		Jim Lewis has 30 plus years of design and
		teaching experience and is well known within the VHDL community. He is the Chair of the IEEE 1076 VHDL Standards
		Working Group.  He is a co-founder of the Open Source VHDL Verification Methodology (OSVVM) and the chief architect
		of the packages and methodology.  He is an expert VHDL trainer for SynthWorks Design Inc.
	      </p>
	      <p>
		In his design practice, he has created designs for print servers, networking, fighter jets, video phones,
		and space craft.
              </p>

	      <h4><a name="syntacore" href="#syntacore"></a>Practical aspects of using the Open Source SCR1 core</h4>
              <p>
                <a href="https://github.com/syntacore/scr1" target="_blank">SCR1</a> is an open-source MCU-class RISC-V core for deeply
                embedded applications and accelerator control, developed and maintained by
                <a href="https://syntacore.com/" target="_blank">Syntacore</a>. It can be configured for both RV32I and RV32E base instruction
                sets and also supports optional M and C extensions. SCR1 has been released under permissive
                <a href="http://solderpad.org/licenses/SHL-0.51" target="_blank">Solderpad Hardware License</a> at the 5th RISC-V Workshop
                and, since then found considerable traction both in the industry and academia. In this session, we provide deep-dive into core
                features and usage scenarios accumulating about a year of experience supporting it. Our presentation is targeted at advanced
                users and provides in-depth information about SCR1 usage and bring-up, its configurable features and implementation cost and
                performance impact.
              </p>
              <h6>Presenter: <a href="https://www.linkedin.com/in/ekaterina-berezina-50235979/" target="_blank">Ekaterina Berezina</a></h6>
              <p>
                Ekaterina Berezina is HW Engineer at Syntacore, where she contributes to the
                <a href="https://syntacore.com/page/products/processor-ip" target="_blank">SCRx core family</a> development in the RTL designer
                role. Ekaterina is one of the SCR1 core developers and maintainers. She received her Master’s degree in Computer Science at
                ITMO University, Saint-Petersburg.                
              </p>

              
	      <!-- <h4> -->
          <!--   <a name="" href="#"></a>title</h4> -->
          <!-- <p> -->
          <!-- </p> -->
          <!-- <h6>Presenter: </h6> -->
          <!-- <p> -->
          <!-- </p> -->

          <!-- End of presentation section -->

	    </div><!-- card-body -->
	  </div><!-- card -->
	</div>
      </div>
      <div class="row">
	<div class="col-sm-12 mt-3 mb-5" style="text-align: center">
	  <footer style="font-size: 80%">(c) 2018, Free and Open Source Silicon Foundation and the presenters</footer>
	</div>
      </div>
    </div><!-- container -->


	    <!-- Optional JavaScript -->
    <!-- jQuery first, then Popper.js, then Bootstrap JS -->
    <script src="https://code.jquery.com/jquery-3.3.1.slim.min.js" integrity="sha384-q8i/X+965DzO0rT7abK41JStQIAqVgRVzpbzo5smXKp4YfRvH+8abtTE1Pi6jizo" crossorigin="anonymous"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/popper.js/1.14.3/umd/popper.min.js" integrity="sha384-ZMP7rVo3mIykV+2+9J3UJ46jBk0WLaUAdn689aCwoqbBJiSnjAK/l8WvCWPIPm49" crossorigin="anonymous"></script>
    <script src="https://stackpath.bootstrapcdn.com/bootstrap/4.1.3/js/bootstrap.min.js" integrity="sha384-ChfqqxuZUCnJSK3+MXmPNIyE6ZbWh2IMqE241rYiqJxyMiZ6OW/JmZQ5stwEULTy" crossorigin="anonymous"></script>
  </body>
</html>
