// Seed: 2632154737
module module_0;
  parameter id_1 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd72,
    parameter id_5 = 32'd36
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  output wire id_6;
  inout wire _id_5;
  output wire id_4;
  inout wire id_3;
  input wire _id_2;
  input wire id_1;
  parameter id_7 = 1;
  parameter id_8 = ~1;
  wire id_9;
  module_0 modCall_1 ();
  wire [id_2 : id_5] id_10;
  wire id_11;
  initial $clog2(22);
  ;
  wire  id_12;
  uwire id_13 = -1;
endmodule
