(set-logic BV)

(synth-fun f ((x (_ BitVec 8)) (y (_ BitVec 8))) (_ BitVec 8)
  ((Start (_ BitVec 8)) (StartBool Bool) (Start_8 (_ BitVec 8)) (Start_7 (_ BitVec 8)) (Start_6 (_ BitVec 8)) (Start_1 (_ BitVec 8)) (Start_2 (_ BitVec 8)) (Start_9 (_ BitVec 8)) (Start_3 (_ BitVec 8)) (Start_4 (_ BitVec 8)) (StartBool_2 Bool) (Start_5 (_ BitVec 8)) (StartBool_1 Bool))
  ((Start (_ BitVec 8) (x #b00000000 y #b10100101 #b00000001 (bvneg Start_1) (bvor Start_1 Start_2) (bvurem Start Start_2) (bvshl Start_3 Start) (ite StartBool_1 Start_2 Start_1)))
   (StartBool Bool (false (not StartBool_1) (and StartBool StartBool_2)))
   (Start_8 (_ BitVec 8) (x (bvmul Start Start_7) (bvudiv Start_3 Start_8) (bvshl Start_3 Start_7)))
   (Start_7 (_ BitVec 8) (#b00000000 (bvand Start_5 Start_4) (bvmul Start_6 Start) (bvudiv Start_5 Start_8) (bvurem Start_4 Start_7) (bvlshr Start_5 Start_1) (ite StartBool Start_6 Start_9)))
   (Start_6 (_ BitVec 8) (#b10100101 (bvneg Start_3) (bvand Start_5 Start_1) (bvor Start_6 Start_6) (bvudiv Start_2 Start_7) (bvshl Start_6 Start_1) (bvlshr Start_6 Start_5)))
   (Start_1 (_ BitVec 8) (#b10100101 #b00000001 (bvnot Start_4) (bvor Start_5 Start_1) (bvmul Start_1 Start_6) (bvudiv Start_3 Start_3) (bvshl Start_6 Start_4) (bvlshr Start_6 Start_4)))
   (Start_2 (_ BitVec 8) (y (bvmul Start Start) (bvurem Start_1 Start_5) (bvshl Start_5 Start_5)))
   (Start_9 (_ BitVec 8) (#b00000001 (bvnot Start_9) (bvand Start_4 Start_6) (bvor Start_5 Start_3) (bvmul Start_8 Start_5) (bvurem Start Start_6) (bvlshr Start_6 Start_3) (ite StartBool_2 Start_9 Start_2)))
   (Start_3 (_ BitVec 8) (#b10100101 (bvnot Start) (bvand Start_1 Start_1) (bvor Start_1 Start_2) (bvadd Start_4 Start_2) (bvshl Start Start_2) (bvlshr Start_4 Start) (ite StartBool_1 Start Start_4)))
   (Start_4 (_ BitVec 8) (#b00000000 (bvudiv Start Start) (bvlshr Start Start_2) (ite StartBool Start_5 Start)))
   (StartBool_2 Bool (true (bvult Start_2 Start_4)))
   (Start_5 (_ BitVec 8) (#b00000000 #b00000001 (bvneg Start_1) (bvand Start_3 Start_1) (bvor Start_5 Start_4) (bvmul Start Start_4) (bvudiv Start_2 Start) (bvurem Start_2 Start_3)))
   (StartBool_1 Bool (true false (not StartBool_2) (bvult Start_2 Start_2)))))

(declare-var x (_ BitVec 8))
(declare-var y (_ BitVec 8))

(constraint (= (f x y) (bvudiv #b00000000 (bvudiv (bvurem y #b10100101) y))))

(check-synth)
