
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//strings_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017f8 <.init>:
  4017f8:	stp	x29, x30, [sp, #-16]!
  4017fc:	mov	x29, sp
  401800:	bl	401ce0 <ferror@plt+0x60>
  401804:	ldp	x29, x30, [sp], #16
  401808:	ret

Disassembly of section .plt:

0000000000401810 <memcpy@plt-0x20>:
  401810:	stp	x16, x30, [sp, #-16]!
  401814:	adrp	x16, 415000 <ferror@plt+0x13380>
  401818:	ldr	x17, [x16, #4088]
  40181c:	add	x16, x16, #0xff8
  401820:	br	x17
  401824:	nop
  401828:	nop
  40182c:	nop

0000000000401830 <memcpy@plt>:
  401830:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401834:	ldr	x17, [x16]
  401838:	add	x16, x16, #0x0
  40183c:	br	x17

0000000000401840 <memmove@plt>:
  401840:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401844:	ldr	x17, [x16, #8]
  401848:	add	x16, x16, #0x8
  40184c:	br	x17

0000000000401850 <mkstemps@plt>:
  401850:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401854:	ldr	x17, [x16, #16]
  401858:	add	x16, x16, #0x10
  40185c:	br	x17

0000000000401860 <strtoul@plt>:
  401860:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401864:	ldr	x17, [x16, #24]
  401868:	add	x16, x16, #0x18
  40186c:	br	x17

0000000000401870 <strlen@plt>:
  401870:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401874:	ldr	x17, [x16, #32]
  401878:	add	x16, x16, #0x20
  40187c:	br	x17

0000000000401880 <fputs@plt>:
  401880:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401884:	ldr	x17, [x16, #40]
  401888:	add	x16, x16, #0x28
  40188c:	br	x17

0000000000401890 <bfd_scan_vma@plt>:
  401890:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401894:	ldr	x17, [x16, #48]
  401898:	add	x16, x16, #0x30
  40189c:	br	x17

00000000004018a0 <exit@plt>:
  4018a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #56]
  4018a8:	add	x16, x16, #0x38
  4018ac:	br	x17

00000000004018b0 <perror@plt>:
  4018b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #64]
  4018b8:	add	x16, x16, #0x40
  4018bc:	br	x17

00000000004018c0 <bfd_arch_list@plt>:
  4018c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #72]
  4018c8:	add	x16, x16, #0x48
  4018cc:	br	x17

00000000004018d0 <bfd_set_default_target@plt>:
  4018d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #80]
  4018d8:	add	x16, x16, #0x50
  4018dc:	br	x17

00000000004018e0 <ftell@plt>:
  4018e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #88]
  4018e8:	add	x16, x16, #0x58
  4018ec:	br	x17

00000000004018f0 <sprintf@plt>:
  4018f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #96]
  4018f8:	add	x16, x16, #0x60
  4018fc:	br	x17

0000000000401900 <putc@plt>:
  401900:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401904:	ldr	x17, [x16, #104]
  401908:	add	x16, x16, #0x68
  40190c:	br	x17

0000000000401910 <fputc@plt>:
  401910:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401914:	ldr	x17, [x16, #112]
  401918:	add	x16, x16, #0x70
  40191c:	br	x17

0000000000401920 <ctime@plt>:
  401920:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401924:	ldr	x17, [x16, #120]
  401928:	add	x16, x16, #0x78
  40192c:	br	x17

0000000000401930 <bfd_malloc_and_get_section@plt>:
  401930:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401934:	ldr	x17, [x16, #128]
  401938:	add	x16, x16, #0x80
  40193c:	br	x17

0000000000401940 <bfd_openr@plt>:
  401940:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401944:	ldr	x17, [x16, #136]
  401948:	add	x16, x16, #0x88
  40194c:	br	x17

0000000000401950 <fclose@plt>:
  401950:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401954:	ldr	x17, [x16, #144]
  401958:	add	x16, x16, #0x90
  40195c:	br	x17

0000000000401960 <fopen@plt>:
  401960:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401964:	ldr	x17, [x16, #152]
  401968:	add	x16, x16, #0x98
  40196c:	br	x17

0000000000401970 <xrealloc@plt>:
  401970:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401974:	ldr	x17, [x16, #160]
  401978:	add	x16, x16, #0xa0
  40197c:	br	x17

0000000000401980 <bindtextdomain@plt>:
  401980:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401984:	ldr	x17, [x16, #168]
  401988:	add	x16, x16, #0xa8
  40198c:	br	x17

0000000000401990 <bfd_target_list@plt>:
  401990:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401994:	ldr	x17, [x16, #176]
  401998:	add	x16, x16, #0xb0
  40199c:	br	x17

00000000004019a0 <__libc_start_main@plt>:
  4019a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #184]
  4019a8:	add	x16, x16, #0xb8
  4019ac:	br	x17

00000000004019b0 <bfd_get_error@plt>:
  4019b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #192]
  4019b8:	add	x16, x16, #0xc0
  4019bc:	br	x17

00000000004019c0 <memset@plt>:
  4019c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #200]
  4019c8:	add	x16, x16, #0xc8
  4019cc:	br	x17

00000000004019d0 <xmalloc@plt>:
  4019d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #208]
  4019d8:	add	x16, x16, #0xd0
  4019dc:	br	x17

00000000004019e0 <xmalloc_set_program_name@plt>:
  4019e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #216]
  4019e8:	add	x16, x16, #0xd8
  4019ec:	br	x17

00000000004019f0 <xstrdup@plt>:
  4019f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #224]
  4019f8:	add	x16, x16, #0xe0
  4019fc:	br	x17

0000000000401a00 <bfd_init@plt>:
  401a00:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #232]
  401a08:	add	x16, x16, #0xe8
  401a0c:	br	x17

0000000000401a10 <strerror@plt>:
  401a10:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #240]
  401a18:	add	x16, x16, #0xf0
  401a1c:	br	x17

0000000000401a20 <close@plt>:
  401a20:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #248]
  401a28:	add	x16, x16, #0xf8
  401a2c:	br	x17

0000000000401a30 <strrchr@plt>:
  401a30:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #256]
  401a38:	add	x16, x16, #0x100
  401a3c:	br	x17

0000000000401a40 <__gmon_start__@plt>:
  401a40:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #264]
  401a48:	add	x16, x16, #0x108
  401a4c:	br	x17

0000000000401a50 <bfd_set_format@plt>:
  401a50:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #272]
  401a58:	add	x16, x16, #0x110
  401a5c:	br	x17

0000000000401a60 <mkdtemp@plt>:
  401a60:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #280]
  401a68:	add	x16, x16, #0x118
  401a6c:	br	x17

0000000000401a70 <fseek@plt>:
  401a70:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #288]
  401a78:	add	x16, x16, #0x120
  401a7c:	br	x17

0000000000401a80 <abort@plt>:
  401a80:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #296]
  401a88:	add	x16, x16, #0x128
  401a8c:	br	x17

0000000000401a90 <access@plt>:
  401a90:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #304]
  401a98:	add	x16, x16, #0x130
  401a9c:	br	x17

0000000000401aa0 <bfd_close_all_done@plt>:
  401aa0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #312]
  401aa8:	add	x16, x16, #0x138
  401aac:	br	x17

0000000000401ab0 <fread_unlocked@plt>:
  401ab0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #320]
  401ab8:	add	x16, x16, #0x140
  401abc:	br	x17

0000000000401ac0 <textdomain@plt>:
  401ac0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #328]
  401ac8:	add	x16, x16, #0x148
  401acc:	br	x17

0000000000401ad0 <getopt_long@plt>:
  401ad0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #336]
  401ad8:	add	x16, x16, #0x150
  401adc:	br	x17

0000000000401ae0 <strcmp@plt>:
  401ae0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #344]
  401ae8:	add	x16, x16, #0x158
  401aec:	br	x17

0000000000401af0 <bfd_printable_arch_mach@plt>:
  401af0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #352]
  401af8:	add	x16, x16, #0x160
  401afc:	br	x17

0000000000401b00 <strtol@plt>:
  401b00:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #360]
  401b08:	add	x16, x16, #0x168
  401b0c:	br	x17

0000000000401b10 <bfd_iterate_over_targets@plt>:
  401b10:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #368]
  401b18:	add	x16, x16, #0x170
  401b1c:	br	x17

0000000000401b20 <free@plt>:
  401b20:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #376]
  401b28:	add	x16, x16, #0x178
  401b2c:	br	x17

0000000000401b30 <bfd_openw@plt>:
  401b30:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #384]
  401b38:	add	x16, x16, #0x180
  401b3c:	br	x17

0000000000401b40 <fwrite@plt>:
  401b40:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #392]
  401b48:	add	x16, x16, #0x188
  401b4c:	br	x17

0000000000401b50 <bfd_set_error_program_name@plt>:
  401b50:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #400]
  401b58:	add	x16, x16, #0x190
  401b5c:	br	x17

0000000000401b60 <fflush@plt>:
  401b60:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #408]
  401b68:	add	x16, x16, #0x198
  401b6c:	br	x17

0000000000401b70 <strcpy@plt>:
  401b70:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #416]
  401b78:	add	x16, x16, #0x1a0
  401b7c:	br	x17

0000000000401b80 <mkstemp@plt>:
  401b80:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #424]
  401b88:	add	x16, x16, #0x1a8
  401b8c:	br	x17

0000000000401b90 <xexit@plt>:
  401b90:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #432]
  401b98:	add	x16, x16, #0x1b0
  401b9c:	br	x17

0000000000401ba0 <bfd_close@plt>:
  401ba0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #440]
  401ba8:	add	x16, x16, #0x1b8
  401bac:	br	x17

0000000000401bb0 <bfd_errmsg@plt>:
  401bb0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #448]
  401bb8:	add	x16, x16, #0x1c0
  401bbc:	br	x17

0000000000401bc0 <dcgettext@plt>:
  401bc0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #456]
  401bc8:	add	x16, x16, #0x1c8
  401bcc:	br	x17

0000000000401bd0 <bfd_check_format@plt>:
  401bd0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #464]
  401bd8:	add	x16, x16, #0x1d0
  401bdc:	br	x17

0000000000401be0 <vfprintf@plt>:
  401be0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #472]
  401be8:	add	x16, x16, #0x1d8
  401bec:	br	x17

0000000000401bf0 <printf@plt>:
  401bf0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #480]
  401bf8:	add	x16, x16, #0x1e0
  401bfc:	br	x17

0000000000401c00 <__assert_fail@plt>:
  401c00:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #488]
  401c08:	add	x16, x16, #0x1e8
  401c0c:	br	x17

0000000000401c10 <__errno_location@plt>:
  401c10:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #496]
  401c18:	add	x16, x16, #0x1f0
  401c1c:	br	x17

0000000000401c20 <getenv@plt>:
  401c20:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #504]
  401c28:	add	x16, x16, #0x1f8
  401c2c:	br	x17

0000000000401c30 <__xstat@plt>:
  401c30:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #512]
  401c38:	add	x16, x16, #0x200
  401c3c:	br	x17

0000000000401c40 <unlink@plt>:
  401c40:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #520]
  401c48:	add	x16, x16, #0x208
  401c4c:	br	x17

0000000000401c50 <fprintf@plt>:
  401c50:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #528]
  401c58:	add	x16, x16, #0x210
  401c5c:	br	x17

0000000000401c60 <__uflow@plt>:
  401c60:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #536]
  401c68:	add	x16, x16, #0x218
  401c6c:	br	x17

0000000000401c70 <setlocale@plt>:
  401c70:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #544]
  401c78:	add	x16, x16, #0x220
  401c7c:	br	x17

0000000000401c80 <ferror@plt>:
  401c80:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #552]
  401c88:	add	x16, x16, #0x228
  401c8c:	br	x17

Disassembly of section .text:

0000000000401c90 <.text>:
  401c90:	mov	x29, #0x0                   	// #0
  401c94:	mov	x30, #0x0                   	// #0
  401c98:	mov	x5, x0
  401c9c:	ldr	x1, [sp]
  401ca0:	add	x2, sp, #0x8
  401ca4:	mov	x6, sp
  401ca8:	movz	x0, #0x0, lsl #48
  401cac:	movk	x0, #0x0, lsl #32
  401cb0:	movk	x0, #0x40, lsl #16
  401cb4:	movk	x0, #0x1d9c
  401cb8:	movz	x3, #0x0, lsl #48
  401cbc:	movk	x3, #0x0, lsl #32
  401cc0:	movk	x3, #0x40, lsl #16
  401cc4:	movk	x3, #0x44e0
  401cc8:	movz	x4, #0x0, lsl #48
  401ccc:	movk	x4, #0x0, lsl #32
  401cd0:	movk	x4, #0x40, lsl #16
  401cd4:	movk	x4, #0x4560
  401cd8:	bl	4019a0 <__libc_start_main@plt>
  401cdc:	bl	401a80 <abort@plt>
  401ce0:	adrp	x0, 415000 <ferror@plt+0x13380>
  401ce4:	ldr	x0, [x0, #4064]
  401ce8:	cbz	x0, 401cf0 <ferror@plt+0x70>
  401cec:	b	401a40 <__gmon_start__@plt>
  401cf0:	ret
  401cf4:	nop
  401cf8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401cfc:	add	x0, x0, #0x3c0
  401d00:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401d04:	add	x1, x1, #0x3c0
  401d08:	cmp	x1, x0
  401d0c:	b.eq	401d24 <ferror@plt+0xa4>  // b.none
  401d10:	adrp	x1, 404000 <ferror@plt+0x2380>
  401d14:	ldr	x1, [x1, #1408]
  401d18:	cbz	x1, 401d24 <ferror@plt+0xa4>
  401d1c:	mov	x16, x1
  401d20:	br	x16
  401d24:	ret
  401d28:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401d2c:	add	x0, x0, #0x3c0
  401d30:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401d34:	add	x1, x1, #0x3c0
  401d38:	sub	x1, x1, x0
  401d3c:	lsr	x2, x1, #63
  401d40:	add	x1, x2, x1, asr #3
  401d44:	cmp	xzr, x1, asr #1
  401d48:	asr	x1, x1, #1
  401d4c:	b.eq	401d64 <ferror@plt+0xe4>  // b.none
  401d50:	adrp	x2, 404000 <ferror@plt+0x2380>
  401d54:	ldr	x2, [x2, #1416]
  401d58:	cbz	x2, 401d64 <ferror@plt+0xe4>
  401d5c:	mov	x16, x2
  401d60:	br	x16
  401d64:	ret
  401d68:	stp	x29, x30, [sp, #-32]!
  401d6c:	mov	x29, sp
  401d70:	str	x19, [sp, #16]
  401d74:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  401d78:	ldrb	w0, [x19, #1000]
  401d7c:	cbnz	w0, 401d8c <ferror@plt+0x10c>
  401d80:	bl	401cf8 <ferror@plt+0x78>
  401d84:	mov	w0, #0x1                   	// #1
  401d88:	strb	w0, [x19, #1000]
  401d8c:	ldr	x19, [sp, #16]
  401d90:	ldp	x29, x30, [sp], #32
  401d94:	ret
  401d98:	b	401d28 <ferror@plt+0xa8>
  401d9c:	sub	sp, sp, #0x100
  401da0:	stp	x20, x19, [sp, #240]
  401da4:	mov	x19, x1
  401da8:	str	x1, [sp, #8]
  401dac:	adrp	x1, 404000 <ferror@plt+0x2380>
  401db0:	str	w0, [sp, #20]
  401db4:	add	x1, x1, #0xf26
  401db8:	mov	w0, #0x6                   	// #6
  401dbc:	stp	x29, x30, [sp, #160]
  401dc0:	stp	x28, x27, [sp, #176]
  401dc4:	stp	x26, x25, [sp, #192]
  401dc8:	stp	x24, x23, [sp, #208]
  401dcc:	stp	x22, x21, [sp, #224]
  401dd0:	add	x29, sp, #0xa0
  401dd4:	bl	401c70 <setlocale@plt>
  401dd8:	adrp	x20, 404000 <ferror@plt+0x2380>
  401ddc:	add	x20, x20, #0x682
  401de0:	adrp	x1, 404000 <ferror@plt+0x2380>
  401de4:	add	x1, x1, #0x68b
  401de8:	mov	x0, x20
  401dec:	bl	401980 <bindtextdomain@plt>
  401df0:	mov	x0, x20
  401df4:	bl	401ac0 <textdomain@plt>
  401df8:	ldr	x0, [x19]
  401dfc:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  401e00:	str	x0, [x19, #1096]
  401e04:	bl	4019e0 <xmalloc_set_program_name@plt>
  401e08:	ldr	x0, [x19, #1096]
  401e0c:	bl	401b50 <bfd_set_error_program_name@plt>
  401e10:	add	x0, sp, #0x14
  401e14:	add	x1, sp, #0x8
  401e18:	bl	403f48 <ferror@plt+0x22c8>
  401e1c:	adrp	x19, 404000 <ferror@plt+0x2380>
  401e20:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  401e24:	adrp	x23, 404000 <ferror@plt+0x2380>
  401e28:	mov	w26, wzr
  401e2c:	adrp	x22, 416000 <memcpy@GLIBC_2.17>
  401e30:	mov	w8, #0x4                   	// #4
  401e34:	adrp	x13, 416000 <memcpy@GLIBC_2.17>
  401e38:	adrp	x28, 416000 <memcpy@GLIBC_2.17>
  401e3c:	adrp	x14, 416000 <memcpy@GLIBC_2.17>
  401e40:	adrp	x10, 416000 <memcpy@GLIBC_2.17>
  401e44:	adrp	x11, 416000 <memcpy@GLIBC_2.17>
  401e48:	adrp	x12, 416000 <memcpy@GLIBC_2.17>
  401e4c:	mov	w9, #0x73                  	// #115
  401e50:	adrp	x15, 416000 <memcpy@GLIBC_2.17>
  401e54:	add	x19, x19, #0x69d
  401e58:	add	x20, x20, #0x240
  401e5c:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  401e60:	add	x23, x23, #0x590
  401e64:	adrp	x27, 416000 <memcpy@GLIBC_2.17>
  401e68:	mov	w21, #0x1                   	// #1
  401e6c:	adrp	x24, 416000 <memcpy@GLIBC_2.17>
  401e70:	str	w8, [x22, #1008]
  401e74:	strb	wzr, [x13, #1012]
  401e78:	strb	wzr, [x28, #1016]
  401e7c:	strb	wzr, [x14, #1020]
  401e80:	strb	wzr, [x10, #1024]
  401e84:	str	xzr, [x11, #1032]
  401e88:	strb	w9, [x12, #1040]
  401e8c:	str	xzr, [x15, #1048]
  401e90:	ldr	w0, [sp, #20]
  401e94:	ldr	x1, [sp, #8]
  401e98:	mov	x2, x19
  401e9c:	mov	x3, x20
  401ea0:	mov	x4, xzr
  401ea4:	bl	401ad0 <getopt_long@plt>
  401ea8:	add	w8, w0, #0x1
  401eac:	cmp	w8, #0x78
  401eb0:	b.hi	401fa8 <ferror@plt+0x328>  // b.pmore
  401eb4:	adr	x9, 401ec4 <ferror@plt+0x244>
  401eb8:	ldrh	w10, [x23, x8, lsl #1]
  401ebc:	add	x9, x9, x10, lsl #2
  401ec0:	br	x9
  401ec4:	adrp	x0, 404000 <ferror@plt+0x2380>
  401ec8:	add	x0, x0, #0x6d7
  401ecc:	bl	403a34 <ferror@plt+0x1db4>
  401ed0:	b	401e90 <ferror@plt+0x210>
  401ed4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401ed8:	strb	w21, [x8, #1012]
  401edc:	b	401e90 <ferror@plt+0x210>
  401ee0:	ldr	x8, [x27, #968]
  401ee4:	strb	w21, [x28, #1016]
  401ee8:	ldrb	w9, [x8, #1]
  401eec:	cbnz	w9, 4023c8 <ferror@plt+0x748>
  401ef0:	ldrb	w8, [x8]
  401ef4:	cmp	w8, #0x64
  401ef8:	b.eq	401fbc <ferror@plt+0x33c>  // b.none
  401efc:	cmp	w8, #0x78
  401f00:	b.eq	401fb0 <ferror@plt+0x330>  // b.none
  401f04:	cmp	w8, #0x6f
  401f08:	b.eq	401f48 <ferror@plt+0x2c8>  // b.none
  401f0c:	b	4023c8 <ferror@plt+0x748>
  401f10:	ldr	x8, [x27, #968]
  401f14:	ldrb	w9, [x8, #1]
  401f18:	cbnz	w9, 4023c8 <ferror@plt+0x748>
  401f1c:	ldrb	w8, [x8]
  401f20:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  401f24:	strb	w8, [x9, #1040]
  401f28:	b	401e90 <ferror@plt+0x210>
  401f2c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401f30:	strb	w21, [x8, #1020]
  401f34:	b	401e90 <ferror@plt+0x210>
  401f38:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401f3c:	strb	wzr, [x8, #1024]
  401f40:	b	401e90 <ferror@plt+0x210>
  401f44:	strb	w21, [x28, #1016]
  401f48:	mov	w8, #0x8                   	// #8
  401f4c:	str	w8, [x24, #1056]
  401f50:	b	401e90 <ferror@plt+0x210>
  401f54:	ldr	x8, [x27, #968]
  401f58:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  401f5c:	str	x8, [x9, #1032]
  401f60:	b	401e90 <ferror@plt+0x210>
  401f64:	ldr	x0, [x27, #968]
  401f68:	mov	x1, sp
  401f6c:	mov	w2, wzr
  401f70:	bl	401860 <strtoul@plt>
  401f74:	ldr	x8, [sp]
  401f78:	str	w0, [x22, #1008]
  401f7c:	cbz	x8, 401e90 <ferror@plt+0x210>
  401f80:	ldrb	w8, [x8]
  401f84:	cbz	w8, 401e90 <ferror@plt+0x210>
  401f88:	b	4023d8 <ferror@plt+0x758>
  401f8c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401f90:	strb	w21, [x8, #1024]
  401f94:	b	401e90 <ferror@plt+0x210>
  401f98:	ldr	x8, [x27, #968]
  401f9c:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  401fa0:	str	x8, [x9, #1048]
  401fa4:	b	401e90 <ferror@plt+0x210>
  401fa8:	ldr	w26, [x25, #976]
  401fac:	b	401e90 <ferror@plt+0x210>
  401fb0:	mov	w8, #0x10                  	// #16
  401fb4:	str	w8, [x24, #1056]
  401fb8:	b	401e90 <ferror@plt+0x210>
  401fbc:	mov	w8, #0xa                   	// #10
  401fc0:	str	w8, [x24, #1056]
  401fc4:	b	401e90 <ferror@plt+0x210>
  401fc8:	cbz	w26, 402028 <ferror@plt+0x3a8>
  401fcc:	ldr	x8, [sp, #8]
  401fd0:	sub	w19, w26, #0x1
  401fd4:	mov	x1, sp
  401fd8:	mov	w2, wzr
  401fdc:	ldr	x8, [x8, w19, sxtw #3]
  401fe0:	add	x0, x8, #0x1
  401fe4:	bl	401860 <strtoul@plt>
  401fe8:	ldr	x8, [sp]
  401fec:	str	w0, [x22, #1008]
  401ff0:	cbz	x8, 402390 <ferror@plt+0x710>
  401ff4:	ldrb	w8, [x8]
  401ff8:	adrp	x26, 416000 <memcpy@GLIBC_2.17>
  401ffc:	cbz	w8, 402030 <ferror@plt+0x3b0>
  402000:	adrp	x1, 404000 <ferror@plt+0x2380>
  402004:	add	x1, x1, #0x6bb
  402008:	mov	w2, #0x5                   	// #5
  40200c:	mov	x0, xzr
  402010:	sxtw	x19, w19
  402014:	bl	401bc0 <dcgettext@plt>
  402018:	ldr	x8, [sp, #8]
  40201c:	ldr	x8, [x8, x19, lsl #3]
  402020:	add	x1, x8, #0x1
  402024:	bl	402df4 <ferror@plt+0x1174>
  402028:	ldr	w0, [x22, #1008]
  40202c:	adrp	x26, 416000 <memcpy@GLIBC_2.17>
  402030:	cmp	w0, #0x0
  402034:	b.le	40239c <ferror@plt+0x71c>
  402038:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  40203c:	ldrb	w8, [x8, #1040]
  402040:	sub	w8, w8, #0x42
  402044:	cmp	w8, #0x31
  402048:	b.hi	4023c8 <ferror@plt+0x748>  // b.pmore
  40204c:	mov	w9, #0x1                   	// #1
  402050:	lsl	x9, x9, x8
  402054:	mov	w10, #0x401                 	// #1025
  402058:	tst	x9, x10
  40205c:	b.ne	40207c <ferror@plt+0x3fc>  // b.any
  402060:	mov	w9, #0x1                   	// #1
  402064:	lsl	x9, x9, x8
  402068:	mov	x10, #0x40100000000         	// #4402341478400
  40206c:	tst	x9, x10
  402070:	b.eq	402084 <ferror@plt+0x404>  // b.none
  402074:	mov	w8, #0x2                   	// #2
  402078:	b	402098 <ferror@plt+0x418>
  40207c:	mov	w8, #0x4                   	// #4
  402080:	b	402098 <ferror@plt+0x418>
  402084:	mov	w9, #0x1                   	// #1
  402088:	lsl	x8, x9, x8
  40208c:	tst	x8, #0x2000000020000
  402090:	b.eq	4023c8 <ferror@plt+0x748>  // b.none
  402094:	mov	w8, #0x1                   	// #1
  402098:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  40209c:	str	w8, [x9, #1060]
  4020a0:	bl	401a00 <bfd_init@plt>
  4020a4:	cmp	w0, #0x118
  4020a8:	b.ne	4023f4 <ferror@plt+0x774>  // b.any
  4020ac:	bl	402f24 <ferror@plt+0x12a4>
  4020b0:	ldr	w21, [x25, #976]
  4020b4:	ldr	w22, [sp, #20]
  4020b8:	cmp	w21, w22
  4020bc:	b.ge	40233c <ferror@plt+0x6bc>  // b.tcont
  4020c0:	adrp	x20, 404000 <ferror@plt+0x2380>
  4020c4:	mov	w24, wzr
  4020c8:	mov	w19, wzr
  4020cc:	add	x20, x20, #0x732
  4020d0:	mov	w23, #0x103                 	// #259
  4020d4:	b	4020ec <ferror@plt+0x46c>
  4020d8:	strb	wzr, [x26, #1024]
  4020dc:	add	w21, w21, #0x1
  4020e0:	cmp	w21, w22
  4020e4:	str	w21, [x25, #976]
  4020e8:	b.ge	402368 <ferror@plt+0x6e8>  // b.tcont
  4020ec:	ldr	x8, [sp, #8]
  4020f0:	mov	x1, x20
  4020f4:	ldr	x27, [x8, w21, sxtw #3]
  4020f8:	mov	x0, x27
  4020fc:	bl	401ae0 <strcmp@plt>
  402100:	cbz	w0, 4020d8 <ferror@plt+0x458>
  402104:	add	x2, sp, #0x18
  402108:	mov	w0, wzr
  40210c:	mov	x1, x27
  402110:	bl	401c30 <__xstat@plt>
  402114:	tbnz	w0, #31, 40213c <ferror@plt+0x4bc>
  402118:	ldr	w8, [sp, #40]
  40211c:	and	w8, w8, #0xf000
  402120:	cmp	w8, #0x4, lsl #12
  402124:	b.ne	402170 <ferror@plt+0x4f0>  // b.any
  402128:	adrp	x1, 404000 <ferror@plt+0x2380>
  40212c:	mov	w2, #0x5                   	// #5
  402130:	mov	x0, xzr
  402134:	add	x1, x1, #0x7dd
  402138:	b	40215c <ferror@plt+0x4dc>
  40213c:	bl	401c10 <__errno_location@plt>
  402140:	ldr	w8, [x0]
  402144:	cmp	w8, #0x2
  402148:	b.ne	402240 <ferror@plt+0x5c0>  // b.any
  40214c:	adrp	x1, 404000 <ferror@plt+0x2380>
  402150:	mov	w2, #0x5                   	// #5
  402154:	mov	x0, xzr
  402158:	add	x1, x1, #0x79e
  40215c:	bl	401bc0 <dcgettext@plt>
  402160:	mov	x1, x27
  402164:	bl	402e60 <ferror@plt+0x11e0>
  402168:	mov	w8, #0x1                   	// #1
  40216c:	b	4022fc <ferror@plt+0x67c>
  402170:	ldrb	w8, [x26, #1024]
  402174:	cmp	w8, #0x1
  402178:	b.ne	4022b8 <ferror@plt+0x638>  // b.any
  40217c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402180:	ldr	x1, [x8, #1032]
  402184:	mov	x0, x27
  402188:	bl	401940 <bfd_openr@plt>
  40218c:	cbz	x0, 4022b8 <ferror@plt+0x638>
  402190:	mov	w1, #0x1                   	// #1
  402194:	mov	x28, x0
  402198:	bl	401bd0 <bfd_check_format@plt>
  40219c:	cbz	w0, 402280 <ferror@plt+0x600>
  4021a0:	ldr	x26, [x28, #144]
  4021a4:	cbz	x26, 40228c <ferror@plt+0x60c>
  4021a8:	mov	w22, wzr
  4021ac:	b	4021dc <ferror@plt+0x55c>
  4021b0:	ldr	x2, [x26, #144]
  4021b4:	ldur	x4, [x29, #-8]
  4021b8:	mov	x0, x27
  4021bc:	mov	x1, xzr
  4021c0:	mov	w3, w24
  4021c4:	bl	40250c <ferror@plt+0x88c>
  4021c8:	ldur	x0, [x29, #-8]
  4021cc:	bl	401b20 <free@plt>
  4021d0:	mov	w22, #0x1                   	// #1
  4021d4:	ldr	x26, [x26, #16]
  4021d8:	cbz	x26, 402290 <ferror@plt+0x610>
  4021dc:	ldr	w8, [x26, #32]
  4021e0:	bics	wzr, w23, w8
  4021e4:	b.ne	4021d4 <ferror@plt+0x554>  // b.any
  4021e8:	ldr	x24, [x26, #56]
  4021ec:	cbz	x24, 4021d4 <ferror@plt+0x554>
  4021f0:	sub	x2, x29, #0x8
  4021f4:	mov	x0, x28
  4021f8:	mov	x1, x26
  4021fc:	bl	401930 <bfd_malloc_and_get_section@plt>
  402200:	cbnz	w0, 4021b0 <ferror@plt+0x530>
  402204:	adrp	x1, 404000 <ferror@plt+0x2380>
  402208:	mov	w2, #0x5                   	// #5
  40220c:	mov	x0, xzr
  402210:	add	x1, x1, #0x7ff
  402214:	bl	401bc0 <dcgettext@plt>
  402218:	ldr	x24, [x26]
  40221c:	mov	x21, x0
  402220:	bl	4019b0 <bfd_get_error@plt>
  402224:	bl	401bb0 <bfd_errmsg@plt>
  402228:	mov	x3, x0
  40222c:	mov	x0, x21
  402230:	mov	x1, x27
  402234:	mov	x2, x24
  402238:	bl	402e60 <ferror@plt+0x11e0>
  40223c:	b	4021d4 <ferror@plt+0x554>
  402240:	adrp	x1, 404000 <ferror@plt+0x2380>
  402244:	mov	x24, x0
  402248:	mov	w2, #0x5                   	// #5
  40224c:	mov	x0, xzr
  402250:	add	x1, x1, #0x7b1
  402254:	bl	401bc0 <dcgettext@plt>
  402258:	ldr	w8, [x24]
  40225c:	mov	x24, x0
  402260:	mov	w0, w8
  402264:	bl	401a10 <strerror@plt>
  402268:	mov	x2, x0
  40226c:	mov	x0, x24
  402270:	mov	x1, x27
  402274:	bl	402e60 <ferror@plt+0x11e0>
  402278:	mov	w8, #0x1                   	// #1
  40227c:	b	4022fc <ferror@plt+0x67c>
  402280:	mov	x0, x28
  402284:	bl	401ba0 <bfd_close@plt>
  402288:	b	4022b8 <ferror@plt+0x638>
  40228c:	mov	w22, wzr
  402290:	mov	x0, x28
  402294:	bl	401ba0 <bfd_close@plt>
  402298:	cbz	w0, 4022ac <ferror@plt+0x62c>
  40229c:	adrp	x26, 416000 <memcpy@GLIBC_2.17>
  4022a0:	cbz	w22, 4022b8 <ferror@plt+0x638>
  4022a4:	mov	w8, wzr
  4022a8:	b	4022fc <ferror@plt+0x67c>
  4022ac:	mov	x0, x27
  4022b0:	bl	402a80 <ferror@plt+0xe00>
  4022b4:	adrp	x26, 416000 <memcpy@GLIBC_2.17>
  4022b8:	adrp	x1, 404000 <ferror@plt+0x2380>
  4022bc:	mov	x0, x27
  4022c0:	add	x1, x1, #0x78f
  4022c4:	bl	401960 <fopen@plt>
  4022c8:	cbz	x0, 402310 <ferror@plt+0x690>
  4022cc:	mov	x24, x0
  4022d0:	mov	x0, x27
  4022d4:	mov	x1, x24
  4022d8:	mov	x2, xzr
  4022dc:	mov	w3, wzr
  4022e0:	mov	x4, xzr
  4022e4:	bl	40250c <ferror@plt+0x88c>
  4022e8:	mov	x0, x24
  4022ec:	bl	401950 <fclose@plt>
  4022f0:	cmn	w0, #0x1
  4022f4:	mov	w8, wzr
  4022f8:	b.eq	402310 <ferror@plt+0x690>  // b.none
  4022fc:	ldr	w21, [x25, #976]
  402300:	ldr	w22, [sp, #20]
  402304:	orr	w19, w8, w19
  402308:	mov	w24, #0x1                   	// #1
  40230c:	b	4020dc <ferror@plt+0x45c>
  402310:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402314:	ldr	x0, [x8, #960]
  402318:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  40231c:	ldr	x2, [x8, #1096]
  402320:	adrp	x1, 404000 <ferror@plt+0x2380>
  402324:	add	x1, x1, #0x7fa
  402328:	bl	401c50 <fprintf@plt>
  40232c:	mov	x0, x27
  402330:	bl	4018b0 <perror@plt>
  402334:	mov	w8, #0x1                   	// #1
  402338:	b	4022fc <ferror@plt+0x67c>
  40233c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402340:	ldr	x1, [x8, #992]
  402344:	adrp	x0, 404000 <ferror@plt+0x2380>
  402348:	add	x0, x0, #0x721
  40234c:	mov	x2, xzr
  402350:	mov	w3, wzr
  402354:	mov	x4, xzr
  402358:	strb	wzr, [x26, #1024]
  40235c:	bl	40250c <ferror@plt+0x88c>
  402360:	mov	w19, wzr
  402364:	b	40236c <ferror@plt+0x6ec>
  402368:	cbz	w24, 4023c8 <ferror@plt+0x748>
  40236c:	mov	w0, w19
  402370:	ldp	x20, x19, [sp, #240]
  402374:	ldp	x22, x21, [sp, #224]
  402378:	ldp	x24, x23, [sp, #208]
  40237c:	ldp	x26, x25, [sp, #192]
  402380:	ldp	x28, x27, [sp, #176]
  402384:	ldp	x29, x30, [sp, #160]
  402388:	add	sp, sp, #0x100
  40238c:	ret
  402390:	adrp	x26, 416000 <memcpy@GLIBC_2.17>
  402394:	cmp	w0, #0x0
  402398:	b.gt	402038 <ferror@plt+0x3b8>
  40239c:	adrp	x1, 404000 <ferror@plt+0x2380>
  4023a0:	add	x1, x1, #0x6df
  4023a4:	mov	w2, #0x5                   	// #5
  4023a8:	mov	x0, xzr
  4023ac:	bl	401bc0 <dcgettext@plt>
  4023b0:	ldr	w1, [x22, #1008]
  4023b4:	bl	402df4 <ferror@plt+0x1174>
  4023b8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4023bc:	ldr	x0, [x8, #984]
  4023c0:	mov	w1, wzr
  4023c4:	bl	40240c <ferror@plt+0x78c>
  4023c8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4023cc:	ldr	x0, [x8, #960]
  4023d0:	mov	w1, #0x1                   	// #1
  4023d4:	bl	40240c <ferror@plt+0x78c>
  4023d8:	adrp	x1, 404000 <ferror@plt+0x2380>
  4023dc:	add	x1, x1, #0x6bb
  4023e0:	mov	w2, #0x5                   	// #5
  4023e4:	mov	x0, xzr
  4023e8:	bl	401bc0 <dcgettext@plt>
  4023ec:	ldr	x1, [x27, #968]
  4023f0:	bl	402df4 <ferror@plt+0x1174>
  4023f4:	adrp	x1, 404000 <ferror@plt+0x2380>
  4023f8:	add	x1, x1, #0x700
  4023fc:	mov	w2, #0x5                   	// #5
  402400:	mov	x0, xzr
  402404:	bl	401bc0 <dcgettext@plt>
  402408:	bl	402df4 <ferror@plt+0x1174>
  40240c:	stp	x29, x30, [sp, #-48]!
  402410:	stp	x20, x19, [sp, #32]
  402414:	mov	w19, w1
  402418:	adrp	x1, 404000 <ferror@plt+0x2380>
  40241c:	mov	x20, x0
  402420:	add	x1, x1, #0x833
  402424:	mov	w2, #0x5                   	// #5
  402428:	mov	x0, xzr
  40242c:	str	x21, [sp, #16]
  402430:	mov	x29, sp
  402434:	bl	401bc0 <dcgettext@plt>
  402438:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  40243c:	ldr	x2, [x21, #1096]
  402440:	mov	x1, x0
  402444:	mov	x0, x20
  402448:	bl	401c50 <fprintf@plt>
  40244c:	adrp	x1, 404000 <ferror@plt+0x2380>
  402450:	add	x1, x1, #0x854
  402454:	mov	w2, #0x5                   	// #5
  402458:	mov	x0, xzr
  40245c:	bl	401bc0 <dcgettext@plt>
  402460:	mov	x1, x0
  402464:	mov	x0, x20
  402468:	bl	401c50 <fprintf@plt>
  40246c:	adrp	x1, 404000 <ferror@plt+0x2380>
  402470:	add	x1, x1, #0x890
  402474:	mov	w2, #0x5                   	// #5
  402478:	mov	x0, xzr
  40247c:	bl	401bc0 <dcgettext@plt>
  402480:	mov	x1, x0
  402484:	mov	x0, x20
  402488:	bl	401c50 <fprintf@plt>
  40248c:	adrp	x1, 404000 <ferror@plt+0x2380>
  402490:	add	x1, x1, #0x8a3
  402494:	mov	w2, #0x5                   	// #5
  402498:	mov	x0, xzr
  40249c:	bl	401bc0 <dcgettext@plt>
  4024a0:	mov	x1, x0
  4024a4:	mov	x0, x20
  4024a8:	bl	401c50 <fprintf@plt>
  4024ac:	adrp	x1, 404000 <ferror@plt+0x2380>
  4024b0:	add	x1, x1, #0x93e
  4024b4:	mov	w2, #0x5                   	// #5
  4024b8:	mov	x0, xzr
  4024bc:	bl	401bc0 <dcgettext@plt>
  4024c0:	mov	x1, x0
  4024c4:	mov	x0, x20
  4024c8:	bl	401c50 <fprintf@plt>
  4024cc:	ldr	x0, [x21, #1096]
  4024d0:	mov	x1, x20
  4024d4:	bl	403018 <ferror@plt+0x1398>
  4024d8:	cbnz	w19, 402504 <ferror@plt+0x884>
  4024dc:	adrp	x1, 404000 <ferror@plt+0x2380>
  4024e0:	add	x1, x1, #0xcb4
  4024e4:	mov	w2, #0x5                   	// #5
  4024e8:	mov	x0, xzr
  4024ec:	bl	401bc0 <dcgettext@plt>
  4024f0:	adrp	x2, 404000 <ferror@plt+0x2380>
  4024f4:	mov	x1, x0
  4024f8:	add	x2, x2, #0xcc7
  4024fc:	mov	x0, x20
  402500:	bl	401c50 <fprintf@plt>
  402504:	mov	w0, w19
  402508:	bl	4018a0 <exit@plt>
  40250c:	sub	sp, sp, #0x70
  402510:	stp	x29, x30, [sp, #16]
  402514:	stp	x28, x27, [sp, #32]
  402518:	stp	x26, x25, [sp, #48]
  40251c:	stp	x24, x23, [sp, #64]
  402520:	stp	x22, x21, [sp, #80]
  402524:	stp	x20, x19, [sp, #96]
  402528:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  40252c:	ldrsw	x8, [x21, #1008]
  402530:	str	x0, [sp, #8]
  402534:	add	x29, sp, #0x10
  402538:	mov	x27, x4
  40253c:	add	x0, x8, #0x1
  402540:	mov	w26, w3
  402544:	mov	x20, x2
  402548:	mov	x19, x1
  40254c:	bl	4019d0 <xmalloc@plt>
  402550:	mov	x12, x21
  402554:	mov	x21, x0
  402558:	adrp	x24, 416000 <memcpy@GLIBC_2.17>
  40255c:	adrp	x22, 416000 <memcpy@GLIBC_2.17>
  402560:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  402564:	ldr	w8, [x12, #1008]
  402568:	cmp	w8, #0x1
  40256c:	b.lt	402790 <ferror@plt+0xb10>  // b.tstop
  402570:	ldr	w8, [x24, #1060]
  402574:	mov	x23, xzr
  402578:	mov	x28, x20
  40257c:	b	402594 <ferror@plt+0x914>
  402580:	ldrsw	x9, [x12, #1008]
  402584:	strb	w25, [x21, x23]
  402588:	add	x23, x23, #0x1
  40258c:	cmp	x23, x9
  402590:	b.ge	4027f0 <ferror@plt+0xb70>  // b.tcont
  402594:	cmp	w8, #0x1
  402598:	b.lt	402618 <ferror@plt+0x998>  // b.tstop
  40259c:	mov	x24, xzr
  4025a0:	mov	x25, xzr
  4025a4:	b	4025c8 <ferror@plt+0x948>
  4025a8:	ldrb	w0, [x27], #1
  4025ac:	sub	w26, w26, #0x1
  4025b0:	and	w9, w0, #0xff
  4025b4:	add	x24, x24, #0x1
  4025b8:	bfi	x9, x25, #8, #56
  4025bc:	cmp	w24, w8
  4025c0:	mov	x25, x9
  4025c4:	b.ge	402610 <ferror@plt+0x990>  // b.tcont
  4025c8:	cbnz	w26, 4025a8 <ferror@plt+0x928>
  4025cc:	cbz	x19, 402a5c <ferror@plt+0xddc>
  4025d0:	ldp	x9, x10, [x19, #8]
  4025d4:	cmp	x9, x10
  4025d8:	b.cs	4025f0 <ferror@plt+0x970>  // b.hs, b.nlast
  4025dc:	add	x10, x9, #0x1
  4025e0:	str	x10, [x19, #8]
  4025e4:	ldrb	w0, [x9]
  4025e8:	mov	w26, wzr
  4025ec:	b	4025b0 <ferror@plt+0x930>
  4025f0:	mov	x0, x19
  4025f4:	bl	401c60 <__uflow@plt>
  4025f8:	adrp	x12, 416000 <memcpy@GLIBC_2.17>
  4025fc:	cmn	w0, #0x1
  402600:	b.eq	402a5c <ferror@plt+0xddc>  // b.none
  402604:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402608:	ldr	w8, [x8, #1060]
  40260c:	b	4025e8 <ferror@plt+0x968>
  402610:	add	x28, x28, x24
  402614:	b	40261c <ferror@plt+0x99c>
  402618:	mov	x25, xzr
  40261c:	ldrb	w9, [x22, #1040]
  402620:	cmp	w9, #0x4c
  402624:	b.eq	402644 <ferror@plt+0x9c4>  // b.none
  402628:	cmp	w9, #0x6c
  40262c:	b.ne	402660 <ferror@plt+0x9e0>  // b.any
  402630:	lsl	w10, w25, #8
  402634:	and	x10, x10, #0xff00
  402638:	bfxil	x10, x25, #8, #8
  40263c:	mov	x25, x10
  402640:	b	402668 <ferror@plt+0x9e8>
  402644:	lsl	w10, w25, #24
  402648:	lsl	w11, w25, #8
  40264c:	bfxil	x10, x11, #0, #24
  402650:	bfxil	x10, x25, #8, #16
  402654:	bfxil	x10, x25, #24, #8
  402658:	mov	x25, x10
  40265c:	b	402668 <ferror@plt+0x9e8>
  402660:	cmn	x25, #0x1
  402664:	b.eq	402a5c <ferror@plt+0xddc>  // b.none
  402668:	cmp	x25, #0xff
  40266c:	b.hi	4026a8 <ferror@plt+0xa28>  // b.pmore
  402670:	cmp	x25, #0x9
  402674:	b.eq	402580 <ferror@plt+0x900>  // b.none
  402678:	adrp	x10, 415000 <ferror@plt+0x13380>
  40267c:	add	x10, x10, #0xbb8
  402680:	ldrh	w10, [x10, x25, lsl #1]
  402684:	tbnz	w10, #4, 402580 <ferror@plt+0x900>
  402688:	cmp	x25, #0x80
  40268c:	b.lt	402698 <ferror@plt+0xa18>  // b.tstop
  402690:	cmp	w9, #0x53
  402694:	b.eq	402580 <ferror@plt+0x900>  // b.none
  402698:	tbz	w10, #6, 4026a8 <ferror@plt+0xa28>
  40269c:	adrp	x10, 416000 <memcpy@GLIBC_2.17>
  4026a0:	ldrb	w10, [x10, #1012]
  4026a4:	cbnz	w10, 402580 <ferror@plt+0x900>
  4026a8:	subs	w10, w8, #0x1
  4026ac:	b.le	4026c8 <ferror@plt+0xa48>
  4026b0:	sxtw	x10, w10
  4026b4:	sub	x20, x28, x10
  4026b8:	cbz	w26, 4026e4 <ferror@plt+0xa64>
  4026bc:	sub	x27, x27, x10
  4026c0:	add	w26, w10, w26
  4026c4:	b	4026cc <ferror@plt+0xa4c>
  4026c8:	mov	x20, x28
  4026cc:	ldr	w9, [x12, #1008]
  4026d0:	adrp	x24, 416000 <memcpy@GLIBC_2.17>
  4026d4:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  4026d8:	cmp	w9, #0x1
  4026dc:	b.ge	402574 <ferror@plt+0x8f4>  // b.tcont
  4026e0:	b	402790 <ferror@plt+0xb10>
  4026e4:	cmp	w9, #0x61
  4026e8:	b.gt	402724 <ferror@plt+0xaa4>
  4026ec:	cmp	w9, #0x42
  4026f0:	b.eq	402748 <ferror@plt+0xac8>  // b.none
  4026f4:	cmp	w9, #0x4c
  4026f8:	b.ne	402784 <ferror@plt+0xb04>  // b.any
  4026fc:	adrp	x27, 416000 <memcpy@GLIBC_2.17>
  402700:	lsr	x9, x25, #8
  402704:	lsr	x10, x25, #16
  402708:	lsr	x11, x25, #24
  40270c:	add	x27, x27, #0x428
  402710:	strb	w9, [x27]
  402714:	strb	w10, [x27, #1]
  402718:	strb	w11, [x27, #2]
  40271c:	mov	w26, #0x3                   	// #3
  402720:	b	4026cc <ferror@plt+0xa4c>
  402724:	cmp	w9, #0x6c
  402728:	b.eq	40276c <ferror@plt+0xaec>  // b.none
  40272c:	cmp	w9, #0x62
  402730:	b.ne	402784 <ferror@plt+0xb04>  // b.any
  402734:	adrp	x27, 416000 <memcpy@GLIBC_2.17>
  402738:	add	x27, x27, #0x428
  40273c:	strb	w25, [x27]
  402740:	mov	w26, #0x1                   	// #1
  402744:	b	4026cc <ferror@plt+0xa4c>
  402748:	adrp	x27, 416000 <memcpy@GLIBC_2.17>
  40274c:	lsr	x9, x25, #16
  402750:	lsr	x10, x25, #8
  402754:	add	x27, x27, #0x428
  402758:	strb	w25, [x27, #2]
  40275c:	strb	w9, [x27]
  402760:	strb	w10, [x27, #1]
  402764:	mov	w26, #0x3                   	// #3
  402768:	b	4026cc <ferror@plt+0xa4c>
  40276c:	adrp	x27, 416000 <memcpy@GLIBC_2.17>
  402770:	lsr	x9, x25, #8
  402774:	add	x27, x27, #0x428
  402778:	strb	w9, [x27]
  40277c:	mov	w26, #0x1                   	// #1
  402780:	b	4026cc <ferror@plt+0xa4c>
  402784:	adrp	x27, 416000 <memcpy@GLIBC_2.17>
  402788:	add	x27, x27, #0x428
  40278c:	b	4026cc <ferror@plt+0xa4c>
  402790:	mov	x23, xzr
  402794:	mov	x28, x20
  402798:	ldrb	w8, [x25, #1020]
  40279c:	cmp	w8, #0x1
  4027a0:	b.ne	4027b4 <ferror@plt+0xb34>  // b.any
  4027a4:	ldr	x1, [sp, #8]
  4027a8:	adrp	x0, 404000 <ferror@plt+0x2380>
  4027ac:	add	x0, x0, #0x7fa
  4027b0:	bl	401bf0 <printf@plt>
  4027b4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4027b8:	ldrb	w8, [x8, #1016]
  4027bc:	cmp	w8, #0x1
  4027c0:	b.ne	402818 <ferror@plt+0xb98>  // b.any
  4027c4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4027c8:	ldr	w8, [x8, #1056]
  4027cc:	cmp	w8, #0x10
  4027d0:	b.eq	4027fc <ferror@plt+0xb7c>  // b.none
  4027d4:	cmp	w8, #0xa
  4027d8:	b.eq	402808 <ferror@plt+0xb88>  // b.none
  4027dc:	cmp	w8, #0x8
  4027e0:	b.ne	402818 <ferror@plt+0xb98>  // b.any
  4027e4:	adrp	x0, 404000 <ferror@plt+0x2380>
  4027e8:	add	x0, x0, #0x821
  4027ec:	b	402810 <ferror@plt+0xb90>
  4027f0:	adrp	x24, 416000 <memcpy@GLIBC_2.17>
  4027f4:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  4027f8:	b	402798 <ferror@plt+0xb18>
  4027fc:	adrp	x0, 404000 <ferror@plt+0x2380>
  402800:	add	x0, x0, #0x82d
  402804:	b	402810 <ferror@plt+0xb90>
  402808:	adrp	x0, 404000 <ferror@plt+0x2380>
  40280c:	add	x0, x0, #0x827
  402810:	mov	x1, x20
  402814:	bl	401bf0 <printf@plt>
  402818:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  40281c:	ldr	x1, [x8, #984]
  402820:	mov	x0, x21
  402824:	strb	wzr, [x21, w23, uxtw]
  402828:	bl	401880 <fputs@plt>
  40282c:	b	402840 <ferror@plt+0xbc0>
  402830:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402834:	ldr	x1, [x8, #984]
  402838:	mov	w0, w23
  40283c:	bl	401900 <putc@plt>
  402840:	ldr	w8, [x24, #1060]
  402844:	cmp	w8, #0x1
  402848:	b.lt	4028c0 <ferror@plt+0xc40>  // b.tstop
  40284c:	mov	x20, xzr
  402850:	mov	x23, xzr
  402854:	b	402878 <ferror@plt+0xbf8>
  402858:	ldrb	w0, [x27], #1
  40285c:	sub	w26, w26, #0x1
  402860:	and	w9, w0, #0xff
  402864:	add	x20, x20, #0x1
  402868:	bfi	x9, x23, #8, #56
  40286c:	cmp	w20, w8
  402870:	mov	x23, x9
  402874:	b.ge	4028b8 <ferror@plt+0xc38>  // b.tcont
  402878:	cbnz	w26, 402858 <ferror@plt+0xbd8>
  40287c:	cbz	x19, 402970 <ferror@plt+0xcf0>
  402880:	ldp	x9, x10, [x19, #8]
  402884:	cmp	x9, x10
  402888:	b.cs	4028a0 <ferror@plt+0xc20>  // b.hs, b.nlast
  40288c:	add	x10, x9, #0x1
  402890:	str	x10, [x19, #8]
  402894:	ldrb	w0, [x9]
  402898:	mov	w26, wzr
  40289c:	b	402860 <ferror@plt+0xbe0>
  4028a0:	mov	x0, x19
  4028a4:	bl	401c60 <__uflow@plt>
  4028a8:	cmn	w0, #0x1
  4028ac:	b.eq	402970 <ferror@plt+0xcf0>  // b.none
  4028b0:	ldr	w8, [x24, #1060]
  4028b4:	b	402898 <ferror@plt+0xc18>
  4028b8:	add	x28, x28, x20
  4028bc:	b	4028c4 <ferror@plt+0xc44>
  4028c0:	mov	x23, xzr
  4028c4:	ldrb	w9, [x22, #1040]
  4028c8:	cmp	w9, #0x4c
  4028cc:	b.eq	4028e8 <ferror@plt+0xc68>  // b.none
  4028d0:	cmp	w9, #0x6c
  4028d4:	b.ne	402904 <ferror@plt+0xc84>  // b.any
  4028d8:	lsl	w10, w23, #8
  4028dc:	and	x10, x10, #0xff00
  4028e0:	bfxil	x10, x23, #8, #8
  4028e4:	b	4028fc <ferror@plt+0xc7c>
  4028e8:	lsl	w10, w23, #24
  4028ec:	lsl	w11, w23, #8
  4028f0:	bfxil	x10, x11, #0, #24
  4028f4:	bfxil	x10, x23, #8, #16
  4028f8:	bfxil	x10, x23, #24, #8
  4028fc:	mov	x23, x10
  402900:	b	40290c <ferror@plt+0xc8c>
  402904:	cmn	x23, #0x1
  402908:	b.eq	4029a8 <ferror@plt+0xd28>  // b.none
  40290c:	cmp	x23, #0xff
  402910:	b.hi	40294c <ferror@plt+0xccc>  // b.pmore
  402914:	cmp	x23, #0x9
  402918:	b.eq	402830 <ferror@plt+0xbb0>  // b.none
  40291c:	adrp	x10, 415000 <ferror@plt+0x13380>
  402920:	add	x10, x10, #0xbb8
  402924:	ldrh	w10, [x10, x23, lsl #1]
  402928:	tbnz	w10, #4, 402830 <ferror@plt+0xbb0>
  40292c:	cmp	x23, #0x80
  402930:	b.lt	40293c <ferror@plt+0xcbc>  // b.tstop
  402934:	cmp	w9, #0x53
  402938:	b.eq	402830 <ferror@plt+0xbb0>  // b.none
  40293c:	tbz	w10, #6, 40294c <ferror@plt+0xccc>
  402940:	adrp	x10, 416000 <memcpy@GLIBC_2.17>
  402944:	ldrb	w10, [x10, #1012]
  402948:	cbnz	w10, 402830 <ferror@plt+0xbb0>
  40294c:	cmp	w8, #0x2
  402950:	b.lt	4029a8 <ferror@plt+0xd28>  // b.tstop
  402954:	sub	w8, w8, #0x1
  402958:	sxtw	x8, w8
  40295c:	sub	x20, x28, x8
  402960:	cbz	w26, 4029b0 <ferror@plt+0xd30>
  402964:	sub	x27, x27, x8
  402968:	add	w26, w8, w26
  40296c:	b	402978 <ferror@plt+0xcf8>
  402970:	mov	w26, wzr
  402974:	add	x20, x28, x20
  402978:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  40297c:	ldr	x0, [x8, #1048]
  402980:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402984:	ldr	x1, [x8, #984]
  402988:	cbz	x0, 402998 <ferror@plt+0xd18>
  40298c:	bl	401880 <fputs@plt>
  402990:	adrp	x12, 416000 <memcpy@GLIBC_2.17>
  402994:	b	402564 <ferror@plt+0x8e4>
  402998:	mov	w0, #0xa                   	// #10
  40299c:	bl	401900 <putc@plt>
  4029a0:	adrp	x12, 416000 <memcpy@GLIBC_2.17>
  4029a4:	b	402564 <ferror@plt+0x8e4>
  4029a8:	mov	x20, x28
  4029ac:	b	402978 <ferror@plt+0xcf8>
  4029b0:	cmp	w9, #0x61
  4029b4:	b.gt	4029f0 <ferror@plt+0xd70>
  4029b8:	cmp	w9, #0x42
  4029bc:	b.eq	402a14 <ferror@plt+0xd94>  // b.none
  4029c0:	cmp	w9, #0x4c
  4029c4:	b.ne	402a50 <ferror@plt+0xdd0>  // b.any
  4029c8:	adrp	x27, 416000 <memcpy@GLIBC_2.17>
  4029cc:	lsr	x8, x23, #8
  4029d0:	lsr	x9, x23, #16
  4029d4:	lsr	x10, x23, #24
  4029d8:	add	x27, x27, #0x428
  4029dc:	strb	w8, [x27]
  4029e0:	strb	w9, [x27, #1]
  4029e4:	strb	w10, [x27, #2]
  4029e8:	mov	w26, #0x3                   	// #3
  4029ec:	b	402978 <ferror@plt+0xcf8>
  4029f0:	cmp	w9, #0x6c
  4029f4:	b.eq	402a38 <ferror@plt+0xdb8>  // b.none
  4029f8:	adrp	x27, 416000 <memcpy@GLIBC_2.17>
  4029fc:	add	x27, x27, #0x428
  402a00:	cmp	w9, #0x62
  402a04:	b.ne	402978 <ferror@plt+0xcf8>  // b.any
  402a08:	strb	w23, [x27]
  402a0c:	mov	w26, #0x1                   	// #1
  402a10:	b	402978 <ferror@plt+0xcf8>
  402a14:	adrp	x27, 416000 <memcpy@GLIBC_2.17>
  402a18:	lsr	x8, x23, #16
  402a1c:	lsr	x9, x23, #8
  402a20:	add	x27, x27, #0x428
  402a24:	strb	w23, [x27, #2]
  402a28:	strb	w8, [x27]
  402a2c:	strb	w9, [x27, #1]
  402a30:	mov	w26, #0x3                   	// #3
  402a34:	b	402978 <ferror@plt+0xcf8>
  402a38:	adrp	x27, 416000 <memcpy@GLIBC_2.17>
  402a3c:	lsr	x8, x23, #8
  402a40:	add	x27, x27, #0x428
  402a44:	strb	w8, [x27]
  402a48:	mov	w26, #0x1                   	// #1
  402a4c:	b	402978 <ferror@plt+0xcf8>
  402a50:	adrp	x27, 416000 <memcpy@GLIBC_2.17>
  402a54:	add	x27, x27, #0x428
  402a58:	b	402978 <ferror@plt+0xcf8>
  402a5c:	mov	x0, x21
  402a60:	ldp	x20, x19, [sp, #96]
  402a64:	ldp	x22, x21, [sp, #80]
  402a68:	ldp	x24, x23, [sp, #64]
  402a6c:	ldp	x26, x25, [sp, #48]
  402a70:	ldp	x28, x27, [sp, #32]
  402a74:	ldp	x29, x30, [sp, #16]
  402a78:	add	sp, sp, #0x70
  402a7c:	b	401b20 <free@plt>
  402a80:	stp	x29, x30, [sp, #-32]!
  402a84:	stp	x20, x19, [sp, #16]
  402a88:	mov	x29, sp
  402a8c:	mov	x19, x0
  402a90:	bl	4019b0 <bfd_get_error@plt>
  402a94:	cbnz	w0, 402ab0 <ferror@plt+0xe30>
  402a98:	adrp	x1, 404000 <ferror@plt+0x2380>
  402a9c:	add	x1, x1, #0xced
  402aa0:	mov	w2, #0x5                   	// #5
  402aa4:	mov	x0, xzr
  402aa8:	bl	401bc0 <dcgettext@plt>
  402aac:	b	402ab4 <ferror@plt+0xe34>
  402ab0:	bl	401bb0 <bfd_errmsg@plt>
  402ab4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402ab8:	mov	x20, x0
  402abc:	ldr	x0, [x8, #984]
  402ac0:	bl	401b60 <fflush@plt>
  402ac4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402ac8:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  402acc:	ldr	x0, [x8, #960]
  402ad0:	ldr	x2, [x9, #1096]
  402ad4:	cbnz	x19, 402af0 <ferror@plt+0xe70>
  402ad8:	mov	x3, x20
  402adc:	ldp	x20, x19, [sp, #16]
  402ae0:	adrp	x1, 404000 <ferror@plt+0x2380>
  402ae4:	add	x1, x1, #0xd08
  402ae8:	ldp	x29, x30, [sp], #32
  402aec:	b	401c50 <fprintf@plt>
  402af0:	mov	x3, x19
  402af4:	mov	x4, x20
  402af8:	ldp	x20, x19, [sp, #16]
  402afc:	adrp	x1, 404000 <ferror@plt+0x2380>
  402b00:	add	x1, x1, #0xd04
  402b04:	ldp	x29, x30, [sp], #32
  402b08:	b	401c50 <fprintf@plt>
  402b0c:	sub	sp, sp, #0x130
  402b10:	stp	x29, x30, [sp, #224]
  402b14:	add	x29, sp, #0xe0
  402b18:	str	x28, [sp, #240]
  402b1c:	stp	x24, x23, [sp, #256]
  402b20:	stp	x22, x21, [sp, #272]
  402b24:	stp	x20, x19, [sp, #288]
  402b28:	mov	x19, x3
  402b2c:	mov	x22, x2
  402b30:	mov	x23, x1
  402b34:	mov	x21, x0
  402b38:	stp	x4, x5, [x29, #-96]
  402b3c:	stp	x6, x7, [x29, #-80]
  402b40:	stp	q0, q1, [sp]
  402b44:	stp	q2, q3, [sp, #32]
  402b48:	stp	q4, q5, [sp, #64]
  402b4c:	stp	q6, q7, [sp, #96]
  402b50:	bl	4019b0 <bfd_get_error@plt>
  402b54:	cbnz	w0, 402b70 <ferror@plt+0xef0>
  402b58:	adrp	x1, 404000 <ferror@plt+0x2380>
  402b5c:	add	x1, x1, #0xced
  402b60:	mov	w2, #0x5                   	// #5
  402b64:	mov	x0, xzr
  402b68:	bl	401bc0 <dcgettext@plt>
  402b6c:	b	402b74 <ferror@plt+0xef4>
  402b70:	bl	401bb0 <bfd_errmsg@plt>
  402b74:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402b78:	mov	x20, x0
  402b7c:	ldr	x0, [x8, #984]
  402b80:	bl	401b60 <fflush@plt>
  402b84:	adrp	x24, 416000 <memcpy@GLIBC_2.17>
  402b88:	adrp	x11, 416000 <memcpy@GLIBC_2.17>
  402b8c:	sub	x9, x29, #0x60
  402b90:	ldr	x1, [x24, #960]
  402b94:	ldr	x0, [x11, #1096]
  402b98:	add	x8, x29, #0x50
  402b9c:	add	x9, x9, #0x20
  402ba0:	mov	x10, sp
  402ba4:	stp	x8, x9, [x29, #-32]
  402ba8:	mov	x8, #0xffffffffffffffe0    	// #-32
  402bac:	add	x10, x10, #0x80
  402bb0:	movk	x8, #0xff80, lsl #32
  402bb4:	stp	x10, x8, [x29, #-16]
  402bb8:	bl	401880 <fputs@plt>
  402bbc:	cbz	x23, 402bd4 <ferror@plt+0xf54>
  402bc0:	cbnz	x21, 402bd0 <ferror@plt+0xf50>
  402bc4:	mov	x0, x23
  402bc8:	bl	402c70 <ferror@plt+0xff0>
  402bcc:	mov	x21, x0
  402bd0:	cbnz	x22, 402c4c <ferror@plt+0xfcc>
  402bd4:	ldr	x0, [x24, #960]
  402bd8:	adrp	x1, 404000 <ferror@plt+0x2380>
  402bdc:	add	x1, x1, #0xd57
  402be0:	mov	x2, x21
  402be4:	bl	401c50 <fprintf@plt>
  402be8:	cbz	x19, 402c1c <ferror@plt+0xf9c>
  402bec:	ldr	x3, [x24, #960]
  402bf0:	adrp	x0, 404000 <ferror@plt+0x2380>
  402bf4:	add	x0, x0, #0x7fc
  402bf8:	mov	w1, #0x2                   	// #2
  402bfc:	mov	w2, #0x1                   	// #1
  402c00:	bl	401b40 <fwrite@plt>
  402c04:	ldp	q0, q1, [x29, #-32]
  402c08:	ldr	x0, [x24, #960]
  402c0c:	sub	x2, x29, #0x40
  402c10:	mov	x1, x19
  402c14:	stp	q0, q1, [x29, #-64]
  402c18:	bl	401be0 <vfprintf@plt>
  402c1c:	ldr	x0, [x24, #960]
  402c20:	adrp	x1, 404000 <ferror@plt+0x2380>
  402c24:	add	x1, x1, #0xd0a
  402c28:	mov	x2, x20
  402c2c:	bl	401c50 <fprintf@plt>
  402c30:	ldp	x20, x19, [sp, #288]
  402c34:	ldp	x22, x21, [sp, #272]
  402c38:	ldp	x24, x23, [sp, #256]
  402c3c:	ldr	x28, [sp, #240]
  402c40:	ldp	x29, x30, [sp, #224]
  402c44:	add	sp, sp, #0x130
  402c48:	ret
  402c4c:	ldr	x3, [x22]
  402c50:	ldr	x0, [x24, #960]
  402c54:	cbz	x3, 402bd8 <ferror@plt+0xf58>
  402c58:	adrp	x1, 404000 <ferror@plt+0x2380>
  402c5c:	add	x1, x1, #0xd10
  402c60:	mov	x2, x21
  402c64:	bl	401c50 <fprintf@plt>
  402c68:	cbnz	x19, 402bec <ferror@plt+0xf6c>
  402c6c:	b	402c1c <ferror@plt+0xf9c>
  402c70:	stp	x29, x30, [sp, #-64]!
  402c74:	str	x23, [sp, #16]
  402c78:	stp	x22, x21, [sp, #32]
  402c7c:	stp	x20, x19, [sp, #48]
  402c80:	mov	x29, sp
  402c84:	cbz	x0, 402d40 <ferror@plt+0x10c0>
  402c88:	ldr	x8, [x0, #208]
  402c8c:	mov	x19, x0
  402c90:	cbz	x8, 402d28 <ferror@plt+0x10a8>
  402c94:	ldrb	w9, [x8, #76]
  402c98:	tbnz	w9, #7, 402d28 <ferror@plt+0x10a8>
  402c9c:	ldr	x20, [x8]
  402ca0:	mov	x0, x20
  402ca4:	bl	401870 <strlen@plt>
  402ca8:	ldr	x21, [x19]
  402cac:	mov	x22, x0
  402cb0:	mov	x0, x21
  402cb4:	bl	401870 <strlen@plt>
  402cb8:	adrp	x23, 416000 <memcpy@GLIBC_2.17>
  402cbc:	ldr	x8, [x23, #1072]
  402cc0:	add	x9, x22, x0
  402cc4:	add	x22, x9, #0x3
  402cc8:	cmp	x22, x8
  402ccc:	b.ls	402d04 <ferror@plt+0x1084>  // b.plast
  402cd0:	cbz	x8, 402ce0 <ferror@plt+0x1060>
  402cd4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402cd8:	ldr	x0, [x8, #1080]
  402cdc:	bl	401b20 <free@plt>
  402ce0:	add	x0, x22, x22, lsr #1
  402ce4:	str	x0, [x23, #1072]
  402ce8:	bl	4019d0 <xmalloc@plt>
  402cec:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402cf0:	str	x0, [x8, #1080]
  402cf4:	ldr	x8, [x19, #208]
  402cf8:	ldr	x21, [x19]
  402cfc:	ldr	x20, [x8]
  402d00:	b	402d0c <ferror@plt+0x108c>
  402d04:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402d08:	ldr	x0, [x8, #1080]
  402d0c:	adrp	x1, 404000 <ferror@plt+0x2380>
  402d10:	add	x1, x1, #0xf06
  402d14:	mov	x2, x20
  402d18:	mov	x3, x21
  402d1c:	bl	4018f0 <sprintf@plt>
  402d20:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  402d24:	add	x19, x19, #0x438
  402d28:	ldr	x0, [x19]
  402d2c:	ldp	x20, x19, [sp, #48]
  402d30:	ldp	x22, x21, [sp, #32]
  402d34:	ldr	x23, [sp, #16]
  402d38:	ldp	x29, x30, [sp], #64
  402d3c:	ret
  402d40:	adrp	x0, 404000 <ferror@plt+0x2380>
  402d44:	adrp	x1, 404000 <ferror@plt+0x2380>
  402d48:	adrp	x3, 404000 <ferror@plt+0x2380>
  402d4c:	add	x0, x0, #0xeaf
  402d50:	add	x1, x1, #0xebc
  402d54:	add	x3, x3, #0xed4
  402d58:	mov	w2, #0x281                 	// #641
  402d5c:	bl	401c00 <__assert_fail@plt>
  402d60:	stp	x29, x30, [sp, #-16]!
  402d64:	mov	x29, sp
  402d68:	bl	402a80 <ferror@plt+0xe00>
  402d6c:	mov	w0, #0x1                   	// #1
  402d70:	bl	401b90 <xexit@plt>
  402d74:	sub	sp, sp, #0x50
  402d78:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402d7c:	ldr	x8, [x8, #984]
  402d80:	stp	x20, x19, [sp, #64]
  402d84:	mov	x20, x0
  402d88:	stp	x29, x30, [sp, #32]
  402d8c:	mov	x0, x8
  402d90:	str	x21, [sp, #48]
  402d94:	add	x29, sp, #0x20
  402d98:	mov	x19, x1
  402d9c:	bl	401b60 <fflush@plt>
  402da0:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  402da4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402da8:	ldr	x0, [x21, #960]
  402dac:	ldr	x2, [x8, #1096]
  402db0:	adrp	x1, 404000 <ferror@plt+0x2380>
  402db4:	add	x1, x1, #0x7fa
  402db8:	bl	401c50 <fprintf@plt>
  402dbc:	ldp	q1, q0, [x19]
  402dc0:	ldr	x0, [x21, #960]
  402dc4:	mov	x2, sp
  402dc8:	mov	x1, x20
  402dcc:	stp	q1, q0, [sp]
  402dd0:	bl	401be0 <vfprintf@plt>
  402dd4:	ldr	x1, [x21, #960]
  402dd8:	mov	w0, #0xa                   	// #10
  402ddc:	bl	401900 <putc@plt>
  402de0:	ldp	x20, x19, [sp, #64]
  402de4:	ldr	x21, [sp, #48]
  402de8:	ldp	x29, x30, [sp, #32]
  402dec:	add	sp, sp, #0x50
  402df0:	ret
  402df4:	sub	sp, sp, #0x120
  402df8:	stp	x29, x30, [sp, #256]
  402dfc:	add	x29, sp, #0x100
  402e00:	mov	x8, #0xffffffffffffffc8    	// #-56
  402e04:	mov	x9, sp
  402e08:	sub	x10, x29, #0x78
  402e0c:	movk	x8, #0xff80, lsl #32
  402e10:	add	x11, x29, #0x20
  402e14:	add	x9, x9, #0x80
  402e18:	add	x10, x10, #0x38
  402e1c:	stp	x9, x8, [x29, #-16]
  402e20:	stp	x11, x10, [x29, #-32]
  402e24:	stp	x1, x2, [x29, #-120]
  402e28:	stp	x3, x4, [x29, #-104]
  402e2c:	stp	x5, x6, [x29, #-88]
  402e30:	stur	x7, [x29, #-72]
  402e34:	stp	q0, q1, [sp]
  402e38:	ldp	q0, q1, [x29, #-32]
  402e3c:	sub	x1, x29, #0x40
  402e40:	str	x28, [sp, #272]
  402e44:	stp	q2, q3, [sp, #32]
  402e48:	stp	q4, q5, [sp, #64]
  402e4c:	stp	q6, q7, [sp, #96]
  402e50:	stp	q0, q1, [x29, #-64]
  402e54:	bl	402d74 <ferror@plt+0x10f4>
  402e58:	mov	w0, #0x1                   	// #1
  402e5c:	bl	401b90 <xexit@plt>
  402e60:	sub	sp, sp, #0x150
  402e64:	stp	x29, x30, [sp, #288]
  402e68:	add	x29, sp, #0x120
  402e6c:	mov	x8, #0xffffffffffffffc8    	// #-56
  402e70:	mov	x9, sp
  402e74:	add	x10, sp, #0x88
  402e78:	movk	x8, #0xff80, lsl #32
  402e7c:	add	x11, x29, #0x30
  402e80:	add	x9, x9, #0x80
  402e84:	add	x10, x10, #0x38
  402e88:	adrp	x12, 416000 <memcpy@GLIBC_2.17>
  402e8c:	stp	x9, x8, [x29, #-48]
  402e90:	stp	x11, x10, [x29, #-64]
  402e94:	stp	x20, x19, [sp, #320]
  402e98:	mov	x19, x0
  402e9c:	stp	q0, q1, [sp]
  402ea0:	ldr	x0, [x12, #984]
  402ea4:	ldp	q0, q1, [x29, #-64]
  402ea8:	str	x28, [sp, #304]
  402eac:	stp	x1, x2, [sp, #136]
  402eb0:	stp	x3, x4, [sp, #152]
  402eb4:	stp	x5, x6, [sp, #168]
  402eb8:	str	x7, [sp, #184]
  402ebc:	stp	q2, q3, [sp, #32]
  402ec0:	stp	q4, q5, [sp, #64]
  402ec4:	stp	q6, q7, [sp, #96]
  402ec8:	stp	q0, q1, [x29, #-96]
  402ecc:	bl	401b60 <fflush@plt>
  402ed0:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  402ed4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402ed8:	ldr	x0, [x20, #960]
  402edc:	ldr	x2, [x8, #1096]
  402ee0:	adrp	x1, 404000 <ferror@plt+0x2380>
  402ee4:	add	x1, x1, #0x7fa
  402ee8:	bl	401c50 <fprintf@plt>
  402eec:	ldp	q0, q1, [x29, #-96]
  402ef0:	ldr	x0, [x20, #960]
  402ef4:	sub	x2, x29, #0x20
  402ef8:	mov	x1, x19
  402efc:	stp	q0, q1, [x29, #-32]
  402f00:	bl	401be0 <vfprintf@plt>
  402f04:	ldr	x1, [x20, #960]
  402f08:	mov	w0, #0xa                   	// #10
  402f0c:	bl	401900 <putc@plt>
  402f10:	ldp	x20, x19, [sp, #320]
  402f14:	ldr	x28, [sp, #304]
  402f18:	ldp	x29, x30, [sp, #288]
  402f1c:	add	sp, sp, #0x150
  402f20:	ret
  402f24:	stp	x29, x30, [sp, #-32]!
  402f28:	adrp	x0, 404000 <ferror@plt+0x2380>
  402f2c:	add	x0, x0, #0xd19
  402f30:	str	x19, [sp, #16]
  402f34:	mov	x29, sp
  402f38:	bl	4018d0 <bfd_set_default_target@plt>
  402f3c:	cbz	w0, 402f4c <ferror@plt+0x12cc>
  402f40:	ldr	x19, [sp, #16]
  402f44:	ldp	x29, x30, [sp], #32
  402f48:	ret
  402f4c:	adrp	x1, 404000 <ferror@plt+0x2380>
  402f50:	add	x1, x1, #0xd33
  402f54:	mov	w2, #0x5                   	// #5
  402f58:	mov	x0, xzr
  402f5c:	bl	401bc0 <dcgettext@plt>
  402f60:	mov	x19, x0
  402f64:	bl	4019b0 <bfd_get_error@plt>
  402f68:	bl	401bb0 <bfd_errmsg@plt>
  402f6c:	adrp	x1, 404000 <ferror@plt+0x2380>
  402f70:	mov	x2, x0
  402f74:	add	x1, x1, #0xd19
  402f78:	mov	x0, x19
  402f7c:	bl	402df4 <ferror@plt+0x1174>
  402f80:	stp	x29, x30, [sp, #-48]!
  402f84:	stp	x20, x19, [sp, #32]
  402f88:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402f8c:	ldr	x8, [x8, #984]
  402f90:	mov	x19, x0
  402f94:	str	x21, [sp, #16]
  402f98:	mov	x29, sp
  402f9c:	mov	x0, x8
  402fa0:	bl	401b60 <fflush@plt>
  402fa4:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  402fa8:	ldr	x20, [x21, #960]
  402fac:	adrp	x1, 404000 <ferror@plt+0x2380>
  402fb0:	add	x1, x1, #0xd5c
  402fb4:	mov	w2, #0x5                   	// #5
  402fb8:	mov	x0, xzr
  402fbc:	bl	401bc0 <dcgettext@plt>
  402fc0:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402fc4:	ldr	x2, [x8, #1096]
  402fc8:	mov	x1, x0
  402fcc:	mov	x0, x20
  402fd0:	bl	401c50 <fprintf@plt>
  402fd4:	ldr	x2, [x19]
  402fd8:	ldr	x1, [x21, #960]
  402fdc:	cbz	x2, 403004 <ferror@plt+0x1384>
  402fe0:	add	x20, x19, #0x8
  402fe4:	adrp	x19, 404000 <ferror@plt+0x2380>
  402fe8:	add	x19, x19, #0xd58
  402fec:	mov	x0, x1
  402ff0:	mov	x1, x19
  402ff4:	bl	401c50 <fprintf@plt>
  402ff8:	ldr	x2, [x20], #8
  402ffc:	ldr	x1, [x21, #960]
  403000:	cbnz	x2, 402fec <ferror@plt+0x136c>
  403004:	ldp	x20, x19, [sp, #32]
  403008:	ldr	x21, [sp, #16]
  40300c:	mov	w0, #0xa                   	// #10
  403010:	ldp	x29, x30, [sp], #48
  403014:	b	401910 <fputc@plt>
  403018:	stp	x29, x30, [sp, #-48]!
  40301c:	stp	x20, x19, [sp, #32]
  403020:	mov	x19, x1
  403024:	stp	x22, x21, [sp, #16]
  403028:	mov	x29, sp
  40302c:	cbz	x0, 40305c <ferror@plt+0x13dc>
  403030:	adrp	x1, 404000 <ferror@plt+0x2380>
  403034:	mov	x20, x0
  403038:	add	x1, x1, #0xd85
  40303c:	mov	w2, #0x5                   	// #5
  403040:	mov	x0, xzr
  403044:	bl	401bc0 <dcgettext@plt>
  403048:	mov	x1, x0
  40304c:	mov	x0, x19
  403050:	mov	x2, x20
  403054:	bl	401c50 <fprintf@plt>
  403058:	b	403078 <ferror@plt+0x13f8>
  40305c:	adrp	x1, 404000 <ferror@plt+0x2380>
  403060:	add	x1, x1, #0xd72
  403064:	mov	w2, #0x5                   	// #5
  403068:	bl	401bc0 <dcgettext@plt>
  40306c:	mov	x1, x0
  403070:	mov	x0, x19
  403074:	bl	401c50 <fprintf@plt>
  403078:	bl	401990 <bfd_target_list@plt>
  40307c:	ldr	x2, [x0]
  403080:	mov	x20, x0
  403084:	cbz	x2, 4030a8 <ferror@plt+0x1428>
  403088:	adrp	x21, 404000 <ferror@plt+0x2380>
  40308c:	add	x22, x20, #0x8
  403090:	add	x21, x21, #0xd58
  403094:	mov	x0, x19
  403098:	mov	x1, x21
  40309c:	bl	401c50 <fprintf@plt>
  4030a0:	ldr	x2, [x22], #8
  4030a4:	cbnz	x2, 403094 <ferror@plt+0x1414>
  4030a8:	mov	w0, #0xa                   	// #10
  4030ac:	mov	x1, x19
  4030b0:	bl	401910 <fputc@plt>
  4030b4:	mov	x0, x20
  4030b8:	ldp	x20, x19, [sp, #32]
  4030bc:	ldp	x22, x21, [sp, #16]
  4030c0:	ldp	x29, x30, [sp], #48
  4030c4:	b	401b20 <free@plt>
  4030c8:	stp	x29, x30, [sp, #-48]!
  4030cc:	stp	x20, x19, [sp, #32]
  4030d0:	mov	x19, x1
  4030d4:	stp	x22, x21, [sp, #16]
  4030d8:	mov	x29, sp
  4030dc:	cbz	x0, 40310c <ferror@plt+0x148c>
  4030e0:	adrp	x1, 404000 <ferror@plt+0x2380>
  4030e4:	mov	x20, x0
  4030e8:	add	x1, x1, #0xdb5
  4030ec:	mov	w2, #0x5                   	// #5
  4030f0:	mov	x0, xzr
  4030f4:	bl	401bc0 <dcgettext@plt>
  4030f8:	mov	x1, x0
  4030fc:	mov	x0, x19
  403100:	mov	x2, x20
  403104:	bl	401c50 <fprintf@plt>
  403108:	b	403128 <ferror@plt+0x14a8>
  40310c:	adrp	x1, 404000 <ferror@plt+0x2380>
  403110:	add	x1, x1, #0xd9c
  403114:	mov	w2, #0x5                   	// #5
  403118:	bl	401bc0 <dcgettext@plt>
  40311c:	mov	x1, x0
  403120:	mov	x0, x19
  403124:	bl	401c50 <fprintf@plt>
  403128:	bl	4018c0 <bfd_arch_list@plt>
  40312c:	ldr	x2, [x0]
  403130:	mov	x20, x0
  403134:	cbz	x2, 403158 <ferror@plt+0x14d8>
  403138:	adrp	x21, 404000 <ferror@plt+0x2380>
  40313c:	add	x22, x20, #0x8
  403140:	add	x21, x21, #0xd58
  403144:	mov	x0, x19
  403148:	mov	x1, x21
  40314c:	bl	401c50 <fprintf@plt>
  403150:	ldr	x2, [x22], #8
  403154:	cbnz	x2, 403144 <ferror@plt+0x14c4>
  403158:	mov	w0, #0xa                   	// #10
  40315c:	mov	x1, x19
  403160:	bl	401910 <fputc@plt>
  403164:	mov	x0, x20
  403168:	ldp	x20, x19, [sp, #32]
  40316c:	ldp	x22, x21, [sp, #16]
  403170:	ldp	x29, x30, [sp], #48
  403174:	b	401b20 <free@plt>
  403178:	sub	sp, sp, #0x90
  40317c:	adrp	x1, 404000 <ferror@plt+0x2380>
  403180:	add	x1, x1, #0xdd2
  403184:	mov	w2, #0x5                   	// #5
  403188:	mov	x0, xzr
  40318c:	stp	x29, x30, [sp, #48]
  403190:	stp	x28, x27, [sp, #64]
  403194:	stp	x26, x25, [sp, #80]
  403198:	stp	x24, x23, [sp, #96]
  40319c:	stp	x22, x21, [sp, #112]
  4031a0:	stp	x20, x19, [sp, #128]
  4031a4:	add	x29, sp, #0x30
  4031a8:	bl	401bc0 <dcgettext@plt>
  4031ac:	adrp	x1, 404000 <ferror@plt+0x2380>
  4031b0:	add	x1, x1, #0xdee
  4031b4:	bl	401bf0 <printf@plt>
  4031b8:	mov	x0, xzr
  4031bc:	bl	4044d0 <ferror@plt+0x2850>
  4031c0:	stp	x0, xzr, [sp, #16]
  4031c4:	adrp	x0, 403000 <ferror@plt+0x1380>
  4031c8:	add	x0, x0, #0x830
  4031cc:	add	x1, sp, #0x10
  4031d0:	stp	xzr, xzr, [sp, #32]
  4031d4:	bl	401b10 <bfd_iterate_over_targets@plt>
  4031d8:	ldr	x0, [sp, #16]
  4031dc:	bl	401c40 <unlink@plt>
  4031e0:	ldr	x0, [sp, #16]
  4031e4:	bl	401b20 <free@plt>
  4031e8:	ldr	w8, [sp, #24]
  4031ec:	cbz	w8, 403214 <ferror@plt+0x1594>
  4031f0:	ldr	w0, [sp, #24]
  4031f4:	ldp	x20, x19, [sp, #128]
  4031f8:	ldp	x22, x21, [sp, #112]
  4031fc:	ldp	x24, x23, [sp, #96]
  403200:	ldp	x26, x25, [sp, #80]
  403204:	ldp	x28, x27, [sp, #64]
  403208:	ldp	x29, x30, [sp, #48]
  40320c:	add	sp, sp, #0x90
  403210:	ret
  403214:	mov	w19, wzr
  403218:	mov	w20, #0x2                   	// #2
  40321c:	mov	w0, w20
  403220:	mov	x1, xzr
  403224:	bl	401af0 <bfd_printable_arch_mach@plt>
  403228:	bl	401870 <strlen@plt>
  40322c:	cmp	w19, w0
  403230:	add	w20, w20, #0x1
  403234:	csel	w19, w0, w19, lt  // lt = tstop
  403238:	cmp	w20, #0x59
  40323c:	b.ne	40321c <ferror@plt+0x159c>  // b.any
  403240:	adrp	x0, 404000 <ferror@plt+0x2380>
  403244:	add	x0, x0, #0xf59
  403248:	bl	401c20 <getenv@plt>
  40324c:	cbz	x0, 403260 <ferror@plt+0x15e0>
  403250:	mov	w2, #0xa                   	// #10
  403254:	mov	x1, xzr
  403258:	bl	401b00 <strtol@plt>
  40325c:	cbnz	w0, 403264 <ferror@plt+0x15e4>
  403260:	mov	w0, #0x50                  	// #80
  403264:	ldr	w8, [sp, #28]
  403268:	cmp	w8, #0x1
  40326c:	b.lt	4031f0 <ferror@plt+0x1570>  // b.tstop
  403270:	mvn	w9, w19
  403274:	add	w10, w19, #0x1
  403278:	adrp	x23, 404000 <ferror@plt+0x2380>
  40327c:	add	w9, w0, w9
  403280:	mov	w28, wzr
  403284:	mov	w21, #0x60                  	// #96
  403288:	adrp	x22, 416000 <memcpy@GLIBC_2.17>
  40328c:	add	x23, x23, #0xf66
  403290:	stp	w9, w10, [sp, #8]
  403294:	b	4032a4 <ferror@plt+0x1624>
  403298:	ldr	w8, [sp, #28]
  40329c:	cmp	w28, w8
  4032a0:	b.ge	4031f0 <ferror@plt+0x1570>  // b.tcont
  4032a4:	ldr	x9, [sp, #40]
  4032a8:	ldr	w26, [sp, #8]
  4032ac:	sxtw	x24, w28
  4032b0:	sxtw	x20, w8
  4032b4:	smaddl	x25, w28, w21, x9
  4032b8:	mov	x28, x24
  4032bc:	ldr	x0, [x25]
  4032c0:	bl	401870 <strlen@plt>
  4032c4:	mvn	w8, w0
  4032c8:	adds	w26, w26, w8
  4032cc:	b.mi	4032e0 <ferror@plt+0x1660>  // b.first
  4032d0:	add	x28, x28, #0x1
  4032d4:	cmp	x28, x20
  4032d8:	add	x25, x25, #0x60
  4032dc:	b.lt	4032bc <ferror@plt+0x163c>  // b.tstop
  4032e0:	ldr	w1, [sp, #12]
  4032e4:	adrp	x0, 404000 <ferror@plt+0x2380>
  4032e8:	adrp	x2, 404000 <ferror@plt+0x2380>
  4032ec:	add	x0, x0, #0xf61
  4032f0:	add	x2, x2, #0x7fd
  4032f4:	bl	401bf0 <printf@plt>
  4032f8:	adrp	x26, 404000 <ferror@plt+0x2380>
  4032fc:	cmp	w24, w28
  403300:	add	x26, x26, #0xe31
  403304:	b.eq	403330 <ferror@plt+0x16b0>  // b.none
  403308:	add	x8, x24, x24, lsl #1
  40330c:	lsl	x20, x8, #5
  403310:	sub	w25, w28, w24
  403314:	ldr	x8, [sp, #40]
  403318:	mov	x0, x26
  40331c:	ldr	x1, [x8, x20]
  403320:	bl	401bf0 <printf@plt>
  403324:	subs	w25, w25, #0x1
  403328:	add	x20, x20, #0x60
  40332c:	b.ne	403314 <ferror@plt+0x1694>  // b.any
  403330:	ldr	x1, [x22, #984]
  403334:	mov	w0, #0xa                   	// #10
  403338:	bl	401900 <putc@plt>
  40333c:	mov	w26, #0x2                   	// #2
  403340:	b	40335c <ferror@plt+0x16dc>
  403344:	ldr	x1, [x22, #984]
  403348:	mov	w0, #0xa                   	// #10
  40334c:	bl	401900 <putc@plt>
  403350:	add	x26, x26, #0x1
  403354:	cmp	x26, #0x59
  403358:	b.eq	403298 <ferror@plt+0x1618>  // b.none
  40335c:	mov	w0, w26
  403360:	mov	x1, xzr
  403364:	bl	401af0 <bfd_printable_arch_mach@plt>
  403368:	mov	x1, x23
  40336c:	bl	401ae0 <strcmp@plt>
  403370:	cbz	w0, 403350 <ferror@plt+0x16d0>
  403374:	mov	w0, w26
  403378:	mov	x1, xzr
  40337c:	bl	401af0 <bfd_printable_arch_mach@plt>
  403380:	mov	x2, x0
  403384:	adrp	x0, 404000 <ferror@plt+0x2380>
  403388:	add	x0, x0, #0xf6f
  40338c:	mov	w1, w19
  403390:	bl	401bf0 <printf@plt>
  403394:	cmp	w24, w28
  403398:	b.eq	403344 <ferror@plt+0x16c4>  // b.none
  40339c:	sub	x25, x26, #0x2
  4033a0:	mov	x20, x24
  4033a4:	ldr	x8, [sp, #40]
  4033a8:	madd	x8, x20, x21, x8
  4033ac:	add	x9, x8, x25
  4033b0:	ldrb	w9, [x9, #8]
  4033b4:	ldr	x0, [x8]
  4033b8:	cbz	w9, 4033c8 <ferror@plt+0x1748>
  4033bc:	ldr	x1, [x22, #984]
  4033c0:	bl	401880 <fputs@plt>
  4033c4:	b	4033e8 <ferror@plt+0x1768>
  4033c8:	bl	401870 <strlen@plt>
  4033cc:	mov	x27, x0
  4033d0:	cbz	w27, 4033e8 <ferror@plt+0x1768>
  4033d4:	ldr	x1, [x22, #984]
  4033d8:	mov	w0, #0x2d                  	// #45
  4033dc:	sub	w27, w27, #0x1
  4033e0:	bl	401900 <putc@plt>
  4033e4:	cbnz	w27, 4033d4 <ferror@plt+0x1754>
  4033e8:	add	x20, x20, #0x1
  4033ec:	cmp	w28, w20
  4033f0:	b.eq	403344 <ferror@plt+0x16c4>  // b.none
  4033f4:	ldr	x1, [x22, #984]
  4033f8:	mov	w0, #0x20                  	// #32
  4033fc:	bl	401900 <putc@plt>
  403400:	b	4033a4 <ferror@plt+0x1724>
  403404:	sub	sp, sp, #0xf0
  403408:	stp	x22, x21, [sp, #208]
  40340c:	stp	x20, x19, [sp, #224]
  403410:	mov	w21, w3
  403414:	mov	x20, x1
  403418:	mov	x19, x0
  40341c:	stp	x29, x30, [sp, #192]
  403420:	add	x29, sp, #0xc0
  403424:	cbz	w2, 4034c0 <ferror@plt+0x1840>
  403428:	ldr	x8, [x20, #8]
  40342c:	add	x1, sp, #0x40
  403430:	mov	x0, x20
  403434:	ldr	x8, [x8, #480]
  403438:	blr	x8
  40343c:	cbnz	w0, 4034c0 <ferror@plt+0x1840>
  403440:	ldr	x8, [sp, #152]
  403444:	mov	x0, sp
  403448:	str	x8, [sp]
  40344c:	bl	401920 <ctime@plt>
  403450:	cbz	x0, 403470 <ferror@plt+0x17f0>
  403454:	adrp	x1, 404000 <ferror@plt+0x2380>
  403458:	add	x2, x0, #0x4
  40345c:	add	x3, x0, #0x14
  403460:	add	x1, x1, #0xe16
  403464:	add	x0, sp, #0xc
  403468:	bl	4018f0 <sprintf@plt>
  40346c:	b	40348c <ferror@plt+0x180c>
  403470:	adrp	x1, 404000 <ferror@plt+0x2380>
  403474:	add	x1, x1, #0xe02
  403478:	mov	w2, #0x5                   	// #5
  40347c:	bl	401bc0 <dcgettext@plt>
  403480:	mov	x1, x0
  403484:	add	x0, sp, #0xc
  403488:	bl	4018f0 <sprintf@plt>
  40348c:	ldr	w0, [sp, #80]
  403490:	add	x1, sp, #0x34
  403494:	add	x22, sp, #0x34
  403498:	bl	403a8c <ferror@plt+0x1e0c>
  40349c:	ldr	x5, [sp, #112]
  4034a0:	ldp	w3, w4, [sp, #88]
  4034a4:	adrp	x1, 404000 <ferror@plt+0x2380>
  4034a8:	orr	x2, x22, #0x1
  4034ac:	add	x1, x1, #0xe21
  4034b0:	add	x6, sp, #0xc
  4034b4:	mov	x0, x19
  4034b8:	strb	wzr, [sp, #62]
  4034bc:	bl	401c50 <fprintf@plt>
  4034c0:	ldr	x0, [x20]
  4034c4:	mov	x1, x19
  4034c8:	bl	401880 <fputs@plt>
  4034cc:	cbz	w21, 4034f0 <ferror@plt+0x1870>
  4034d0:	ldrb	w8, [x20, #76]
  4034d4:	tbnz	w8, #7, 403510 <ferror@plt+0x1890>
  4034d8:	ldr	x2, [x20, #88]
  4034dc:	cbz	x2, 4034f0 <ferror@plt+0x1870>
  4034e0:	adrp	x1, 404000 <ferror@plt+0x2380>
  4034e4:	add	x1, x1, #0xe35
  4034e8:	mov	x0, x19
  4034ec:	bl	401c50 <fprintf@plt>
  4034f0:	mov	w0, #0xa                   	// #10
  4034f4:	mov	x1, x19
  4034f8:	bl	401910 <fputc@plt>
  4034fc:	ldp	x20, x19, [sp, #224]
  403500:	ldp	x22, x21, [sp, #208]
  403504:	ldp	x29, x30, [sp, #192]
  403508:	add	sp, sp, #0xf0
  40350c:	ret
  403510:	ldr	x2, [x20, #96]
  403514:	cbnz	x2, 4034e0 <ferror@plt+0x1860>
  403518:	b	4034f0 <ferror@plt+0x1870>
  40351c:	stp	x29, x30, [sp, #-48]!
  403520:	mov	w1, #0x2f                  	// #47
  403524:	stp	x22, x21, [sp, #16]
  403528:	stp	x20, x19, [sp, #32]
  40352c:	mov	x29, sp
  403530:	mov	x20, x0
  403534:	mov	w22, #0x2f                  	// #47
  403538:	bl	401a30 <strrchr@plt>
  40353c:	cbz	x0, 403568 <ferror@plt+0x18e8>
  403540:	sub	x21, x0, x20
  403544:	add	x0, x21, #0xb
  403548:	bl	4019d0 <xmalloc@plt>
  40354c:	mov	x1, x20
  403550:	mov	x2, x21
  403554:	mov	x19, x0
  403558:	bl	401830 <memcpy@plt>
  40355c:	add	x8, x21, #0x1
  403560:	strb	w22, [x19, x21]
  403564:	b	403578 <ferror@plt+0x18f8>
  403568:	mov	w0, #0x9                   	// #9
  40356c:	bl	4019d0 <xmalloc@plt>
  403570:	mov	x19, x0
  403574:	mov	x8, xzr
  403578:	adrp	x9, 404000 <ferror@plt+0x2380>
  40357c:	add	x9, x9, #0xf74
  403580:	ldr	x9, [x9]
  403584:	add	x8, x19, x8
  403588:	mov	x0, x19
  40358c:	strb	wzr, [x8, #8]
  403590:	str	x9, [x8]
  403594:	bl	401b80 <mkstemp@plt>
  403598:	cmn	w0, #0x1
  40359c:	b.eq	4035a8 <ferror@plt+0x1928>  // b.none
  4035a0:	bl	401a20 <close@plt>
  4035a4:	b	4035b4 <ferror@plt+0x1934>
  4035a8:	mov	x0, x19
  4035ac:	bl	401b20 <free@plt>
  4035b0:	mov	x19, xzr
  4035b4:	mov	x0, x19
  4035b8:	ldp	x20, x19, [sp, #32]
  4035bc:	ldp	x22, x21, [sp, #16]
  4035c0:	ldp	x29, x30, [sp], #48
  4035c4:	ret
  4035c8:	stp	x29, x30, [sp, #-48]!
  4035cc:	mov	w1, #0x2f                  	// #47
  4035d0:	stp	x22, x21, [sp, #16]
  4035d4:	stp	x20, x19, [sp, #32]
  4035d8:	mov	x29, sp
  4035dc:	mov	x20, x0
  4035e0:	mov	w22, #0x2f                  	// #47
  4035e4:	bl	401a30 <strrchr@plt>
  4035e8:	cbz	x0, 403614 <ferror@plt+0x1994>
  4035ec:	sub	x21, x0, x20
  4035f0:	add	x0, x21, #0xb
  4035f4:	bl	4019d0 <xmalloc@plt>
  4035f8:	mov	x1, x20
  4035fc:	mov	x2, x21
  403600:	mov	x19, x0
  403604:	bl	401830 <memcpy@plt>
  403608:	add	x8, x21, #0x1
  40360c:	strb	w22, [x19, x21]
  403610:	b	403624 <ferror@plt+0x19a4>
  403614:	mov	w0, #0x9                   	// #9
  403618:	bl	4019d0 <xmalloc@plt>
  40361c:	mov	x19, x0
  403620:	mov	x8, xzr
  403624:	adrp	x9, 404000 <ferror@plt+0x2380>
  403628:	add	x9, x9, #0xf74
  40362c:	ldr	x9, [x9]
  403630:	add	x8, x19, x8
  403634:	strb	wzr, [x8, #8]
  403638:	mov	x0, x19
  40363c:	str	x9, [x8]
  403640:	ldp	x20, x19, [sp, #32]
  403644:	ldp	x22, x21, [sp, #16]
  403648:	ldp	x29, x30, [sp], #48
  40364c:	b	401a60 <mkdtemp@plt>
  403650:	sub	sp, sp, #0x30
  403654:	stp	x20, x19, [sp, #32]
  403658:	mov	x20, x1
  40365c:	add	x1, sp, #0x8
  403660:	mov	w2, wzr
  403664:	stp	x29, x30, [sp, #16]
  403668:	add	x29, sp, #0x10
  40366c:	mov	x19, x0
  403670:	bl	401890 <bfd_scan_vma@plt>
  403674:	ldr	x8, [sp, #8]
  403678:	ldrb	w8, [x8]
  40367c:	cbnz	w8, 403690 <ferror@plt+0x1a10>
  403680:	ldp	x20, x19, [sp, #32]
  403684:	ldp	x29, x30, [sp, #16]
  403688:	add	sp, sp, #0x30
  40368c:	ret
  403690:	adrp	x1, 404000 <ferror@plt+0x2380>
  403694:	add	x1, x1, #0xe3c
  403698:	mov	w2, #0x5                   	// #5
  40369c:	mov	x0, xzr
  4036a0:	bl	401bc0 <dcgettext@plt>
  4036a4:	mov	x1, x20
  4036a8:	mov	x2, x19
  4036ac:	bl	402df4 <ferror@plt+0x1174>
  4036b0:	sub	sp, sp, #0xa0
  4036b4:	stp	x29, x30, [sp, #128]
  4036b8:	stp	x20, x19, [sp, #144]
  4036bc:	add	x29, sp, #0x80
  4036c0:	cbz	x0, 403788 <ferror@plt+0x1b08>
  4036c4:	mov	x19, x0
  4036c8:	mov	x2, sp
  4036cc:	mov	w0, wzr
  4036d0:	mov	x1, x19
  4036d4:	bl	401c30 <__xstat@plt>
  4036d8:	tbnz	w0, #31, 403700 <ferror@plt+0x1a80>
  4036dc:	ldr	w8, [sp, #16]
  4036e0:	and	w8, w8, #0xf000
  4036e4:	cmp	w8, #0x8, lsl #12
  4036e8:	b.eq	40371c <ferror@plt+0x1a9c>  // b.none
  4036ec:	cmp	w8, #0x4, lsl #12
  4036f0:	b.ne	403730 <ferror@plt+0x1ab0>  // b.any
  4036f4:	adrp	x1, 404000 <ferror@plt+0x2380>
  4036f8:	add	x1, x1, #0x7dd
  4036fc:	b	403738 <ferror@plt+0x1ab8>
  403700:	bl	401c10 <__errno_location@plt>
  403704:	ldr	w8, [x0]
  403708:	cmp	w8, #0x2
  40370c:	b.ne	403750 <ferror@plt+0x1ad0>  // b.any
  403710:	adrp	x1, 404000 <ferror@plt+0x2380>
  403714:	add	x1, x1, #0x79e
  403718:	b	403738 <ferror@plt+0x1ab8>
  40371c:	ldr	x0, [sp, #48]
  403720:	tbz	x0, #63, 40378c <ferror@plt+0x1b0c>
  403724:	adrp	x1, 404000 <ferror@plt+0x2380>
  403728:	add	x1, x1, #0xe75
  40372c:	b	403738 <ferror@plt+0x1ab8>
  403730:	adrp	x1, 404000 <ferror@plt+0x2380>
  403734:	add	x1, x1, #0xe4f
  403738:	mov	w2, #0x5                   	// #5
  40373c:	mov	x0, xzr
  403740:	bl	401bc0 <dcgettext@plt>
  403744:	mov	x1, x19
  403748:	bl	402e60 <ferror@plt+0x11e0>
  40374c:	b	403788 <ferror@plt+0x1b08>
  403750:	adrp	x1, 404000 <ferror@plt+0x2380>
  403754:	mov	x20, x0
  403758:	add	x1, x1, #0x7b1
  40375c:	mov	w2, #0x5                   	// #5
  403760:	mov	x0, xzr
  403764:	bl	401bc0 <dcgettext@plt>
  403768:	ldr	w8, [x20]
  40376c:	mov	x20, x0
  403770:	mov	w0, w8
  403774:	bl	401a10 <strerror@plt>
  403778:	mov	x2, x0
  40377c:	mov	x0, x20
  403780:	mov	x1, x19
  403784:	bl	402e60 <ferror@plt+0x11e0>
  403788:	mov	x0, #0xffffffffffffffff    	// #-1
  40378c:	ldp	x20, x19, [sp, #144]
  403790:	ldp	x29, x30, [sp, #128]
  403794:	add	sp, sp, #0xa0
  403798:	ret
  40379c:	ldrb	w9, [x0]
  4037a0:	cmp	w9, #0x2f
  4037a4:	b.ne	4037b4 <ferror@plt+0x1b34>  // b.any
  4037a8:	mov	w8, wzr
  4037ac:	mov	w0, w8
  4037b0:	ret
  4037b4:	and	w8, w9, #0xff
  4037b8:	cmp	w8, #0x2e
  4037bc:	b.eq	4037c8 <ferror@plt+0x1b48>  // b.none
  4037c0:	cbnz	w8, 4037f4 <ferror@plt+0x1b74>
  4037c4:	b	403828 <ferror@plt+0x1ba8>
  4037c8:	mov	x8, x0
  4037cc:	ldrb	w9, [x8, #1]!
  4037d0:	cmp	w9, #0x2e
  4037d4:	b.ne	4037f0 <ferror@plt+0x1b70>  // b.any
  4037d8:	ldrb	w9, [x0, #2]!
  4037dc:	mov	w8, wzr
  4037e0:	cbz	w9, 4037ac <ferror@plt+0x1b2c>
  4037e4:	cmp	w9, #0x2f
  4037e8:	b.ne	4037f4 <ferror@plt+0x1b74>  // b.any
  4037ec:	b	4037ac <ferror@plt+0x1b2c>
  4037f0:	mov	x0, x8
  4037f4:	mov	x8, x0
  4037f8:	sub	x0, x0, #0x1
  4037fc:	and	w9, w9, #0xff
  403800:	cmp	w9, #0x2f
  403804:	b.eq	403818 <ferror@plt+0x1b98>  // b.none
  403808:	cbz	w9, 403818 <ferror@plt+0x1b98>
  40380c:	ldrb	w9, [x8, #1]!
  403810:	add	x0, x0, #0x1
  403814:	b	4037fc <ferror@plt+0x1b7c>
  403818:	ldrb	w9, [x0, #1]!
  40381c:	cmp	w9, #0x2f
  403820:	b.eq	403818 <ferror@plt+0x1b98>  // b.none
  403824:	b	4037b4 <ferror@plt+0x1b34>
  403828:	mov	w0, #0x1                   	// #1
  40382c:	ret
  403830:	stp	x29, x30, [sp, #-80]!
  403834:	stp	x26, x25, [sp, #16]
  403838:	stp	x24, x23, [sp, #32]
  40383c:	stp	x22, x21, [sp, #48]
  403840:	stp	x20, x19, [sp, #64]
  403844:	ldrsw	x8, [x1, #12]
  403848:	ldr	x11, [x1, #16]
  40384c:	mov	x19, x1
  403850:	mov	x20, x0
  403854:	add	x9, x8, #0x1
  403858:	add	x10, x9, x9, lsl #1
  40385c:	cmp	x11, x10, lsl #5
  403860:	mov	x29, sp
  403864:	str	w9, [x1, #12]
  403868:	b.cs	4038a8 <ferror@plt+0x1c28>  // b.hs, b.nlast
  40386c:	ldr	x0, [x19, #24]
  403870:	lsl	x9, x10, #6
  403874:	cmp	w8, #0x3f
  403878:	mov	w8, #0x3000                	// #12288
  40387c:	csel	x21, x8, x9, lt  // lt = tstop
  403880:	mov	x1, x21
  403884:	bl	401970 <xrealloc@plt>
  403888:	ldr	x8, [x19, #16]
  40388c:	str	x0, [x19, #24]
  403890:	mov	w1, wzr
  403894:	add	x0, x0, x8
  403898:	sub	x2, x21, x8
  40389c:	bl	4019c0 <memset@plt>
  4038a0:	ldr	w9, [x19, #12]
  4038a4:	str	x21, [x19, #16]
  4038a8:	ldr	x8, [x20]
  4038ac:	ldr	x10, [x19, #24]
  4038b0:	sub	w9, w9, #0x1
  4038b4:	mov	w11, #0x60                  	// #96
  4038b8:	adrp	x1, 404000 <ferror@plt+0x2380>
  4038bc:	smull	x9, w9, w11
  4038c0:	add	x1, x1, #0xf0d
  4038c4:	mov	w2, #0x5                   	// #5
  4038c8:	mov	x0, xzr
  4038cc:	str	x8, [x10, x9]
  4038d0:	bl	401bc0 <dcgettext@plt>
  4038d4:	ldr	w8, [x20, #16]
  4038d8:	adrp	x24, 404000 <ferror@plt+0x2380>
  4038dc:	adrp	x25, 404000 <ferror@plt+0x2380>
  4038e0:	ldr	x22, [x20]
  4038e4:	add	x24, x24, #0xf46
  4038e8:	add	x25, x25, #0xf38
  4038ec:	adrp	x26, 404000 <ferror@plt+0x2380>
  4038f0:	cmp	w8, #0x1
  4038f4:	add	x26, x26, #0xf2d
  4038f8:	csel	x9, x25, x24, eq  // eq = none
  4038fc:	cmp	w8, #0x0
  403900:	mov	x21, x0
  403904:	csel	x1, x26, x9, eq  // eq = none
  403908:	mov	w2, #0x5                   	// #5
  40390c:	mov	x0, xzr
  403910:	bl	401bc0 <dcgettext@plt>
  403914:	ldr	w8, [x20, #12]
  403918:	mov	x23, x0
  40391c:	mov	w2, #0x5                   	// #5
  403920:	mov	x0, xzr
  403924:	cmp	w8, #0x1
  403928:	csel	x9, x25, x24, eq  // eq = none
  40392c:	cmp	w8, #0x0
  403930:	csel	x1, x26, x9, eq  // eq = none
  403934:	bl	401bc0 <dcgettext@plt>
  403938:	mov	x3, x0
  40393c:	mov	x0, x21
  403940:	mov	x1, x22
  403944:	mov	x2, x23
  403948:	bl	401bf0 <printf@plt>
  40394c:	ldr	x0, [x19]
  403950:	ldr	x1, [x20]
  403954:	bl	401b30 <bfd_openw@plt>
  403958:	cbz	x0, 4039e0 <ferror@plt+0x1d60>
  40395c:	mov	w1, #0x1                   	// #1
  403960:	mov	x21, x0
  403964:	mov	w23, #0x1                   	// #1
  403968:	bl	401a50 <bfd_set_format@plt>
  40396c:	cbz	w0, 4039f4 <ferror@plt+0x1d74>
  403970:	adrp	x20, 404000 <ferror@plt+0x2380>
  403974:	mov	w24, #0x8                   	// #8
  403978:	add	x20, x20, #0xf27
  40397c:	mov	w25, #0x60                  	// #96
  403980:	b	403990 <ferror@plt+0x1d10>
  403984:	add	x24, x24, #0x1
  403988:	cmp	x24, #0x5f
  40398c:	b.eq	403a10 <ferror@plt+0x1d90>  // b.none
  403990:	ldr	x8, [x21, #8]
  403994:	sub	x22, x24, #0x6
  403998:	mov	x0, x21
  40399c:	mov	w1, w22
  4039a0:	ldr	x8, [x8, #656]
  4039a4:	mov	x2, xzr
  4039a8:	blr	x8
  4039ac:	cbz	w0, 403984 <ferror@plt+0x1d04>
  4039b0:	mov	w0, w22
  4039b4:	mov	x1, xzr
  4039b8:	bl	401af0 <bfd_printable_arch_mach@plt>
  4039bc:	mov	x1, x0
  4039c0:	mov	x0, x20
  4039c4:	bl	401bf0 <printf@plt>
  4039c8:	ldr	x8, [x19, #24]
  4039cc:	ldrsw	x9, [x19, #12]
  4039d0:	madd	x8, x9, x25, x8
  4039d4:	add	x8, x8, x24
  4039d8:	sturb	w23, [x8, #-96]
  4039dc:	b	403984 <ferror@plt+0x1d04>
  4039e0:	ldr	x0, [x19]
  4039e4:	bl	402a80 <ferror@plt+0xe00>
  4039e8:	mov	w0, #0x1                   	// #1
  4039ec:	str	w0, [x19, #8]
  4039f0:	b	403a1c <ferror@plt+0x1d9c>
  4039f4:	bl	4019b0 <bfd_get_error@plt>
  4039f8:	cmp	w0, #0x5
  4039fc:	b.eq	403a10 <ferror@plt+0x1d90>  // b.none
  403a00:	ldr	x0, [x20]
  403a04:	bl	402a80 <ferror@plt+0xe00>
  403a08:	mov	w8, #0x1                   	// #1
  403a0c:	str	w8, [x19, #8]
  403a10:	mov	x0, x21
  403a14:	bl	401aa0 <bfd_close_all_done@plt>
  403a18:	ldr	w0, [x19, #8]
  403a1c:	ldp	x20, x19, [sp, #64]
  403a20:	ldp	x22, x21, [sp, #48]
  403a24:	ldp	x24, x23, [sp, #32]
  403a28:	ldp	x26, x25, [sp, #16]
  403a2c:	ldp	x29, x30, [sp], #80
  403a30:	ret
  403a34:	stp	x29, x30, [sp, #-16]!
  403a38:	mov	x1, x0
  403a3c:	adrp	x0, 404000 <ferror@plt+0x2380>
  403a40:	adrp	x2, 404000 <ferror@plt+0x2380>
  403a44:	add	x0, x0, #0xf7d
  403a48:	add	x2, x2, #0xdee
  403a4c:	mov	x29, sp
  403a50:	bl	401bf0 <printf@plt>
  403a54:	adrp	x1, 404000 <ferror@plt+0x2380>
  403a58:	add	x1, x1, #0xf88
  403a5c:	mov	w2, #0x5                   	// #5
  403a60:	mov	x0, xzr
  403a64:	bl	401bc0 <dcgettext@plt>
  403a68:	bl	401bf0 <printf@plt>
  403a6c:	adrp	x1, 404000 <ferror@plt+0x2380>
  403a70:	add	x1, x1, #0xfbb
  403a74:	mov	w2, #0x5                   	// #5
  403a78:	mov	x0, xzr
  403a7c:	bl	401bc0 <dcgettext@plt>
  403a80:	bl	401bf0 <printf@plt>
  403a84:	mov	w0, wzr
  403a88:	bl	4018a0 <exit@plt>
  403a8c:	and	x8, x0, #0xf000
  403a90:	sub	x8, x8, #0x1, lsl #12
  403a94:	lsr	x8, x8, #12
  403a98:	cmp	x8, #0xb
  403a9c:	b.hi	403acc <ferror@plt+0x1e4c>  // b.pmore
  403aa0:	adrp	x9, 405000 <ferror@plt+0x3380>
  403aa4:	add	x9, x9, #0x7f
  403aa8:	adr	x10, 403abc <ferror@plt+0x1e3c>
  403aac:	ldrb	w11, [x9, x8]
  403ab0:	add	x10, x10, x11, lsl #2
  403ab4:	mov	w8, #0x64                  	// #100
  403ab8:	br	x10
  403abc:	mov	w8, #0x70                  	// #112
  403ac0:	b	403ae8 <ferror@plt+0x1e68>
  403ac4:	mov	w8, #0x63                  	// #99
  403ac8:	b	403ae8 <ferror@plt+0x1e68>
  403acc:	mov	w8, #0x2d                  	// #45
  403ad0:	b	403ae8 <ferror@plt+0x1e68>
  403ad4:	mov	w8, #0x62                  	// #98
  403ad8:	b	403ae8 <ferror@plt+0x1e68>
  403adc:	mov	w8, #0x6c                  	// #108
  403ae0:	b	403ae8 <ferror@plt+0x1e68>
  403ae4:	mov	w8, #0x73                  	// #115
  403ae8:	strb	w8, [x1]
  403aec:	tst	x0, #0x100
  403af0:	mov	w8, #0x72                  	// #114
  403af4:	mov	w9, #0x2d                  	// #45
  403af8:	mov	w10, #0x77                  	// #119
  403afc:	csel	w12, w9, w8, eq  // eq = none
  403b00:	tst	x0, #0x80
  403b04:	mov	w11, #0x78                  	// #120
  403b08:	strb	w12, [x1, #1]
  403b0c:	csel	w12, w9, w10, eq  // eq = none
  403b10:	tst	x0, #0x40
  403b14:	strb	w12, [x1, #2]
  403b18:	csel	w12, w9, w11, eq  // eq = none
  403b1c:	tst	x0, #0x20
  403b20:	strb	w12, [x1, #3]
  403b24:	csel	w12, w9, w8, eq  // eq = none
  403b28:	tst	x0, #0x10
  403b2c:	strb	w12, [x1, #4]
  403b30:	csel	w12, w9, w10, eq  // eq = none
  403b34:	tst	x0, #0x8
  403b38:	strb	w12, [x1, #5]
  403b3c:	csel	w12, w9, w11, eq  // eq = none
  403b40:	tst	x0, #0x4
  403b44:	csel	w8, w9, w8, eq  // eq = none
  403b48:	tst	x0, #0x2
  403b4c:	strb	w8, [x1, #7]
  403b50:	csel	w8, w9, w10, eq  // eq = none
  403b54:	tst	x0, #0x1
  403b58:	strb	w8, [x1, #8]
  403b5c:	csel	w8, w9, w11, eq  // eq = none
  403b60:	strb	w12, [x1, #6]
  403b64:	strb	w8, [x1, #9]
  403b68:	tbnz	w0, #11, 403b78 <ferror@plt+0x1ef8>
  403b6c:	tbnz	w0, #10, 403b90 <ferror@plt+0x1f10>
  403b70:	tbnz	w0, #9, 403ba8 <ferror@plt+0x1f28>
  403b74:	ret
  403b78:	tst	x0, #0x40
  403b7c:	mov	w8, #0x73                  	// #115
  403b80:	mov	w9, #0x53                  	// #83
  403b84:	csel	w8, w9, w8, eq  // eq = none
  403b88:	strb	w8, [x1, #3]
  403b8c:	tbz	w0, #10, 403b70 <ferror@plt+0x1ef0>
  403b90:	tst	x0, #0x8
  403b94:	mov	w8, #0x73                  	// #115
  403b98:	mov	w9, #0x53                  	// #83
  403b9c:	csel	w8, w9, w8, eq  // eq = none
  403ba0:	strb	w8, [x1, #6]
  403ba4:	tbz	w0, #9, 403b74 <ferror@plt+0x1ef4>
  403ba8:	tst	x0, #0x1
  403bac:	mov	w8, #0x74                  	// #116
  403bb0:	mov	w9, #0x54                  	// #84
  403bb4:	csel	w8, w9, w8, eq  // eq = none
  403bb8:	strb	w8, [x1, #9]
  403bbc:	ret
  403bc0:	stp	x29, x30, [sp, #-48]!
  403bc4:	str	x21, [sp, #16]
  403bc8:	stp	x20, x19, [sp, #32]
  403bcc:	mov	x29, sp
  403bd0:	cbz	x0, 403c2c <ferror@plt+0x1fac>
  403bd4:	mov	x20, x0
  403bd8:	mov	x8, xzr
  403bdc:	ldr	x9, [x20, x8]
  403be0:	add	x8, x8, #0x8
  403be4:	cbnz	x9, 403bdc <ferror@plt+0x1f5c>
  403be8:	and	x0, x8, #0x7fffffff8
  403bec:	bl	4019d0 <xmalloc@plt>
  403bf0:	ldr	x8, [x20]
  403bf4:	mov	x19, x0
  403bf8:	cbz	x8, 403c24 <ferror@plt+0x1fa4>
  403bfc:	mov	x21, xzr
  403c00:	add	x20, x20, #0x8
  403c04:	mov	x0, x8
  403c08:	bl	4019f0 <xstrdup@plt>
  403c0c:	lsl	x8, x21, #3
  403c10:	str	x0, [x19, x8]
  403c14:	ldr	x8, [x20, x8]
  403c18:	add	x21, x21, #0x1
  403c1c:	cbnz	x8, 403c04 <ferror@plt+0x1f84>
  403c20:	and	x8, x21, #0xffffffff
  403c24:	str	xzr, [x19, x8, lsl #3]
  403c28:	b	403c30 <ferror@plt+0x1fb0>
  403c2c:	mov	x19, xzr
  403c30:	mov	x0, x19
  403c34:	ldp	x20, x19, [sp, #32]
  403c38:	ldr	x21, [sp, #16]
  403c3c:	ldp	x29, x30, [sp], #48
  403c40:	ret
  403c44:	cbz	x0, 403c80 <ferror@plt+0x2000>
  403c48:	stp	x29, x30, [sp, #-32]!
  403c4c:	stp	x20, x19, [sp, #16]
  403c50:	mov	x19, x0
  403c54:	ldr	x0, [x0]
  403c58:	mov	x29, sp
  403c5c:	cbz	x0, 403c70 <ferror@plt+0x1ff0>
  403c60:	add	x20, x19, #0x8
  403c64:	bl	401b20 <free@plt>
  403c68:	ldr	x0, [x20], #8
  403c6c:	cbnz	x0, 403c64 <ferror@plt+0x1fe4>
  403c70:	mov	x0, x19
  403c74:	ldp	x20, x19, [sp, #16]
  403c78:	ldp	x29, x30, [sp], #32
  403c7c:	b	401b20 <free@plt>
  403c80:	ret
  403c84:	stp	x29, x30, [sp, #-96]!
  403c88:	str	x27, [sp, #16]
  403c8c:	stp	x26, x25, [sp, #32]
  403c90:	stp	x24, x23, [sp, #48]
  403c94:	stp	x22, x21, [sp, #64]
  403c98:	stp	x20, x19, [sp, #80]
  403c9c:	mov	x29, sp
  403ca0:	cbz	x0, 403e48 <ferror@plt+0x21c8>
  403ca4:	mov	x19, x0
  403ca8:	bl	401870 <strlen@plt>
  403cac:	add	x0, x0, #0x1
  403cb0:	bl	4019d0 <xmalloc@plt>
  403cb4:	adrp	x23, 415000 <ferror@plt+0x13380>
  403cb8:	ldrb	w8, [x19]
  403cbc:	ldr	x23, [x23, #4056]
  403cc0:	mov	x20, x0
  403cc4:	mov	x22, xzr
  403cc8:	mov	w26, wzr
  403ccc:	mov	w25, wzr
  403cd0:	mov	w27, wzr
  403cd4:	mov	w24, wzr
  403cd8:	mov	x21, xzr
  403cdc:	b	403ce4 <ferror@plt+0x2064>
  403ce0:	cbz	w8, 403e3c <ferror@plt+0x21bc>
  403ce4:	and	x9, x8, #0xff
  403ce8:	ldrh	w9, [x23, x9, lsl #1]
  403cec:	tbz	w9, #6, 403cfc <ferror@plt+0x207c>
  403cf0:	ldrb	w8, [x19, #1]!
  403cf4:	ldrh	w9, [x23, x8, lsl #1]
  403cf8:	tbnz	w9, #6, 403cf0 <ferror@plt+0x2070>
  403cfc:	subs	w9, w24, #0x1
  403d00:	b.cc	403d10 <ferror@plt+0x2090>  // b.lo, b.ul, b.last
  403d04:	sxtw	x9, w9
  403d08:	cmp	x22, x9
  403d0c:	b.lt	403d44 <ferror@plt+0x20c4>  // b.tstop
  403d10:	cbz	x21, 403d2c <ferror@plt+0x20ac>
  403d14:	lsl	w24, w24, #1
  403d18:	sbfiz	x1, x24, #3, #32
  403d1c:	mov	x0, x21
  403d20:	bl	401970 <xrealloc@plt>
  403d24:	mov	x21, x0
  403d28:	b	403d3c <ferror@plt+0x20bc>
  403d2c:	mov	w0, #0x40                  	// #64
  403d30:	bl	4019d0 <xmalloc@plt>
  403d34:	mov	x21, x0
  403d38:	mov	w24, #0x8                   	// #8
  403d3c:	str	xzr, [x21, x22, lsl #3]
  403d40:	ldrb	w8, [x19]
  403d44:	mov	x9, x20
  403d48:	tst	w8, #0xff
  403d4c:	b.ne	403d9c <ferror@plt+0x211c>  // b.any
  403d50:	mov	x0, x20
  403d54:	strb	wzr, [x9]
  403d58:	bl	4019f0 <xstrdup@plt>
  403d5c:	str	x0, [x21, x22, lsl #3]
  403d60:	add	x22, x22, #0x1
  403d64:	str	xzr, [x21, x22, lsl #3]
  403d68:	ldrb	w8, [x19]
  403d6c:	ldrh	w9, [x23, x8, lsl #1]
  403d70:	tbz	w9, #6, 403ce0 <ferror@plt+0x2060>
  403d74:	ldrb	w8, [x19, #1]!
  403d78:	ldrh	w9, [x23, x8, lsl #1]
  403d7c:	tbnz	w9, #6, 403d74 <ferror@plt+0x20f4>
  403d80:	b	403ce0 <ferror@plt+0x2060>
  403d84:	mov	w26, wzr
  403d88:	mov	w25, wzr
  403d8c:	mov	w27, wzr
  403d90:	strb	w8, [x9], #1
  403d94:	ldrb	w8, [x19, #1]!
  403d98:	cbz	w8, 403d50 <ferror@plt+0x20d0>
  403d9c:	orr	w10, w25, w26
  403da0:	orr	w10, w10, w27
  403da4:	cbnz	w10, 403db4 <ferror@plt+0x2134>
  403da8:	and	x10, x8, #0xff
  403dac:	ldrh	w10, [x23, x10, lsl #1]
  403db0:	tbnz	w10, #6, 403d50 <ferror@plt+0x20d0>
  403db4:	cbnz	w27, 403d8c <ferror@plt+0x210c>
  403db8:	and	w10, w8, #0xff
  403dbc:	cmp	w10, #0x5c
  403dc0:	b.ne	403dcc <ferror@plt+0x214c>  // b.any
  403dc4:	mov	w27, #0x1                   	// #1
  403dc8:	b	403d94 <ferror@plt+0x2114>
  403dcc:	and	w10, w8, #0xff
  403dd0:	cbnz	w26, 403df8 <ferror@plt+0x2178>
  403dd4:	cbnz	w25, 403e0c <ferror@plt+0x218c>
  403dd8:	cmp	w10, #0x27
  403ddc:	b.eq	403e24 <ferror@plt+0x21a4>  // b.none
  403de0:	cmp	w10, #0x22
  403de4:	b.ne	403d84 <ferror@plt+0x2104>  // b.any
  403de8:	mov	w26, wzr
  403dec:	mov	w27, wzr
  403df0:	mov	w25, #0x1                   	// #1
  403df4:	b	403d94 <ferror@plt+0x2114>
  403df8:	cmp	w10, #0x27
  403dfc:	b.ne	403d8c <ferror@plt+0x210c>  // b.any
  403e00:	mov	w26, wzr
  403e04:	mov	w27, wzr
  403e08:	b	403d94 <ferror@plt+0x2114>
  403e0c:	cmp	w10, #0x22
  403e10:	b.ne	403e34 <ferror@plt+0x21b4>  // b.any
  403e14:	mov	w26, wzr
  403e18:	mov	w25, wzr
  403e1c:	mov	w27, wzr
  403e20:	b	403d94 <ferror@plt+0x2114>
  403e24:	mov	w25, wzr
  403e28:	mov	w27, wzr
  403e2c:	mov	w26, #0x1                   	// #1
  403e30:	b	403d94 <ferror@plt+0x2114>
  403e34:	mov	w26, wzr
  403e38:	b	403d8c <ferror@plt+0x210c>
  403e3c:	mov	x0, x20
  403e40:	bl	401b20 <free@plt>
  403e44:	b	403e4c <ferror@plt+0x21cc>
  403e48:	mov	x21, xzr
  403e4c:	mov	x0, x21
  403e50:	ldp	x20, x19, [sp, #80]
  403e54:	ldp	x22, x21, [sp, #64]
  403e58:	ldp	x24, x23, [sp, #48]
  403e5c:	ldp	x26, x25, [sp, #32]
  403e60:	ldr	x27, [sp, #16]
  403e64:	ldp	x29, x30, [sp], #96
  403e68:	ret
  403e6c:	stp	x29, x30, [sp, #-80]!
  403e70:	str	x25, [sp, #16]
  403e74:	stp	x24, x23, [sp, #32]
  403e78:	stp	x22, x21, [sp, #48]
  403e7c:	stp	x20, x19, [sp, #64]
  403e80:	mov	x29, sp
  403e84:	cbz	x1, 403f24 <ferror@plt+0x22a4>
  403e88:	adrp	x22, 415000 <ferror@plt+0x13380>
  403e8c:	ldr	x22, [x22, #4056]
  403e90:	mov	x24, #0x21                  	// #33
  403e94:	mov	x19, x1
  403e98:	mov	x20, x0
  403e9c:	mov	w23, #0x1                   	// #1
  403ea0:	movk	x24, #0x400, lsl #48
  403ea4:	ldr	x25, [x20]
  403ea8:	cbz	x25, 403f40 <ferror@plt+0x22c0>
  403eac:	ldrb	w21, [x25]
  403eb0:	cbz	w21, 403f04 <ferror@plt+0x2284>
  403eb4:	ldrh	w8, [x22, x21, lsl #1]
  403eb8:	tbnz	w8, #6, 403ed4 <ferror@plt+0x2254>
  403ebc:	sub	w8, w21, #0x22
  403ec0:	cmp	w8, #0x3a
  403ec4:	b.hi	403ee8 <ferror@plt+0x2268>  // b.pmore
  403ec8:	lsl	x8, x23, x8
  403ecc:	tst	x8, x24
  403ed0:	b.eq	403ee8 <ferror@plt+0x2268>  // b.none
  403ed4:	mov	w0, #0x5c                  	// #92
  403ed8:	mov	x1, x19
  403edc:	bl	401910 <fputc@plt>
  403ee0:	cmn	w0, #0x1
  403ee4:	b.eq	403f24 <ferror@plt+0x22a4>  // b.none
  403ee8:	mov	w0, w21
  403eec:	mov	x1, x19
  403ef0:	bl	401910 <fputc@plt>
  403ef4:	cmn	w0, #0x1
  403ef8:	add	x25, x25, #0x1
  403efc:	b.ne	403eac <ferror@plt+0x222c>  // b.any
  403f00:	b	403f24 <ferror@plt+0x22a4>
  403f04:	mov	w0, #0xa                   	// #10
  403f08:	mov	x1, x19
  403f0c:	bl	401910 <fputc@plt>
  403f10:	add	x20, x20, #0x8
  403f14:	cmn	w0, #0x1
  403f18:	mov	w0, #0x1                   	// #1
  403f1c:	b.ne	403ea4 <ferror@plt+0x2224>  // b.any
  403f20:	b	403f28 <ferror@plt+0x22a8>
  403f24:	mov	w0, #0x1                   	// #1
  403f28:	ldp	x20, x19, [sp, #64]
  403f2c:	ldp	x22, x21, [sp, #48]
  403f30:	ldp	x24, x23, [sp, #32]
  403f34:	ldr	x25, [sp, #16]
  403f38:	ldp	x29, x30, [sp], #80
  403f3c:	ret
  403f40:	mov	w0, wzr
  403f44:	b	403f28 <ferror@plt+0x22a8>
  403f48:	sub	sp, sp, #0x100
  403f4c:	stp	x29, x30, [sp, #160]
  403f50:	stp	x28, x27, [sp, #176]
  403f54:	stp	x26, x25, [sp, #192]
  403f58:	stp	x24, x23, [sp, #208]
  403f5c:	stp	x22, x21, [sp, #224]
  403f60:	stp	x20, x19, [sp, #240]
  403f64:	ldr	w8, [x0]
  403f68:	add	x29, sp, #0xa0
  403f6c:	cmp	w8, #0x2
  403f70:	b.lt	4041f8 <ferror@plt+0x2578>  // b.tstop
  403f74:	ldr	x8, [x1]
  403f78:	adrp	x23, 415000 <ferror@plt+0x13380>
  403f7c:	ldr	x23, [x23, #4056]
  403f80:	adrp	x26, 404000 <ferror@plt+0x2380>
  403f84:	mov	x20, x0
  403f88:	mov	x19, x1
  403f8c:	mov	w28, wzr
  403f90:	mov	w27, #0x7d0                 	// #2000
  403f94:	mov	w21, #0x1                   	// #1
  403f98:	add	x26, x26, #0x78f
  403f9c:	add	x25, x8, #0x8
  403fa0:	stp	x25, x8, [sp, #8]
  403fa4:	ldr	x9, [x8, w21, sxtw #3]
  403fa8:	ldrb	w10, [x9]
  403fac:	cmp	w10, #0x40
  403fb0:	b.ne	40407c <ferror@plt+0x23fc>  // b.any
  403fb4:	subs	w27, w27, #0x1
  403fb8:	b.eq	404218 <ferror@plt+0x2598>  // b.none
  403fbc:	add	x22, x9, #0x1
  403fc0:	add	x2, sp, #0x20
  403fc4:	mov	w0, wzr
  403fc8:	mov	x1, x22
  403fcc:	bl	401c30 <__xstat@plt>
  403fd0:	tbnz	w0, #31, 40407c <ferror@plt+0x23fc>
  403fd4:	ldr	w8, [sp, #48]
  403fd8:	and	w8, w8, #0xf000
  403fdc:	cmp	w8, #0x4, lsl #12
  403fe0:	b.eq	404230 <ferror@plt+0x25b0>  // b.none
  403fe4:	mov	x0, x22
  403fe8:	mov	x1, x26
  403fec:	bl	401960 <fopen@plt>
  403ff0:	cbz	x0, 40407c <ferror@plt+0x23fc>
  403ff4:	mov	w2, #0x2                   	// #2
  403ff8:	mov	x1, xzr
  403ffc:	mov	x22, x0
  404000:	bl	401a70 <fseek@plt>
  404004:	cmn	w0, #0x1
  404008:	b.eq	40406c <ferror@plt+0x23ec>  // b.none
  40400c:	mov	x0, x22
  404010:	bl	4018e0 <ftell@plt>
  404014:	cmn	x0, #0x1
  404018:	b.eq	40406c <ferror@plt+0x23ec>  // b.none
  40401c:	mov	x24, x0
  404020:	mov	x0, x22
  404024:	mov	x1, xzr
  404028:	mov	w2, wzr
  40402c:	bl	401a70 <fseek@plt>
  404030:	cmn	w0, #0x1
  404034:	b.eq	40406c <ferror@plt+0x23ec>  // b.none
  404038:	add	x0, x24, #0x1
  40403c:	bl	4019d0 <xmalloc@plt>
  404040:	mov	w1, #0x1                   	// #1
  404044:	mov	x2, x24
  404048:	mov	x3, x22
  40404c:	str	x0, [sp, #24]
  404050:	bl	401ab0 <fread_unlocked@plt>
  404054:	mov	x25, x0
  404058:	cmp	x0, x24
  40405c:	b.eq	404098 <ferror@plt+0x2418>  // b.none
  404060:	mov	x0, x22
  404064:	bl	401c80 <ferror@plt>
  404068:	cbz	w0, 404098 <ferror@plt+0x2418>
  40406c:	mov	w28, w21
  404070:	mov	x0, x22
  404074:	bl	401950 <fclose@plt>
  404078:	b	404080 <ferror@plt+0x2400>
  40407c:	mov	w28, w21
  404080:	ldr	w8, [x20]
  404084:	add	w21, w28, #0x1
  404088:	cmp	w21, w8
  40408c:	b.ge	4041f8 <ferror@plt+0x2578>  // b.tcont
  404090:	ldr	x8, [x19]
  404094:	b	403fa4 <ferror@plt+0x2324>
  404098:	ldr	x0, [sp, #24]
  40409c:	strb	wzr, [x0, x25]
  4040a0:	ldrb	w8, [x0]
  4040a4:	cbz	w8, 4040c4 <ferror@plt+0x2444>
  4040a8:	mov	w9, #0x1                   	// #1
  4040ac:	and	x8, x8, #0xff
  4040b0:	ldrh	w8, [x23, x8, lsl #1]
  4040b4:	tbz	w8, #6, 4040d8 <ferror@plt+0x2458>
  4040b8:	ldrb	w8, [x0, x9]
  4040bc:	add	x9, x9, #0x1
  4040c0:	cbnz	w8, 4040ac <ferror@plt+0x242c>
  4040c4:	mov	w0, #0x8                   	// #8
  4040c8:	bl	4019d0 <xmalloc@plt>
  4040cc:	mov	x24, x0
  4040d0:	str	xzr, [x0]
  4040d4:	b	4040e0 <ferror@plt+0x2460>
  4040d8:	bl	403c84 <ferror@plt+0x2004>
  4040dc:	mov	x24, x0
  4040e0:	ldr	x25, [x19]
  4040e4:	ldr	x23, [sp, #16]
  4040e8:	cmp	x25, x23
  4040ec:	b.ne	404150 <ferror@plt+0x24d0>  // b.any
  4040f0:	cbz	x23, 404148 <ferror@plt+0x24c8>
  4040f4:	mov	x8, xzr
  4040f8:	ldr	x9, [x23, x8]
  4040fc:	add	x8, x8, #0x8
  404100:	cbnz	x9, 4040f8 <ferror@plt+0x2478>
  404104:	and	x0, x8, #0x7fffffff8
  404108:	bl	4019d0 <xmalloc@plt>
  40410c:	ldr	x8, [x23]
  404110:	mov	x25, x0
  404114:	cbz	x8, 404140 <ferror@plt+0x24c0>
  404118:	ldr	x23, [sp, #8]
  40411c:	mov	x26, xzr
  404120:	mov	x0, x8
  404124:	bl	4019f0 <xstrdup@plt>
  404128:	lsl	x8, x26, #3
  40412c:	str	x0, [x25, x8]
  404130:	ldr	x8, [x23, x8]
  404134:	add	x26, x26, #0x1
  404138:	cbnz	x8, 404120 <ferror@plt+0x24a0>
  40413c:	and	x8, x26, #0xffffffff
  404140:	str	xzr, [x25, x8, lsl #3]
  404144:	b	40414c <ferror@plt+0x24cc>
  404148:	mov	x25, xzr
  40414c:	str	x25, [x19]
  404150:	mov	x9, xzr
  404154:	sxtw	x8, w21
  404158:	ldr	x10, [x24, x9, lsl #3]
  40415c:	mov	x26, x9
  404160:	add	x9, x9, #0x1
  404164:	cbnz	x10, 404158 <ferror@plt+0x24d8>
  404168:	lsl	x23, x8, #3
  40416c:	ldr	x0, [x25, x23]
  404170:	bl	401b20 <free@plt>
  404174:	ldrsw	x8, [x20]
  404178:	ldr	x0, [x19]
  40417c:	add	x8, x26, x8
  404180:	lsl	x8, x8, #3
  404184:	add	x1, x8, #0x8
  404188:	bl	401970 <xrealloc@plt>
  40418c:	str	x0, [x19]
  404190:	ldr	w9, [x20]
  404194:	add	x8, x0, x23
  404198:	lsl	x25, x26, #3
  40419c:	add	x0, x8, x25
  4041a0:	add	x1, x8, #0x8
  4041a4:	sub	w8, w9, w21
  4041a8:	sbfiz	x2, x8, #3, #32
  4041ac:	bl	401840 <memmove@plt>
  4041b0:	ldr	x8, [x19]
  4041b4:	mov	x1, x24
  4041b8:	mov	x2, x25
  4041bc:	add	x0, x8, x23
  4041c0:	bl	401830 <memcpy@plt>
  4041c4:	ldr	w8, [x20]
  4041c8:	mov	x0, x24
  4041cc:	add	w8, w26, w8
  4041d0:	sub	w8, w8, #0x1
  4041d4:	str	w8, [x20]
  4041d8:	bl	401b20 <free@plt>
  4041dc:	ldr	x0, [sp, #24]
  4041e0:	bl	401b20 <free@plt>
  4041e4:	adrp	x23, 415000 <ferror@plt+0x13380>
  4041e8:	ldr	x23, [x23, #4056]
  4041ec:	adrp	x26, 404000 <ferror@plt+0x2380>
  4041f0:	add	x26, x26, #0x78f
  4041f4:	b	404070 <ferror@plt+0x23f0>
  4041f8:	ldp	x20, x19, [sp, #240]
  4041fc:	ldp	x22, x21, [sp, #224]
  404200:	ldp	x24, x23, [sp, #208]
  404204:	ldp	x26, x25, [sp, #192]
  404208:	ldp	x28, x27, [sp, #176]
  40420c:	ldp	x29, x30, [sp, #160]
  404210:	add	sp, sp, #0x100
  404214:	ret
  404218:	adrp	x9, 415000 <ferror@plt+0x13380>
  40421c:	ldr	x9, [x9, #4048]
  404220:	ldr	x2, [x8]
  404224:	adrp	x1, 405000 <ferror@plt+0x3380>
  404228:	add	x1, x1, #0x8b
  40422c:	b	404248 <ferror@plt+0x25c8>
  404230:	adrp	x9, 415000 <ferror@plt+0x13380>
  404234:	ldr	x8, [x19]
  404238:	ldr	x9, [x9, #4048]
  40423c:	adrp	x1, 405000 <ferror@plt+0x3380>
  404240:	add	x1, x1, #0xb4
  404244:	ldr	x2, [x8]
  404248:	ldr	x0, [x9]
  40424c:	bl	401c50 <fprintf@plt>
  404250:	mov	w0, #0x1                   	// #1
  404254:	bl	401b90 <xexit@plt>
  404258:	cbz	x0, 404270 <ferror@plt+0x25f0>
  40425c:	mov	x8, x0
  404260:	mov	w0, #0xffffffff            	// #-1
  404264:	ldr	x9, [x8], #8
  404268:	add	w0, w0, #0x1
  40426c:	cbnz	x9, 404264 <ferror@plt+0x25e4>
  404270:	ret
  404274:	stp	x29, x30, [sp, #-48]!
  404278:	str	x21, [sp, #16]
  40427c:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  404280:	ldr	x0, [x21, #1088]
  404284:	stp	x20, x19, [sp, #32]
  404288:	mov	x29, sp
  40428c:	cbnz	x0, 404394 <ferror@plt+0x2714>
  404290:	adrp	x0, 405000 <ferror@plt+0x3380>
  404294:	add	x0, x0, #0xdd
  404298:	bl	401c20 <getenv@plt>
  40429c:	cbz	x0, 4042b0 <ferror@plt+0x2630>
  4042a0:	mov	w1, #0x7                   	// #7
  4042a4:	mov	x19, x0
  4042a8:	bl	401a90 <access@plt>
  4042ac:	cbz	w0, 404354 <ferror@plt+0x26d4>
  4042b0:	adrp	x0, 405000 <ferror@plt+0x3380>
  4042b4:	add	x0, x0, #0xe4
  4042b8:	bl	401c20 <getenv@plt>
  4042bc:	cbz	x0, 4042d0 <ferror@plt+0x2650>
  4042c0:	mov	w1, #0x7                   	// #7
  4042c4:	mov	x19, x0
  4042c8:	bl	401a90 <access@plt>
  4042cc:	cbz	w0, 404354 <ferror@plt+0x26d4>
  4042d0:	adrp	x0, 405000 <ferror@plt+0x3380>
  4042d4:	add	x0, x0, #0xe8
  4042d8:	bl	401c20 <getenv@plt>
  4042dc:	cbz	x0, 4042f0 <ferror@plt+0x2670>
  4042e0:	mov	w1, #0x7                   	// #7
  4042e4:	mov	x19, x0
  4042e8:	bl	401a90 <access@plt>
  4042ec:	cbz	w0, 404354 <ferror@plt+0x26d4>
  4042f0:	adrp	x19, 405000 <ferror@plt+0x3380>
  4042f4:	add	x19, x19, #0x11a
  4042f8:	mov	w1, #0x7                   	// #7
  4042fc:	mov	x0, x19
  404300:	bl	401a90 <access@plt>
  404304:	cbz	w0, 404354 <ferror@plt+0x26d4>
  404308:	adrp	x20, 405000 <ferror@plt+0x3380>
  40430c:	add	x20, x20, #0x11f
  404310:	mov	w1, #0x7                   	// #7
  404314:	mov	x0, x20
  404318:	bl	401a90 <access@plt>
  40431c:	cbz	w0, 404350 <ferror@plt+0x26d0>
  404320:	adrp	x20, 405000 <ferror@plt+0x3380>
  404324:	add	x20, x20, #0x128
  404328:	mov	w1, #0x7                   	// #7
  40432c:	mov	x0, x20
  404330:	bl	401a90 <access@plt>
  404334:	cbz	w0, 404350 <ferror@plt+0x26d0>
  404338:	mov	w1, #0x7                   	// #7
  40433c:	mov	x0, x19
  404340:	bl	401a90 <access@plt>
  404344:	cmp	w0, #0x0
  404348:	csel	x19, x19, xzr, eq  // eq = none
  40434c:	b	404354 <ferror@plt+0x26d4>
  404350:	mov	x19, x20
  404354:	adrp	x8, 405000 <ferror@plt+0x3380>
  404358:	add	x8, x8, #0xed
  40435c:	cmp	x19, #0x0
  404360:	csel	x19, x8, x19, eq  // eq = none
  404364:	mov	x0, x19
  404368:	bl	401870 <strlen@plt>
  40436c:	mov	x20, x0
  404370:	add	w0, w20, #0x2
  404374:	bl	4019d0 <xmalloc@plt>
  404378:	mov	x1, x19
  40437c:	bl	401b70 <strcpy@plt>
  404380:	mov	w8, #0x2f                  	// #47
  404384:	add	w9, w20, #0x1
  404388:	strb	w8, [x0, w20, uxtw]
  40438c:	strb	wzr, [x0, w9, uxtw]
  404390:	str	x0, [x21, #1088]
  404394:	ldp	x20, x19, [sp, #32]
  404398:	ldr	x21, [sp, #16]
  40439c:	ldp	x29, x30, [sp], #48
  4043a0:	ret
  4043a4:	stp	x29, x30, [sp, #-80]!
  4043a8:	str	x25, [sp, #16]
  4043ac:	stp	x24, x23, [sp, #32]
  4043b0:	stp	x22, x21, [sp, #48]
  4043b4:	stp	x20, x19, [sp, #64]
  4043b8:	mov	x29, sp
  4043bc:	mov	x20, x1
  4043c0:	mov	x21, x0
  4043c4:	bl	404274 <ferror@plt+0x25f4>
  4043c8:	adrp	x8, 405000 <ferror@plt+0x3380>
  4043cc:	add	x8, x8, #0xef
  4043d0:	cmp	x21, #0x0
  4043d4:	adrp	x9, 404000 <ferror@plt+0x2380>
  4043d8:	add	x9, x9, #0xf26
  4043dc:	csel	x21, x8, x21, eq  // eq = none
  4043e0:	cmp	x20, #0x0
  4043e4:	mov	x19, x0
  4043e8:	csel	x22, x9, x20, eq  // eq = none
  4043ec:	bl	401870 <strlen@plt>
  4043f0:	mov	x20, x0
  4043f4:	mov	x0, x21
  4043f8:	bl	401870 <strlen@plt>
  4043fc:	mov	x23, x0
  404400:	mov	x0, x22
  404404:	bl	401870 <strlen@plt>
  404408:	sxtw	x25, w20
  40440c:	sxtw	x23, w23
  404410:	mov	x24, x0
  404414:	add	x8, x25, x23
  404418:	add	x8, x8, w24, sxtw
  40441c:	add	x0, x8, #0x7
  404420:	bl	4019d0 <xmalloc@plt>
  404424:	mov	x1, x19
  404428:	mov	x20, x0
  40442c:	bl	401b70 <strcpy@plt>
  404430:	add	x0, x20, x25
  404434:	mov	x1, x21
  404438:	bl	401b70 <strcpy@plt>
  40443c:	add	x8, x0, x23
  404440:	mov	w9, #0x5858                	// #22616
  404444:	mov	w10, #0x5858                	// #22616
  404448:	movk	w9, #0x58, lsl #16
  40444c:	movk	w10, #0x5858, lsl #16
  404450:	add	x0, x8, #0x6
  404454:	mov	x1, x22
  404458:	stur	w9, [x8, #3]
  40445c:	str	w10, [x8]
  404460:	bl	401b70 <strcpy@plt>
  404464:	mov	x0, x20
  404468:	mov	w1, w24
  40446c:	bl	401850 <mkstemps@plt>
  404470:	cmn	w0, #0x1
  404474:	b.eq	40449c <ferror@plt+0x281c>  // b.none
  404478:	bl	401a20 <close@plt>
  40447c:	cbnz	w0, 4044cc <ferror@plt+0x284c>
  404480:	mov	x0, x20
  404484:	ldp	x20, x19, [sp, #64]
  404488:	ldp	x22, x21, [sp, #48]
  40448c:	ldp	x24, x23, [sp, #32]
  404490:	ldr	x25, [sp, #16]
  404494:	ldp	x29, x30, [sp], #80
  404498:	ret
  40449c:	adrp	x8, 415000 <ferror@plt+0x13380>
  4044a0:	ldr	x8, [x8, #4048]
  4044a4:	ldr	x20, [x8]
  4044a8:	bl	401c10 <__errno_location@plt>
  4044ac:	ldr	w0, [x0]
  4044b0:	bl	401a10 <strerror@plt>
  4044b4:	adrp	x1, 405000 <ferror@plt+0x3380>
  4044b8:	mov	x3, x0
  4044bc:	add	x1, x1, #0xf2
  4044c0:	mov	x0, x20
  4044c4:	mov	x2, x19
  4044c8:	bl	401c50 <fprintf@plt>
  4044cc:	bl	401a80 <abort@plt>
  4044d0:	mov	x1, x0
  4044d4:	mov	x0, xzr
  4044d8:	b	4043a4 <ferror@plt+0x2724>
  4044dc:	nop
  4044e0:	stp	x29, x30, [sp, #-64]!
  4044e4:	mov	x29, sp
  4044e8:	stp	x19, x20, [sp, #16]
  4044ec:	adrp	x20, 415000 <ferror@plt+0x13380>
  4044f0:	add	x20, x20, #0xbb0
  4044f4:	stp	x21, x22, [sp, #32]
  4044f8:	adrp	x21, 415000 <ferror@plt+0x13380>
  4044fc:	add	x21, x21, #0xba8
  404500:	sub	x20, x20, x21
  404504:	mov	w22, w0
  404508:	stp	x23, x24, [sp, #48]
  40450c:	mov	x23, x1
  404510:	mov	x24, x2
  404514:	bl	4017f8 <memcpy@plt-0x38>
  404518:	cmp	xzr, x20, asr #3
  40451c:	b.eq	404548 <ferror@plt+0x28c8>  // b.none
  404520:	asr	x20, x20, #3
  404524:	mov	x19, #0x0                   	// #0
  404528:	ldr	x3, [x21, x19, lsl #3]
  40452c:	mov	x2, x24
  404530:	add	x19, x19, #0x1
  404534:	mov	x1, x23
  404538:	mov	w0, w22
  40453c:	blr	x3
  404540:	cmp	x20, x19
  404544:	b.ne	404528 <ferror@plt+0x28a8>  // b.any
  404548:	ldp	x19, x20, [sp, #16]
  40454c:	ldp	x21, x22, [sp, #32]
  404550:	ldp	x23, x24, [sp, #48]
  404554:	ldp	x29, x30, [sp], #64
  404558:	ret
  40455c:	nop
  404560:	ret

Disassembly of section .fini:

0000000000404564 <.fini>:
  404564:	stp	x29, x30, [sp, #-16]!
  404568:	mov	x29, sp
  40456c:	ldp	x29, x30, [sp], #16
  404570:	ret
