Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec  6 22:52:07 2020
| Host         : DESKTOP-RLIVKHG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 89 register/latch pins with no clock driven by root clock pin: color_blobs/pclk_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 838 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 9344 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.691        0.000                      0                10916        0.005        0.000                      0                10916        3.000        0.000                       0                  9346  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.691        0.000                      0                10916        0.137        0.000                      0                10916        6.712        0.000                       0                  9342  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.693        0.000                      0                10916        0.137        0.000                      0                10916        6.712        0.000                       0                  9342  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.691        0.000                      0                10916        0.005        0.000                      0                10916  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.691        0.000                      0                10916        0.005        0.000                      0                10916  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.773ns (41.203%)  route 3.957ns (58.797%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.613    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.835 r  color_blobs/converter/h_top_reg_i_2/O[0]
                         net (fo=1, routed)           0.966     5.801    color_blobs/converter/A[14]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.897    10.492    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 2.771ns (41.203%)  route 3.954ns (58.797%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.833 r  color_blobs/converter/h_top_reg_i_3/O[1]
                         net (fo=1, routed)           0.963     5.796    color_blobs/converter/A[11]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.901    10.488    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 2.750ns (41.004%)  route 3.957ns (58.996%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.812 r  color_blobs/converter/h_top_reg_i_3/O[3]
                         net (fo=1, routed)           0.965     5.778    color_blobs/converter/A[13]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.904    10.485    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.485    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.885ns (43.384%)  route 3.765ns (56.616%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.613    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.947 r  color_blobs/converter/h_top_reg_i_2/O[1]
                         net (fo=1, routed)           0.774     5.721    color_blobs/converter/A[15]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.901    10.488    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.611ns  (logic 2.657ns (40.189%)  route 3.954ns (59.811%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.719 r  color_blobs/converter/h_top_reg_i_4/O[1]
                         net (fo=1, routed)           0.963     5.682    color_blobs/converter/A[7]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.901    10.488    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 2.659ns (40.451%)  route 3.914ns (59.549%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.721 r  color_blobs/converter/h_top_reg_i_3/O[0]
                         net (fo=1, routed)           0.923     5.644    color_blobs/converter/A[10]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.897    10.492    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 2.545ns (39.400%)  route 3.914ns (60.600%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.607 r  color_blobs/converter/h_top_reg_i_4/O[0]
                         net (fo=1, routed)           0.923     5.530    color_blobs/converter/A[6]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.897    10.492    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 2.676ns (41.654%)  route 3.748ns (58.346%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.738 r  color_blobs/converter/h_top_reg_i_3/O[2]
                         net (fo=1, routed)           0.757     5.495    color_blobs/converter/A[12]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.900    10.489    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.489    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 2.636ns (41.166%)  route 3.767ns (58.834%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.698 r  color_blobs/converter/h_top_reg_i_4/O[3]
                         net (fo=1, routed)           0.776     5.474    color_blobs/converter/A[9]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.904    10.485    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.485    
                         arrival time                          -5.474    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 2.562ns (40.600%)  route 3.748ns (59.400%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.624 r  color_blobs/converter/h_top_reg_i_4/O[2]
                         net (fo=1, routed)           0.757     5.381    color_blobs/converter/A[8]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.900    10.489    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.489    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                  5.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.413ns (77.081%)  route 0.123ns (22.919%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.567    -0.597    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X47Y97         FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.334    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][6]
    SLICE_X46Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.139    -0.195 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.195    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.155 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.155    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.115 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.114    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.061 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.061    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[16]
    SLICE_X46Y100        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.832    -0.841    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X46Y100        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.561    -0.603    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X71Y108        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.091    -0.371    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[23]_70[7]
    SLICE_X70Y108        LUT1 (Prop_lut1_I0_O)        0.045    -0.326 r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[7]
    SLICE_X70Y108        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.833    -0.840    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X70Y108        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.250    -0.590    
    SLICE_X70Y108        FDRE (Hold_fdre_C_D)         0.121    -0.469    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 color_blobs/converter/my_g_delay1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/my_g_delay2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.063%)  route 0.115ns (44.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.555    -0.609    color_blobs/converter/clk_out1
    SLICE_X47Y116        FDRE                                         r  color_blobs/converter/my_g_delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  color_blobs/converter/my_g_delay1_reg[4]/Q
                         net (fo=1, routed)           0.115    -0.353    color_blobs/converter/my_g_delay1[4]
    SLICE_X45Y116        FDRE                                         r  color_blobs/converter/my_g_delay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.825    -0.848    color_blobs/converter/clk_out1
    SLICE_X45Y116        FDRE                                         r  color_blobs/converter/my_g_delay2_reg[4]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X45Y116        FDRE (Hold_fdre_C_D)         0.072    -0.501    color_blobs/converter/my_g_delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.674%)  route 0.303ns (70.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.567    -0.597    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X59Y97         FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.303    -0.166    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/D[12]
    SLICE_X61Y101        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.832    -0.841    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X61Y101        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X61Y101        FDRE (Hold_fdre_C_D)         0.018    -0.314    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.743%)  route 0.103ns (42.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.559    -0.605    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X31Y117        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.103    -0.361    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[4]
    SLICE_X32Y116        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.829    -0.844    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X32Y116        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X32Y116        FDRE (Hold_fdre_C_D)         0.078    -0.512    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.080%)  route 0.115ns (44.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.566    -0.598    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X63Y89         FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=1, routed)           0.115    -0.342    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/D[17]
    SLICE_X64Y89         FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.838    -0.835    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X64Y89         FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.066    -0.494    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.562    -0.602    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X69Y105        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=1, routed)           0.100    -0.361    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/D[11]
    SLICE_X71Y106        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.834    -0.839    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X71Y106        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X71Y106        FDRE (Hold_fdre_C_D)         0.071    -0.515    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.978%)  route 0.115ns (45.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.554    -0.610    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/aclk
    SLICE_X47Y117        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.354    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[2]
    SLICE_X45Y117        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.823    -0.849    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X45Y117        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X45Y117        FDRE (Hold_fdre_C_D)         0.066    -0.508    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.562    -0.602    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X53Y88         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=1, routed)           0.100    -0.361    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/D[17]
    SLICE_X55Y87         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.830    -0.843    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X55Y87         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.255    -0.588    
    SLICE_X55Y87         FDRE (Hold_fdre_C_D)         0.072    -0.516    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.386ns (73.403%)  route 0.140ns (26.597%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.572    -0.592    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X30Y98         FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=2, routed)           0.139    -0.289    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][12]
    SLICE_X31Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.168    -0.121 r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.120    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.066 r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.066    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[16]
    SLICE_X31Y100        FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.837    -0.836    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X31Y100        FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105    -0.222    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y17     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y19     color_blobs/b_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y20     color_blobs/b_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y17     color_blobs/g_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y18     color_blobs/g_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y26     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y27     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y22     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y23     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y16     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X78Y117    blank_buff_reg[1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X78Y117    blank_buff_reg[1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X78Y108    vsync_buff_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X78Y108    vsync_buff_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X46Y124    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y117    color_blobs/converter/v_delay_reg[19][3]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y117    color_blobs/converter/v_delay_reg[19][4]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y117    color_blobs/converter/v_delay_reg[19][5]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y117    color_blobs/converter/v_delay_reg[19][6]_srl19/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X78Y108    hsync_buff_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X78Y117    blank_buff_reg[1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X78Y117    blank_buff_reg[1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X78Y108    vsync_buff_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X78Y108    vsync_buff_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X46Y124    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X46Y124    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X42Y115    color_blobs/converter/v_delay_reg[19][2]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X42Y115    color_blobs/converter/v_delay_reg[19][2]_srl19/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y117    color_blobs/converter/v_delay_reg[19][3]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y117    color_blobs/converter/v_delay_reg[19][3]_srl19/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.773ns (41.203%)  route 3.957ns (58.797%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.613    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.835 r  color_blobs/converter/h_top_reg_i_2/O[0]
                         net (fo=1, routed)           0.966     5.801    color_blobs/converter/A[14]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.130    14.391    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.897    10.494    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.494    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 2.771ns (41.203%)  route 3.954ns (58.797%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.833 r  color_blobs/converter/h_top_reg_i_3/O[1]
                         net (fo=1, routed)           0.963     5.796    color_blobs/converter/A[11]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.130    14.391    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.901    10.490    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.490    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 2.750ns (41.004%)  route 3.957ns (58.996%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.812 r  color_blobs/converter/h_top_reg_i_3/O[3]
                         net (fo=1, routed)           0.965     5.778    color_blobs/converter/A[13]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.130    14.391    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.904    10.487    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.487    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.885ns (43.384%)  route 3.765ns (56.616%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.613    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.947 r  color_blobs/converter/h_top_reg_i_2/O[1]
                         net (fo=1, routed)           0.774     5.721    color_blobs/converter/A[15]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.130    14.391    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.901    10.490    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.490    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.611ns  (logic 2.657ns (40.189%)  route 3.954ns (59.811%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.719 r  color_blobs/converter/h_top_reg_i_4/O[1]
                         net (fo=1, routed)           0.963     5.682    color_blobs/converter/A[7]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.130    14.391    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.901    10.490    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.490    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 2.659ns (40.451%)  route 3.914ns (59.549%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.721 r  color_blobs/converter/h_top_reg_i_3/O[0]
                         net (fo=1, routed)           0.923     5.644    color_blobs/converter/A[10]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.130    14.391    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.897    10.494    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.494    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 2.545ns (39.400%)  route 3.914ns (60.600%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.607 r  color_blobs/converter/h_top_reg_i_4/O[0]
                         net (fo=1, routed)           0.923     5.530    color_blobs/converter/A[6]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.130    14.391    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.897    10.494    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.494    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 2.676ns (41.654%)  route 3.748ns (58.346%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.738 r  color_blobs/converter/h_top_reg_i_3/O[2]
                         net (fo=1, routed)           0.757     5.495    color_blobs/converter/A[12]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.130    14.391    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.900    10.491    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.491    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 2.636ns (41.166%)  route 3.767ns (58.834%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.698 r  color_blobs/converter/h_top_reg_i_4/O[3]
                         net (fo=1, routed)           0.776     5.474    color_blobs/converter/A[9]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.130    14.391    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.904    10.487    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.487    
                         arrival time                          -5.474    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 2.562ns (40.600%)  route 3.748ns (59.400%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.624 r  color_blobs/converter/h_top_reg_i_4/O[2]
                         net (fo=1, routed)           0.757     5.381    color_blobs/converter/A[8]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.130    14.391    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.900    10.491    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.491    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                  5.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.413ns (77.081%)  route 0.123ns (22.919%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.567    -0.597    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X47Y97         FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.334    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][6]
    SLICE_X46Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.139    -0.195 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.195    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.155 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.155    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.115 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.114    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.061 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.061    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[16]
    SLICE_X46Y100        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.832    -0.841    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X46Y100        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.198    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.561    -0.603    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X71Y108        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.091    -0.371    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[23]_70[7]
    SLICE_X70Y108        LUT1 (Prop_lut1_I0_O)        0.045    -0.326 r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[7]
    SLICE_X70Y108        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.833    -0.840    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X70Y108        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.250    -0.590    
    SLICE_X70Y108        FDRE (Hold_fdre_C_D)         0.121    -0.469    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 color_blobs/converter/my_g_delay1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/my_g_delay2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.063%)  route 0.115ns (44.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.555    -0.609    color_blobs/converter/clk_out1
    SLICE_X47Y116        FDRE                                         r  color_blobs/converter/my_g_delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  color_blobs/converter/my_g_delay1_reg[4]/Q
                         net (fo=1, routed)           0.115    -0.353    color_blobs/converter/my_g_delay1[4]
    SLICE_X45Y116        FDRE                                         r  color_blobs/converter/my_g_delay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.825    -0.848    color_blobs/converter/clk_out1
    SLICE_X45Y116        FDRE                                         r  color_blobs/converter/my_g_delay2_reg[4]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X45Y116        FDRE (Hold_fdre_C_D)         0.072    -0.501    color_blobs/converter/my_g_delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.674%)  route 0.303ns (70.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.567    -0.597    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X59Y97         FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.303    -0.166    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/D[12]
    SLICE_X61Y101        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.832    -0.841    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X61Y101        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X61Y101        FDRE (Hold_fdre_C_D)         0.018    -0.314    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.743%)  route 0.103ns (42.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.559    -0.605    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X31Y117        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.103    -0.361    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[4]
    SLICE_X32Y116        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.829    -0.844    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X32Y116        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X32Y116        FDRE (Hold_fdre_C_D)         0.078    -0.512    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.080%)  route 0.115ns (44.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.566    -0.598    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X63Y89         FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=1, routed)           0.115    -0.342    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/D[17]
    SLICE_X64Y89         FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.838    -0.835    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X64Y89         FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.066    -0.494    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.562    -0.602    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X69Y105        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=1, routed)           0.100    -0.361    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/D[11]
    SLICE_X71Y106        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.834    -0.839    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X71Y106        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X71Y106        FDRE (Hold_fdre_C_D)         0.071    -0.515    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.978%)  route 0.115ns (45.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.554    -0.610    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/aclk
    SLICE_X47Y117        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.354    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[2]
    SLICE_X45Y117        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.823    -0.849    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X45Y117        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X45Y117        FDRE (Hold_fdre_C_D)         0.066    -0.508    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.562    -0.602    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X53Y88         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=1, routed)           0.100    -0.361    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/D[17]
    SLICE_X55Y87         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.830    -0.843    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X55Y87         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.255    -0.588    
    SLICE_X55Y87         FDRE (Hold_fdre_C_D)         0.072    -0.516    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.386ns (73.403%)  route 0.140ns (26.597%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.572    -0.592    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X30Y98         FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=2, routed)           0.139    -0.289    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][12]
    SLICE_X31Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.168    -0.121 r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.120    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.066 r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.066    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[16]
    SLICE_X31Y100        FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.837    -0.836    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X31Y100        FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105    -0.222    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y17     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y19     color_blobs/b_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y20     color_blobs/b_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y17     color_blobs/g_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y18     color_blobs/g_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y26     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y27     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y22     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y23     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X1Y16     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X78Y117    blank_buff_reg[1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X78Y117    blank_buff_reg[1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X78Y108    vsync_buff_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X78Y108    vsync_buff_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X46Y124    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y117    color_blobs/converter/v_delay_reg[19][3]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y117    color_blobs/converter/v_delay_reg[19][4]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y117    color_blobs/converter/v_delay_reg[19][5]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y117    color_blobs/converter/v_delay_reg[19][6]_srl19/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X78Y108    hsync_buff_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X78Y117    blank_buff_reg[1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X78Y117    blank_buff_reg[1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X78Y108    vsync_buff_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X78Y108    vsync_buff_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X46Y124    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X46Y124    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X42Y115    color_blobs/converter/v_delay_reg[19][2]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X42Y115    color_blobs/converter/v_delay_reg[19][2]_srl19/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y117    color_blobs/converter/v_delay_reg[19][3]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X46Y117    color_blobs/converter/v_delay_reg[19][3]_srl19/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.773ns (41.203%)  route 3.957ns (58.797%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.613    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.835 r  color_blobs/converter/h_top_reg_i_2/O[0]
                         net (fo=1, routed)           0.966     5.801    color_blobs/converter/A[14]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.897    10.492    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 2.771ns (41.203%)  route 3.954ns (58.797%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.833 r  color_blobs/converter/h_top_reg_i_3/O[1]
                         net (fo=1, routed)           0.963     5.796    color_blobs/converter/A[11]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.901    10.488    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 2.750ns (41.004%)  route 3.957ns (58.996%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.812 r  color_blobs/converter/h_top_reg_i_3/O[3]
                         net (fo=1, routed)           0.965     5.778    color_blobs/converter/A[13]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.904    10.485    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.485    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.885ns (43.384%)  route 3.765ns (56.616%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.613    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.947 r  color_blobs/converter/h_top_reg_i_2/O[1]
                         net (fo=1, routed)           0.774     5.721    color_blobs/converter/A[15]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.901    10.488    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.611ns  (logic 2.657ns (40.189%)  route 3.954ns (59.811%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.719 r  color_blobs/converter/h_top_reg_i_4/O[1]
                         net (fo=1, routed)           0.963     5.682    color_blobs/converter/A[7]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.901    10.488    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 2.659ns (40.451%)  route 3.914ns (59.549%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.721 r  color_blobs/converter/h_top_reg_i_3/O[0]
                         net (fo=1, routed)           0.923     5.644    color_blobs/converter/A[10]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.897    10.492    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 2.545ns (39.400%)  route 3.914ns (60.600%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.607 r  color_blobs/converter/h_top_reg_i_4/O[0]
                         net (fo=1, routed)           0.923     5.530    color_blobs/converter/A[6]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.897    10.492    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 2.676ns (41.654%)  route 3.748ns (58.346%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.738 r  color_blobs/converter/h_top_reg_i_3/O[2]
                         net (fo=1, routed)           0.757     5.495    color_blobs/converter/A[12]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.900    10.489    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.489    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 2.636ns (41.166%)  route 3.767ns (58.834%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.698 r  color_blobs/converter/h_top_reg_i_4/O[3]
                         net (fo=1, routed)           0.776     5.474    color_blobs/converter/A[9]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.904    10.485    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.485    
                         arrival time                          -5.474    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 2.562ns (40.600%)  route 3.748ns (59.400%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.624 r  color_blobs/converter/h_top_reg_i_4/O[2]
                         net (fo=1, routed)           0.757     5.381    color_blobs/converter/A[8]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.900    10.489    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.489    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                  5.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.413ns (77.081%)  route 0.123ns (22.919%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.567    -0.597    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X47Y97         FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.334    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][6]
    SLICE_X46Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.139    -0.195 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.195    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.155 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.155    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.115 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.114    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.061 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.061    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[16]
    SLICE_X46Y100        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.832    -0.841    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X46Y100        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.132    -0.200    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.066    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.561    -0.603    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X71Y108        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.091    -0.371    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[23]_70[7]
    SLICE_X70Y108        LUT1 (Prop_lut1_I0_O)        0.045    -0.326 r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[7]
    SLICE_X70Y108        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.833    -0.840    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X70Y108        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.250    -0.590    
                         clock uncertainty            0.132    -0.458    
    SLICE_X70Y108        FDRE (Hold_fdre_C_D)         0.121    -0.337    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 color_blobs/converter/my_g_delay1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/my_g_delay2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.063%)  route 0.115ns (44.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.555    -0.609    color_blobs/converter/clk_out1
    SLICE_X47Y116        FDRE                                         r  color_blobs/converter/my_g_delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  color_blobs/converter/my_g_delay1_reg[4]/Q
                         net (fo=1, routed)           0.115    -0.353    color_blobs/converter/my_g_delay1[4]
    SLICE_X45Y116        FDRE                                         r  color_blobs/converter/my_g_delay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.825    -0.848    color_blobs/converter/clk_out1
    SLICE_X45Y116        FDRE                                         r  color_blobs/converter/my_g_delay2_reg[4]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.132    -0.441    
    SLICE_X45Y116        FDRE (Hold_fdre_C_D)         0.072    -0.369    color_blobs/converter/my_g_delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.674%)  route 0.303ns (70.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.567    -0.597    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X59Y97         FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.303    -0.166    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/D[12]
    SLICE_X61Y101        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.832    -0.841    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X61Y101        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.132    -0.200    
    SLICE_X61Y101        FDRE (Hold_fdre_C_D)         0.018    -0.182    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.743%)  route 0.103ns (42.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.559    -0.605    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X31Y117        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.103    -0.361    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[4]
    SLICE_X32Y116        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.829    -0.844    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X32Y116        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.132    -0.458    
    SLICE_X32Y116        FDRE (Hold_fdre_C_D)         0.078    -0.380    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.080%)  route 0.115ns (44.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.566    -0.598    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X63Y89         FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=1, routed)           0.115    -0.342    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/D[17]
    SLICE_X64Y89         FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.838    -0.835    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X64Y89         FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.132    -0.428    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.066    -0.362    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.562    -0.602    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X69Y105        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=1, routed)           0.100    -0.361    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/D[11]
    SLICE_X71Y106        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.834    -0.839    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X71Y106        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.132    -0.454    
    SLICE_X71Y106        FDRE (Hold_fdre_C_D)         0.071    -0.383    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.978%)  route 0.115ns (45.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.554    -0.610    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/aclk
    SLICE_X47Y117        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.354    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[2]
    SLICE_X45Y117        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.823    -0.849    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X45Y117        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.132    -0.442    
    SLICE_X45Y117        FDRE (Hold_fdre_C_D)         0.066    -0.376    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.562    -0.602    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X53Y88         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=1, routed)           0.100    -0.361    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/D[17]
    SLICE_X55Y87         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.830    -0.843    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X55Y87         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.255    -0.588    
                         clock uncertainty            0.132    -0.456    
    SLICE_X55Y87         FDRE (Hold_fdre_C_D)         0.072    -0.384    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.386ns (73.403%)  route 0.140ns (26.597%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.572    -0.592    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X30Y98         FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=2, routed)           0.139    -0.289    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][12]
    SLICE_X31Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.168    -0.121 r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.120    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.066 r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.066    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[16]
    SLICE_X31Y100        FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.837    -0.836    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X31Y100        FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.132    -0.195    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105    -0.090    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.024    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 2.773ns (41.203%)  route 3.957ns (58.797%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.613    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.835 r  color_blobs/converter/h_top_reg_i_2/O[0]
                         net (fo=1, routed)           0.966     5.801    color_blobs/converter/A[14]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.897    10.492    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 2.771ns (41.203%)  route 3.954ns (58.797%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.833 r  color_blobs/converter/h_top_reg_i_3/O[1]
                         net (fo=1, routed)           0.963     5.796    color_blobs/converter/A[11]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.901    10.488    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 2.750ns (41.004%)  route 3.957ns (58.996%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.812 r  color_blobs/converter/h_top_reg_i_3/O[3]
                         net (fo=1, routed)           0.965     5.778    color_blobs/converter/A[13]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.904    10.485    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.485    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.885ns (43.384%)  route 3.765ns (56.616%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.613 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.613    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.947 r  color_blobs/converter/h_top_reg_i_2/O[1]
                         net (fo=1, routed)           0.774     5.721    color_blobs/converter/A[15]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.901    10.488    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.611ns  (logic 2.657ns (40.189%)  route 3.954ns (59.811%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.719 r  color_blobs/converter/h_top_reg_i_4/O[1]
                         net (fo=1, routed)           0.963     5.682    color_blobs/converter/A[7]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.901    10.488    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 2.659ns (40.451%)  route 3.914ns (59.549%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.721 r  color_blobs/converter/h_top_reg_i_3/O[0]
                         net (fo=1, routed)           0.923     5.644    color_blobs/converter/A[10]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.897    10.492    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 2.545ns (39.400%)  route 3.914ns (60.600%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.607 r  color_blobs/converter/h_top_reg_i_4/O[0]
                         net (fo=1, routed)           0.923     5.530    color_blobs/converter/A[6]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.897    10.492    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 2.676ns (41.654%)  route 3.748ns (58.346%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.499 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.499    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.738 r  color_blobs/converter/h_top_reg_i_3/O[2]
                         net (fo=1, routed)           0.757     5.495    color_blobs/converter/A[12]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.900    10.489    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.489    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 2.636ns (41.166%)  route 3.767ns (58.834%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.698 r  color_blobs/converter/h_top_reg_i_4/O[3]
                         net (fo=1, routed)           0.776     5.474    color_blobs/converter/A[9]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.904    10.485    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.485    
                         arrival time                          -5.474    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_b_delay2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 2.562ns (40.600%)  route 3.748ns (59.400%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 13.961 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.611    -0.929    color_blobs/converter/clk_out1
    SLICE_X46Y115        FDRE                                         r  color_blobs/converter/my_b_delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  color_blobs/converter/my_b_delay2_reg[4]/Q
                         net (fo=14, routed)          1.136     0.725    color_blobs/converter/my_b_delay2[4]
    SLICE_X40Y114        LUT4 (Prop_lut4_I0_O)        0.124     0.849 r  color_blobs/converter/i___0_carry_i_5__1/O
                         net (fo=1, routed)           0.000     0.849    color_blobs/converter/i___0_carry_i_5__1_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.419 r  color_blobs/converter/h_top2_inferred__1/i___0_carry/CO[2]
                         net (fo=12, routed)          0.859     2.279    color_blobs/converter/p_2_in
    SLICE_X39Y113        LUT6 (Prop_lut6_I0_O)        0.313     2.592 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.404     2.996    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.120 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.591     3.711    color_blobs/converter/p_1_in[3]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.835 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.835    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.385 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.385    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.624 r  color_blobs/converter/h_top_reg_i_4/O[2]
                         net (fo=1, routed)           0.757     5.381    color_blobs/converter/A[8]
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        1.597    13.961    color_blobs/converter/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.560    14.521    
                         clock uncertainty           -0.132    14.389    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.900    10.489    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.489    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                  5.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.413ns (77.081%)  route 0.123ns (22.919%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.567    -0.597    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X47Y97         FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.334    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][6]
    SLICE_X46Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.139    -0.195 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.195    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.155 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.155    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.115 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.114    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.061 r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.061    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[16]
    SLICE_X46Y100        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.832    -0.841    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X46Y100        FDRE                                         r  color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.132    -0.200    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.066    color_blobs/green_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.561    -0.603    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X71Y108        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.091    -0.371    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[23]_70[7]
    SLICE_X70Y108        LUT1 (Prop_lut1_I0_O)        0.045    -0.326 r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[7]
    SLICE_X70Y108        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.833    -0.840    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X70Y108        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.250    -0.590    
                         clock uncertainty            0.132    -0.458    
    SLICE_X70Y108        FDRE (Hold_fdre_C_D)         0.121    -0.337    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 color_blobs/converter/my_g_delay1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/my_g_delay2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.063%)  route 0.115ns (44.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.555    -0.609    color_blobs/converter/clk_out1
    SLICE_X47Y116        FDRE                                         r  color_blobs/converter/my_g_delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  color_blobs/converter/my_g_delay1_reg[4]/Q
                         net (fo=1, routed)           0.115    -0.353    color_blobs/converter/my_g_delay1[4]
    SLICE_X45Y116        FDRE                                         r  color_blobs/converter/my_g_delay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.825    -0.848    color_blobs/converter/clk_out1
    SLICE_X45Y116        FDRE                                         r  color_blobs/converter/my_g_delay2_reg[4]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.132    -0.441    
    SLICE_X45Y116        FDRE (Hold_fdre_C_D)         0.072    -0.369    color_blobs/converter/my_g_delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.674%)  route 0.303ns (70.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.567    -0.597    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X59Y97         FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.303    -0.166    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/D[12]
    SLICE_X61Y101        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.832    -0.841    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X61Y101        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.132    -0.200    
    SLICE_X61Y101        FDRE (Hold_fdre_C_D)         0.018    -0.182    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.743%)  route 0.103ns (42.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.559    -0.605    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X31Y117        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.103    -0.361    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[4]
    SLICE_X32Y116        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.829    -0.844    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X32Y116        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.132    -0.458    
    SLICE_X32Y116        FDRE (Hold_fdre_C_D)         0.078    -0.380    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.080%)  route 0.115ns (44.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.566    -0.598    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X63Y89         FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=1, routed)           0.115    -0.342    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/D[17]
    SLICE_X64Y89         FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.838    -0.835    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X64Y89         FDRE                                         r  color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.132    -0.428    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.066    -0.362    color_blobs/red_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.562    -0.602    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X69Y105        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=1, routed)           0.100    -0.361    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/D[11]
    SLICE_X71Y106        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.834    -0.839    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X71Y106        FDRE                                         r  color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.132    -0.454    
    SLICE_X71Y106        FDRE (Hold_fdre_C_D)         0.071    -0.383    color_blobs/green_cf/r_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.978%)  route 0.115ns (45.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.554    -0.610    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/aclk
    SLICE_X47Y117        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.354    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[2]
    SLICE_X45Y117        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.823    -0.849    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X45Y117        FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.132    -0.442    
    SLICE_X45Y117        FDRE (Hold_fdre_C_D)         0.066    -0.376    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.562    -0.602    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X53Y88         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=1, routed)           0.100    -0.361    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/D[17]
    SLICE_X55Y87         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.830    -0.843    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X55Y87         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.255    -0.588    
                         clock uncertainty            0.132    -0.456    
    SLICE_X55Y87         FDRE (Hold_fdre_C_D)         0.072    -0.384    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.386ns (73.403%)  route 0.140ns (26.597%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.572    -0.592    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X30Y98         FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=2, routed)           0.139    -0.289    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][12]
    SLICE_X31Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.168    -0.121 r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.120    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.066 r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.066    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[16]
    SLICE_X31Y100        FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9344, routed)        0.837    -0.836    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X31Y100        FDRE                                         r  color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.132    -0.195    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105    -0.090    color_blobs/blue_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.024    





