Reading timing models for corner max_tt_025C_5v00…
Reading cell library for the 'max_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/51-openroad-fillinsertion/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'max_tt_025C_5v00' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/53-openroad-rcx/max/tiny_tonegen.max.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384    0.313640 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233438    0.547078 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000170    0.547248 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.025392    0.288981    0.823522    1.370769 v _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.288983    0.000474    1.371243 v _142_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.009249    0.351511    0.357210    1.728453 ^ _142_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.351511    0.000225    1.728678 ^ _143_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004028    0.162208    0.152329    1.881008 v _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.162208    0.000077    1.881084 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.881084   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384    0.313640 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233438    0.547078 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000170    0.547248 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.647248   clock uncertainty
                                  0.000000    0.647248   clock reconvergence pessimism
                                  0.122993    0.770241   library hold time
                                              0.770241   data required time
---------------------------------------------------------------------------------------------
                                              0.770241   data required time
                                             -1.881084   data arrival time
---------------------------------------------------------------------------------------------
                                              1.110843   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384    0.313640 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233438    0.547078 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000503    0.547581 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.020345    0.244774    0.792845    1.340426 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.244774    0.000455    1.340881 v _144_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008401    0.389541    0.287201    1.628082 ^ _144_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _078_ (net)
                      0.389541    0.000209    1.628292 ^ _145_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012222    0.253693    0.238764    1.867055 v _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.253693    0.000385    1.867440 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.867440   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384    0.313640 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233438    0.547078 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000503    0.547581 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.647581   clock uncertainty
                                  0.000000    0.647581   clock reconvergence pessimism
                                  0.104141    0.751722   library hold time
                                              0.751722   data required time
---------------------------------------------------------------------------------------------
                                              0.751722   data required time
                                             -1.867440   data arrival time
---------------------------------------------------------------------------------------------
                                              1.115718   slack (MET)


Startpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384    0.313640 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233438    0.547078 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000288    0.547366 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.034155    0.366877    0.876717    1.424083 v _221_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.366881    0.000878    1.424961 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007726    0.329500    0.278043    1.703004 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _075_ (net)
                      0.329500    0.000110    1.703114 ^ _140_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.006245    0.212616    0.220872    1.923986 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.212616    0.000090    1.924076 v _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.924076   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384    0.313640 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233438    0.547078 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000288    0.547366 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.647366   clock uncertainty
                                  0.000000    0.647366   clock reconvergence pessimism
                                  0.112606    0.759971   library hold time
                                              0.759971   data required time
---------------------------------------------------------------------------------------------
                                              0.759971   data required time
                                             -1.924076   data arrival time
---------------------------------------------------------------------------------------------
                                              1.164105   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384    0.313640 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233438    0.547078 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000476    0.547554 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.048233    0.829955    1.291644    1.839198 ^ _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.829955    0.000731    1.839930 ^ _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004774    0.202820    0.139391    1.979321 v _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.202820    0.000102    1.979423 v _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.979423   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384    0.313640 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233438    0.547078 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000476    0.547554 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.647554   clock uncertainty
                                  0.000000    0.647554   clock reconvergence pessimism
                                  0.114624    0.762178   library hold time
                                              0.762178   data required time
---------------------------------------------------------------------------------------------
                                              0.762178   data required time
                                             -1.979423   data arrival time
---------------------------------------------------------------------------------------------
                                              1.217245   slack (MET)


Startpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384    0.313640 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233438    0.547078 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000437    0.547515 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.044979    0.466360    0.941251    1.488766 v _220_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.466362    0.000570    1.489336 v _136_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005759    0.288940    0.333825    1.823161 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _073_ (net)
                      0.288940    0.000064    1.823225 ^ _137_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005615    0.181403    0.161220    1.984445 v _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.181403    0.000121    1.984566 v _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.984566   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384    0.313640 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233438    0.547078 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000437    0.547515 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.647515   clock uncertainty
                                  0.000000    0.647515   clock reconvergence pessimism
                                  0.119038    0.766553   library hold time
                                              0.766553   data required time
---------------------------------------------------------------------------------------------
                                              0.766553   data required time
                                             -1.984566   data arrival time
---------------------------------------------------------------------------------------------
                                              1.218013   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113714    0.000771    0.314027 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026263    0.094152    0.231203    0.545231 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.094152    0.000403    0.545633 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.010154    0.250659    0.931956    1.477589 ^ _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[6] (net)
                      0.250659    0.000227    1.477816 ^ _132_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.031038    0.314751    0.260514    1.738330 v _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _070_ (net)
                      0.314751    0.000589    1.738919 v _133_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.012269    0.372132    0.314207    2.053127 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _071_ (net)
                      0.372132    0.000307    2.053434 ^ _213_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005158    0.177979    0.133812    2.187247 v _213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _110_ (net)
                      0.177979    0.000066    2.187312 v _214_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004322    0.115512    0.278124    2.465436 v _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.115512    0.000051    2.465487 v _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.465487   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113714    0.000771    0.314027 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026263    0.094152    0.231203    0.545231 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.094152    0.000330    0.545561 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645561   clock uncertainty
                                  0.000000    0.645561   clock reconvergence pessimism
                                  0.132099    0.777660   library hold time
                                              0.777660   data required time
---------------------------------------------------------------------------------------------
                                              0.777660   data required time
                                             -2.465487   data arrival time
---------------------------------------------------------------------------------------------
                                              1.687827   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399279    0.001643    5.139337 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.139337   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384    0.313640 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233438    0.547078 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000503    0.547581 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.647581   clock uncertainty
                                  0.000000    0.647581   clock reconvergence pessimism
                                  0.367569    1.015151   library removal time
                                              1.015151   data required time
---------------------------------------------------------------------------------------------
                                              1.015151   data required time
                                             -5.139337   data arrival time
---------------------------------------------------------------------------------------------
                                              4.124186   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399274    0.001336    5.139030 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.139030   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113714    0.000771    0.314027 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026263    0.094152    0.231203    0.545231 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.094152    0.000330    0.545561 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645561   clock uncertainty
                                  0.000000    0.645561   clock reconvergence pessimism
                                  0.367104    1.012665   library removal time
                                              1.012665   data required time
---------------------------------------------------------------------------------------------
                                              1.012665   data required time
                                             -5.139030   data arrival time
---------------------------------------------------------------------------------------------
                                              4.126365   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399280    0.001691    5.139385 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.139385   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113714    0.000771    0.314027 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026263    0.094152    0.231203    0.545231 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.094152    0.000403    0.545633 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645633   clock uncertainty
                                  0.000000    0.645633   clock reconvergence pessimism
                                  0.367104    1.012738   library removal time
                                              1.012738   data required time
---------------------------------------------------------------------------------------------
                                              1.012738   data required time
                                             -5.139385   data arrival time
---------------------------------------------------------------------------------------------
                                              4.126647   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399290    0.002206    5.139900 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.139900   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113714    0.000771    0.314027 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026263    0.094152    0.231203    0.545231 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.094153    0.000565    0.545796 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645796   clock uncertainty
                                  0.000000    0.645796   clock reconvergence pessimism
                                  0.367105    1.012901   library removal time
                                              1.012901   data required time
---------------------------------------------------------------------------------------------
                                              1.012901   data required time
                                             -5.139900   data arrival time
---------------------------------------------------------------------------------------------
                                              4.126999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399295    0.002403    5.140097 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.140097   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113714    0.000771    0.314027 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026263    0.094152    0.231203    0.545231 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.094153    0.000560    0.545791 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.645791   clock uncertainty
                                  0.000000    0.645791   clock reconvergence pessimism
                                  0.367105    1.012897   library removal time
                                              1.012897   data required time
---------------------------------------------------------------------------------------------
                                              1.012897   data required time
                                             -5.140097   data arrival time
---------------------------------------------------------------------------------------------
                                              4.127200   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399273    0.001248    5.138942 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089534    0.397085    0.499589    5.638531 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.397103    0.001321    5.639852 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.639852   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384    0.313640 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233438    0.547078 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000170    0.547248 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.647248   clock uncertainty
                                  0.000000    0.647248   clock reconvergence pessimism
                                  0.367391    1.014639   library removal time
                                              1.014639   data required time
---------------------------------------------------------------------------------------------
                                              1.014639   data required time
                                             -5.639852   data arrival time
---------------------------------------------------------------------------------------------
                                              4.625213   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399273    0.001248    5.138942 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089534    0.397085    0.499589    5.638531 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.397124    0.001999    5.640530 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.640530   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384    0.313640 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233438    0.547078 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000476    0.547554 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.647554   clock uncertainty
                                  0.000000    0.647554   clock reconvergence pessimism
                                  0.367393    1.014947   library removal time
                                              1.014947   data required time
---------------------------------------------------------------------------------------------
                                              1.014947   data required time
                                             -5.640530   data arrival time
---------------------------------------------------------------------------------------------
                                              4.625583   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399273    0.001248    5.138942 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089534    0.397085    0.499589    5.638531 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.397151    0.002760    5.641291 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.641291   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384    0.313640 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233438    0.547078 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000437    0.547515 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.647515   clock uncertainty
                                  0.000000    0.647515   clock reconvergence pessimism
                                  0.367395    1.014910   library removal time
                                              1.014910   data required time
---------------------------------------------------------------------------------------------
                                              1.014910   data required time
                                             -5.641291   data arrival time
---------------------------------------------------------------------------------------------
                                              4.626381   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399273    0.001248    5.138942 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089534    0.397085    0.499589    5.638531 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.397148    0.002668    5.641198 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.641198   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025068    0.135933    0.062678    0.062678 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000    0.062678 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578    0.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384    0.313640 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233438    0.547078 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000288    0.547366 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.647366   clock uncertainty
                                  0.000000    0.647366   clock reconvergence pessimism
                                  0.367395    1.014760   library removal time
                                              1.014760   data required time
---------------------------------------------------------------------------------------------
                                              1.014760   data required time
                                             -5.641198   data arrival time
---------------------------------------------------------------------------------------------
                                              4.626438   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005266    0.133923    0.051974    4.051973 ^ ena (in)
                                                         ena (net)
                      0.133923    0.000000    4.051973 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026797    0.474533    0.416981    4.468955 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.474537    0.000757    4.469711 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.038892    0.450675    0.284805    4.754516 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.450676    0.000661    4.755177 v _145_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012222    0.487369    0.395263    5.150440 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.487369    0.000385    5.150825 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.150825   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000504   20.547583 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447582   clock uncertainty
                                  0.000000   20.447582   clock reconvergence pessimism
                                 -0.366955   20.080627   library setup time
                                             20.080627   data required time
---------------------------------------------------------------------------------------------
                                             20.080627   data required time
                                             -5.150825   data arrival time
---------------------------------------------------------------------------------------------
                                             14.929804   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005266    0.133923    0.051974    4.051973 ^ ena (in)
                                                         ena (net)
                      0.133923    0.000000    4.051973 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026797    0.474533    0.416981    4.468955 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.474537    0.000757    4.469711 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.038892    0.450675    0.284805    4.754516 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.450676    0.000715    4.755231 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.006245    0.494795    0.372754    5.127986 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.494795    0.000090    5.128076 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.128076   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000290   20.547367 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447367   clock uncertainty
                                  0.000000   20.447367   clock reconvergence pessimism
                                 -0.368104   20.079264   library setup time
                                             20.079264   data required time
---------------------------------------------------------------------------------------------
                                             20.079264   data required time
                                             -5.128076   data arrival time
---------------------------------------------------------------------------------------------
                                             14.951187   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399273    0.001248    5.138942 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089534    0.397085    0.499589    5.638531 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.397148    0.002668    5.641198 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.641198   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000290   20.547367 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447367   clock uncertainty
                                  0.000000   20.447367   clock reconvergence pessimism
                                  0.199482   20.646851   library recovery time
                                             20.646851   data required time
---------------------------------------------------------------------------------------------
                                             20.646851   data required time
                                             -5.641198   data arrival time
---------------------------------------------------------------------------------------------
                                             15.005652   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399273    0.001248    5.138942 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089534    0.397085    0.499589    5.638531 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.397151    0.002760    5.641291 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.641291   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000439   20.547516 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447515   clock uncertainty
                                  0.000000   20.447515   clock reconvergence pessimism
                                  0.199482   20.646997   library recovery time
                                             20.646997   data required time
---------------------------------------------------------------------------------------------
                                             20.646997   data required time
                                             -5.641291   data arrival time
---------------------------------------------------------------------------------------------
                                             15.005708   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399273    0.001248    5.138942 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089534    0.397085    0.499589    5.638531 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.397124    0.001999    5.640530 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.640530   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000476   20.547554 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447554   clock uncertainty
                                  0.000000   20.447554   clock reconvergence pessimism
                                  0.199486   20.647039   library recovery time
                                             20.647039   data required time
---------------------------------------------------------------------------------------------
                                             20.647039   data required time
                                             -5.640530   data arrival time
---------------------------------------------------------------------------------------------
                                             15.006510   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399273    0.001248    5.138942 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089534    0.397085    0.499589    5.638531 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.397103    0.001321    5.639852 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.639852   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000171   20.547249 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447248   clock uncertainty
                                  0.000000   20.447248   clock reconvergence pessimism
                                  0.199489   20.646736   library recovery time
                                             20.646736   data required time
---------------------------------------------------------------------------------------------
                                             20.646736   data required time
                                             -5.639852   data arrival time
---------------------------------------------------------------------------------------------
                                             15.006885   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005266    0.133923    0.051974    4.051973 ^ ena (in)
                                                         ena (net)
                      0.133923    0.000000    4.051973 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026797    0.474533    0.416981    4.468955 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.474537    0.000757    4.469711 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.038892    0.450675    0.284805    4.754516 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.450675    0.000377    4.754893 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005615    0.313919    0.285449    5.040342 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.313919    0.000120    5.040462 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.040462   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000439   20.547516 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447515   clock uncertainty
                                  0.000000   20.447515   clock reconvergence pessimism
                                 -0.339645   20.107872   library setup time
                                             20.107872   data required time
---------------------------------------------------------------------------------------------
                                             20.107872   data required time
                                             -5.040462   data arrival time
---------------------------------------------------------------------------------------------
                                             15.067410   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005266    0.133923    0.051974    4.051973 ^ ena (in)
                                                         ena (net)
                      0.133923    0.000000    4.051973 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026797    0.474533    0.416981    4.468955 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.474537    0.000757    4.469711 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.038892    0.450675    0.284805    4.754516 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.450676    0.000603    4.755119 v _135_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004774    0.299483    0.254108    5.009226 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.299483    0.000102    5.009329 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.009329   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000476   20.547554 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447554   clock uncertainty
                                  0.000000   20.447554   clock reconvergence pessimism
                                 -0.336926   20.110628   library setup time
                                             20.110628   data required time
---------------------------------------------------------------------------------------------
                                             20.110628   data required time
                                             -5.009329   data arrival time
---------------------------------------------------------------------------------------------
                                             15.101300   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005266    0.133923    0.051974    4.051973 ^ ena (in)
                                                         ena (net)
                      0.133923    0.000000    4.051973 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026797    0.474533    0.416981    4.468955 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.474537    0.000757    4.469711 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.038892    0.450675    0.284805    4.754516 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.450676    0.000855    4.755372 v _143_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004028    0.273215    0.257316    5.012688 ^ _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.273215    0.000077    5.012764 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012764   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000171   20.547249 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447248   clock uncertainty
                                  0.000000   20.447248   clock reconvergence pessimism
                                 -0.331979   20.115271   library setup time
                                             20.115271   data required time
---------------------------------------------------------------------------------------------
                                             20.115271   data required time
                                             -5.012764   data arrival time
---------------------------------------------------------------------------------------------
                                             15.102505   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005266    0.133923    0.051974    4.051973 ^ ena (in)
                                                         ena (net)
                      0.133923    0.000000    4.051973 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026797    0.474533    0.416981    4.468955 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.474533    0.000444    4.469399 ^ _214_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004322    0.149658    0.330824    4.800222 ^ _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.149658    0.000051    4.800273 ^ _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.800273   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113714    0.000771   20.314028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026263    0.094152    0.231204   20.545233 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.094152    0.000330   20.545563 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445562   clock uncertainty
                                  0.000000   20.445562   clock reconvergence pessimism
                                 -0.309455   20.136106   library setup time
                                             20.136106   data required time
---------------------------------------------------------------------------------------------
                                             20.136106   data required time
                                             -4.800273   data arrival time
---------------------------------------------------------------------------------------------
                                             15.335833   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399295    0.002403    5.140097 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.140097   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113714    0.000771   20.314028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026263    0.094152    0.231204   20.545233 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.094153    0.000560   20.545792 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445791   clock uncertainty
                                  0.000000   20.445791   clock reconvergence pessimism
                                  0.198731   20.644524   library recovery time
                                             20.644524   data required time
---------------------------------------------------------------------------------------------
                                             20.644524   data required time
                                             -5.140097   data arrival time
---------------------------------------------------------------------------------------------
                                             15.504427   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399290    0.002206    5.139900 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.139900   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113714    0.000771   20.314028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026263    0.094152    0.231204   20.545233 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.094153    0.000565   20.545797 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445797   clock uncertainty
                                  0.000000   20.445797   clock reconvergence pessimism
                                  0.198732   20.644529   library recovery time
                                             20.644529   data required time
---------------------------------------------------------------------------------------------
                                             20.644529   data required time
                                             -5.139900   data arrival time
---------------------------------------------------------------------------------------------
                                             15.504629   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399280    0.001691    5.139385 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.139385   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113714    0.000771   20.314028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026263    0.094152    0.231204   20.545233 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.094152    0.000401   20.545633 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445633   clock uncertainty
                                  0.000000   20.445633   clock reconvergence pessimism
                                  0.198733   20.644367   library recovery time
                                             20.644367   data required time
---------------------------------------------------------------------------------------------
                                             20.644367   data required time
                                             -5.139385   data arrival time
---------------------------------------------------------------------------------------------
                                             15.504983   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399274    0.001336    5.139030 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.139030   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113714    0.000771   20.314028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026263    0.094152    0.231204   20.545233 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.094152    0.000330   20.545563 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445562   clock uncertainty
                                  0.000000   20.445562   clock reconvergence pessimism
                                  0.198734   20.644297   library recovery time
                                             20.644297   data required time
---------------------------------------------------------------------------------------------
                                             20.644297   data required time
                                             -5.139030   data arrival time
---------------------------------------------------------------------------------------------
                                             15.505265   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399279    0.001643    5.139337 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.139337   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000504   20.547583 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447582   clock uncertainty
                                  0.000000   20.447582   clock reconvergence pessimism
                                  0.199151   20.646732   library recovery time
                                             20.646732   data required time
---------------------------------------------------------------------------------------------
                                             20.646732   data required time
                                             -5.139337   data arrival time
---------------------------------------------------------------------------------------------
                                             15.507397   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399273    0.001248    5.138942 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089534    0.397085    0.499589    5.638531 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.397148    0.002668    5.641198 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.641198   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000290   20.547367 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447367   clock uncertainty
                                  0.000000   20.447367   clock reconvergence pessimism
                                  0.199482   20.646851   library recovery time
                                             20.646851   data required time
---------------------------------------------------------------------------------------------
                                             20.646851   data required time
                                             -5.641198   data arrival time
---------------------------------------------------------------------------------------------
                                             15.005652   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005266    0.133923    0.051974    4.051973 ^ ena (in)
                                                         ena (net)
                      0.133923    0.000000    4.051973 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026797    0.474533    0.416981    4.468955 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.474537    0.000757    4.469711 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.038892    0.450675    0.284805    4.754516 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.450676    0.000661    4.755177 v _145_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012222    0.487369    0.395263    5.150440 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.487369    0.000385    5.150825 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.150825   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000504   20.547583 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447582   clock uncertainty
                                  0.000000   20.447582   clock reconvergence pessimism
                                 -0.366955   20.080627   library setup time
                                             20.080627   data required time
---------------------------------------------------------------------------------------------
                                             20.080627   data required time
                                             -5.150825   data arrival time
---------------------------------------------------------------------------------------------
                                             14.929804   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_tt_025C_5v00 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 data_in[4]
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:max_tt_025C_5v00 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:max_tt_025C_5v00 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:max_tt_025C_5v00 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 42 unclocked register/latch pins.
  _227_/CLK
  _228_/CLK
  _229_/CLK
  _230_/CLK
  _231_/CLK
  _232_/CLK
  _233_/CLK
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
  _247_/CLK
  _248_/CLK
  _249_/CLK
  _250_/CLK
  _251_/CLK
  _252_/CLK
  _253_/CLK
  _254_/CLK
  _255_/CLK
  _256_/CLK
  _257_/CLK
  _258_/CLK
  _259_/CLK
  _260_/CLK
  _261_/CLK
  _262_/CLK
  _263_/CLK
  _264_/CLK
  _266_/CLK
  _267_/CLK
  _268_/CLK
  _269_/CLK
Warning: There are 46 unconstrained endpoints.
  signal_bit_out
  _224_/D
  _225_/D
  _226_/D
  _227_/D
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
  _247_/D
  _248_/D
  _249_/D
  _250_/D
  _251_/D
  _252_/D
  _253_/D
  _254_/D
  _255_/D
  _256_/D
  _257_/D
  _258_/D
  _259_/D
  _260_/D
  _261_/D
  _262_/D
  _263_/D
  _264_/D
  _266_/D
  _267_/D
  _268_/D
  _269_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           7.732836e-04 1.878122e-04 2.101642e-08 9.611168e-04  53.2%
Combinational        1.150004e-04 7.909495e-05 1.739752e-08 1.941127e-04  10.7%
Clock                5.204645e-04 1.299908e-04 2.688312e-08 6.504822e-04  36.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.408748e-03 3.968979e-04 6.529703e-08 1.805712e-03 100.0%
                            78.0%        22.0%         0.0%
%OL_METRIC_F power__internal__total 0.0014087483286857605
%OL_METRIC_F power__switching__total 0.0003968978999182582
%OL_METRIC_F power__leakage__total 6.529703000524023e-8
%OL_METRIC_F power__total 0.0018057115375995636

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:max_tt_025C_5v00 -0.10194793908738999
======================= max_tt_025C_5v00 Corner ===================================

Clock clk
0.545633 source latency _225_/CLK ^
-0.547581 target latency _223_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.101948 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:max_tt_025C_5v00 0.10202015909718437
======================= max_tt_025C_5v00 Corner ===================================

Clock clk
0.547581 source latency _223_/CLK ^
-0.545561 target latency _265_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.102020 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:max_tt_025C_5v00 1.1108434486681154
max_tt_025C_5v00: 1.1108434486681154
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:max_tt_025C_5v00 14.929803593769828
max_tt_025C_5v00: 14.929803593769828
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:max_tt_025C_5v00 0.0
max_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:max_tt_025C_5v00 0.0
max_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:max_tt_025C_5v00 0
max_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:max_tt_025C_5v00 0.0
max_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:max_tt_025C_5v00 0
%OL_METRIC_F timing__hold_r2r__ws__corner:max_tt_025C_5v00 1.110843
%OL_METRIC_I timing__hold_r2r_vio__count__corner:max_tt_025C_5v00 0
%OL_METRIC_I timing__setup_vio__count__corner:max_tt_025C_5v00 0
%OL_METRIC_F timing__setup_r2r__ws__corner:max_tt_025C_5v00 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:max_tt_025C_5v00 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.545561         network latency _265_/CLK
        2.704028 network latency _261_/CLK
---------------
0.545561 2.704028 latency
        2.158467 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.758370         network latency _233_/CLK
        2.391732 network latency _261_/CLK
---------------
1.758370 2.391732 latency
        0.633362 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.503888         network latency _265_/CLK
        0.506104 network latency _223_/CLK
---------------
0.503888 0.506104 latency
        0.002216 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 3.45 fmax = 290.17
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the max_tt_025C_5v00 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/54-openroad-stapostpnr/max_tt_025C_5v00/tiny_tonegen__max_tt_025C_5v00.lib…
