$date
	Sun Jul 20 23:57:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module midi_note_sender_tb $end
$var wire 1 ! midi_send $end
$var wire 8 " midi_byte [7:0] $end
$var reg 1 # clk $end
$var reg 16 $ distance_cm [15:0] $end
$var reg 1 % distance_ready $end
$var reg 1 & rst $end
$var reg 1 ' uart_ready $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 16 ( distance_cm [15:0] $end
$var wire 1 % distance_ready $end
$var wire 1 & rst $end
$var wire 1 ' uart_ready $end
$var parameter 2 ) IDLE $end
$var parameter 2 * SEND1 $end
$var parameter 2 + SEND2 $end
$var parameter 2 , SEND3 $end
$var reg 8 - midi_byte [7:0] $end
$var reg 1 ! midi_send $end
$var reg 8 . note [7:0] $end
$var reg 2 / state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 ,
b10 +
b1 *
b0 )
$end
#0
$dumpvars
b0 /
bx .
b0 -
b0 (
1'
1&
0%
b0 $
0#
b0 "
0!
$end
#5000
1#
#10000
0#
0&
#15000
1#
#20000
0#
1%
b10100 $
b10100 (
#25000
b1 /
b1001000 .
1#
#30000
0#
0%
#35000
b10 /
1!
b10010000 "
b10010000 -
1#
#40000
0#
#45000
b11 /
b1001000 "
b1001000 -
1!
1#
#50000
0#
#55000
b0 /
b1100100 "
b1100100 -
1!
1#
#60000
0#
#65000
0!
1#
#70000
0#
#75000
1#
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
#105000
1#
#110000
0#
#115000
1#
#120000
0#
#125000
1#
#130000
0#
1%
b110111 $
b110111 (
#135000
b1 /
b110101 .
1#
#140000
0#
0%
#145000
b10 /
1!
b10010000 "
b10010000 -
1#
#150000
0#
#155000
b11 /
b110101 "
b110101 -
1!
1#
#160000
0#
#165000
b0 /
b1100100 "
b1100100 -
1!
1#
#170000
0#
#175000
0!
1#
#180000
0#
#185000
1#
#190000
0#
#195000
1#
#200000
0#
#205000
1#
#210000
0#
#215000
1#
#220000
0#
#225000
1#
#230000
0#
#235000
1#
#240000
0#
