// Seed: 1193629067
module module_0;
endmodule
module module_1 (
    output uwire id_0,
    output tri0  id_1,
    output wor   id_2
);
  assign id_0 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0
);
  logic id_2;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_3 = 32'd16,
    parameter id_7 = 32'd96
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  output logic [7:0] id_5;
  input wire id_4;
  module_0 modCall_1 ();
  input wire _id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  parameter id_7 = 1;
  assign id_5[id_7] = id_3 | id_4;
  logic [(  1  |  -1  ) : id_3] id_8 = id_7;
endmodule
