("project_starter_async:/\tproject_starter_async ee315_project schematic" (("open" (nil hierarchy "/{ee315_project project_starter_async schematic }:a"))) (((-15.83125 -4.125) (-0.98125 4.15625)) "a" "analogArtist-Schematic" 0))("SAR_logic_async_top_tb:/\tSAR_logic_async_top_tb ee315_project schematic" (("open" (nil hierarchy "/{ee315_project SAR_logic_async_top_tb schematic }:a"))) (((-5.93125 -1.075) (2.44375 4.2625)) "a" "analogArtist-Schematic" 0))("SAR_logic_async_top:/\tSAR_logic_async_top ee315_project schematic" (("open" (nil hierarchy "/{ee315_project SAR_logic_async_top schematic }:a"))) (((-9.075 -2.975) (2.4125 3.1375)) "a" "Schematics" 2))("SAR_logic_top_tb:/\tSAR_logic_top_tb ee315_project schematic" (("open" (nil hierarchy "/{ee315_project SAR_logic_top_tb schematic }:a"))) (((-0.5625 -0.54375) (2.625 1.4875)) "a" "analogArtist-Schematic" 0))("NAND2_verilog:/\tNAND2_verilog ee315_project veriloga" (("open" (nil hierarchy "/{ee315_project NAND2_verilog veriloga }:r"))) nil)("AND2_tb:/\tAND2_tb ee315_project schematic" (("open" (nil hierarchy "/{ee315_project AND2_tb schematic }:a"))) (((-2.825 -2.7375) (2.6875 0.775)) "a" "Schematics" 0))("NAND2_verilog:/\tNAND2_verilog ee315_project symbol" (("open" (nil hierarchy "/{ee315_project NAND2_verilog symbol }:a"))) (((-0.15 -0.8625) (2.3625 0.7375)) "a" "Symbol" 2))("project_starter:/\tproject_starter ee315_project schematic" (("open" (nil hierarchy "/{ee315_project project_starter schematic }:a"))) (((-9.0 -6.7375) (12.05 6.675)) "a" "Schematics" 0))("SAR_logic_async:/\tSAR_logic_async ee315_project veriloga" (("xtopen" (nil hierarchy "/{ee315_project SAR_logic_async veriloga}:a"))) nil)("SAR_logic_async:/\tSAR_logic_async ee315_project symbol" (("open" (nil hierarchy "/{ee315_project SAR_logic_async symbol }:a"))) (((-0.175 -1.125) (2.825 0.7875)) "a" "Symbol" 0))