verilog xil_defaultlib --include "/home/francesco/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/5765/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/495a/hdl/scheduler_v1_0_M_AXI.v" \
"../../../bd/design_1/ipshared/495a/hdl/scheduler_v1_0_S_AXI.v" \
"../../../bd/design_1/ipshared/495a/hdl/scheduler_v1_0.v" \
"../../../bd/design_1/ip/design_1_scheduler_0_1/sim/design_1_scheduler_0_1.v" \
"../../../bd/design_1/ip/design_1_scheduler_0_0/sim/design_1_scheduler_0_0.v" \
"../../../bd/design_1/ip/design_1_scheduler_0_2/sim/design_1_scheduler_0_2.v" \
"../../../bd/design_1/ipshared/2165/src/MajorityVoter.v" \
"../../../bd/design_1/ipshared/2165/hdl/aximvoter_v1_0.v" \
"../../../bd/design_1/ip/design_1_aximvoter_0_1/sim/design_1_aximvoter_0_1.v" \
"../../../bd/design_1/ipshared/9494/hdl/axisvoter_v1_0.v" \
"../../../bd/design_1/ip/design_1_axisvoter_0_0/sim/design_1_axisvoter_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
