#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5567085cc1f0 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x5567085f0580_0 .var "CLK", 0 0;
RS_0x7f466e7ed4c8 .resolv tri, v0x5567085eb080_0, L_0x5567085cb5e0;
v0x5567085f0640_0 .net8 "MemtoRegOut", 63 0, RS_0x7f466e7ed4c8;  2 drivers
v0x5567085f0750_0 .var "Reset_L", 0 0;
v0x5567085f07f0_0 .net "currentPC", 63 0, v0x5567085ef340_0;  1 drivers
v0x5567085f0890_0 .var "passed", 7 0;
v0x5567085f09a0_0 .var "startPC", 63 0;
v0x5567085f0a60_0 .var "watchdog", 15 0;
E_0x556708592d50 .event anyedge, v0x5567085f0a60_0;
S_0x5567085a2410 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x5567085cc1f0;
 .timescale -9 -12;
v0x5567085cb700_0 .var "numTests", 7 0;
v0x5567085cb8c0_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x5567085cb8c0_0;
    %load/vec4 v0x5567085cb700_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x5567085cb8c0_0, v0x5567085cb700_0 {0 0 0};
T_0.1 ;
    %end;
S_0x5567085e9850 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x5567085cc1f0;
 .timescale -9 -12;
v0x5567085cba80_0 .var "actualOut", 63 0;
v0x5567085cbf30_0 .var "expectedOut", 63 0;
v0x5567085cc0f0_0 .var "passed", 7 0;
v0x5567085ca550_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x5567085cba80_0;
    %load/vec4 v0x5567085cbf30_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x5567085ca550_0 {0 0 0};
    %load/vec4 v0x5567085cc0f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5567085cc0f0_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x5567085ca550_0, v0x5567085cba80_0, v0x5567085cbf30_0 {0 0 0};
T_1.3 ;
    %end;
S_0x5567085e9b30 .scope module, "uut" "singlecycle" 2 46, 3 1 0, S_0x5567085cc1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "MemtoRegOut";
    .port_info 4 /INPUT 1 "CLK";
L_0x5567085cb5e0 .functor BUFZ 64, L_0x556708601660, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x5567085eebe0_0 .net "CLK", 0 0, v0x5567085f0580_0;  1 drivers
v0x5567085eecd0_0 .net8 "MemtoRegOut", 63 0, RS_0x7f466e7ed4c8;  alias, 2 drivers
v0x5567085eed90_0 .net *"_ivl_5", 4 0, L_0x5567085f0d70;  1 drivers
v0x5567085eee60_0 .net *"_ivl_7", 4 0, L_0x5567085f0e10;  1 drivers
v0x5567085eef40_0 .net "aluctrl", 3 0, v0x5567085edc00_0;  1 drivers
v0x5567085ef0a0_0 .net "aluout", 63 0, v0x5567085ea130_0;  1 drivers
v0x5567085ef1b0_0 .net "alusrc", 0 0, v0x5567085edd10_0;  1 drivers
v0x5567085ef250_0 .net "branch", 0 0, v0x5567085eddb0_0;  1 drivers
v0x5567085ef340_0 .var "currentpc", 63 0;
v0x5567085ef3e0_0 .net "extimm", 63 0, v0x5567085ed6e0_0;  1 drivers
v0x5567085ef4f0_0 .net "instruction", 31 0, v0x5567085eeac0_0;  1 drivers
v0x5567085ef5b0_0 .net "mem2reg", 0 0, v0x5567085edeb0_0;  1 drivers
v0x5567085ef650_0 .net "memread", 0 0, v0x5567085edf50_0;  1 drivers
v0x5567085ef740_0 .net "memwrite", 0 0, v0x5567085ee040_0;  1 drivers
v0x5567085ef830_0 .net "nextpc", 63 0, v0x5567085eb940_0;  1 drivers
v0x5567085ef8d0_0 .net "opcode", 10 0, L_0x5567085f1070;  1 drivers
v0x5567085ef970_0 .net "rd", 4 0, L_0x5567085f0b20;  1 drivers
v0x5567085efb20_0 .net "reg2loc", 0 0, v0x5567085ee1b0_0;  1 drivers
v0x5567085efbc0_0 .net "regoutA", 63 0, L_0x5567086019d0;  1 drivers
v0x5567085efcb0_0 .net "regoutB", 63 0, L_0x5567086020f0;  1 drivers
v0x5567085efda0_0 .net "regwrite", 0 0, v0x5567085ee250_0;  1 drivers
v0x5567085efe90_0 .net "resetl", 0 0, v0x5567085f0750_0;  1 drivers
v0x5567085eff30_0 .net "rm", 4 0, L_0x5567085f0c80;  1 drivers
v0x5567085efff0_0 .net "rn", 4 0, L_0x5567085f0ee0;  1 drivers
v0x5567085f0090_0 .net "signop", 1 0, v0x5567085ee320_0;  1 drivers
v0x5567085f0180_0 .net "startpc", 63 0, v0x5567085f09a0_0;  1 drivers
v0x5567085f0260_0 .net "uncond_branch", 0 0, v0x5567085ee3f0_0;  1 drivers
v0x5567085f0350_0 .net "writeback", 63 0, L_0x556708601660;  1 drivers
v0x5567085f0410_0 .net "zero", 0 0, L_0x556708601390;  1 drivers
L_0x5567085f0b20 .part v0x5567085eeac0_0, 0, 5;
L_0x5567085f0c80 .part v0x5567085eeac0_0, 5, 5;
L_0x5567085f0d70 .part v0x5567085eeac0_0, 0, 5;
L_0x5567085f0e10 .part v0x5567085eeac0_0, 16, 5;
L_0x5567085f0ee0 .functor MUXZ 5, L_0x5567085f0e10, L_0x5567085f0d70, v0x5567085ee1b0_0, C4<>;
L_0x5567085f1070 .part v0x5567085eeac0_0, 21, 11;
L_0x5567085f11a0 .part v0x5567085eeac0_0, 0, 26;
L_0x556708601520 .functor MUXZ 64, L_0x5567086020f0, v0x5567085ed6e0_0, v0x5567085edd10_0, C4<>;
L_0x556708601660 .functor MUXZ 64, v0x5567085ea130_0, RS_0x7f466e7ed4c8, v0x5567085edeb0_0, C4<>;
S_0x5567085e9d10 .scope module, "ALU" "ALU" 3 94, 4 8 0, S_0x5567085e9b30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /INPUT 64 "BusA";
    .port_info 2 /INPUT 64 "BusB";
    .port_info 3 /INPUT 4 "ALUCtrl";
    .port_info 4 /OUTPUT 1 "Zero";
v0x5567085c0e10_0 .net "ALUCtrl", 3 0, v0x5567085edc00_0;  alias, 1 drivers
v0x5567085e9f90_0 .net "BusA", 63 0, L_0x5567086019d0;  alias, 1 drivers
v0x5567085ea070_0 .net "BusB", 63 0, L_0x556708601520;  1 drivers
v0x5567085ea130_0 .var "BusW", 63 0;
v0x5567085ea210_0 .net "Zero", 0 0, L_0x556708601390;  alias, 1 drivers
L_0x7f466e7a4018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5567085ea320_0 .net/2u *"_ivl_0", 63 0, L_0x7f466e7a4018;  1 drivers
v0x5567085ea400_0 .net *"_ivl_2", 0 0, L_0x5567086012a0;  1 drivers
L_0x7f466e7a4060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5567085ea4c0_0 .net/2u *"_ivl_4", 0 0, L_0x7f466e7a4060;  1 drivers
L_0x7f466e7a40a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5567085ea5a0_0 .net/2u *"_ivl_6", 0 0, L_0x7f466e7a40a8;  1 drivers
E_0x556708592930 .event anyedge, v0x5567085ea070_0, v0x5567085e9f90_0, v0x5567085c0e10_0;
L_0x5567086012a0 .cmp/eq 64, v0x5567085ea130_0, L_0x7f466e7a4018;
L_0x556708601390 .functor MUXZ 1, L_0x7f466e7a40a8, L_0x7f466e7a4060, L_0x5567086012a0, C4<>;
S_0x5567085ea720 .scope module, "DataMemory" "DataMemory" 3 103, 5 5 0, S_0x5567085e9b30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0x5567085ead70_0 .net "Address", 63 0, v0x5567085ea130_0;  alias, 1 drivers
v0x5567085eae50_0 .net "Clock", 0 0, v0x5567085f0580_0;  alias, 1 drivers
v0x5567085eaef0_0 .net "MemoryRead", 0 0, v0x5567085edf50_0;  alias, 1 drivers
v0x5567085eafc0_0 .net "MemoryWrite", 0 0, v0x5567085ee040_0;  alias, 1 drivers
v0x5567085eb080_0 .var "ReadData", 63 0;
v0x5567085eb1b0_0 .net "WriteData", 63 0, L_0x5567086020f0;  alias, 1 drivers
v0x5567085eb290 .array "memBank", 0 1023, 7 0;
E_0x556708592660 .event posedge, v0x5567085eae50_0;
S_0x5567085ea990 .scope task, "initset" "initset" 5 16, 5 16 0, S_0x5567085ea720;
 .timescale -9 -12;
v0x5567085eab90_0 .var "addr", 63 0;
v0x5567085eac90_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.DataMemory.initset ;
    %load/vec4 v0x5567085eac90_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x5567085eab90_0;
    %store/vec4a v0x5567085eb290, 4, 0;
    %load/vec4 v0x5567085eac90_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x5567085eab90_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x5567085eb290, 4, 0;
    %load/vec4 v0x5567085eac90_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5567085eab90_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x5567085eb290, 4, 0;
    %load/vec4 v0x5567085eac90_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x5567085eab90_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x5567085eb290, 4, 0;
    %load/vec4 v0x5567085eac90_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5567085eab90_0;
    %addi 4, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x5567085eb290, 4, 0;
    %load/vec4 v0x5567085eac90_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5567085eab90_0;
    %addi 5, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x5567085eb290, 4, 0;
    %load/vec4 v0x5567085eac90_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5567085eab90_0;
    %addi 6, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x5567085eb290, 4, 0;
    %load/vec4 v0x5567085eac90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5567085eab90_0;
    %addi 7, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x5567085eb290, 4, 0;
    %end;
S_0x5567085eb410 .scope module, "NextPClogic" "NextPClogic" 3 125, 6 1 0, S_0x5567085e9b30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
v0x5567085eb6c0_0 .net "ALUZero", 0 0, L_0x556708601390;  alias, 1 drivers
v0x5567085eb7b0_0 .net "Branch", 0 0, v0x5567085eddb0_0;  alias, 1 drivers
v0x5567085eb850_0 .net "CurrentPC", 63 0, v0x5567085ef340_0;  alias, 1 drivers
v0x5567085eb940_0 .var "NextPC", 63 0;
v0x5567085eba20_0 .net "SignExtImm64", 63 0, v0x5567085ed6e0_0;  alias, 1 drivers
v0x5567085ebb50_0 .net "Uncondbranch", 0 0, v0x5567085ee3f0_0;  alias, 1 drivers
E_0x556708554310/0 .event anyedge, v0x5567085eb850_0, v0x5567085eb7b0_0, v0x5567085ea210_0, v0x5567085eba20_0;
E_0x556708554310/1 .event anyedge, v0x5567085ebb50_0;
E_0x556708554310 .event/or E_0x556708554310/0, E_0x556708554310/1;
S_0x5567085ebd10 .scope module, "RegisterFile" "RegisterFile" 3 114, 7 2 0, S_0x5567085e9b30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
v0x5567085ec050_0 .net "BusA", 63 0, L_0x5567086019d0;  alias, 1 drivers
v0x5567085ec130_0 .net "BusB", 63 0, L_0x5567086020f0;  alias, 1 drivers
v0x5567085ec200_0 .net "BusW", 63 0, L_0x556708601660;  alias, 1 drivers
v0x5567085ec2d0_0 .net "Clk", 0 0, v0x5567085f0580_0;  alias, 1 drivers
v0x5567085ec3a0_0 .net "RA", 4 0, L_0x5567085f0ee0;  alias, 1 drivers
v0x5567085ec4b0_0 .net "RB", 4 0, L_0x5567085f0c80;  alias, 1 drivers
v0x5567085ec590_0 .net "RW", 4 0, L_0x5567085f0b20;  alias, 1 drivers
v0x5567085ec670_0 .net "RegWr", 0 0, v0x5567085ee250_0;  alias, 1 drivers
L_0x7f466e7a40f0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5567085ec730_0 .net/2u *"_ivl_0", 4 0, L_0x7f466e7a40f0;  1 drivers
L_0x7f466e7a4180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5567085ec810_0 .net *"_ivl_11", 1 0, L_0x7f466e7a4180;  1 drivers
L_0x7f466e7a41c8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5567085ec8f0_0 .net/2u *"_ivl_14", 4 0, L_0x7f466e7a41c8;  1 drivers
v0x5567085ec9d0_0 .net *"_ivl_16", 0 0, L_0x556708601d10;  1 drivers
L_0x7f466e7a4210 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5567085eca90_0 .net/2u *"_ivl_18", 63 0, L_0x7f466e7a4210;  1 drivers
v0x5567085ecb70_0 .net *"_ivl_2", 0 0, L_0x5567086017a0;  1 drivers
v0x5567085ecc30_0 .net *"_ivl_20", 63 0, L_0x556708601e00;  1 drivers
v0x5567085ecd10_0 .net *"_ivl_22", 6 0, L_0x556708601ee0;  1 drivers
L_0x7f466e7a4258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5567085ecdf0_0 .net *"_ivl_25", 1 0, L_0x7f466e7a4258;  1 drivers
L_0x7f466e7a4138 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5567085eced0_0 .net/2u *"_ivl_4", 63 0, L_0x7f466e7a4138;  1 drivers
v0x5567085ecfb0_0 .net *"_ivl_6", 63 0, L_0x556708601840;  1 drivers
v0x5567085ed090_0 .net *"_ivl_8", 6 0, L_0x5567086018e0;  1 drivers
v0x5567085ed170_0 .var/i "i", 31 0;
v0x5567085ed250 .array "registers", 0 31, 63 0;
E_0x556708592ac0 .event negedge, v0x5567085eae50_0;
L_0x5567086017a0 .cmp/eq 5, L_0x5567085f0ee0, L_0x7f466e7a40f0;
L_0x556708601840 .array/port v0x5567085ed250, L_0x5567086018e0;
L_0x5567086018e0 .concat [ 5 2 0 0], L_0x5567085f0ee0, L_0x7f466e7a4180;
L_0x5567086019d0 .delay 64 (2000,2000,2000) L_0x5567086019d0/d;
L_0x5567086019d0/d .functor MUXZ 64, L_0x556708601840, L_0x7f466e7a4138, L_0x5567086017a0, C4<>;
L_0x556708601d10 .cmp/eq 5, L_0x5567085f0c80, L_0x7f466e7a41c8;
L_0x556708601e00 .array/port v0x5567085ed250, L_0x556708601ee0;
L_0x556708601ee0 .concat [ 5 2 0 0], L_0x5567085f0c80, L_0x7f466e7a4258;
L_0x5567086020f0 .delay 64 (2000,2000,2000) L_0x5567086020f0/d;
L_0x5567086020f0/d .functor MUXZ 64, L_0x556708601e00, L_0x7f466e7a4210, L_0x556708601d10, C4<>;
S_0x5567085ed410 .scope module, "SignExtender" "SignExtender" 3 87, 8 1 0, S_0x5567085e9b30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 26 "Imm26";
    .port_info 2 /INPUT 2 "Ctrl";
v0x5567085ed6e0_0 .var "BusImm", 63 0;
v0x5567085ed7c0_0 .net "Ctrl", 1 0, v0x5567085ee320_0;  alias, 1 drivers
v0x5567085ed880_0 .net "Imm26", 25 0, L_0x5567085f11a0;  1 drivers
E_0x5567085ed660 .event anyedge, v0x5567085ed7c0_0, v0x5567085ed880_0;
S_0x5567085ed9c0 .scope module, "control" "control" 3 67, 9 17 0, S_0x5567085e9b30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 2 "signop";
    .port_info 10 /INPUT 11 "opcode";
v0x5567085edc00_0 .var "aluop", 3 0;
v0x5567085edd10_0 .var "alusrc", 0 0;
v0x5567085eddb0_0 .var "branch", 0 0;
v0x5567085edeb0_0 .var "mem2reg", 0 0;
v0x5567085edf50_0 .var "memread", 0 0;
v0x5567085ee040_0 .var "memwrite", 0 0;
v0x5567085ee110_0 .net "opcode", 10 0, L_0x5567085f1070;  alias, 1 drivers
v0x5567085ee1b0_0 .var "reg2loc", 0 0;
v0x5567085ee250_0 .var "regwrite", 0 0;
v0x5567085ee320_0 .var "signop", 1 0;
v0x5567085ee3f0_0 .var "uncond_branch", 0 0;
E_0x5567085edba0 .event anyedge, v0x5567085ee110_0;
S_0x5567085ee640 .scope module, "imem" "InstructionMemory" 3 62, 10 8 0, S_0x5567085e9b30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0x5567085cb1d0 .param/l "MemSize" 0 10 10, +C4<00000000000000000000000000101000>;
P_0x5567085cb210 .param/l "T_rd" 0 10 9, +C4<00000000000000000000000000010100>;
v0x5567085ee9b0_0 .net "Address", 63 0, v0x5567085ef340_0;  alias, 1 drivers
v0x5567085eeac0_0 .var "Data", 31 0;
E_0x5567085ee930 .event anyedge, v0x5567085eb850_0;
    .scope S_0x5567085ee640;
T_3 ;
    %wait E_0x5567085ee930;
    %load/vec4 v0x5567085ee9b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5567085eeac0_0, 0, 32;
    %jmp T_3.14;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x5567085eeac0_0, 0, 32;
    %jmp T_3.14;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x5567085eeac0_0, 0, 32;
    %jmp T_3.14;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x5567085eeac0_0, 0, 32;
    %jmp T_3.14;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x5567085eeac0_0, 0, 32;
    %jmp T_3.14;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x5567085eeac0_0, 0, 32;
    %jmp T_3.14;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x5567085eeac0_0, 0, 32;
    %jmp T_3.14;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x5567085eeac0_0, 0, 32;
    %jmp T_3.14;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x5567085eeac0_0, 0, 32;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x5567085eeac0_0, 0, 32;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x5567085eeac0_0, 0, 32;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x5567085eeac0_0, 0, 32;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x5567085eeac0_0, 0, 32;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x5567085eeac0_0, 0, 32;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5567085ed9c0;
T_4 ;
    %wait E_0x5567085edba0;
    %load/vec4 v0x5567085ee110_0;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5567085ee1b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5567085edd10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5567085edeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085eddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee3f0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5567085edc00_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5567085ee320_0, 0, 2;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5567085ee1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085eddb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085edf50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085edeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085edd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085ee250_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5567085edc00_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5567085ee320_0, 0, 2;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085ee1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085eddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085ee040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085edd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee250_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5567085edc00_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5567085ee320_0, 0, 2;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085eddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085ee250_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5567085edc00_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5567085ee320_0, 0, 2;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085eddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085edd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085ee250_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5567085edc00_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5567085ee320_0, 0, 2;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085eddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085ee250_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5567085edc00_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5567085ee320_0, 0, 2;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085eddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085edd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085ee250_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5567085edc00_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5567085ee320_0, 0, 2;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085eddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085ee250_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5567085edc00_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5567085ee320_0, 0, 2;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085eddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085ee250_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5567085edc00_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5567085ee320_0, 0, 2;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5567085ee1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085eddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085edd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085ee250_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5567085edc00_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5567085ee320_0, 0, 2;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5567085ee1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085ee3f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5567085eddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edf50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5567085edeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee040_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5567085edd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee250_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5567085edc00_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5567085ee320_0, 0, 2;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085ee1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085eddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edf50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5567085edeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085edd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085ee250_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5567085edc00_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5567085ee320_0, 0, 2;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5567085ed410;
T_5 ;
    %wait E_0x5567085ed660;
    %load/vec4 v0x5567085ed7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5567085ed6e0_0, 0, 64;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x5567085ed880_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5567085ed6e0_0, 0, 64;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x5567085ed880_0;
    %parti/s 1, 20, 6;
    %replicate 55;
    %load/vec4 v0x5567085ed880_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5567085ed6e0_0, 0, 64;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x5567085ed880_0;
    %parti/s 1, 25, 6;
    %replicate 38;
    %load/vec4 v0x5567085ed880_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5567085ed6e0_0, 0, 64;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x5567085ed880_0;
    %parti/s 1, 23, 6;
    %replicate 45;
    %load/vec4 v0x5567085ed880_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5567085ed6e0_0, 0, 64;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5567085e9d10;
T_6 ;
    %wait E_0x556708592930;
    %load/vec4 v0x5567085c0e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5567085ea130_0, 0, 64;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x5567085e9f90_0;
    %load/vec4 v0x5567085ea070_0;
    %and;
    %store/vec4 v0x5567085ea130_0, 0, 64;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x5567085e9f90_0;
    %load/vec4 v0x5567085ea070_0;
    %or;
    %store/vec4 v0x5567085ea130_0, 0, 64;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x5567085e9f90_0;
    %load/vec4 v0x5567085ea070_0;
    %add;
    %store/vec4 v0x5567085ea130_0, 0, 64;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x5567085e9f90_0;
    %load/vec4 v0x5567085ea070_0;
    %sub;
    %store/vec4 v0x5567085ea130_0, 0, 64;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x5567085ea070_0;
    %store/vec4 v0x5567085ea130_0, 0, 64;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5567085ea720;
T_7 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5567085eab90_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5567085eac90_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x5567085ea990;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x5567085eab90_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x5567085eac90_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x5567085ea990;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x5567085eab90_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x5567085eac90_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x5567085ea990;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x5567085eab90_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x5567085eac90_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x5567085ea990;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x5567085eab90_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5567085eac90_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x5567085ea990;
    %join;
    %end;
    .thread T_7;
    .scope S_0x5567085ea720;
T_8 ;
    %wait E_0x556708592660;
    %load/vec4 v0x5567085eaef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %ix/getv 4, v0x5567085ead70_0;
    %load/vec4a v0x5567085eb290, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5567085eb080_0, 4, 5;
    %load/vec4 v0x5567085ead70_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x5567085eb290, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5567085eb080_0, 4, 5;
    %load/vec4 v0x5567085ead70_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x5567085eb290, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5567085eb080_0, 4, 5;
    %load/vec4 v0x5567085ead70_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x5567085eb290, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5567085eb080_0, 4, 5;
    %load/vec4 v0x5567085ead70_0;
    %addi 4, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x5567085eb290, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5567085eb080_0, 4, 5;
    %load/vec4 v0x5567085ead70_0;
    %addi 5, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x5567085eb290, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5567085eb080_0, 4, 5;
    %load/vec4 v0x5567085ead70_0;
    %addi 6, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x5567085eb290, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5567085eb080_0, 4, 5;
    %load/vec4 v0x5567085ead70_0;
    %addi 7, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x5567085eb290, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5567085eb080_0, 4, 5;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5567085ea720;
T_9 ;
    %wait E_0x556708592660;
    %load/vec4 v0x5567085eafc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5567085eb1b0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x5567085ead70_0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5567085eb290, 0, 4;
    %load/vec4 v0x5567085eb1b0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x5567085ead70_0;
    %addi 1, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5567085eb290, 0, 4;
    %load/vec4 v0x5567085eb1b0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5567085ead70_0;
    %addi 2, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5567085eb290, 0, 4;
    %load/vec4 v0x5567085eb1b0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x5567085ead70_0;
    %addi 3, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5567085eb290, 0, 4;
    %load/vec4 v0x5567085eb1b0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5567085ead70_0;
    %addi 4, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5567085eb290, 0, 4;
    %load/vec4 v0x5567085eb1b0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5567085ead70_0;
    %addi 5, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5567085eb290, 0, 4;
    %load/vec4 v0x5567085eb1b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5567085ead70_0;
    %addi 6, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5567085eb290, 0, 4;
    %load/vec4 v0x5567085eb1b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5567085ead70_0;
    %addi 7, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5567085eb290, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5567085ebd10;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5567085ed170_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x5567085ed170_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x5567085ed170_0;
    %store/vec4a v0x5567085ed250, 4, 0;
    %load/vec4 v0x5567085ed170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5567085ed170_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x5567085ebd10;
T_11 ;
    %wait E_0x556708592ac0;
    %load/vec4 v0x5567085ec670_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x5567085ec590_0;
    %pushi/vec4 31, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5567085ec200_0;
    %load/vec4 v0x5567085ec590_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5567085ed250, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5567085eb410;
T_12 ;
    %wait E_0x556708554310;
    %load/vec4 v0x5567085eb850_0;
    %addi 4, 0, 64;
    %store/vec4 v0x5567085eb940_0, 0, 64;
    %load/vec4 v0x5567085eb7b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0x5567085eb6c0_0;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5567085eb850_0;
    %load/vec4 v0x5567085eba20_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x5567085eb940_0, 0, 64;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5567085ebb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.3, 8;
    %load/vec4 v0x5567085eb850_0;
    %load/vec4 v0x5567085eba20_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x5567085eb940_0, 0, 64;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5567085e9b30;
T_13 ;
    %wait E_0x556708592ac0;
    %load/vec4 v0x5567085efe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5567085ef830_0;
    %assign/vec4 v0x5567085ef340_0, 3000;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5567085f0180_0;
    %assign/vec4 v0x5567085ef340_0, 3000;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5567085cc1f0;
T_14 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5567085cc1f0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085f0750_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5567085f09a0_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5567085f0890_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5567085f0a60_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085f0750_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5567085f09a0_0, 0, 64;
    %wait E_0x556708592660;
    %wait E_0x556708592ac0;
    %wait E_0x556708592660;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567085f0750_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x5567085f07f0_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_15.1, 5;
    %wait E_0x556708592660;
    %wait E_0x556708592ac0;
    %vpi_call 2 86 "$display", "CurrentPC:%h", v0x5567085f07f0_0 {0 0 0};
    %jmp T_15.0;
T_15.1 ;
    %load/vec4 v0x5567085f0640_0;
    %store/vec4 v0x5567085cba80_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x5567085cbf30_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x5567085ca550_0, 0, 257;
    %load/vec4 v0x5567085f0890_0;
    %store/vec4 v0x5567085cc0f0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x5567085e9850;
    %join;
    %load/vec4 v0x5567085cc0f0_0;
    %store/vec4 v0x5567085f0890_0, 0, 8;
    %load/vec4 v0x5567085f0890_0;
    %store/vec4 v0x5567085cb8c0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5567085cb700_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x5567085a2410;
    %join;
    %vpi_call 2 97 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x5567085cc1f0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567085f0580_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5567085cc1f0;
T_17 ;
    %delay 60000, 0;
    %load/vec4 v0x5567085f0580_0;
    %inv;
    %store/vec4 v0x5567085f0580_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x5567085f0580_0;
    %inv;
    %store/vec4 v0x5567085f0580_0, 0, 1;
    %load/vec4 v0x5567085f0a60_0;
    %addi 1, 0, 16;
    %store/vec4 v0x5567085f0a60_0, 0, 16;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5567085cc1f0;
T_18 ;
    %wait E_0x556708592d50;
    %load/vec4 v0x5567085f0a60_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 116 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 117 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "DataMemory.v";
    "NextPClogic.v";
    "RegisterFile.v";
    "SignExtender.v";
    "SingleCycleControl.v";
    "InstructionMemory.v";
