`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2020/06/08 12:56:22
// Design Name: 
// Module Name: S_EXT
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module S_EXT(
    input [15:0] IMM,
    input EXTOp,
    input clock,
    output [31:0] IMM_EX
    );
    
    reg [31:0] imm;
    
    assign IMM_EX = imm;
    always@(negedge clock)
    begin
        case(EXTOp)
        1'b0: imm <= {16'b0,IMM};
        1'b1: begin
            if( IMM[15] == 0 )
                imm <= {16'b0,IMM};
            else
                imm <={16'b1111111111111111,IMM};
           end
        default:  imm <= 32'b0;
        endcase
    end
    //assign IMM_EX = EXTOp ? ((IMM[15]==0)?{16'b0,IMM}:{16'b1111111111111111,IMM}): 32'b0 ;
endmodule
