-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_152_5_RNN_HIDDEN_BIASES_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_152_5_RNN_HIDDEN_BIASES_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "10111100101110010110010111000010", 1 => "00111100101000001111000101101011", 2 => "10111000100000011101111111010000", 3 => "00111101110111111100000001110101", 
    4 => "00111011111001101011110001111010", 5 => "10111101001100000100010000110101", 6 => "10111100101001000101011001111101", 7 => "10111101011011110111111110111111", 
    8 => "10111010101101110111001100011011", 9 => "00111101010010001100111111000000", 10 => "10111100110011110110100111000100", 11 => "10111101101010111000111011011001", 
    12 => "00111100110010010100111011001010", 13 => "10111101111000101001110100011000", 14 => "00111101111100111000001110011101", 15 => "10111101001100011100101100001001", 
    16 => "10111101011001100100010011101010", 17 => "10111011111001011111100011000000", 18 => "10111100111010011010111101110101", 19 => "10111101100000101110111110000001", 
    20 => "00111100101111011011001000010100", 21 => "00111101010010110101100111110001", 22 => "10111101110001010111101101110101", 23 => "00111101011100110011101000011010", 
    24 => "10111100001010011100001000101001", 25 => "00111101111001001001011000101011", 26 => "00111101101101100111000001111101", 27 => "10111100011010100000110101100100", 
    28 => "10111100000111100111001011000111", 29 => "10111101110100101010001001100001", 30 => "10111100110000001010000001101100", 31 => "00111101100101100101011111000111", 
    32 => "00111100100100010100110101010110", 33 => "10111101000001100000011111001000", 34 => "10111101010010111100000010101010", 35 => "10111100101000111111011101001111", 
    36 => "00111101101010100100010111101111", 37 => "00111101100010001011111110011101", 38 => "10111100110001010001100101101111", 39 => "00111100010111111110100111100001", 
    40 => "10111011001101101110111000011101", 41 => "00111100111101010111100001110001", 42 => "00111101000101110001101111110110", 43 => "10111101011111110000111010010000", 
    44 => "10111101010000101001011111100101", 45 => "00111101001001010110100001100000", 46 => "10111100010011001101101100000010", 47 => "00111100111001010101101111110101", 
    48 => "00111100011101110010011111100011", 49 => "00111100110001001110010111001111", 50 => "10111101010101101111011011100110", 51 => "10111100101101101000010010100011", 
    52 => "10111101010110001100110101010101", 53 => "00111101011010101000101010001001", 54 => "00111100010000001100101000110110", 55 => "00111100111001001011101111001100", 
    56 => "00111101101110111111010001000111", 57 => "00111011100011010000100000011110", 58 => "00111100011111010111001100100111", 59 => "00111100000000111111000101110010", 
    60 => "00111100110011110101111001001100", 61 => "00111101010101110010100010111111", 62 => "10111100110000111111101011101011", 63 => "10111101100100011001110000101001", 
    64 => "10111011100101001111001110100011", 65 => "10111101001000111011110011101100", 66 => "10111101100011111100011011100101", 67 => "00111100101111011101110011011101", 
    68 => "00111100100110001111011101100001", 69 => "10111100001101111111110010110010", 70 => "10111101111111011000010111001001", 71 => "00111101100001100110011101111010", 
    72 => "10111100011011101100001101100111", 73 => "00111100011001000110010011101110", 74 => "00111101101001100000110010110000", 75 => "10111101011010000010111010001011", 
    76 => "10111100011010111001000010100001", 77 => "10111101010101110001011101011010", 78 => "00111010111110100011110100010001", 79 => "10111101100011110110000000011011", 
    80 => "10111101110011000001111110100011", 81 => "10111101010110110010001110011111", 82 => "00111101000101001100011010011100", 83 => "10111101000010110010010101001001", 
    84 => "10111101100000000101001000111010", 85 => "10111100010011110000011011000010", 86 => "10111100100110001100000011101100", 87 => "00111101110100111001011101010111", 
    88 => "10111010111010110100101100011010", 89 => "10111101010101101111010111100001", 90 => "10111101001001000011010010100110", 91 => "10111011101010011001001011100111", 
    92 => "00111001101011100110000000100000", 93 => "00111101010011110110101010000100", 94 => "00111101010010110110010000101001", 95 => "00111100101011010111110001101101", 
    96 => "10111101100010001000110011100001", 97 => "00111101100001001100010001100101", 98 => "00111100111111001110011010100100", 99 => "00111101001001010111111101000001");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

