######################################################################
#
# EE-577b 2020 FALL
# : DesignCompiler synthesis script
#   modified by Linyi Hong
#
# use this script as a template for synthesizing combinational logic
#
######################################################################
# Setting variable for design_name. (top module name)
set design_name $env(DESIGN_NAME);
cardinal_cmp
## For NCSUFreePDK45nm library
set search_path [ list .                   /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files                   /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver ]
. /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver
set target_library { gscl45nm.db }
 gscl45nm.db 
set synthetic_library [list dw_foundation.sldb standard.sldb ]
dw_foundation.sldb standard.sldb
set link_library [list * gscl45nm.db dw_foundation.sldb standard.sldb]
* gscl45nm.db dw_foundation.sldb standard.sldb
set dont_touch DW_div__U1
DW_div__U1
# Reading source verilog file.
# copy your verilog file into ./src/ before synthesis.
read_verilog ./src/${design_name}.v ;
Loading db file '/home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/standard.sldb'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/gtech.db'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Loading verilog file '/home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_cmp.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_cpu.v
Opening include file /home/viterbi/09/zeyuxie/ee577/CMP/src/register_file.v
Opening include file /home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v
Opening include file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div.v
Opening include file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc
Opening include file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt.v
Opening include file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt_function.inc
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_cmp.v
Opening include file /home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_cpu.v
Opening include file /home/viterbi/09/zeyuxie/ee577/CMP/src/register_file.v
Opening include file /home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v
Opening include file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div.v
Opening include file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc:53: Function 'DWF_div_uns' with non-empty body is mapped to 'DIV_UNS_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc:90: Function 'DWF_div_tc' with non-empty body is mapped to 'DIV_TC_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc:138: Function 'DWF_rem_uns' with non-empty body is mapped to 'REM_UNS_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc:174: Function 'DWF_rem_tc' with non-empty body is mapped to 'REM_TC_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc:220: Function 'DWF_mod_uns' with non-empty body is mapped to 'MOD_UNS_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc:256: Function 'DWF_mod_tc' with non-empty body is mapped to 'MOD_TC_OP'; body will be ignored. (VER-136)
Opening include file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt.v
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div.v:104: The statements in initial blocks are ignored. (VER-281)
Opening include file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt_function.inc
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt_function.inc:40: Function 'DWF_sqrt_uns' with non-empty body is mapped to 'SQRT_UNS_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt_function.inc:72: Function 'DWF_sqrt_tc' with non-empty body is mapped to 'SQRT_TC_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt.v:72: The statements in initial blocks are ignored. (VER-281)
Opening include file /home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_nic.v
Opening include file /home/viterbi/09/zeyuxie/ee577/CMP/src/buffer_nic.v
Opening include file /home/viterbi/09/zeyuxie/ee577/CMP/src/gold_ring.v
Opening include file /home/viterbi/09/zeyuxie/ee577/CMP/src/gold_router.v
Opening include file /home/viterbi/09/zeyuxie/ee577/CMP/src/buffer_router.v
Opening include file /home/viterbi/09/zeyuxie/ee577/CMP/src/rotating_prioritizer.v

Inferred memory devices in process
        in routine register_file line 55 in file
                '/home/viterbi/09/zeyuxie/ee577/CMP/src/register_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop | 1984  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| register_file/35 |   32   |   64    |      5       |
| register_file/47 |   32   |   64    |      5       |
======================================================
Warning:  /home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v:304: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v:306: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v:308: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v:310: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v:312: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v:314: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v:316: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v:318: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v:323: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v:325: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v:327: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v:329: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v:334: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v:336: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v:341: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 41 in file
        '/home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            44            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 80 in file
        '/home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            83            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 128 in file
        '/home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           131            |     no/auto      |
===============================================

Statistics for case statements in always block at line 151 in file
        '/home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           154            |     no/auto      |
===============================================

Statistics for case statements in always block at line 180 in file
        '/home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           184            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 238 in file
        '/home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 296 in file
        '/home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           300            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 353 in file
        '/home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           356            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 674 in file
        '/home/viterbi/09/zeyuxie/ee577/CMP/src/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           677            |     no/auto      |
|           706            |    auto/auto     |
|           713            |    auto/auto     |
|           724            |    auto/auto     |
===============================================
Warning:  /home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_cpu.v:427: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_cpu.v:475: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_cpu.v:476: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 196 in file
        '/home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           213            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 255 in file
        '/home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_cpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           263            |     no/auto      |
===============================================

Inferred memory devices in process
        in routine cardinal_cpu line 56 in file
                '/home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pc_out_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cardinal_cpu line 91 in file
                '/home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   width_IFID_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|   flush_IFID_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    func_IFID_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
| bran_addr_IFID_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|   opcode_IFID_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|  rd_addr_IFID_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  rs_addr_IFID_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  rt_addr_IFID_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cardinal_cpu line 196 in file
                '/home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_cpu.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| MemWrite_IDEXMEM_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  nicEn_IDEXMEM_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| memorNIC_IDEXMEM_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| nicWrEn_IDEXMEM_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  stall_MEM_REG_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| MemRead_IDEXMEM_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine cardinal_cpu line 255 in file
                '/home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_cpu.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| RegWrite_IDEXMEM_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| MemtoReg_IDEXMEM_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   R_type_flag_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine cardinal_cpu line 318 in file
                '/home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| immedia_IDEXMEM_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| r0_data_IDEXMEM_reg | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
| r1_data_IDEXMEM_reg | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
| rd_addr_IDEXMEM_reg | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  width_IDEXMEM_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  func_IDEXMEM_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
| rs_addr_IDEXMEM_reg | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
| rt_addr_IDEXMEM_reg | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cardinal_cpu line 350 in file
                '/home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   mem_counter_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cardinal_cpu line 415 in file
                '/home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  counter_stall_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cardinal_cpu line 434 in file
                '/home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_cpu.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| rd_addr_EXMEMWB_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
| MemtoReg_EXMEMWB_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| RegWrite_EXMEMWB_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| ALU_out_EXMEMWB_reg  | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
| mem_data_EXMEMWB_reg | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine buffer_nic line 16 in file
                '/home/viterbi/09/zeyuxie/ee577/CMP/src/buffer_nic.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|     status_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 33 in file
        '/home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_nic.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            50            |     no/auto      |
===============================================
Warning:  /home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_nic.v:29: Net net_do connected to instance buffer_out is declared as reg data type but is not driven by an always block. (VER-1004)

Inferred memory devices in process
        in routine buffer_router line 26 in file
                '/home/viterbi/09/zeyuxie/ee577/CMP/src/buffer_router.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|     status_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rotating_prioritizer line 78 in file
                '/home/viterbi/09/zeyuxie/ee577/CMP/src/rotating_prioritizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   gt_last_bf1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   gt_last_bf0_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine gold_ring line 86 in file
                '/home/viterbi/09/zeyuxie/ee577/CMP/src/gold_ring.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    polarity_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/viterbi/09/zeyuxie/ee577/CMP/src/register_file.db:register_file'
Warning:  File /home/viterbi/09/zeyuxie/ee577/CMP/DW_div-verilog.pvl not found, or does not contain a usable description of DW_div. (ELAB-320)
Warning:  File /home/viterbi/09/zeyuxie/ee577/CMP/DW_div-verilog.pvl not found, or does not contain a usable description of DW_div. (ELAB-320)
Warning:  File /home/viterbi/09/zeyuxie/ee577/CMP/DW_div-verilog.pvl not found, or does not contain a usable description of DW_div. (ELAB-320)
Warning:  File /home/viterbi/09/zeyuxie/ee577/CMP/DW_div-verilog.pvl not found, or does not contain a usable description of DW_div. (ELAB-320)
Warning:  File /home/viterbi/09/zeyuxie/ee577/CMP/DW_sqrt-verilog.pvl not found, or does not contain a usable description of DW_sqrt. (ELAB-320)
Warning:  File /home/viterbi/09/zeyuxie/ee577/CMP/DW_sqrt-verilog.pvl not found, or does not contain a usable description of DW_sqrt. (ELAB-320)
Warning:  File /home/viterbi/09/zeyuxie/ee577/CMP/DW_sqrt-verilog.pvl not found, or does not contain a usable description of DW_sqrt. (ELAB-320)
Warning:  File /home/viterbi/09/zeyuxie/ee577/CMP/DW_sqrt-verilog.pvl not found, or does not contain a usable description of DW_sqrt. (ELAB-320)
Loaded 12 designs.
Current design is 'register_file'.
register_file DW_div DW_sqrt alu cardinal_cpu buffer_nic cardinal_nic buffer_router rotating_prioritizer gold_router gold_ring cardinal_cmp
# Inside of read_verilog, for design with parameters, use these two lines below: analyze + elaborate
analyze -format verilog /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt.v
Running PRESTO HDLC
Compiling source file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt.v
Opening include file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt_function.inc
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt_function.inc:40: Function 'DWF_sqrt_uns' with non-empty body is mapped to 'SQRT_UNS_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt_function.inc:72: Function 'DWF_sqrt_tc' with non-empty body is mapped to 'SQRT_TC_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt.v:72: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
1
elaborate DW_sqrt
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'DW_sqrt'.
1
analyze -format verilog /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div.v
Running PRESTO HDLC
Compiling source file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div.v
Opening include file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc:53: Function 'DWF_div_uns' with non-empty body is mapped to 'DIV_UNS_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc:90: Function 'DWF_div_tc' with non-empty body is mapped to 'DIV_TC_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc:138: Function 'DWF_rem_uns' with non-empty body is mapped to 'REM_UNS_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc:174: Function 'DWF_rem_tc' with non-empty body is mapped to 'REM_TC_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc:220: Function 'DWF_mod_uns' with non-empty body is mapped to 'MOD_UNS_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc:256: Function 'DWF_mod_tc' with non-empty body is mapped to 'MOD_TC_OP'; body will be ignored. (VER-136)
Warning:  /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div.v:104: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
1
elaborate DW_div
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'DW_div'.
1
# Setting $design_name as current working design.
# Use this command before setting any constraints.
current_design $design_name ;
Current design is 'cardinal_cmp'.
{cardinal_cmp}
# If you have multiple instances of the same module,
# use this so that DesignCompiler optimizes each instance separately.
uniquify ;
Information: Uniquified 4 instances of design 'cardinal_cpu'. (OPT-1056)
Information: Uniquified 4 instances of design 'register_file'. (OPT-1056)
Information: Uniquified 4 instances of design 'alu'. (OPT-1056)
Information: Uniquified 4 instances of design 'cardinal_nic'. (OPT-1056)
Information: Uniquified 8 instances of design 'buffer_nic'. (OPT-1056)
Information: Uniquified 4 instances of design 'gold_router'. (OPT-1056)
Information: Uniquified 48 instances of design 'buffer_router'. (OPT-1056)
Information: Uniquified 12 instances of design 'rotating_prioritizer'. (OPT-1056)
1
# Linking your design into the cells in standard cell libraries.
# This command checks whether your design can be compiled
link ;

  Linking design 'cardinal_cmp'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (94 designs)              /home/viterbi/09/zeyuxie/ee577/CMP/src/cardinal_cmp.db, etc
  gscl45nm (library)          /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db
  dw_foundation.sldb (library) /usr/local/synopsys/Design_Compiler/default/libraries/syn/dw_foundation.sldb

1
# Create a clock with period of 5.
create_clock -name clk -period 80.0 -waveform [list 0 40.0] [get_ports clk]
1
# Setting timing constraints for combinational logic.
# Specifying maximum delay from inputs to outputs
#set_max_delay 5.0 -to [all_outputs];
#set_max_delay 5.0 -from [all_inputs];
#set input_delay and output_delay
set_input_delay -max 1.0 -clock clk [remove_from_collection [all_inputs] [get_ports clk]];
1
set_output_delay -max 1.0 -clock clk [all_outputs];
1
# Set clock source latency
set_clock_latency -source 0.5 [get_ports clk];
1
# Set multi-cycle path for ALU
set_multicycle_path 5 -setup -through [get_pins cpu0/alu_0/dout[*]];
1
set_multicycle_path 4 -hold -through [get_pins cpu0/alu_0/dout[*]];
1
set_multicycle_path 5 -setup -through [get_pins cpu1/alu_0/dout[*]];
1
set_multicycle_path 4 -hold -through [get_pins cpu1/alu_0/dout[*]];
1
set_multicycle_path 5 -setup -through [get_pins cpu2/alu_0/dout[*]];
1
set_multicycle_path 4 -hold -through [get_pins cpu2/alu_0/dout[*]];
1
set_multicycle_path 5 -setup -through [get_pins cpu3/alu_0/dout[*]];
1
set_multicycle_path 4 -hold -through [get_pins cpu3/alu_0/dout[*]];
1
# "check_design" checks the internal representation of the
# current design for consistency and issues error and
# warning messages as appropriate.
check_design > report/$design_name.check_design ;
# Perforing synthesis and optimization on the current_design.
compile ;
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.5.2
                                                               |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.5.2
                                                               |     *     |
============================================================================


Information: There are 407 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'rotating_prioritizer_0'
  Processing 'buffer_router_0'
  Processing 'gold_router_0'
  Processing 'gold_router_3'
  Processing 'gold_ring'
  Processing 'buffer_nic_0'
  Processing 'cardinal_nic_0'
  Processing 'cardinal_nic_3'
  Processing 'alu_0'
  Processing 'register_file_0'
Information: Added key list 'DesignWare' to design 'register_file_0'. (DDB-72)
  Processing 'cardinal_cpu_0'
Information: Added key list 'DesignWare' to design 'cardinal_cpu_0'. (DDB-72)
Information: The register 'immedia_IDEXMEM_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[15]' is a constant and will be removed. (OPT-1206)
  Processing 'register_file_3'
Information: Added key list 'DesignWare' to design 'register_file_3'. (DDB-72)
  Processing 'cardinal_cpu_3'
Information: Added key list 'DesignWare' to design 'cardinal_cpu_3'. (DDB-72)
Information: The register 'immedia_IDEXMEM_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'immedia_IDEXMEM_reg[15]' is a constant and will be removed. (OPT-1206)
  Processing 'cardinal_cmp'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'cardinal_cpu_0_DW01_add_0'
  Processing 'alu_0_DW_sqrt_0'
  Processing 'alu_0_DW_sqrt_1'
  Processing 'alu_0_DW_sqrt_2'
  Processing 'alu_0_DW_sqrt_3'
  Processing 'alu_0_DW_sqrt_4'
  Processing 'alu_0_DW_sqrt_5'
  Processing 'alu_0_DW_sqrt_6'
  Processing 'alu_0_DW_sqrt_7'
  Processing 'alu_0_DW_sqrt_8'
  Processing 'alu_0_DW_sqrt_9'
  Processing 'alu_0_DW_sqrt_10'
  Processing 'alu_0_DW_sqrt_11'
  Processing 'alu_0_DW_sqrt_12'
  Processing 'alu_0_DW_sqrt_13'
  Processing 'alu_0_DW_sqrt_14'
  Processing 'alu_0_DW_div_0'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_0'
  Mapping 'alu_0_DW01_add_1'
  Mapping 'alu_0_DW01_add_2'
  Mapping 'alu_0_DW01_add_3'
  Mapping 'alu_0_DW01_add_4'
  Mapping 'alu_0_DW01_add_5'
  Mapping 'alu_0_DW01_add_6'
  Mapping 'alu_0_DW01_add_7'
  Mapping 'alu_0_DW01_add_8'
  Mapping 'alu_0_DW01_add_9'
  Mapping 'alu_0_DW01_add_10'
  Mapping 'alu_0_DW01_add_11'
  Mapping 'alu_0_DW01_add_12'
  Mapping 'alu_0_DW01_add_13'
  Mapping 'alu_0_DW01_add_14'
  Mapping 'alu_0_DW01_add_15'
  Mapping 'alu_0_DW01_add_16'
  Mapping 'alu_0_DW01_add_17'
  Mapping 'alu_0_DW01_add_18'
  Mapping 'alu_0_DW01_add_19'
  Mapping 'alu_0_DW01_add_20'
  Mapping 'alu_0_DW01_add_21'
  Mapping 'alu_0_DW01_add_22'
  Mapping 'alu_0_DW01_add_23'
  Mapping 'alu_0_DW01_add_24'
  Mapping 'alu_0_DW01_add_25'
  Mapping 'alu_0_DW01_add_26'
  Mapping 'alu_0_DW01_add_27'
  Mapping 'alu_0_DW01_add_28'
  Mapping 'alu_0_DW01_add_29'
  Mapping 'alu_0_DW01_add_30'
  Mapping 'alu_0_DW01_add_31'
  Mapping 'alu_0_DW01_add_32'
  Mapping 'alu_0_DW01_add_33'
  Mapping 'alu_0_DW01_add_34'
  Mapping 'alu_0_DW01_add_35'
  Mapping 'alu_0_DW01_add_36'
  Mapping 'alu_0_DW01_add_37'
  Mapping 'alu_0_DW01_add_38'
  Mapping 'alu_0_DW01_add_39'
  Mapping 'alu_0_DW01_add_40'
  Mapping 'alu_0_DW01_add_41'
  Mapping 'alu_0_DW01_add_42'
  Mapping 'alu_0_DW01_add_43'
  Mapping 'alu_0_DW01_add_44'
  Mapping 'alu_0_DW01_add_45'
  Mapping 'alu_0_DW01_add_46'
  Mapping 'alu_0_DW01_add_47'
  Mapping 'alu_0_DW01_add_48'
  Mapping 'alu_0_DW01_add_49'
  Mapping 'alu_0_DW01_add_50'
  Mapping 'alu_0_DW01_add_51'
  Mapping 'alu_0_DW01_add_52'
  Mapping 'alu_0_DW01_add_53'
  Mapping 'alu_0_DW01_add_54'
  Mapping 'alu_0_DW01_add_55'
  Mapping 'alu_0_DW01_add_56'
  Mapping 'alu_0_DW01_add_57'
  Mapping 'alu_0_DW01_add_58'
  Processing 'alu_0_DW_div_1'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_59'
  Mapping 'alu_0_DW01_add_60'
  Mapping 'alu_0_DW01_add_61'
  Mapping 'alu_0_DW01_add_62'
  Mapping 'alu_0_DW01_add_63'
  Mapping 'alu_0_DW01_add_64'
  Mapping 'alu_0_DW01_add_65'
  Mapping 'alu_0_DW01_add_66'
  Mapping 'alu_0_DW01_add_67'
  Mapping 'alu_0_DW01_add_68'
  Mapping 'alu_0_DW01_add_69'
  Mapping 'alu_0_DW01_add_70'
  Mapping 'alu_0_DW01_add_71'
  Mapping 'alu_0_DW01_add_72'
  Mapping 'alu_0_DW01_add_73'
  Mapping 'alu_0_DW01_add_74'
  Mapping 'alu_0_DW01_add_75'
  Mapping 'alu_0_DW01_add_76'
  Mapping 'alu_0_DW01_add_77'
  Mapping 'alu_0_DW01_add_78'
  Mapping 'alu_0_DW01_add_79'
  Mapping 'alu_0_DW01_add_80'
  Mapping 'alu_0_DW01_add_81'
  Mapping 'alu_0_DW01_add_82'
  Mapping 'alu_0_DW01_add_83'
  Mapping 'alu_0_DW01_add_84'
  Mapping 'alu_0_DW01_add_85'
  Processing 'alu_0_DW_div_2'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_86'
  Mapping 'alu_0_DW01_add_87'
  Mapping 'alu_0_DW01_add_88'
  Mapping 'alu_0_DW01_add_89'
  Mapping 'alu_0_DW01_add_90'
  Mapping 'alu_0_DW01_add_91'
  Mapping 'alu_0_DW01_add_92'
  Mapping 'alu_0_DW01_add_93'
  Mapping 'alu_0_DW01_add_94'
  Mapping 'alu_0_DW01_add_95'
  Mapping 'alu_0_DW01_add_96'
  Mapping 'alu_0_DW01_add_97'
  Mapping 'alu_0_DW01_add_98'
  Mapping 'alu_0_DW01_add_99'
  Mapping 'alu_0_DW01_add_100'
  Mapping 'alu_0_DW01_add_101'
  Mapping 'alu_0_DW01_add_102'
  Mapping 'alu_0_DW01_add_103'
  Mapping 'alu_0_DW01_add_104'
  Mapping 'alu_0_DW01_add_105'
  Mapping 'alu_0_DW01_add_106'
  Mapping 'alu_0_DW01_add_107'
  Mapping 'alu_0_DW01_add_108'
  Mapping 'alu_0_DW01_add_109'
  Mapping 'alu_0_DW01_add_110'
  Mapping 'alu_0_DW01_add_111'
  Mapping 'alu_0_DW01_add_112'
  Processing 'alu_0_DW_div_3'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_113'
  Mapping 'alu_0_DW01_add_114'
  Mapping 'alu_0_DW01_add_115'
  Mapping 'alu_0_DW01_add_116'
  Mapping 'alu_0_DW01_add_117'
  Mapping 'alu_0_DW01_add_118'
  Mapping 'alu_0_DW01_add_119'
  Mapping 'alu_0_DW01_add_120'
  Mapping 'alu_0_DW01_add_121'
  Mapping 'alu_0_DW01_add_122'
  Mapping 'alu_0_DW01_add_123'
  Processing 'alu_0_DW_div_4'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_124'
  Mapping 'alu_0_DW01_add_125'
  Mapping 'alu_0_DW01_add_126'
  Mapping 'alu_0_DW01_add_127'
  Mapping 'alu_0_DW01_add_128'
  Mapping 'alu_0_DW01_add_129'
  Mapping 'alu_0_DW01_add_130'
  Mapping 'alu_0_DW01_add_131'
  Mapping 'alu_0_DW01_add_132'
  Mapping 'alu_0_DW01_add_133'
  Mapping 'alu_0_DW01_add_134'
  Processing 'alu_0_DW_div_5'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_135'
  Mapping 'alu_0_DW01_add_136'
  Mapping 'alu_0_DW01_add_137'
  Mapping 'alu_0_DW01_add_138'
  Mapping 'alu_0_DW01_add_139'
  Mapping 'alu_0_DW01_add_140'
  Mapping 'alu_0_DW01_add_141'
  Mapping 'alu_0_DW01_add_142'
  Mapping 'alu_0_DW01_add_143'
  Mapping 'alu_0_DW01_add_144'
  Mapping 'alu_0_DW01_add_145'
  Processing 'alu_0_DW_div_6'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_146'
  Mapping 'alu_0_DW01_add_147'
  Mapping 'alu_0_DW01_add_148'
  Mapping 'alu_0_DW01_add_149'
  Mapping 'alu_0_DW01_add_150'
  Mapping 'alu_0_DW01_add_151'
  Mapping 'alu_0_DW01_add_152'
  Mapping 'alu_0_DW01_add_153'
  Mapping 'alu_0_DW01_add_154'
  Mapping 'alu_0_DW01_add_155'
  Mapping 'alu_0_DW01_add_156'
  Processing 'alu_0_DW_div_7'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_157'
  Mapping 'alu_0_DW01_add_158'
  Mapping 'alu_0_DW01_add_159'
  Processing 'alu_0_DW_div_8'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_160'
  Mapping 'alu_0_DW01_add_161'
  Mapping 'alu_0_DW01_add_162'
  Processing 'alu_0_DW_div_9'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_163'
  Mapping 'alu_0_DW01_add_164'
  Mapping 'alu_0_DW01_add_165'
  Processing 'alu_0_DW_div_10'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_166'
  Mapping 'alu_0_DW01_add_167'
  Mapping 'alu_0_DW01_add_168'
  Processing 'alu_0_DW_div_11'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_169'
  Mapping 'alu_0_DW01_add_170'
  Mapping 'alu_0_DW01_add_171'
  Processing 'alu_0_DW_div_12'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_172'
  Mapping 'alu_0_DW01_add_173'
  Mapping 'alu_0_DW01_add_174'
  Processing 'alu_0_DW_div_13'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_175'
  Mapping 'alu_0_DW01_add_176'
  Mapping 'alu_0_DW01_add_177'
  Processing 'alu_0_DW_div_14'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_0_DW01_add_178'
  Mapping 'alu_0_DW01_add_179'
  Mapping 'alu_0_DW01_add_180'
  Mapping 'DW_rightsh'
Information: Added key list 'DesignWare' to design 'alu_0'. (DDB-72)
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Processing 'alu_0_DW01_add_181'
  Processing 'alu_0_DW01_add_182'
  Processing 'alu_0_DW01_add_183'
  Processing 'alu_0_DW01_add_184'
  Processing 'alu_0_DW01_add_185'
  Processing 'alu_0_DW01_add_186'
  Processing 'alu_0_DW01_add_187'
  Processing 'alu_0_DW01_add_188'
  Processing 'alu_0_DW01_add_189'
  Processing 'alu_0_DW01_add_190'
  Processing 'alu_0_DW01_add_191'
  Processing 'alu_0_DW01_add_192'
  Processing 'alu_0_DW01_add_193'
  Processing 'alu_0_DW01_add_194'
  Processing 'alu_0_DW01_add_195'
  Processing 'cardinal_cpu_1_DW01_add_0'
  Processing 'alu_1_DW_sqrt_0'
  Processing 'alu_1_DW_sqrt_1'
  Processing 'alu_1_DW_sqrt_2'
  Processing 'alu_1_DW_sqrt_3'
  Processing 'alu_1_DW_sqrt_4'
  Processing 'alu_1_DW_sqrt_5'
  Processing 'alu_1_DW_sqrt_6'
  Processing 'alu_1_DW_sqrt_7'
  Processing 'alu_1_DW_sqrt_8'
  Processing 'alu_1_DW_sqrt_9'
  Processing 'alu_1_DW_sqrt_10'
  Processing 'alu_1_DW_sqrt_11'
  Processing 'alu_1_DW_sqrt_12'
  Processing 'alu_1_DW_sqrt_13'
  Processing 'alu_1_DW_sqrt_14'
  Processing 'alu_1_DW_div_0'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_0'
  Mapping 'alu_1_DW01_add_1'
  Mapping 'alu_1_DW01_add_2'
  Mapping 'alu_1_DW01_add_3'
  Mapping 'alu_1_DW01_add_4'
  Mapping 'alu_1_DW01_add_5'
  Mapping 'alu_1_DW01_add_6'
  Mapping 'alu_1_DW01_add_7'
  Mapping 'alu_1_DW01_add_8'
  Mapping 'alu_1_DW01_add_9'
  Mapping 'alu_1_DW01_add_10'
  Mapping 'alu_1_DW01_add_11'
  Mapping 'alu_1_DW01_add_12'
  Mapping 'alu_1_DW01_add_13'
  Mapping 'alu_1_DW01_add_14'
  Mapping 'alu_1_DW01_add_15'
  Mapping 'alu_1_DW01_add_16'
  Mapping 'alu_1_DW01_add_17'
  Mapping 'alu_1_DW01_add_18'
  Mapping 'alu_1_DW01_add_19'
  Mapping 'alu_1_DW01_add_20'
  Mapping 'alu_1_DW01_add_21'
  Mapping 'alu_1_DW01_add_22'
  Mapping 'alu_1_DW01_add_23'
  Mapping 'alu_1_DW01_add_24'
  Mapping 'alu_1_DW01_add_25'
  Mapping 'alu_1_DW01_add_26'
  Mapping 'alu_1_DW01_add_27'
  Mapping 'alu_1_DW01_add_28'
  Mapping 'alu_1_DW01_add_29'
  Mapping 'alu_1_DW01_add_30'
  Mapping 'alu_1_DW01_add_31'
  Mapping 'alu_1_DW01_add_32'
  Mapping 'alu_1_DW01_add_33'
  Mapping 'alu_1_DW01_add_34'
  Mapping 'alu_1_DW01_add_35'
  Mapping 'alu_1_DW01_add_36'
  Mapping 'alu_1_DW01_add_37'
  Mapping 'alu_1_DW01_add_38'
  Mapping 'alu_1_DW01_add_39'
  Mapping 'alu_1_DW01_add_40'
  Mapping 'alu_1_DW01_add_41'
  Mapping 'alu_1_DW01_add_42'
  Mapping 'alu_1_DW01_add_43'
  Mapping 'alu_1_DW01_add_44'
  Mapping 'alu_1_DW01_add_45'
  Mapping 'alu_1_DW01_add_46'
  Mapping 'alu_1_DW01_add_47'
  Mapping 'alu_1_DW01_add_48'
  Mapping 'alu_1_DW01_add_49'
  Mapping 'alu_1_DW01_add_50'
  Mapping 'alu_1_DW01_add_51'
  Mapping 'alu_1_DW01_add_52'
  Mapping 'alu_1_DW01_add_53'
  Mapping 'alu_1_DW01_add_54'
  Mapping 'alu_1_DW01_add_55'
  Mapping 'alu_1_DW01_add_56'
  Mapping 'alu_1_DW01_add_57'
  Mapping 'alu_1_DW01_add_58'
  Processing 'alu_1_DW_div_1'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_59'
  Mapping 'alu_1_DW01_add_60'
  Mapping 'alu_1_DW01_add_61'
  Mapping 'alu_1_DW01_add_62'
  Mapping 'alu_1_DW01_add_63'
  Mapping 'alu_1_DW01_add_64'
  Mapping 'alu_1_DW01_add_65'
  Mapping 'alu_1_DW01_add_66'
  Mapping 'alu_1_DW01_add_67'
  Mapping 'alu_1_DW01_add_68'
  Mapping 'alu_1_DW01_add_69'
  Mapping 'alu_1_DW01_add_70'
  Mapping 'alu_1_DW01_add_71'
  Mapping 'alu_1_DW01_add_72'
  Mapping 'alu_1_DW01_add_73'
  Mapping 'alu_1_DW01_add_74'
  Mapping 'alu_1_DW01_add_75'
  Mapping 'alu_1_DW01_add_76'
  Mapping 'alu_1_DW01_add_77'
  Mapping 'alu_1_DW01_add_78'
  Mapping 'alu_1_DW01_add_79'
  Mapping 'alu_1_DW01_add_80'
  Mapping 'alu_1_DW01_add_81'
  Mapping 'alu_1_DW01_add_82'
  Mapping 'alu_1_DW01_add_83'
  Mapping 'alu_1_DW01_add_84'
  Mapping 'alu_1_DW01_add_85'
  Processing 'alu_1_DW_div_2'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_86'
  Mapping 'alu_1_DW01_add_87'
  Mapping 'alu_1_DW01_add_88'
  Mapping 'alu_1_DW01_add_89'
  Mapping 'alu_1_DW01_add_90'
  Mapping 'alu_1_DW01_add_91'
  Mapping 'alu_1_DW01_add_92'
  Mapping 'alu_1_DW01_add_93'
  Mapping 'alu_1_DW01_add_94'
  Mapping 'alu_1_DW01_add_95'
  Mapping 'alu_1_DW01_add_96'
  Mapping 'alu_1_DW01_add_97'
  Mapping 'alu_1_DW01_add_98'
  Mapping 'alu_1_DW01_add_99'
  Mapping 'alu_1_DW01_add_100'
  Mapping 'alu_1_DW01_add_101'
  Mapping 'alu_1_DW01_add_102'
  Mapping 'alu_1_DW01_add_103'
  Mapping 'alu_1_DW01_add_104'
  Mapping 'alu_1_DW01_add_105'
  Mapping 'alu_1_DW01_add_106'
  Mapping 'alu_1_DW01_add_107'
  Mapping 'alu_1_DW01_add_108'
  Mapping 'alu_1_DW01_add_109'
  Mapping 'alu_1_DW01_add_110'
  Mapping 'alu_1_DW01_add_111'
  Mapping 'alu_1_DW01_add_112'
  Processing 'alu_1_DW_div_3'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_113'
  Mapping 'alu_1_DW01_add_114'
  Mapping 'alu_1_DW01_add_115'
  Mapping 'alu_1_DW01_add_116'
  Mapping 'alu_1_DW01_add_117'
  Mapping 'alu_1_DW01_add_118'
  Mapping 'alu_1_DW01_add_119'
  Mapping 'alu_1_DW01_add_120'
  Mapping 'alu_1_DW01_add_121'
  Mapping 'alu_1_DW01_add_122'
  Mapping 'alu_1_DW01_add_123'
  Processing 'alu_1_DW_div_4'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_124'
  Mapping 'alu_1_DW01_add_125'
  Mapping 'alu_1_DW01_add_126'
  Mapping 'alu_1_DW01_add_127'
  Mapping 'alu_1_DW01_add_128'
  Mapping 'alu_1_DW01_add_129'
  Mapping 'alu_1_DW01_add_130'
  Mapping 'alu_1_DW01_add_131'
  Mapping 'alu_1_DW01_add_132'
  Mapping 'alu_1_DW01_add_133'
  Mapping 'alu_1_DW01_add_134'
  Processing 'alu_1_DW_div_5'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_135'
  Mapping 'alu_1_DW01_add_136'
  Mapping 'alu_1_DW01_add_137'
  Mapping 'alu_1_DW01_add_138'
  Mapping 'alu_1_DW01_add_139'
  Mapping 'alu_1_DW01_add_140'
  Mapping 'alu_1_DW01_add_141'
  Mapping 'alu_1_DW01_add_142'
  Mapping 'alu_1_DW01_add_143'
  Mapping 'alu_1_DW01_add_144'
  Mapping 'alu_1_DW01_add_145'
  Processing 'alu_1_DW_div_6'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_146'
  Mapping 'alu_1_DW01_add_147'
  Mapping 'alu_1_DW01_add_148'
  Mapping 'alu_1_DW01_add_149'
  Mapping 'alu_1_DW01_add_150'
  Mapping 'alu_1_DW01_add_151'
  Mapping 'alu_1_DW01_add_152'
  Mapping 'alu_1_DW01_add_153'
  Mapping 'alu_1_DW01_add_154'
  Mapping 'alu_1_DW01_add_155'
  Mapping 'alu_1_DW01_add_156'
  Processing 'alu_1_DW_div_7'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_157'
  Mapping 'alu_1_DW01_add_158'
  Mapping 'alu_1_DW01_add_159'
  Processing 'alu_1_DW_div_8'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_160'
  Mapping 'alu_1_DW01_add_161'
  Mapping 'alu_1_DW01_add_162'
  Processing 'alu_1_DW_div_9'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_163'
  Mapping 'alu_1_DW01_add_164'
  Mapping 'alu_1_DW01_add_165'
  Processing 'alu_1_DW_div_10'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_166'
  Mapping 'alu_1_DW01_add_167'
  Mapping 'alu_1_DW01_add_168'
  Processing 'alu_1_DW_div_11'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_169'
  Mapping 'alu_1_DW01_add_170'
  Mapping 'alu_1_DW01_add_171'
  Processing 'alu_1_DW_div_12'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_172'
  Mapping 'alu_1_DW01_add_173'
  Mapping 'alu_1_DW01_add_174'
  Processing 'alu_1_DW_div_13'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_175'
  Mapping 'alu_1_DW01_add_176'
  Mapping 'alu_1_DW01_add_177'
  Processing 'alu_1_DW_div_14'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_1_DW01_add_178'
  Mapping 'alu_1_DW01_add_179'
  Mapping 'alu_1_DW01_add_180'
  Mapping 'DW_rightsh'
Information: Added key list 'DesignWare' to design 'alu_1'. (DDB-72)
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Processing 'alu_1_DW01_add_181'
  Processing 'alu_1_DW01_add_182'
  Processing 'alu_1_DW01_add_183'
  Processing 'alu_1_DW01_add_184'
  Processing 'alu_1_DW01_add_185'
  Processing 'alu_1_DW01_add_186'
  Processing 'alu_1_DW01_add_187'
  Processing 'alu_1_DW01_add_188'
  Processing 'alu_1_DW01_add_189'
  Processing 'alu_1_DW01_add_190'
  Processing 'alu_1_DW01_add_191'
  Processing 'alu_1_DW01_add_192'
  Processing 'alu_1_DW01_add_193'
  Processing 'alu_1_DW01_add_194'
  Processing 'alu_1_DW01_add_195'
  Processing 'cardinal_cpu_2_DW01_add_0'
  Processing 'alu_2_DW_sqrt_0'
  Processing 'alu_2_DW_sqrt_1'
  Processing 'alu_2_DW_sqrt_2'
  Processing 'alu_2_DW_sqrt_3'
  Processing 'alu_2_DW_sqrt_4'
  Processing 'alu_2_DW_sqrt_5'
  Processing 'alu_2_DW_sqrt_6'
  Processing 'alu_2_DW_sqrt_7'
  Processing 'alu_2_DW_sqrt_8'
  Processing 'alu_2_DW_sqrt_9'
  Processing 'alu_2_DW_sqrt_10'
  Processing 'alu_2_DW_sqrt_11'
  Processing 'alu_2_DW_sqrt_12'
  Processing 'alu_2_DW_sqrt_13'
  Processing 'alu_2_DW_sqrt_14'
  Processing 'alu_2_DW_div_0'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_0'
  Mapping 'alu_2_DW01_add_1'
  Mapping 'alu_2_DW01_add_2'
  Mapping 'alu_2_DW01_add_3'
  Mapping 'alu_2_DW01_add_4'
  Mapping 'alu_2_DW01_add_5'
  Mapping 'alu_2_DW01_add_6'
  Mapping 'alu_2_DW01_add_7'
  Mapping 'alu_2_DW01_add_8'
  Mapping 'alu_2_DW01_add_9'
  Mapping 'alu_2_DW01_add_10'
  Mapping 'alu_2_DW01_add_11'
  Mapping 'alu_2_DW01_add_12'
  Mapping 'alu_2_DW01_add_13'
  Mapping 'alu_2_DW01_add_14'
  Mapping 'alu_2_DW01_add_15'
  Mapping 'alu_2_DW01_add_16'
  Mapping 'alu_2_DW01_add_17'
  Mapping 'alu_2_DW01_add_18'
  Mapping 'alu_2_DW01_add_19'
  Mapping 'alu_2_DW01_add_20'
  Mapping 'alu_2_DW01_add_21'
  Mapping 'alu_2_DW01_add_22'
  Mapping 'alu_2_DW01_add_23'
  Mapping 'alu_2_DW01_add_24'
  Mapping 'alu_2_DW01_add_25'
  Mapping 'alu_2_DW01_add_26'
  Mapping 'alu_2_DW01_add_27'
  Mapping 'alu_2_DW01_add_28'
  Mapping 'alu_2_DW01_add_29'
  Mapping 'alu_2_DW01_add_30'
  Mapping 'alu_2_DW01_add_31'
  Mapping 'alu_2_DW01_add_32'
  Mapping 'alu_2_DW01_add_33'
  Mapping 'alu_2_DW01_add_34'
  Mapping 'alu_2_DW01_add_35'
  Mapping 'alu_2_DW01_add_36'
  Mapping 'alu_2_DW01_add_37'
  Mapping 'alu_2_DW01_add_38'
  Mapping 'alu_2_DW01_add_39'
  Mapping 'alu_2_DW01_add_40'
  Mapping 'alu_2_DW01_add_41'
  Mapping 'alu_2_DW01_add_42'
  Mapping 'alu_2_DW01_add_43'
  Mapping 'alu_2_DW01_add_44'
  Mapping 'alu_2_DW01_add_45'
  Mapping 'alu_2_DW01_add_46'
  Mapping 'alu_2_DW01_add_47'
  Mapping 'alu_2_DW01_add_48'
  Mapping 'alu_2_DW01_add_49'
  Mapping 'alu_2_DW01_add_50'
  Mapping 'alu_2_DW01_add_51'
  Mapping 'alu_2_DW01_add_52'
  Mapping 'alu_2_DW01_add_53'
  Mapping 'alu_2_DW01_add_54'
  Mapping 'alu_2_DW01_add_55'
  Mapping 'alu_2_DW01_add_56'
  Mapping 'alu_2_DW01_add_57'
  Mapping 'alu_2_DW01_add_58'
  Processing 'alu_2_DW_div_1'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_59'
  Mapping 'alu_2_DW01_add_60'
  Mapping 'alu_2_DW01_add_61'
  Mapping 'alu_2_DW01_add_62'
  Mapping 'alu_2_DW01_add_63'
  Mapping 'alu_2_DW01_add_64'
  Mapping 'alu_2_DW01_add_65'
  Mapping 'alu_2_DW01_add_66'
  Mapping 'alu_2_DW01_add_67'
  Mapping 'alu_2_DW01_add_68'
  Mapping 'alu_2_DW01_add_69'
  Mapping 'alu_2_DW01_add_70'
  Mapping 'alu_2_DW01_add_71'
  Mapping 'alu_2_DW01_add_72'
  Mapping 'alu_2_DW01_add_73'
  Mapping 'alu_2_DW01_add_74'
  Mapping 'alu_2_DW01_add_75'
  Mapping 'alu_2_DW01_add_76'
  Mapping 'alu_2_DW01_add_77'
  Mapping 'alu_2_DW01_add_78'
  Mapping 'alu_2_DW01_add_79'
  Mapping 'alu_2_DW01_add_80'
  Mapping 'alu_2_DW01_add_81'
  Mapping 'alu_2_DW01_add_82'
  Mapping 'alu_2_DW01_add_83'
  Mapping 'alu_2_DW01_add_84'
  Mapping 'alu_2_DW01_add_85'
  Processing 'alu_2_DW_div_2'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_86'
  Mapping 'alu_2_DW01_add_87'
  Mapping 'alu_2_DW01_add_88'
  Mapping 'alu_2_DW01_add_89'
  Mapping 'alu_2_DW01_add_90'
  Mapping 'alu_2_DW01_add_91'
  Mapping 'alu_2_DW01_add_92'
  Mapping 'alu_2_DW01_add_93'
  Mapping 'alu_2_DW01_add_94'
  Mapping 'alu_2_DW01_add_95'
  Mapping 'alu_2_DW01_add_96'
  Mapping 'alu_2_DW01_add_97'
  Mapping 'alu_2_DW01_add_98'
  Mapping 'alu_2_DW01_add_99'
  Mapping 'alu_2_DW01_add_100'
  Mapping 'alu_2_DW01_add_101'
  Mapping 'alu_2_DW01_add_102'
  Mapping 'alu_2_DW01_add_103'
  Mapping 'alu_2_DW01_add_104'
  Mapping 'alu_2_DW01_add_105'
  Mapping 'alu_2_DW01_add_106'
  Mapping 'alu_2_DW01_add_107'
  Mapping 'alu_2_DW01_add_108'
  Mapping 'alu_2_DW01_add_109'
  Mapping 'alu_2_DW01_add_110'
  Mapping 'alu_2_DW01_add_111'
  Mapping 'alu_2_DW01_add_112'
  Processing 'alu_2_DW_div_3'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_113'
  Mapping 'alu_2_DW01_add_114'
  Mapping 'alu_2_DW01_add_115'
  Mapping 'alu_2_DW01_add_116'
  Mapping 'alu_2_DW01_add_117'
  Mapping 'alu_2_DW01_add_118'
  Mapping 'alu_2_DW01_add_119'
  Mapping 'alu_2_DW01_add_120'
  Mapping 'alu_2_DW01_add_121'
  Mapping 'alu_2_DW01_add_122'
  Mapping 'alu_2_DW01_add_123'
  Processing 'alu_2_DW_div_4'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_124'
  Mapping 'alu_2_DW01_add_125'
  Mapping 'alu_2_DW01_add_126'
  Mapping 'alu_2_DW01_add_127'
  Mapping 'alu_2_DW01_add_128'
  Mapping 'alu_2_DW01_add_129'
  Mapping 'alu_2_DW01_add_130'
  Mapping 'alu_2_DW01_add_131'
  Mapping 'alu_2_DW01_add_132'
  Mapping 'alu_2_DW01_add_133'
  Mapping 'alu_2_DW01_add_134'
  Processing 'alu_2_DW_div_5'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_135'
  Mapping 'alu_2_DW01_add_136'
  Mapping 'alu_2_DW01_add_137'
  Mapping 'alu_2_DW01_add_138'
  Mapping 'alu_2_DW01_add_139'
  Mapping 'alu_2_DW01_add_140'
  Mapping 'alu_2_DW01_add_141'
  Mapping 'alu_2_DW01_add_142'
  Mapping 'alu_2_DW01_add_143'
  Mapping 'alu_2_DW01_add_144'
  Mapping 'alu_2_DW01_add_145'
  Processing 'alu_2_DW_div_6'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_146'
  Mapping 'alu_2_DW01_add_147'
  Mapping 'alu_2_DW01_add_148'
  Mapping 'alu_2_DW01_add_149'
  Mapping 'alu_2_DW01_add_150'
  Mapping 'alu_2_DW01_add_151'
  Mapping 'alu_2_DW01_add_152'
  Mapping 'alu_2_DW01_add_153'
  Mapping 'alu_2_DW01_add_154'
  Mapping 'alu_2_DW01_add_155'
  Mapping 'alu_2_DW01_add_156'
  Processing 'alu_2_DW_div_7'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_157'
  Mapping 'alu_2_DW01_add_158'
  Mapping 'alu_2_DW01_add_159'
  Processing 'alu_2_DW_div_8'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_160'
  Mapping 'alu_2_DW01_add_161'
  Mapping 'alu_2_DW01_add_162'
  Processing 'alu_2_DW_div_9'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_163'
  Mapping 'alu_2_DW01_add_164'
  Mapping 'alu_2_DW01_add_165'
  Processing 'alu_2_DW_div_10'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_166'
  Mapping 'alu_2_DW01_add_167'
  Mapping 'alu_2_DW01_add_168'
  Processing 'alu_2_DW_div_11'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_169'
  Mapping 'alu_2_DW01_add_170'
  Mapping 'alu_2_DW01_add_171'
  Processing 'alu_2_DW_div_12'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_172'
  Mapping 'alu_2_DW01_add_173'
  Mapping 'alu_2_DW01_add_174'
  Processing 'alu_2_DW_div_13'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_175'
  Mapping 'alu_2_DW01_add_176'
  Mapping 'alu_2_DW01_add_177'
  Processing 'alu_2_DW_div_14'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_2_DW01_add_178'
  Mapping 'alu_2_DW01_add_179'
  Mapping 'alu_2_DW01_add_180'
  Mapping 'DW_rightsh'
Information: Added key list 'DesignWare' to design 'alu_2'. (DDB-72)
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Processing 'alu_2_DW01_add_181'
  Processing 'alu_2_DW01_add_182'
  Processing 'alu_2_DW01_add_183'
  Processing 'alu_2_DW01_add_184'
  Processing 'alu_2_DW01_add_185'
  Processing 'alu_2_DW01_add_186'
  Processing 'alu_2_DW01_add_187'
  Processing 'alu_2_DW01_add_188'
  Processing 'alu_2_DW01_add_189'
  Processing 'alu_2_DW01_add_190'
  Processing 'alu_2_DW01_add_191'
  Processing 'alu_2_DW01_add_192'
  Processing 'alu_2_DW01_add_193'
  Processing 'alu_2_DW01_add_194'
  Processing 'alu_2_DW01_add_195'
  Processing 'cardinal_cpu_3_DW01_add_0'
  Processing 'alu_3_DW_sqrt_0'
  Processing 'alu_3_DW_sqrt_1'
  Processing 'alu_3_DW_sqrt_2'
  Processing 'alu_3_DW_sqrt_3'
  Processing 'alu_3_DW_sqrt_4'
  Processing 'alu_3_DW_sqrt_5'
  Processing 'alu_3_DW_sqrt_6'
  Processing 'alu_3_DW_sqrt_7'
  Processing 'alu_3_DW_sqrt_8'
  Processing 'alu_3_DW_sqrt_9'
  Processing 'alu_3_DW_sqrt_10'
  Processing 'alu_3_DW_sqrt_11'
  Processing 'alu_3_DW_sqrt_12'
  Processing 'alu_3_DW_sqrt_13'
  Processing 'alu_3_DW_sqrt_14'
  Processing 'alu_3_DW_div_0'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_0'
  Mapping 'alu_3_DW01_add_1'
  Mapping 'alu_3_DW01_add_2'
  Mapping 'alu_3_DW01_add_3'
  Mapping 'alu_3_DW01_add_4'
  Mapping 'alu_3_DW01_add_5'
  Mapping 'alu_3_DW01_add_6'
  Mapping 'alu_3_DW01_add_7'
  Mapping 'alu_3_DW01_add_8'
  Mapping 'alu_3_DW01_add_9'
  Mapping 'alu_3_DW01_add_10'
  Mapping 'alu_3_DW01_add_11'
  Mapping 'alu_3_DW01_add_12'
  Mapping 'alu_3_DW01_add_13'
  Mapping 'alu_3_DW01_add_14'
  Mapping 'alu_3_DW01_add_15'
  Mapping 'alu_3_DW01_add_16'
  Mapping 'alu_3_DW01_add_17'
  Mapping 'alu_3_DW01_add_18'
  Mapping 'alu_3_DW01_add_19'
  Mapping 'alu_3_DW01_add_20'
  Mapping 'alu_3_DW01_add_21'
  Mapping 'alu_3_DW01_add_22'
  Mapping 'alu_3_DW01_add_23'
  Mapping 'alu_3_DW01_add_24'
  Mapping 'alu_3_DW01_add_25'
  Mapping 'alu_3_DW01_add_26'
  Mapping 'alu_3_DW01_add_27'
  Mapping 'alu_3_DW01_add_28'
  Mapping 'alu_3_DW01_add_29'
  Mapping 'alu_3_DW01_add_30'
  Mapping 'alu_3_DW01_add_31'
  Mapping 'alu_3_DW01_add_32'
  Mapping 'alu_3_DW01_add_33'
  Mapping 'alu_3_DW01_add_34'
  Mapping 'alu_3_DW01_add_35'
  Mapping 'alu_3_DW01_add_36'
  Mapping 'alu_3_DW01_add_37'
  Mapping 'alu_3_DW01_add_38'
  Mapping 'alu_3_DW01_add_39'
  Mapping 'alu_3_DW01_add_40'
  Mapping 'alu_3_DW01_add_41'
  Mapping 'alu_3_DW01_add_42'
  Mapping 'alu_3_DW01_add_43'
  Mapping 'alu_3_DW01_add_44'
  Mapping 'alu_3_DW01_add_45'
  Mapping 'alu_3_DW01_add_46'
  Mapping 'alu_3_DW01_add_47'
  Mapping 'alu_3_DW01_add_48'
  Mapping 'alu_3_DW01_add_49'
  Mapping 'alu_3_DW01_add_50'
  Mapping 'alu_3_DW01_add_51'
  Mapping 'alu_3_DW01_add_52'
  Mapping 'alu_3_DW01_add_53'
  Mapping 'alu_3_DW01_add_54'
  Mapping 'alu_3_DW01_add_55'
  Mapping 'alu_3_DW01_add_56'
  Mapping 'alu_3_DW01_add_57'
  Mapping 'alu_3_DW01_add_58'
  Processing 'alu_3_DW_div_1'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_59'
  Mapping 'alu_3_DW01_add_60'
  Mapping 'alu_3_DW01_add_61'
  Mapping 'alu_3_DW01_add_62'
  Mapping 'alu_3_DW01_add_63'
  Mapping 'alu_3_DW01_add_64'
  Mapping 'alu_3_DW01_add_65'
  Mapping 'alu_3_DW01_add_66'
  Mapping 'alu_3_DW01_add_67'
  Mapping 'alu_3_DW01_add_68'
  Mapping 'alu_3_DW01_add_69'
  Mapping 'alu_3_DW01_add_70'
  Mapping 'alu_3_DW01_add_71'
  Mapping 'alu_3_DW01_add_72'
  Mapping 'alu_3_DW01_add_73'
  Mapping 'alu_3_DW01_add_74'
  Mapping 'alu_3_DW01_add_75'
  Mapping 'alu_3_DW01_add_76'
  Mapping 'alu_3_DW01_add_77'
  Mapping 'alu_3_DW01_add_78'
  Mapping 'alu_3_DW01_add_79'
  Mapping 'alu_3_DW01_add_80'
  Mapping 'alu_3_DW01_add_81'
  Mapping 'alu_3_DW01_add_82'
  Mapping 'alu_3_DW01_add_83'
  Mapping 'alu_3_DW01_add_84'
  Mapping 'alu_3_DW01_add_85'
  Processing 'alu_3_DW_div_2'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_86'
  Mapping 'alu_3_DW01_add_87'
  Mapping 'alu_3_DW01_add_88'
  Mapping 'alu_3_DW01_add_89'
  Mapping 'alu_3_DW01_add_90'
  Mapping 'alu_3_DW01_add_91'
  Mapping 'alu_3_DW01_add_92'
  Mapping 'alu_3_DW01_add_93'
  Mapping 'alu_3_DW01_add_94'
  Mapping 'alu_3_DW01_add_95'
  Mapping 'alu_3_DW01_add_96'
  Mapping 'alu_3_DW01_add_97'
  Mapping 'alu_3_DW01_add_98'
  Mapping 'alu_3_DW01_add_99'
  Mapping 'alu_3_DW01_add_100'
  Mapping 'alu_3_DW01_add_101'
  Mapping 'alu_3_DW01_add_102'
  Mapping 'alu_3_DW01_add_103'
  Mapping 'alu_3_DW01_add_104'
  Mapping 'alu_3_DW01_add_105'
  Mapping 'alu_3_DW01_add_106'
  Mapping 'alu_3_DW01_add_107'
  Mapping 'alu_3_DW01_add_108'
  Mapping 'alu_3_DW01_add_109'
  Mapping 'alu_3_DW01_add_110'
  Mapping 'alu_3_DW01_add_111'
  Mapping 'alu_3_DW01_add_112'
  Processing 'alu_3_DW_div_3'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_113'
  Mapping 'alu_3_DW01_add_114'
  Mapping 'alu_3_DW01_add_115'
  Mapping 'alu_3_DW01_add_116'
  Mapping 'alu_3_DW01_add_117'
  Mapping 'alu_3_DW01_add_118'
  Mapping 'alu_3_DW01_add_119'
  Mapping 'alu_3_DW01_add_120'
  Mapping 'alu_3_DW01_add_121'
  Mapping 'alu_3_DW01_add_122'
  Mapping 'alu_3_DW01_add_123'
  Processing 'alu_3_DW_div_4'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_124'
  Mapping 'alu_3_DW01_add_125'
  Mapping 'alu_3_DW01_add_126'
  Mapping 'alu_3_DW01_add_127'
  Mapping 'alu_3_DW01_add_128'
  Mapping 'alu_3_DW01_add_129'
  Mapping 'alu_3_DW01_add_130'
  Mapping 'alu_3_DW01_add_131'
  Mapping 'alu_3_DW01_add_132'
  Mapping 'alu_3_DW01_add_133'
  Mapping 'alu_3_DW01_add_134'
  Processing 'alu_3_DW_div_5'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_135'
  Mapping 'alu_3_DW01_add_136'
  Mapping 'alu_3_DW01_add_137'
  Mapping 'alu_3_DW01_add_138'
  Mapping 'alu_3_DW01_add_139'
  Mapping 'alu_3_DW01_add_140'
  Mapping 'alu_3_DW01_add_141'
  Mapping 'alu_3_DW01_add_142'
  Mapping 'alu_3_DW01_add_143'
  Mapping 'alu_3_DW01_add_144'
  Mapping 'alu_3_DW01_add_145'
  Processing 'alu_3_DW_div_6'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_146'
  Mapping 'alu_3_DW01_add_147'
  Mapping 'alu_3_DW01_add_148'
  Mapping 'alu_3_DW01_add_149'
  Mapping 'alu_3_DW01_add_150'
  Mapping 'alu_3_DW01_add_151'
  Mapping 'alu_3_DW01_add_152'
  Mapping 'alu_3_DW01_add_153'
  Mapping 'alu_3_DW01_add_154'
  Mapping 'alu_3_DW01_add_155'
  Mapping 'alu_3_DW01_add_156'
  Processing 'alu_3_DW_div_7'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_157'
  Mapping 'alu_3_DW01_add_158'
  Mapping 'alu_3_DW01_add_159'
  Processing 'alu_3_DW_div_8'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_160'
  Mapping 'alu_3_DW01_add_161'
  Mapping 'alu_3_DW01_add_162'
  Processing 'alu_3_DW_div_9'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_163'
  Mapping 'alu_3_DW01_add_164'
  Mapping 'alu_3_DW01_add_165'
  Processing 'alu_3_DW_div_10'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_166'
  Mapping 'alu_3_DW01_add_167'
  Mapping 'alu_3_DW01_add_168'
  Processing 'alu_3_DW_div_11'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_169'
  Mapping 'alu_3_DW01_add_170'
  Mapping 'alu_3_DW01_add_171'
  Processing 'alu_3_DW_div_12'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_172'
  Mapping 'alu_3_DW01_add_173'
  Mapping 'alu_3_DW01_add_174'
  Processing 'alu_3_DW_div_13'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_175'
  Mapping 'alu_3_DW01_add_176'
  Mapping 'alu_3_DW01_add_177'
  Processing 'alu_3_DW_div_14'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'alu_3_DW01_add_178'
  Mapping 'alu_3_DW01_add_179'
  Mapping 'alu_3_DW01_add_180'
  Mapping 'DW_rightsh'
Information: Added key list 'DesignWare' to design 'alu_3'. (DDB-72)
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_rightsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Mapping 'DW_leftsh'
  Processing 'alu_3_DW01_add_181'
  Processing 'alu_3_DW01_add_182'
  Processing 'alu_3_DW01_add_183'
  Processing 'alu_3_DW01_add_184'
  Processing 'alu_3_DW01_add_185'
  Processing 'alu_3_DW01_add_186'
  Processing 'alu_3_DW01_add_187'
  Processing 'alu_3_DW01_add_188'
  Processing 'alu_3_DW01_add_189'
  Processing 'alu_3_DW01_add_190'
  Processing 'alu_3_DW01_add_191'
  Processing 'alu_3_DW01_add_192'
  Processing 'alu_3_DW01_add_193'
  Processing 'alu_3_DW01_add_194'
  Processing 'alu_3_DW01_add_195'
  Processing 'alu_0_DW01_add_196'
  Processing 'alu_0_DW01_sub_0'
  Processing 'alu_0_DW01_sub_1'
  Processing 'alu_0_DW01_add_197'
  Processing 'alu_0_DW01_sub_2'
  Processing 'alu_0_DW01_add_198'
  Processing 'alu_0_DW01_add_199'
  Processing 'alu_0_DW01_sub_3'
  Processing 'alu_0_DW01_sub_4'
  Processing 'alu_0_DW01_add_200'
  Processing 'alu_0_DW01_sub_5'
  Processing 'alu_0_DW01_add_201'
  Processing 'alu_0_DW01_add_202'
  Processing 'alu_0_DW01_sub_6'
  Processing 'alu_0_DW01_sub_7'
  Processing 'alu_0_DW01_add_203'
  Processing 'alu_0_DW01_sub_8'
  Processing 'alu_0_DW01_add_204'
  Processing 'alu_0_DW01_sub_9'
  Processing 'alu_0_DW01_add_205'
  Processing 'alu_0_DW01_add_206'
  Processing 'alu_0_DW01_sub_10'
  Processing 'alu_0_DW01_sub_11'
  Processing 'alu_0_DW01_add_207'
  Processing 'alu_0_DW01_sub_12'
  Processing 'alu_0_DW01_add_208'
  Processing 'alu_0_DW01_sub_13'
  Processing 'alu_0_DW01_add_209'
  Processing 'alu_0_DW01_sub_14'
  Processing 'alu_0_DW01_add_210'
  Processing 'alu_1_DW01_add_196'
  Processing 'alu_1_DW01_sub_0'
  Processing 'alu_1_DW01_sub_1'
  Processing 'alu_1_DW01_add_197'
  Processing 'alu_1_DW01_sub_2'
  Processing 'alu_1_DW01_add_198'
  Processing 'alu_1_DW01_add_199'
  Processing 'alu_1_DW01_sub_3'
  Processing 'alu_1_DW01_sub_4'
  Processing 'alu_1_DW01_add_200'
  Processing 'alu_1_DW01_sub_5'
  Processing 'alu_1_DW01_add_201'
  Processing 'alu_1_DW01_add_202'
  Processing 'alu_1_DW01_sub_6'
  Processing 'alu_1_DW01_sub_7'
  Processing 'alu_1_DW01_add_203'
  Processing 'alu_1_DW01_sub_8'
  Processing 'alu_1_DW01_add_204'
  Processing 'alu_1_DW01_sub_9'
  Processing 'alu_1_DW01_add_205'
  Processing 'alu_1_DW01_add_206'
  Processing 'alu_1_DW01_sub_10'
  Processing 'alu_1_DW01_sub_11'
  Processing 'alu_1_DW01_add_207'
  Processing 'alu_1_DW01_sub_12'
  Processing 'alu_1_DW01_add_208'
  Processing 'alu_1_DW01_sub_13'
  Processing 'alu_1_DW01_add_209'
  Processing 'alu_1_DW01_sub_14'
  Processing 'alu_1_DW01_add_210'
  Processing 'alu_2_DW01_add_196'
  Processing 'alu_2_DW01_sub_0'
  Processing 'alu_2_DW01_sub_1'
  Processing 'alu_2_DW01_add_197'
  Processing 'alu_2_DW01_sub_2'
  Processing 'alu_2_DW01_add_198'
  Processing 'alu_2_DW01_add_199'
  Processing 'alu_2_DW01_sub_3'
  Processing 'alu_2_DW01_sub_4'
  Processing 'alu_2_DW01_add_200'
  Processing 'alu_2_DW01_sub_5'
  Processing 'alu_2_DW01_add_201'
  Processing 'alu_2_DW01_add_202'
  Processing 'alu_2_DW01_sub_6'
  Processing 'alu_2_DW01_sub_7'
  Processing 'alu_2_DW01_add_203'
  Processing 'alu_2_DW01_sub_8'
  Processing 'alu_2_DW01_add_204'
  Processing 'alu_2_DW01_sub_9'
  Processing 'alu_2_DW01_add_205'
  Processing 'alu_2_DW01_add_206'
  Processing 'alu_2_DW01_sub_10'
  Processing 'alu_2_DW01_sub_11'
  Processing 'alu_2_DW01_add_207'
  Processing 'alu_2_DW01_sub_12'
  Processing 'alu_2_DW01_add_208'
  Processing 'alu_2_DW01_sub_13'
  Processing 'alu_2_DW01_add_209'
  Processing 'alu_2_DW01_sub_14'
  Processing 'alu_2_DW01_add_210'
  Processing 'alu_3_DW01_add_196'
  Processing 'alu_3_DW01_sub_0'
  Processing 'alu_3_DW01_sub_1'
  Processing 'alu_3_DW01_add_197'
  Processing 'alu_3_DW01_sub_2'
  Processing 'alu_3_DW01_add_198'
  Processing 'alu_3_DW01_add_199'
  Processing 'alu_3_DW01_sub_3'
  Processing 'alu_3_DW01_sub_4'
  Processing 'alu_3_DW01_add_200'
  Processing 'alu_3_DW01_sub_5'
  Processing 'alu_3_DW01_add_201'
  Processing 'alu_3_DW01_add_202'
  Processing 'alu_3_DW01_sub_6'
  Processing 'alu_3_DW01_sub_7'
  Processing 'alu_3_DW01_add_203'
  Processing 'alu_3_DW01_sub_8'
  Processing 'alu_3_DW01_add_204'
  Processing 'alu_3_DW01_sub_9'
  Processing 'alu_3_DW01_add_205'
  Processing 'alu_3_DW01_add_206'
  Processing 'alu_3_DW01_sub_10'
  Processing 'alu_3_DW01_sub_11'
  Processing 'alu_3_DW01_add_207'
  Processing 'alu_3_DW01_sub_12'
  Processing 'alu_3_DW01_add_208'
  Processing 'alu_3_DW01_sub_13'
  Processing 'alu_3_DW01_add_209'
  Processing 'alu_3_DW01_sub_14'
  Processing 'alu_3_DW01_add_210'
  Mapping 'alu_0_DW_mult_uns_0'
  Mapping 'alu_0_DW_mult_uns_1'
  Mapping 'alu_0_DW_mult_uns_2'
  Mapping 'alu_0_DW_mult_uns_3'
  Mapping 'alu_0_DW_mult_uns_4'
  Mapping 'alu_0_DW_mult_uns_5'
  Mapping 'alu_0_DW_mult_uns_6'
  Mapping 'alu_0_DW_mult_uns_7'
  Mapping 'alu_0_DW_mult_uns_8'
  Mapping 'alu_0_DW_mult_uns_9'
  Mapping 'alu_0_DW_mult_uns_10'
  Mapping 'alu_0_DW_mult_uns_11'
  Mapping 'alu_0_DW_mult_uns_12'
  Mapping 'alu_0_DW_mult_uns_13'
  Mapping 'alu_1_DW_mult_uns_0'
  Mapping 'alu_1_DW_mult_uns_1'
  Mapping 'alu_1_DW_mult_uns_2'
  Mapping 'alu_1_DW_mult_uns_3'
  Mapping 'alu_1_DW_mult_uns_4'
  Mapping 'alu_1_DW_mult_uns_5'
  Mapping 'alu_1_DW_mult_uns_6'
  Mapping 'alu_1_DW_mult_uns_7'
  Mapping 'alu_1_DW_mult_uns_8'
  Mapping 'alu_1_DW_mult_uns_9'
  Mapping 'alu_1_DW_mult_uns_10'
  Mapping 'alu_1_DW_mult_uns_11'
  Mapping 'alu_1_DW_mult_uns_12'
  Mapping 'alu_1_DW_mult_uns_13'
  Mapping 'alu_2_DW_mult_uns_0'
  Mapping 'alu_2_DW_mult_uns_1'
  Mapping 'alu_2_DW_mult_uns_2'
  Mapping 'alu_2_DW_mult_uns_3'
  Mapping 'alu_2_DW_mult_uns_4'
  Mapping 'alu_2_DW_mult_uns_5'
  Mapping 'alu_2_DW_mult_uns_6'
  Mapping 'alu_2_DW_mult_uns_7'
  Mapping 'alu_2_DW_mult_uns_8'
  Mapping 'alu_2_DW_mult_uns_9'
  Mapping 'alu_2_DW_mult_uns_10'
  Mapping 'alu_2_DW_mult_uns_11'
  Mapping 'alu_2_DW_mult_uns_12'
  Mapping 'alu_2_DW_mult_uns_13'
  Mapping 'alu_3_DW_mult_uns_0'
  Mapping 'alu_3_DW_mult_uns_1'
  Mapping 'alu_3_DW_mult_uns_2'
  Mapping 'alu_3_DW_mult_uns_3'
  Mapping 'alu_3_DW_mult_uns_4'
  Mapping 'alu_3_DW_mult_uns_5'
  Mapping 'alu_3_DW_mult_uns_6'
  Mapping 'alu_3_DW_mult_uns_7'
  Mapping 'alu_3_DW_mult_uns_8'
  Mapping 'alu_3_DW_mult_uns_9'
  Mapping 'alu_3_DW_mult_uns_10'
  Mapping 'alu_3_DW_mult_uns_11'
  Mapping 'alu_3_DW_mult_uns_12'
  Mapping 'alu_3_DW_mult_uns_13'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:31  795843.2      0.00       0.0     418.7                          
    0:02:31  795843.2      0.00       0.0     418.7                          
    0:02:32  796136.9      0.00       0.0     417.4                          
    0:02:32  796440.1      0.00       0.0     415.9                          
    0:02:32  796716.5      0.00       0.0     414.8                          
    0:02:32  797034.7      0.00       0.0     413.8                          
    0:02:33  797300.3      0.00       0.0     412.9                          
    0:02:33  797556.1      0.00       0.0     412.5                          
    0:02:33  797772.5      0.00       0.0     412.3                          
    0:02:34  798105.7      0.00       0.0     411.0                          
    0:02:35  798397.6      0.00       0.0     410.2                          
    0:02:35  798614.9      0.00       0.0     409.7                          
    0:02:36  798790.8      0.00       0.0     409.2                          
    0:02:36  799134.4      0.00       0.0     406.5                          
    0:02:38  800191.2      0.00       0.0     401.1                          
    0:02:38  800549.8      0.00       0.0     399.8                          
    0:02:39  800851.5      0.00       0.0     398.3                          
    0:02:39  801145.3      0.00       0.0     397.0                          
    0:02:39  801442.4      0.00       0.0     396.0                          
    0:02:40  801721.6      0.00       0.0     395.0                          
    0:02:40  802002.3      0.00       0.0     394.2                          
    0:02:40  802270.7      0.00       0.0     393.9                          
    0:02:41  802502.1      0.00       0.0     393.3                          
    0:02:41  802830.6      0.00       0.0     391.9                          
    0:02:42  803055.4      0.00       0.0     391.7                          
    0:02:42  803249.7      0.00       0.0     391.2                          
    0:02:43  803435.5      0.00       0.0     390.0                          
    0:02:44  803900.6      0.00       0.0     387.0                          
    0:02:45  807530.1      0.00       0.0     368.2                          
    0:02:46  809051.1      0.00       0.0     368.2                          
    0:02:49  814295.1      0.00       0.0     344.8                          
    0:02:50  819586.5      0.00       0.0     320.8                          
    0:02:50  819880.2      0.00       0.0     319.5                          
    0:02:51  820183.4      0.00       0.0     318.1                          
    0:02:51  820459.8      0.00       0.0     317.0                          
    0:02:51  820778.0      0.00       0.0     315.9                          
    0:02:51  821043.6      0.00       0.0     315.0                          
    0:02:52  821299.4      0.00       0.0     314.6                          
    0:02:52  821515.8      0.00       0.0     314.4                          
    0:02:53  821849.0      0.00       0.0     313.1                          
    0:02:53  822140.9      0.00       0.0     312.3                          
    0:02:54  822358.1      0.00       0.0     311.8                          
    0:02:54  822534.1      0.00       0.0     311.3                          
    0:02:55  822877.7      0.00       0.0     308.6                          
    0:02:57  823934.5      0.00       0.0     303.3                          
    0:02:57  824293.1      0.00       0.0     301.9                          
    0:02:57  824594.8      0.00       0.0     300.4                          
    0:02:58  824888.6      0.00       0.0     299.1                          
    0:02:58  825185.7      0.00       0.0     298.1                          
    0:02:58  825464.9      0.00       0.0     297.1                          
    0:02:58  825745.6      0.00       0.0     296.3                          
    0:02:59  826014.0      0.00       0.0     296.0                          
    0:02:59  826245.4      0.00       0.0     295.4                          
    0:03:00  826573.9      0.00       0.0     294.0                          
    0:03:00  826798.7      0.00       0.0     293.8                          
    0:03:01  826993.0      0.00       0.0     293.3                          
    0:03:01  827178.8      0.00       0.0     292.2                          
    0:03:02  827643.9      0.00       0.0     289.1                          
    0:03:04  831407.2      0.00       0.0     269.0                          
    0:03:04  834850.0      0.00       0.0     255.9                          
    0:03:07  837939.4      0.00       0.0     247.1                          
    0:03:08  839458.5      0.00       0.0     247.1                          
    0:03:11  842531.5      0.00       0.0     238.3                          
    0:03:12  844200.8      0.00       0.0     238.0                          
    0:03:15  851034.7      0.00       0.0     223.5                          
    0:03:16  855038.8      0.00       0.0     202.8                          
    0:03:16  855180.1      0.00       0.0     202.6                          
    0:03:16  855295.0      0.00       0.0     201.8                          
    0:03:17  855547.5      0.00       0.0     201.0                          
    0:03:17  855659.2      0.00       0.0     201.0                          
    0:03:17  855787.3      0.00       0.0     200.6                          
    0:03:17  855892.4      0.00       0.0     199.8                          
    0:03:18  856148.2      0.00       0.0     199.2                          
    0:03:18  856279.6      0.00       0.0     199.1                          
    0:03:18  856394.6      0.00       0.0     198.5                          
    0:03:18  856506.3      0.00       0.0     198.1                          
    0:03:19  856762.1      0.00       0.0     197.5                          
    0:03:19  856886.9      0.00       0.0     197.2                          
    0:03:19  857001.9      0.00       0.0     196.3                          
    0:03:19  858984.2      0.00       0.0     189.7                          
  Selecting implementations
  Structuring 'alu_3_DW_div_15'
  Mapping 'alu_3_DW_div_15'
  Structuring 'alu_3_DW_div_16'
  Mapping 'alu_3_DW_div_16'
  Structuring 'alu_3_DW_div_17'
  Mapping 'alu_3_DW_div_17'
  Structuring 'alu_3_DW_div_18'
  Mapping 'alu_3_DW_div_18'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Building model 'DW01_NAND2'
  Structuring 'alu_3_DW_div_19'
  Mapping 'alu_3_DW_div_19'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Building model 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0' (mlt)
  Structuring 'alu_3_DW_div_20'
  Mapping 'alu_3_DW_div_20'
  Structuring 'alu_3_DW_div_21'
  Mapping 'alu_3_DW_div_21'
  Structuring 'alu_3_DW_div_22'
  Mapping 'alu_3_DW_div_22'
  Structuring 'alu_3_DW_div_23'
  Mapping 'alu_3_DW_div_23'
  Structuring 'alu_3_DW_div_24'
  Mapping 'alu_3_DW_div_24'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_3_DW_div_25'
  Mapping 'alu_3_DW_div_25'
  Structuring 'alu_3_DW_div_26'
  Mapping 'alu_3_DW_div_26'
  Structuring 'alu_3_DW_div_27'
  Mapping 'alu_3_DW_div_27'
  Structuring 'alu_3_DW_div_28'
  Mapping 'alu_3_DW_div_28'
  Structuring 'alu_3_DW_div_29'
  Mapping 'alu_3_DW_div_29'
  Structuring 'alu_3_DW_div_30'
  Mapping 'alu_3_DW_div_30'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_3_DW_div_31'
  Mapping 'alu_3_DW_div_31'
  Structuring 'alu_3_DW_div_32'
  Mapping 'alu_3_DW_div_32'
  Structuring 'alu_3_DW_div_33'
  Mapping 'alu_3_DW_div_33'
  Structuring 'alu_3_DW_div_34'
  Mapping 'alu_3_DW_div_34'
  Structuring 'alu_3_DW_div_35'
  Mapping 'alu_3_DW_div_35'
  Structuring 'alu_3_DW_div_36'
  Mapping 'alu_3_DW_div_36'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_3_DW_div_37'
  Mapping 'alu_3_DW_div_37'
  Structuring 'alu_3_DW_div_38'
  Mapping 'alu_3_DW_div_38'
  Structuring 'alu_3_DW_div_39'
  Mapping 'alu_3_DW_div_39'
  Structuring 'alu_3_DW_div_40'
  Mapping 'alu_3_DW_div_40'
  Structuring 'alu_3_DW_div_41'
  Mapping 'alu_3_DW_div_41'
  Structuring 'alu_3_DW_div_42'
  Mapping 'alu_3_DW_div_42'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_3_DW_div_43'
  Mapping 'alu_3_DW_div_43'
  Structuring 'alu_3_DW_div_44'
  Mapping 'alu_3_DW_div_44'
  Structuring 'alu_3_DW_div_45'
  Mapping 'alu_3_DW_div_45'
  Structuring 'alu_3_DW_div_46'
  Mapping 'alu_3_DW_div_46'
  Structuring 'alu_3_DW_div_47'
  Mapping 'alu_3_DW_div_47'
  Structuring 'alu_3_DW_div_48'
  Mapping 'alu_3_DW_div_48'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_3_DW_div_49'
  Mapping 'alu_3_DW_div_49'
  Structuring 'alu_3_DW_div_50'
  Mapping 'alu_3_DW_div_50'
  Structuring 'alu_3_DW_div_51'
  Mapping 'alu_3_DW_div_51'
  Structuring 'alu_3_DW_div_52'
  Mapping 'alu_3_DW_div_52'
  Structuring 'alu_3_DW_div_53'
  Mapping 'alu_3_DW_div_53'
  Structuring 'alu_3_DW_div_54'
  Mapping 'alu_3_DW_div_54'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_3_DW_div_55'
  Mapping 'alu_3_DW_div_55'
  Structuring 'alu_3_DW_div_56'
  Mapping 'alu_3_DW_div_56'
  Structuring 'alu_3_DW_div_57'
  Mapping 'alu_3_DW_div_57'
  Structuring 'alu_3_DW_div_58'
  Mapping 'alu_3_DW_div_58'
  Structuring 'alu_3_DW_div_59'
  Mapping 'alu_3_DW_div_59'
  Structuring 'alu_3_DW_div_60'
  Mapping 'alu_3_DW_div_60'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_3_DW_div_61'
  Mapping 'alu_3_DW_div_61'
  Structuring 'alu_3_DW_div_62'
  Mapping 'alu_3_DW_div_62'
  Structuring 'alu_3_DW_div_63'
  Mapping 'alu_3_DW_div_63'
  Structuring 'alu_3_DW_div_64'
  Mapping 'alu_3_DW_div_64'
  Structuring 'alu_3_DW_div_65'
  Mapping 'alu_3_DW_div_65'
  Structuring 'alu_3_DW_div_66'
  Mapping 'alu_3_DW_div_66'
  Structuring 'alu_3_DW_div_67'
  Mapping 'alu_3_DW_div_67'
  Structuring 'alu_3_DW_div_68'
  Mapping 'alu_3_DW_div_68'
  Structuring 'alu_3_DW_div_69'
  Mapping 'alu_3_DW_div_69'
  Structuring 'alu_3_DW_div_70'
  Mapping 'alu_3_DW_div_70'
  Structuring 'alu_3_DW_div_71'
  Mapping 'alu_3_DW_div_71'
  Structuring 'alu_3_DW_div_72'
  Mapping 'alu_3_DW_div_72'
  Structuring 'alu_3_DW_div_73'
  Mapping 'alu_3_DW_div_73'
  Structuring 'alu_3_DW_div_74'
  Mapping 'alu_3_DW_div_74'
  Structuring 'alu_3_DW_div_75'
  Mapping 'alu_3_DW_div_75'
  Structuring 'alu_3_DW_div_76'
  Mapping 'alu_3_DW_div_76'
  Structuring 'alu_3_DW_div_77'
  Mapping 'alu_3_DW_div_77'
  Structuring 'alu_3_DW_div_78'
  Mapping 'alu_3_DW_div_78'
  Structuring 'alu_3_DW_div_79'
  Mapping 'alu_3_DW_div_79'
  Structuring 'alu_3_DW_div_80'
  Mapping 'alu_3_DW_div_80'
  Structuring 'alu_3_DW_div_81'
  Mapping 'alu_3_DW_div_81'
  Structuring 'alu_3_DW_div_82'
  Mapping 'alu_3_DW_div_82'
  Structuring 'alu_3_DW_div_83'
  Mapping 'alu_3_DW_div_83'
  Structuring 'alu_3_DW_div_84'
  Mapping 'alu_3_DW_div_84'
  Structuring 'alu_3_DW_div_85'
  Mapping 'alu_3_DW_div_85'
  Structuring 'alu_3_DW_div_86'
  Mapping 'alu_3_DW_div_86'
  Structuring 'alu_3_DW_div_87'
  Mapping 'alu_3_DW_div_87'
  Structuring 'alu_3_DW_div_88'
  Mapping 'alu_3_DW_div_88'
  Structuring 'alu_3_DW_div_89'
  Mapping 'alu_3_DW_div_89'
  Structuring 'alu_3_DW_div_90'
  Mapping 'alu_3_DW_div_90'
  Structuring 'alu_3_DW_div_91'
  Mapping 'alu_3_DW_div_91'
  Structuring 'alu_3_DW_div_92'
  Mapping 'alu_3_DW_div_92'
  Structuring 'alu_3_DW_div_93'
  Mapping 'alu_3_DW_div_93'
  Building model 'DW_div_a_width64_b_width64_tc_mode0_rem_mode0' (rpl)
  Structuring 'alu_3_DW_div_94'
  Mapping 'alu_3_DW_div_94'
  Allocating blocks in 'DW_div_a_width64_b_width64_tc_mode0_rem_mode0'
  Structuring 'alu_3_DW_div_95'
  Mapping 'alu_3_DW_div_95'
  Building model 'DW_div_a_width64_b_width64_tc_mode0_rem_mode0' (cla2)
  Structuring 'alu_3_DW_div_96'
  Mapping 'alu_3_DW_div_96'
  Structuring 'alu_3_DW_div_97'
  Mapping 'alu_3_DW_div_97'
  Structuring 'alu_2_DW_div_15'
  Mapping 'alu_2_DW_div_15'
  Structuring 'alu_2_DW_div_16'
  Mapping 'alu_2_DW_div_16'
  Structuring 'alu_2_DW_div_17'
  Mapping 'alu_2_DW_div_17'
  Structuring 'alu_2_DW_div_18'
  Mapping 'alu_2_DW_div_18'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_2_DW_div_19'
  Mapping 'alu_2_DW_div_19'
  Structuring 'alu_2_DW_div_20'
  Mapping 'alu_2_DW_div_20'
  Structuring 'alu_2_DW_div_21'
  Mapping 'alu_2_DW_div_21'
  Structuring 'alu_2_DW_div_22'
  Mapping 'alu_2_DW_div_22'
  Structuring 'alu_2_DW_div_23'
  Mapping 'alu_2_DW_div_23'
  Structuring 'alu_2_DW_div_24'
  Mapping 'alu_2_DW_div_24'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_2_DW_div_25'
  Mapping 'alu_2_DW_div_25'
  Structuring 'alu_2_DW_div_26'
  Mapping 'alu_2_DW_div_26'
  Structuring 'alu_2_DW_div_27'
  Mapping 'alu_2_DW_div_27'
  Structuring 'alu_2_DW_div_28'
  Mapping 'alu_2_DW_div_28'
  Structuring 'alu_2_DW_div_29'
  Mapping 'alu_2_DW_div_29'
  Structuring 'alu_2_DW_div_30'
  Mapping 'alu_2_DW_div_30'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_2_DW_div_31'
  Mapping 'alu_2_DW_div_31'
  Structuring 'alu_2_DW_div_32'
  Mapping 'alu_2_DW_div_32'
  Structuring 'alu_2_DW_div_33'
  Mapping 'alu_2_DW_div_33'
  Structuring 'alu_2_DW_div_34'
  Mapping 'alu_2_DW_div_34'
  Structuring 'alu_2_DW_div_35'
  Mapping 'alu_2_DW_div_35'
  Structuring 'alu_2_DW_div_36'
  Mapping 'alu_2_DW_div_36'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_2_DW_div_37'
  Mapping 'alu_2_DW_div_37'
  Structuring 'alu_2_DW_div_38'
  Mapping 'alu_2_DW_div_38'
  Structuring 'alu_2_DW_div_39'
  Mapping 'alu_2_DW_div_39'
  Structuring 'alu_2_DW_div_40'
  Mapping 'alu_2_DW_div_40'
  Structuring 'alu_2_DW_div_41'
  Mapping 'alu_2_DW_div_41'
  Structuring 'alu_2_DW_div_42'
  Mapping 'alu_2_DW_div_42'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_2_DW_div_43'
  Mapping 'alu_2_DW_div_43'
  Structuring 'alu_2_DW_div_44'
  Mapping 'alu_2_DW_div_44'
  Structuring 'alu_2_DW_div_45'
  Mapping 'alu_2_DW_div_45'
  Structuring 'alu_2_DW_div_46'
  Mapping 'alu_2_DW_div_46'
  Structuring 'alu_2_DW_div_47'
  Mapping 'alu_2_DW_div_47'
  Structuring 'alu_2_DW_div_48'
  Mapping 'alu_2_DW_div_48'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_2_DW_div_49'
  Mapping 'alu_2_DW_div_49'
  Structuring 'alu_2_DW_div_50'
  Mapping 'alu_2_DW_div_50'
  Structuring 'alu_2_DW_div_51'
  Mapping 'alu_2_DW_div_51'
  Structuring 'alu_2_DW_div_52'
  Mapping 'alu_2_DW_div_52'
  Structuring 'alu_2_DW_div_53'
  Mapping 'alu_2_DW_div_53'
  Structuring 'alu_2_DW_div_54'
  Mapping 'alu_2_DW_div_54'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_2_DW_div_55'
  Mapping 'alu_2_DW_div_55'
  Structuring 'alu_2_DW_div_56'
  Mapping 'alu_2_DW_div_56'
  Structuring 'alu_2_DW_div_57'
  Mapping 'alu_2_DW_div_57'
  Structuring 'alu_2_DW_div_58'
  Mapping 'alu_2_DW_div_58'
  Structuring 'alu_2_DW_div_59'
  Mapping 'alu_2_DW_div_59'
  Structuring 'alu_2_DW_div_60'
  Mapping 'alu_2_DW_div_60'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_2_DW_div_61'
  Mapping 'alu_2_DW_div_61'
  Structuring 'alu_2_DW_div_62'
  Mapping 'alu_2_DW_div_62'
  Structuring 'alu_2_DW_div_63'
  Mapping 'alu_2_DW_div_63'
  Structuring 'alu_2_DW_div_64'
  Mapping 'alu_2_DW_div_64'
  Structuring 'alu_2_DW_div_65'
  Mapping 'alu_2_DW_div_65'
  Structuring 'alu_2_DW_div_66'
  Mapping 'alu_2_DW_div_66'
  Structuring 'alu_2_DW_div_67'
  Mapping 'alu_2_DW_div_67'
  Structuring 'alu_2_DW_div_68'
  Mapping 'alu_2_DW_div_68'
  Structuring 'alu_2_DW_div_69'
  Mapping 'alu_2_DW_div_69'
  Structuring 'alu_2_DW_div_70'
  Mapping 'alu_2_DW_div_70'
  Structuring 'alu_2_DW_div_71'
  Mapping 'alu_2_DW_div_71'
  Structuring 'alu_2_DW_div_72'
  Mapping 'alu_2_DW_div_72'
  Structuring 'alu_2_DW_div_73'
  Mapping 'alu_2_DW_div_73'
  Structuring 'alu_2_DW_div_74'
  Mapping 'alu_2_DW_div_74'
  Structuring 'alu_2_DW_div_75'
  Mapping 'alu_2_DW_div_75'
  Structuring 'alu_2_DW_div_76'
  Mapping 'alu_2_DW_div_76'
  Structuring 'alu_2_DW_div_77'
  Mapping 'alu_2_DW_div_77'
  Structuring 'alu_2_DW_div_78'
  Mapping 'alu_2_DW_div_78'
  Structuring 'alu_2_DW_div_79'
  Mapping 'alu_2_DW_div_79'
  Structuring 'alu_2_DW_div_80'
  Mapping 'alu_2_DW_div_80'
  Structuring 'alu_2_DW_div_81'
  Mapping 'alu_2_DW_div_81'
  Structuring 'alu_2_DW_div_82'
  Mapping 'alu_2_DW_div_82'
  Structuring 'alu_2_DW_div_83'
  Mapping 'alu_2_DW_div_83'
  Structuring 'alu_2_DW_div_84'
  Mapping 'alu_2_DW_div_84'
  Structuring 'alu_2_DW_div_85'
  Mapping 'alu_2_DW_div_85'
  Structuring 'alu_2_DW_div_86'
  Mapping 'alu_2_DW_div_86'
  Structuring 'alu_2_DW_div_87'
  Mapping 'alu_2_DW_div_87'
  Structuring 'alu_2_DW_div_88'
  Mapping 'alu_2_DW_div_88'
  Structuring 'alu_2_DW_div_89'
  Mapping 'alu_2_DW_div_89'
  Structuring 'alu_2_DW_div_90'
  Mapping 'alu_2_DW_div_90'
  Structuring 'alu_2_DW_div_91'
  Mapping 'alu_2_DW_div_91'
  Structuring 'alu_2_DW_div_92'
  Mapping 'alu_2_DW_div_92'
  Structuring 'alu_2_DW_div_93'
  Mapping 'alu_2_DW_div_93'
  Structuring 'alu_2_DW_div_94'
  Mapping 'alu_2_DW_div_94'
  Structuring 'alu_2_DW_div_95'
  Mapping 'alu_2_DW_div_95'
  Structuring 'alu_2_DW_div_96'
  Mapping 'alu_2_DW_div_96'
  Structuring 'alu_2_DW_div_97'
  Mapping 'alu_2_DW_div_97'
  Structuring 'alu_1_DW_div_15'
  Mapping 'alu_1_DW_div_15'
  Structuring 'alu_1_DW_div_16'
  Mapping 'alu_1_DW_div_16'
  Structuring 'alu_1_DW_div_17'
  Mapping 'alu_1_DW_div_17'
  Structuring 'alu_1_DW_div_18'
  Mapping 'alu_1_DW_div_18'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_1_DW_div_19'
  Mapping 'alu_1_DW_div_19'
  Structuring 'alu_1_DW_div_20'
  Mapping 'alu_1_DW_div_20'
  Structuring 'alu_1_DW_div_21'
  Mapping 'alu_1_DW_div_21'
  Structuring 'alu_1_DW_div_22'
  Mapping 'alu_1_DW_div_22'
  Structuring 'alu_1_DW_div_23'
  Mapping 'alu_1_DW_div_23'
  Structuring 'alu_1_DW_div_24'
  Mapping 'alu_1_DW_div_24'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_1_DW_div_25'
  Mapping 'alu_1_DW_div_25'
  Structuring 'alu_1_DW_div_26'
  Mapping 'alu_1_DW_div_26'
  Structuring 'alu_1_DW_div_27'
  Mapping 'alu_1_DW_div_27'
  Structuring 'alu_1_DW_div_28'
  Mapping 'alu_1_DW_div_28'
  Structuring 'alu_1_DW_div_29'
  Mapping 'alu_1_DW_div_29'
  Structuring 'alu_1_DW_div_30'
  Mapping 'alu_1_DW_div_30'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_1_DW_div_31'
  Mapping 'alu_1_DW_div_31'
  Structuring 'alu_1_DW_div_32'
  Mapping 'alu_1_DW_div_32'
  Structuring 'alu_1_DW_div_33'
  Mapping 'alu_1_DW_div_33'
  Structuring 'alu_1_DW_div_34'
  Mapping 'alu_1_DW_div_34'
  Structuring 'alu_1_DW_div_35'
  Mapping 'alu_1_DW_div_35'
  Structuring 'alu_1_DW_div_36'
  Mapping 'alu_1_DW_div_36'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_1_DW_div_37'
  Mapping 'alu_1_DW_div_37'
  Structuring 'alu_1_DW_div_38'
  Mapping 'alu_1_DW_div_38'
  Structuring 'alu_1_DW_div_39'
  Mapping 'alu_1_DW_div_39'
  Structuring 'alu_1_DW_div_40'
  Mapping 'alu_1_DW_div_40'
  Structuring 'alu_1_DW_div_41'
  Mapping 'alu_1_DW_div_41'
  Structuring 'alu_1_DW_div_42'
  Mapping 'alu_1_DW_div_42'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_1_DW_div_43'
  Mapping 'alu_1_DW_div_43'
  Structuring 'alu_1_DW_div_44'
  Mapping 'alu_1_DW_div_44'
  Structuring 'alu_1_DW_div_45'
  Mapping 'alu_1_DW_div_45'
  Structuring 'alu_1_DW_div_46'
  Mapping 'alu_1_DW_div_46'
  Structuring 'alu_1_DW_div_47'
  Mapping 'alu_1_DW_div_47'
  Structuring 'alu_1_DW_div_48'
  Mapping 'alu_1_DW_div_48'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_1_DW_div_49'
  Mapping 'alu_1_DW_div_49'
  Structuring 'alu_1_DW_div_50'
  Mapping 'alu_1_DW_div_50'
  Structuring 'alu_1_DW_div_51'
  Mapping 'alu_1_DW_div_51'
  Structuring 'alu_1_DW_div_52'
  Mapping 'alu_1_DW_div_52'
  Structuring 'alu_1_DW_div_53'
  Mapping 'alu_1_DW_div_53'
  Structuring 'alu_1_DW_div_54'
  Mapping 'alu_1_DW_div_54'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_1_DW_div_55'
  Mapping 'alu_1_DW_div_55'
  Structuring 'alu_1_DW_div_56'
  Mapping 'alu_1_DW_div_56'
  Structuring 'alu_1_DW_div_57'
  Mapping 'alu_1_DW_div_57'
  Structuring 'alu_1_DW_div_58'
  Mapping 'alu_1_DW_div_58'
  Structuring 'alu_1_DW_div_59'
  Mapping 'alu_1_DW_div_59'
  Structuring 'alu_1_DW_div_60'
  Mapping 'alu_1_DW_div_60'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_1_DW_div_61'
  Mapping 'alu_1_DW_div_61'
  Structuring 'alu_1_DW_div_62'
  Mapping 'alu_1_DW_div_62'
  Structuring 'alu_1_DW_div_63'
  Mapping 'alu_1_DW_div_63'
  Structuring 'alu_1_DW_div_64'
  Mapping 'alu_1_DW_div_64'
  Structuring 'alu_1_DW_div_65'
  Mapping 'alu_1_DW_div_65'
  Structuring 'alu_1_DW_div_66'
  Mapping 'alu_1_DW_div_66'
  Structuring 'alu_1_DW_div_67'
  Mapping 'alu_1_DW_div_67'
  Structuring 'alu_1_DW_div_68'
  Mapping 'alu_1_DW_div_68'
  Structuring 'alu_1_DW_div_69'
  Mapping 'alu_1_DW_div_69'
  Structuring 'alu_1_DW_div_70'
  Mapping 'alu_1_DW_div_70'
  Structuring 'alu_1_DW_div_71'
  Mapping 'alu_1_DW_div_71'
  Structuring 'alu_1_DW_div_72'
  Mapping 'alu_1_DW_div_72'
  Structuring 'alu_1_DW_div_73'
  Mapping 'alu_1_DW_div_73'
  Structuring 'alu_1_DW_div_74'
  Mapping 'alu_1_DW_div_74'
  Structuring 'alu_1_DW_div_75'
  Mapping 'alu_1_DW_div_75'
  Structuring 'alu_1_DW_div_76'
  Mapping 'alu_1_DW_div_76'
  Structuring 'alu_1_DW_div_77'
  Mapping 'alu_1_DW_div_77'
  Structuring 'alu_1_DW_div_78'
  Mapping 'alu_1_DW_div_78'
  Structuring 'alu_1_DW_div_79'
  Mapping 'alu_1_DW_div_79'
  Structuring 'alu_1_DW_div_80'
  Mapping 'alu_1_DW_div_80'
  Structuring 'alu_1_DW_div_81'
  Mapping 'alu_1_DW_div_81'
  Structuring 'alu_1_DW_div_82'
  Mapping 'alu_1_DW_div_82'
  Structuring 'alu_1_DW_div_83'
  Mapping 'alu_1_DW_div_83'
  Structuring 'alu_1_DW_div_84'
  Mapping 'alu_1_DW_div_84'
  Structuring 'alu_1_DW_div_85'
  Mapping 'alu_1_DW_div_85'
  Structuring 'alu_1_DW_div_86'
  Mapping 'alu_1_DW_div_86'
  Structuring 'alu_1_DW_div_87'
  Mapping 'alu_1_DW_div_87'
  Structuring 'alu_1_DW_div_88'
  Mapping 'alu_1_DW_div_88'
  Structuring 'alu_1_DW_div_89'
  Mapping 'alu_1_DW_div_89'
  Structuring 'alu_1_DW_div_90'
  Mapping 'alu_1_DW_div_90'
  Structuring 'alu_1_DW_div_91'
  Mapping 'alu_1_DW_div_91'
  Structuring 'alu_1_DW_div_92'
  Mapping 'alu_1_DW_div_92'
  Structuring 'alu_1_DW_div_93'
  Mapping 'alu_1_DW_div_93'
  Structuring 'alu_1_DW_div_94'
  Mapping 'alu_1_DW_div_94'
  Structuring 'alu_1_DW_div_95'
  Mapping 'alu_1_DW_div_95'
  Structuring 'alu_1_DW_div_96'
  Mapping 'alu_1_DW_div_96'
  Structuring 'alu_1_DW_div_97'
  Mapping 'alu_1_DW_div_97'
  Structuring 'alu_0_DW_div_15'
  Mapping 'alu_0_DW_div_15'
  Structuring 'alu_0_DW_div_16'
  Mapping 'alu_0_DW_div_16'
  Structuring 'alu_0_DW_div_17'
  Mapping 'alu_0_DW_div_17'
  Structuring 'alu_0_DW_div_18'
  Mapping 'alu_0_DW_div_18'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_0_DW_div_19'
  Mapping 'alu_0_DW_div_19'
  Structuring 'alu_0_DW_div_20'
  Mapping 'alu_0_DW_div_20'
  Structuring 'alu_0_DW_div_21'
  Mapping 'alu_0_DW_div_21'
  Structuring 'alu_0_DW_div_22'
  Mapping 'alu_0_DW_div_22'
  Structuring 'alu_0_DW_div_23'
  Mapping 'alu_0_DW_div_23'
  Structuring 'alu_0_DW_div_24'
  Mapping 'alu_0_DW_div_24'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_0_DW_div_25'
  Mapping 'alu_0_DW_div_25'
  Structuring 'alu_0_DW_div_26'
  Mapping 'alu_0_DW_div_26'
  Structuring 'alu_0_DW_div_27'
  Mapping 'alu_0_DW_div_27'
  Structuring 'alu_0_DW_div_28'
  Mapping 'alu_0_DW_div_28'
  Structuring 'alu_0_DW_div_29'
  Mapping 'alu_0_DW_div_29'
  Structuring 'alu_0_DW_div_30'
  Mapping 'alu_0_DW_div_30'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_0_DW_div_31'
  Mapping 'alu_0_DW_div_31'
  Structuring 'alu_0_DW_div_32'
  Mapping 'alu_0_DW_div_32'
  Structuring 'alu_0_DW_div_33'
  Mapping 'alu_0_DW_div_33'
  Structuring 'alu_0_DW_div_34'
  Mapping 'alu_0_DW_div_34'
  Structuring 'alu_0_DW_div_35'
  Mapping 'alu_0_DW_div_35'
  Structuring 'alu_0_DW_div_36'
  Mapping 'alu_0_DW_div_36'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_0_DW_div_37'
  Mapping 'alu_0_DW_div_37'
  Structuring 'alu_0_DW_div_38'
  Mapping 'alu_0_DW_div_38'
  Structuring 'alu_0_DW_div_39'
  Mapping 'alu_0_DW_div_39'
  Structuring 'alu_0_DW_div_40'
  Mapping 'alu_0_DW_div_40'
  Structuring 'alu_0_DW_div_41'
  Mapping 'alu_0_DW_div_41'
  Structuring 'alu_0_DW_div_42'
  Mapping 'alu_0_DW_div_42'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_0_DW_div_43'
  Mapping 'alu_0_DW_div_43'
  Structuring 'alu_0_DW_div_44'
  Mapping 'alu_0_DW_div_44'
  Structuring 'alu_0_DW_div_45'
  Mapping 'alu_0_DW_div_45'
  Structuring 'alu_0_DW_div_46'
  Mapping 'alu_0_DW_div_46'
  Structuring 'alu_0_DW_div_47'
  Mapping 'alu_0_DW_div_47'
  Structuring 'alu_0_DW_div_48'
  Mapping 'alu_0_DW_div_48'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_0_DW_div_49'
  Mapping 'alu_0_DW_div_49'
  Structuring 'alu_0_DW_div_50'
  Mapping 'alu_0_DW_div_50'
  Structuring 'alu_0_DW_div_51'
  Mapping 'alu_0_DW_div_51'
  Structuring 'alu_0_DW_div_52'
  Mapping 'alu_0_DW_div_52'
  Structuring 'alu_0_DW_div_53'
  Mapping 'alu_0_DW_div_53'
  Structuring 'alu_0_DW_div_54'
  Mapping 'alu_0_DW_div_54'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_0_DW_div_55'
  Mapping 'alu_0_DW_div_55'
  Structuring 'alu_0_DW_div_56'
  Mapping 'alu_0_DW_div_56'
  Structuring 'alu_0_DW_div_57'
  Mapping 'alu_0_DW_div_57'
  Structuring 'alu_0_DW_div_58'
  Mapping 'alu_0_DW_div_58'
  Structuring 'alu_0_DW_div_59'
  Mapping 'alu_0_DW_div_59'
  Structuring 'alu_0_DW_div_60'
  Mapping 'alu_0_DW_div_60'
  Allocating blocks in 'DW_div_a_width8_b_width8_tc_mode0_rem_mode0'
  Structuring 'alu_0_DW_div_61'
  Mapping 'alu_0_DW_div_61'
  Structuring 'alu_0_DW_div_62'
  Mapping 'alu_0_DW_div_62'
  Structuring 'alu_0_DW_div_63'
  Mapping 'alu_0_DW_div_63'
  Structuring 'alu_0_DW_div_64'
  Mapping 'alu_0_DW_div_64'
  Structuring 'alu_0_DW_div_65'
  Mapping 'alu_0_DW_div_65'
  Structuring 'alu_0_DW_div_66'
  Mapping 'alu_0_DW_div_66'
  Structuring 'alu_0_DW_div_67'
  Mapping 'alu_0_DW_div_67'
  Structuring 'alu_0_DW_div_68'
  Mapping 'alu_0_DW_div_68'
  Structuring 'alu_0_DW_div_69'
  Mapping 'alu_0_DW_div_69'
  Structuring 'alu_0_DW_div_70'
  Mapping 'alu_0_DW_div_70'
  Structuring 'alu_0_DW_div_71'
  Mapping 'alu_0_DW_div_71'
  Structuring 'alu_0_DW_div_72'
  Mapping 'alu_0_DW_div_72'
  Structuring 'alu_0_DW_div_73'
  Mapping 'alu_0_DW_div_73'
  Structuring 'alu_0_DW_div_74'
  Mapping 'alu_0_DW_div_74'
  Structuring 'alu_0_DW_div_75'
  Mapping 'alu_0_DW_div_75'
  Structuring 'alu_0_DW_div_76'
  Mapping 'alu_0_DW_div_76'
  Structuring 'alu_0_DW_div_77'
  Mapping 'alu_0_DW_div_77'
  Structuring 'alu_0_DW_div_78'
  Mapping 'alu_0_DW_div_78'
  Structuring 'alu_0_DW_div_79'
  Mapping 'alu_0_DW_div_79'
  Structuring 'alu_0_DW_div_80'
  Mapping 'alu_0_DW_div_80'
  Structuring 'alu_0_DW_div_81'
  Mapping 'alu_0_DW_div_81'
  Structuring 'alu_0_DW_div_82'
  Mapping 'alu_0_DW_div_82'
  Structuring 'alu_0_DW_div_83'
  Mapping 'alu_0_DW_div_83'
  Structuring 'alu_0_DW_div_84'
  Mapping 'alu_0_DW_div_84'
  Structuring 'alu_0_DW_div_85'
  Mapping 'alu_0_DW_div_85'
  Structuring 'alu_0_DW_div_86'
  Mapping 'alu_0_DW_div_86'
  Structuring 'alu_0_DW_div_87'
  Mapping 'alu_0_DW_div_87'
  Structuring 'alu_0_DW_div_88'
  Mapping 'alu_0_DW_div_88'
  Structuring 'alu_0_DW_div_89'
  Mapping 'alu_0_DW_div_89'
  Structuring 'alu_0_DW_div_90'
  Mapping 'alu_0_DW_div_90'
  Structuring 'alu_0_DW_div_91'
  Mapping 'alu_0_DW_div_91'
  Structuring 'alu_0_DW_div_92'
  Mapping 'alu_0_DW_div_92'
  Structuring 'alu_0_DW_div_93'
  Mapping 'alu_0_DW_div_93'
  Structuring 'alu_0_DW_div_94'
  Mapping 'alu_0_DW_div_94'
  Structuring 'alu_0_DW_div_95'
  Mapping 'alu_0_DW_div_95'
  Structuring 'alu_0_DW_div_96'
  Mapping 'alu_0_DW_div_96'
  Structuring 'alu_0_DW_div_97'
  Mapping 'alu_0_DW_div_97'
    0:12:25  861982.1      0.00       0.0     156.7                          
    0:12:25  861982.1      0.00       0.0     156.7                          
    0:12:25  861982.1      0.00       0.0     156.7                          
    0:12:25  861982.1      0.00       0.0     156.7                          
    0:12:28  861982.1      0.00       0.0     156.7                          
    0:12:54  805167.2      0.00       0.0     135.2                          
    0:12:57  804684.8      0.00       0.0     135.2                          
    0:13:07  804684.8      0.00       0.0     135.2                          
    0:13:08  804684.8      0.00       0.0     135.2                          
    0:13:10  804684.8      0.00       0.0     135.2                          
    0:13:10  804684.8      0.00       0.0     135.2                          
    0:13:40  810176.1      0.00       0.0     124.1                          
    0:14:07  815388.6      0.00       0.0     115.3                          
    0:14:34  820120.1      0.00       0.0     108.0                          
    0:14:52  824627.2      0.00       0.0     101.8                          
    0:15:05  828776.8      0.00       0.0      96.5                          
    0:15:13  832858.7      0.00       0.0      91.7                          
    0:15:21  836761.0      0.00       0.0      87.1                          
    0:15:28  840436.5      0.00       0.0      82.8                          
    0:15:35  843996.6      0.00       0.0      78.7                          
    0:15:41  847507.5      0.00       0.0      74.7                          
    0:15:48  850842.3      0.00       0.0      70.9                          
    0:15:54  854040.6      0.00       0.0      67.2                          
    0:16:01  856840.9      0.00       0.0      64.0                          
    0:16:08  859321.6      0.00       0.0      61.2                          
    0:16:16  861334.0      0.00       0.0      58.9                          
    0:16:24  862857.8      0.00       0.0      57.2                          
    0:16:24  862857.8      0.00       0.0      57.2                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:16:25  862857.8      0.00       0.0      57.2                          
    0:16:25  862857.8      0.00       0.0      57.2                          
    0:16:25  862857.8      0.00       0.0      57.2                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:16:25  862857.8      0.00       0.0      57.2                          
    0:16:25  863023.0      0.00       0.0      57.1 cpu1/alu_0/N1518         
    0:16:25  863167.5      0.00       0.0      56.9 cpu0/alu_0/mult_168/net308679
    0:16:25  863291.4      0.00       0.0      56.8 cpu0/alu_0/mult_145/net312097
    0:16:26  863410.2      0.00       0.0      56.7 cpu1/alu_0/mult_168/net300915
    0:16:26  863528.9      0.00       0.0      56.6 cpu1/alu_0/mult_145/net304271
    0:16:26  863647.6      0.00       0.0      56.5 cpu2/alu_0/mult_168/net292397
    0:16:26  863766.4      0.00       0.0      56.4 cpu2/alu_0/mult_145/net295839
    0:16:26  863890.3      0.00       0.0      56.3 cpu3/alu_0/mult_168/net283965
    0:16:26  864009.0      0.00       0.0      56.2 cpu3/alu_0/mult_145/net287293
    0:16:26  864171.8      0.00       0.0      56.1 cpu2/alu_0/sll_209/net207229
    0:16:26  864335.2      0.00       0.0      55.9 cpu1/alu_0/sll_213/net240135
    0:16:26  864460.9      0.00       0.0      55.7 cpu3/alu_0/srl_283/net169954
    0:16:27  864608.3      0.00       0.0      55.6 cpu1/alu_0/mult_145/net304030
    0:16:27  864757.1      0.00       0.0      55.5 cpu0/alu_0/mult_168/net308361
    0:16:27  864896.4      0.00       0.0      55.4 cpu0/alu_0/mult_145/net311246
    0:16:27  865035.8      0.00       0.0      55.3 cpu1/alu_0/mult_145/net304529
    0:16:27  865175.2      0.00       0.0      55.2 cpu2/alu_0/mult_168/net292517
    0:16:27  865314.6      0.00       0.0      55.1 cpu2/alu_0/mult_145/net295581
    0:16:27  865454.0      0.00       0.0      55.0 cpu3/alu_0/mult_145/net288055
    0:16:27  865593.3      0.00       0.0      54.9 cpu3/alu_0/mult_168/net284531
    0:16:27  865745.9      0.00       0.0      54.7 cpu1/register_file0/C4255/net72250
    0:16:27  865903.1      0.00       0.0      54.6 cpu0/n748                
    0:16:27  866041.5      0.00       0.0      54.6 cpu0/alu_0/mult_168/net308413
    0:16:28  866224.6      0.00       0.0      54.5 cpu2/alu_0/mult_145/net296011
    0:16:28  866416.5      0.00       0.0      54.3 cpu0/alu_0/N2165         
    0:16:28  866617.8      0.00       0.0      54.2 cpu0/alu_0/N2126         
    0:16:28  866788.2      0.00       0.0      54.1 cpu0/alu_0/N1551         
    0:16:29  866965.6      0.00       0.0      54.0 cpu0/alu_0/U3/net33007   
    0:16:29  867156.6      0.00       0.0      53.9 cpu1/alu_0/N2165         
    0:16:29  867357.9      0.00       0.0      53.7 cpu1/alu_0/N2126         
    0:16:29  867528.3      0.00       0.0      53.6 cpu1/alu_0/N1551         
    0:16:30  867705.7      0.00       0.0      53.5 cpu1/alu_0/U3/net33007   
    0:16:30  867896.7      0.00       0.0      53.4 cpu2/alu_0/N2165         
    0:16:30  868098.0      0.00       0.0      53.2 cpu2/alu_0/N2126         
    0:16:30  868268.4      0.00       0.0      53.1 cpu2/alu_0/N1551         
    0:16:31  868445.8      0.00       0.0      53.0 cpu2/alu_0/U3/net33007   
    0:16:31  868636.8      0.00       0.0      52.9 cpu3/alu_0/N2165         
    0:16:31  868838.1      0.00       0.0      52.7 cpu3/alu_0/N2126         
    0:16:31  869008.4      0.00       0.0      52.6 cpu3/alu_0/N1551         
    0:16:31  869185.8      0.00       0.0      52.5 cpu3/alu_0/U3/net33007   
    0:16:32  869351.0      0.00       0.0      52.4 cpu3/alu_0/DW_sqrt_b_4/root[0]
    0:16:32  869736.8      0.00       0.0      52.3 cpu0/alu_0/U3/net32695   
    0:16:32  870142.3      0.00       0.0      52.3 cpu0/alu_0/U3/net33181   
    0:16:32  870547.7      0.00       0.0      52.2 cpu1/alu_0/U3/net32587   
    0:16:32  870953.2      0.00       0.0      52.1 cpu1/alu_0/U3/net33073   
    0:16:33  871358.7      0.00       0.0      52.0 cpu2/alu_0/U3/net32479   
    0:16:33  871764.2      0.00       0.0      51.9 cpu2/alu_0/U3/net32965   
    0:16:33  872169.6      0.00       0.0      51.9 cpu3/alu_0/U3/net32371   
    0:16:33  872575.1      0.00       0.0      51.8 cpu3/alu_0/U3/net32857   
    0:16:33  872970.7      0.00       0.0      51.7 cpu0/alu_0/U3/net33344   
    0:16:34  873172.1      0.00       0.0      51.6 cpu0/register_file0/C4256/net109169
    0:16:34  873373.4      0.00       0.0      51.4 cpu1/register_file0/C4256/net65839
    0:16:34  873574.7      0.00       0.0      51.3 cpu1/register_file0/C4256/net67339
    0:16:34  873776.1      0.00       0.0      51.2 cpu2/register_file0/C4256/net66389
    0:16:34  873977.4      0.00       0.0      51.1 cpu2/register_file0/C4256/net67871
    0:16:34  874178.7      0.00       0.0      50.9 cpu3/register_file0/C4256/net66921
    0:16:34  874379.1      0.00       0.0      50.8 cpu0/alu_0/N3012         
    0:16:34  874569.6      0.00       0.0      50.7 cpu0/alu_0/N2700         
    0:16:35  874752.7      0.00       0.0      50.6 cpu0/alu_0/N2661         
    0:16:35  874953.1      0.00       0.0      50.4 cpu0/alu_0/N1826         
    0:16:35  875143.1      0.00       0.0      50.3 cpu0/alu_0/N2108         
    0:16:35  875307.9      0.00       0.0      50.2 cpu0/alu_0/N1655         
    0:16:35  875492.8      0.00       0.0      50.1 cpu1/alu_0/N2718         
    0:16:35  875675.8      0.00       0.0      50.0 cpu1/alu_0/N2679         
    0:16:36  875867.7      0.00       0.0      49.9 cpu1/alu_0/N1844         
    0:16:36  876069.1      0.00       0.0      49.7 cpu1/alu_0/N1805         
    0:16:36  876239.4      0.00       0.0      49.6 cpu1/alu_0/N1744         
    0:16:36  876409.8      0.00       0.0      49.5 cpu2/alu_0/N2997         
    0:16:36  876598.9      0.00       0.0      49.4 cpu2/alu_0/N2697         
    0:16:36  876782.4      0.00       0.0      49.3 cpu2/alu_0/N1862         
    0:16:37  876983.7      0.00       0.0      49.2 cpu2/alu_0/N1823         
    0:16:37  877171.0      0.00       0.0      49.0 cpu2/alu_0/N2105         
    0:16:37  877335.7      0.00       0.0      48.9 cpu2/alu_0/N1641         
    0:16:37  877522.0      0.00       0.0      48.8 cpu3/alu_0/N2715         
    0:16:37  877705.0      0.00       0.0      48.7 cpu3/alu_0/N2676         
    0:16:37  877898.4      0.00       0.0      48.6 cpu3/alu_0/N1841         
    0:16:38  878099.7      0.00       0.0      48.5 cpu3/alu_0/N1802         
    0:16:38  878267.3      0.00       0.0      48.3 cpu3/alu_0/N1740         
    0:16:38  878431.5      0.00       0.0      48.2 cpu2/alu_0/net1394781    
    0:16:38  878631.9      0.00       0.0      48.1 cpu0/alu_0/N2941         
    0:16:38  878833.2      0.00       0.0      48.0 cpu0/alu_0/N2492         
    0:16:38  879034.6      0.00       0.0      47.9 cpu0/alu_0/N2450         
    0:16:38  879235.9      0.00       0.0      47.7 cpu1/alu_0/N2952         
    0:16:39  879437.2      0.00       0.0      47.6 cpu1/alu_0/N2503         
    0:16:39  879638.6      0.00       0.0      47.5 cpu1/alu_0/N2462         
    0:16:39  879839.9      0.00       0.0      47.4 cpu2/alu_0/N2963         
    0:16:39  880041.2      0.00       0.0      47.2 cpu2/alu_0/N2924         
    0:16:39  880242.5      0.00       0.0      47.1 cpu2/alu_0/N2474         
    0:16:39  880443.9      0.00       0.0      47.0 cpu3/alu_0/N2974         
    0:16:39  880645.2      0.00       0.0      46.9 cpu3/alu_0/N2935         
    0:16:39  880846.5      0.00       0.0      46.7 cpu3/alu_0/N2485         
    0:16:39  881047.9      0.00       0.0      46.6 cpu3/alu_0/N2444         
    0:16:40  881249.2      0.00       0.0      46.5 cpu0/register_file0/C4256/net109510
    0:16:40  881450.5      0.00       0.0      46.4 cpu1/register_file0/C4256/net66198
    0:16:40  881651.9      0.00       0.0      46.2 cpu1/register_file0/C4256/net67680
    0:16:40  881853.2      0.00       0.0      46.1 cpu2/register_file0/C4256/net66730
    0:16:40  882054.5      0.00       0.0      46.0 cpu2/register_file0/C4256/net68212
    0:16:40  882255.8      0.00       0.0      45.9 cpu3/register_file0/C4256/net67262
    0:16:40  882448.7      0.00       0.0      45.7 cpu1/alu_0/DW_div_b_3/net632725
    0:16:40  882643.5      0.00       0.0      45.6 cpu0/alu_0/N2881         
    0:16:40  882844.8      0.00       0.0      45.5 cpu0/alu_0/N2566         
    0:16:40  883046.1      0.00       0.0      45.4 cpu0/alu_0/N2527         
    0:16:41  883247.5      0.00       0.0      45.3 cpu1/alu_0/N2888         
    0:16:41  883448.8      0.00       0.0      45.2 cpu1/alu_0/N2572         
    0:16:41  883650.1      0.00       0.0      45.0 cpu1/alu_0/N2533         
    0:16:41  883851.5      0.00       0.0      44.9 cpu2/alu_0/N2894         
    0:16:41  884052.8      0.00       0.0      44.8 cpu2/alu_0/N2853         
    0:16:41  884254.1      0.00       0.0      44.7 cpu2/alu_0/N2539         
    0:16:41  884455.5      0.00       0.0      44.6 cpu3/alu_0/N2901         
    0:16:41  884656.8      0.00       0.0      44.5 cpu3/alu_0/N2859         
    0:16:41  884858.1      0.00       0.0      44.3 cpu3/alu_0/N2545         
    0:16:41  885049.1      0.00       0.0      44.2 gold_ring_0/router1/rp_pe/n10
    0:16:41  885193.7      0.00       0.0      44.2 cpu0/alu_0/mult_168/net308930
    0:16:42  885338.2      0.00       0.0      44.2 cpu0/alu_0/mult_145/net312510
    0:16:42  885482.7      0.00       0.0      44.2 cpu0/alu_0/mult_145/net311650
    0:16:42  885627.3      0.00       0.0      44.2 cpu1/alu_0/mult_168/net300690
    0:16:42  885771.8      0.00       0.0      44.1 cpu1/alu_0/mult_145/net304432
    0:16:42  885916.4      0.00       0.0      44.1 cpu2/alu_0/mult_168/net292880
    0:16:42  886060.9      0.00       0.0      44.1 cpu2/alu_0/mult_145/net296464
    0:16:42  886205.5      0.00       0.0      44.1 cpu2/alu_0/mult_145/net295582
    0:16:42  886350.0      0.00       0.0      44.0 cpu3/alu_0/mult_168/net284074
    0:16:42  886494.6      0.00       0.0      44.0 cpu3/alu_0/mult_145/net287796
    0:16:43  886639.1      0.00       0.0      44.0 cpu0/alu_0/N3040         
    0:16:43  886855.9      0.00       0.0      43.9 cpu0/alu_0/N3082         
    0:16:43  887072.7      0.00       0.0      43.8 cpu1/alu_0/N3062         
    0:16:43  887289.6      0.00       0.0      43.7 cpu2/alu_0/N3042         
    0:16:44  887506.4      0.00       0.0      43.5 cpu2/alu_0/N3084         
    0:16:44  887723.2      0.00       0.0      43.4 cpu3/alu_0/N3064         
    0:16:44  887940.0      0.00       0.0      43.3 cpu0/register_file0/N99  
    0:16:44  888141.3      0.00       0.0      43.2 cpu0/register_file0/N138 
    0:16:45  888342.7      0.00       0.0      43.1 cpu0/register_file0/N48  
    0:16:45  888544.0      0.00       0.0      43.1 cpu1/register_file0/N95  
    0:16:45  888745.3      0.00       0.0      43.0 cpu1/register_file0/N134 
    0:16:45  888946.7      0.00       0.0      42.9 cpu1/register_file0/N43  
    0:16:45  889148.0      0.00       0.0      42.8 cpu1/register_file0/N88  
    0:16:45  889349.3      0.00       0.0      42.7 cpu2/register_file0/N131 
    0:16:45  889550.6      0.00       0.0      42.6 cpu2/register_file0/N40  
    0:16:45  889752.0      0.00       0.0      42.5 cpu2/register_file0/N85  
    0:16:45  889953.3      0.00       0.0      42.4 cpu3/register_file0/N128 
    0:16:45  890154.6      0.00       0.0      42.3 cpu3/register_file0/N37  
    0:16:45  890356.0      0.00       0.0      42.2 cpu3/register_file0/N82  
    0:16:46  890471.9      0.00       0.0      42.1 cpu0/register_file0/n92  
    0:16:46  890669.0      0.00       0.0      42.1 cpu0/register_file0/n135 
    0:16:46  890866.1      0.00       0.0      42.0 cpu0/register_file0/n190 
    0:16:46  891063.2      0.00       0.0      41.9 cpu0/register_file0/n425 
    0:16:46  891260.3      0.00       0.0      41.8 cpu0/register_file0/n949 
    0:16:46  891457.4      0.00       0.0      41.7 cpu0/register_file0/n1339
    0:16:46  891654.5      0.00       0.0      41.6 cpu0/register_file0/n1793
    0:16:47  891851.6      0.00       0.0      41.6 cpu0/register_file0/n2183
    0:16:47  892048.7      0.00       0.0      41.5 cpu1/register_file0/n111 
    0:16:47  892245.8      0.00       0.0      41.4 cpu1/register_file0/n163 
    0:16:47  892442.9      0.00       0.0      41.3 cpu1/register_file0/n213 
    0:16:47  892640.0      0.00       0.0      41.2 cpu1/register_file0/n629 
    0:16:47  892837.1      0.00       0.0      41.1 cpu1/register_file0/n1142
    0:16:47  893034.3      0.00       0.0      41.1 cpu1/register_file0/n1474
    0:16:47  893231.4      0.00       0.0      41.0 cpu1/register_file0/n1922
    0:16:48  893428.5      0.00       0.0      40.9 cpu1/register_file0/n2253
    0:16:48  893625.6      0.00       0.0      40.8 cpu2/register_file0/n119 
    0:16:48  893822.7      0.00       0.0      40.7 cpu2/register_file0/n173 
    0:16:48  894019.8      0.00       0.0      40.6 cpu2/register_file0/n221 
    0:16:48  894216.9      0.00       0.0      40.5 cpu2/register_file0/n746 
    0:16:48  894414.0      0.00       0.0      40.5 cpu2/register_file0/n1206
    0:16:48  894611.1      0.00       0.0      40.4 cpu2/register_file0/n1539
    0:16:49  894808.2      0.00       0.0      40.3 cpu2/register_file0/n1989
    0:16:49  895005.3      0.00       0.0      40.2 cpu2/register_file0/n2316
    0:16:49  895202.4      0.00       0.0      40.1 cpu3/register_file0/n127 
    0:16:49  895399.5      0.00       0.0      40.0 cpu3/register_file0/n182 
    0:16:49  895596.6      0.00       0.0      40.0 cpu3/register_file0/n349 
    0:16:49  895793.7      0.00       0.0      39.9 cpu3/register_file0/n824 
    0:16:49  895990.8      0.00       0.0      39.8 cpu3/register_file0/n1273
    0:16:49  896188.0      0.00       0.0      39.7 cpu3/register_file0/n1608
    0:16:49  896385.1      0.00       0.0      39.6 cpu3/register_file0/n2057
    0:16:50  896582.2      0.00       0.0      39.5 cpu0/n144                
    0:16:50  896779.3      0.00       0.0      39.4 cpu0/n818                
    0:16:51  896976.4      0.00       0.0      39.4 cpu0/n1053               
    0:16:51  897173.5      0.00       0.0      39.3 cpu1/n725                
    0:16:52  897370.6      0.00       0.0      39.2 cpu1/n915                
    0:16:52  897567.7      0.00       0.0      39.1 cpu2/n702                
    0:16:52  897764.8      0.00       0.0      39.0 cpu2/n858                
    0:16:53  897961.9      0.00       0.0      38.9 cpu3/n674                
    0:16:53  898159.0      0.00       0.0      38.9 cpu3/n836                
    0:16:54  898356.1      0.00       0.0      38.8 gold_ring_0/router0/n655 
    0:16:55  898529.8      0.00       0.0      38.7 cpu0/alu_0/n653          
    0:16:55  898715.6      0.00       0.0      38.6 cpu1/alu_0/n689          
    0:16:55  898900.0      0.00       0.0      38.6 cpu2/alu_0/n1607         
    0:17:13  899061.0      0.00       0.0      38.5 gold_ring_0/router0/rp_pe/n18
    0:17:34  899078.8      0.00       0.0      38.5 cpu0/alu_0/mult_168/net307679
    0:17:34  899138.4      0.00       0.0      38.4 cpu0/alu_0/net1401446    
    0:17:34  899197.6      0.00       0.0      38.3 cpu0/alu_0/net1401803    
    0:17:35  899256.7      0.00       0.0      38.3 cpu0/alu_0/net1402160    
    0:17:35  899313.0      0.00       0.0      38.2 cpu1/alu_0/net1402488    
    0:17:35  899372.2      0.00       0.0      38.1 cpu1/alu_0/net1402845    
    0:17:35  899431.3      0.00       0.0      38.1 cpu1/alu_0/net1403202    
    0:17:35  899487.6      0.00       0.0      38.0 cpu2/alu_0/net1403503    
    0:17:36  899546.7      0.00       0.0      38.0 cpu2/alu_0/net1403860    
    0:17:36  899605.9      0.00       0.0      37.9 cpu2/alu_0/net1404217    
    0:17:36  899662.2      0.00       0.0      37.8 cpu3/alu_0/net1404545    
    0:17:36  899721.3      0.00       0.0      37.8 cpu3/alu_0/net1404902    
    0:17:36  899780.4      0.00       0.0      37.7 cpu3/alu_0/net1405259    
    0:26:08  899839.1      0.00       0.0      37.6                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:26:08  899839.1      0.00       0.0      37.6                          
    0:26:10  899839.1      0.00       0.0      37.6                          
    0:26:27  881630.3      0.00       0.0      37.6                          
    0:26:35  871309.9      0.00       0.0      37.6                          
    0:26:42  868206.9      0.00       0.0      37.6                          
    0:26:47  865797.0      0.00       0.0      37.6                          
    0:26:53  863797.8      0.00       0.0      37.6                          
    0:26:58  862097.1      0.00       0.0      37.6                          
    0:27:04  860893.3      0.00       0.0      37.6                          
    0:27:09  859993.7      0.00       0.0      37.6                          
    0:27:14  859289.7      0.00       0.0      37.6                          
    0:27:19  858708.2      0.00       0.0      37.6                          
    0:27:24  858263.3      0.00       0.0      37.6                          
    0:27:28  857826.4      0.00       0.0      37.6                          
    0:27:32  857421.0      0.00       0.0      37.6                          
    0:27:37  857087.3      0.00       0.0      37.6                          
    0:27:40  856866.2      0.00       0.0      37.6                          
    0:27:41  856697.3      0.00       0.0      37.6                          
    0:27:41  856697.3      0.00       0.0      37.6                          
    0:27:44  856697.3      0.00       0.0      37.6                          
    0:27:48  855722.1      0.00       0.0      37.6                          
    0:27:48  855722.1      0.00       0.0      37.6                          
    0:27:48  855722.1      0.00       0.0      37.6                          
    0:27:48  855722.1      0.00       0.0      37.6                          
    0:27:48  855722.1      0.00       0.0      37.6                          
    0:27:48  855722.1      0.00       0.0      37.6                          
    0:27:51  855722.1      0.00       0.0      37.6                          
Loading db file '/home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'cardinal_cmp' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'gold_ring_0/router0/rp_ccw/clk': 13173 load(s), 1 driver(s)
1
# For better synthesis result, use "compile_ultra" command.
# compile_ultra is doing automatic ungrouping during optimization,
# therefore sometimes it's hard to figure out the critical path 
# from the synthesized netlist.
# So, use "compile" command for now.
# Writing the synthesis result into Synopsys db format.
# You can read the saved db file into DesignCompiler later using
# "read_db" command for further analysis (timing, area...).
#write -xg_force_db -format db -hierarchy -out db/$design_name.db ;
# Generating timing and are report of the synthezied design.
report_timing > report/$design_name.timing ;
report_area > report/$design_name.area ;
report_power > report/$design_name.power ;
# Writing synthesized gate-level verilog netlist.
# This verilog netlist will be used for post-synthesis gate-level simulation.
change_names -rules verilog -hierarchy ;
Warning: In the design cardinal_cpu_3, net 'd_out[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[2]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[3]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[4]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[5]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[6]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[7]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[8]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[9]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[10]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[11]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[12]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[13]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[14]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[15]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[16]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[17]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[18]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[19]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[20]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[21]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[22]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[23]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[24]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[25]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[26]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[27]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[28]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[29]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[30]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[31]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[32]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[33]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[34]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[35]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[36]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[37]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[38]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[39]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[40]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[41]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[42]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[43]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[44]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[45]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[46]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[47]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[48]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[49]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[50]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[51]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[52]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[53]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[54]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[55]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[56]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[57]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[58]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[59]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[60]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[61]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[62]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'd_out[63]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'addr_out[30]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3, net 'addr_out[31]' is connecting multiple ports. (UCN-1)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design cardinal_cpu_2, net 'd_out[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[2]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[3]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[4]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[5]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[6]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[7]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[8]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[9]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[10]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[11]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[12]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[13]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[14]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[15]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[16]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[17]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[18]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[19]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[20]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[21]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[22]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[23]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[24]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[25]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[26]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[27]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[28]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[29]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[30]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[31]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[32]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[33]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[34]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[35]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[36]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[37]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[38]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[39]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[40]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[41]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[42]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[43]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[44]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[45]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[46]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[47]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[48]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[49]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[50]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[51]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[52]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[53]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[54]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[55]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[56]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[57]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[58]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[59]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[60]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[61]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[62]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'd_out[63]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'addr_out[30]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2, net 'addr_out[31]' is connecting multiple ports. (UCN-1)
Warning: In the design gold_ring, net 'node3_polarity' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[2]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[3]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[4]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[5]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[6]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[7]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[8]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[9]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[10]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[11]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[12]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[13]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[14]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[15]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[16]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[17]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[18]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[19]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[20]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[21]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[22]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[23]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[24]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[25]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[26]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[27]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[28]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[29]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[30]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[31]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[32]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[33]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[34]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[35]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[36]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[37]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[38]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[39]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[40]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[41]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[42]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[43]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[44]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[45]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[46]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[47]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[48]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[49]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[50]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[51]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[52]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[53]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[54]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[55]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[56]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[57]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[58]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[59]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[60]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[61]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[62]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'd_out[63]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'addr_out[30]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0, net 'addr_out[31]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[2]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[3]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[4]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[5]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[6]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[7]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[8]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[9]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[10]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[11]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[12]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[13]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[14]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[15]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[16]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[17]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[18]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[19]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[20]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[21]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[22]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[23]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[24]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[25]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[26]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[27]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[28]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[29]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[30]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[31]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[32]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[33]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[34]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[35]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[36]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[37]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[38]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[39]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[40]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[41]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[42]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[43]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[44]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[45]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[46]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[47]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[48]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[49]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[50]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[51]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[52]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[53]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[54]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[55]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[56]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[57]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[58]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[59]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[60]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[61]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[62]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'd_out[63]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'addr_out[30]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1, net 'addr_out[31]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0_DW01_add_0, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_0_DW01_add_0, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1_DW01_add_0, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_1_DW01_add_0, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2_DW01_add_0, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_2_DW01_add_0, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3_DW01_add_0, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design cardinal_cpu_3_DW01_add_0, net 'A[0]' is connecting multiple ports. (UCN-1)
1
write -format verilog -hierarchy -out netlist/${design_name}_syn.v ;
Writing verilog file '/home/viterbi/09/zeyuxie/ee577/CMP/netlist/cardinal_cmp_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
# Writing Standard Delay Format (SDF) back-annotation file.
# This delay information can be used for post-synthesis simulation.
write_sdf netlist/$design_name.sdf;
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/viterbi/09/zeyuxie/ee577/CMP/netlist/cardinal_cmp.sdf'. (WT-3)
1
write_sdc netlist/$design_name.sdc
1
1
