<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="minsys_sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="minsys_sim" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="1944900000fs"></ZoomStartTime>
      <ZoomEndTime time="4858900001fs"></ZoomEndTime>
      <Cursor1Time time="3276900000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="225"></NameColumnWidth>
      <ValueColumnWidth column_width="138"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="35" />
   <wave_markers>
      <marker time="1350500000" label="" />
      <marker time="1210762000" label="" />
   </wave_markers>
   <wvobject fp_name="/minsys_sim/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_clk" type="logic">
      <obj_property name="ElementShortName">cpu_clk</obj_property>
      <obj_property name="ObjectShortName">cpu_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_if/pc" type="array">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/branch_addr_out" type="array">
      <obj_property name="ElementShortName">branch_addr_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">branch_addr_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/link_addr_out" type="array">
      <obj_property name="ElementShortName">link_addr_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">link_addr_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_if_id/if_ins" type="array">
      <obj_property name="ElementShortName">if_ins[31:0]</obj_property>
      <obj_property name="ObjectShortName">if_ins[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_if_id/if_pc" type="array">
      <obj_property name="ElementShortName">if_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">if_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id_ex/id_ins" type="array">
      <obj_property name="ElementShortName">id_ins[31:0]</obj_property>
      <obj_property name="ObjectShortName">id_ins[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/ex_wreg_en_in" type="logic">
      <obj_property name="ElementShortName">ex_wreg_en_in</obj_property>
      <obj_property name="ObjectShortName">ex_wreg_en_in</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/ex_wreg_addr_in" type="array">
      <obj_property name="ElementShortName">ex_wreg_addr_in[4:0]</obj_property>
      <obj_property name="ObjectShortName">ex_wreg_addr_in[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/ex_wreg_data_in" type="array">
      <obj_property name="ElementShortName">ex_wreg_data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">ex_wreg_data_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/mem_wreg_e_in" type="logic">
      <obj_property name="ElementShortName">mem_wreg_e_in</obj_property>
      <obj_property name="ObjectShortName">mem_wreg_e_in</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/mem_wreg_addr_in" type="array">
      <obj_property name="ElementShortName">mem_wreg_addr_in[4:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wreg_addr_in[4:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/mem_wreg_data_in" type="array">
      <obj_property name="ElementShortName">mem_wreg_data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wreg_data_in[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/wb_wreg_e_in" type="logic">
      <obj_property name="ElementShortName">wb_wreg_e_in</obj_property>
      <obj_property name="ObjectShortName">wb_wreg_e_in</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/wb_wreg_addr_in" type="array">
      <obj_property name="ElementShortName">wb_wreg_addr_in[4:0]</obj_property>
      <obj_property name="ObjectShortName">wb_wreg_addr_in[4:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/wb_wreg_data_in" type="array">
      <obj_property name="ElementShortName">wb_wreg_data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">wb_wreg_data_in[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/reg1_data_in" type="array">
      <obj_property name="ElementShortName">reg1_data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_data_in[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/reg2_data_in" type="array">
      <obj_property name="ElementShortName">reg2_data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_data_in[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/reg1_addr_out" type="array">
      <obj_property name="ElementShortName">reg1_addr_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_addr_out[4:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/reg2_addr_out" type="array">
      <obj_property name="ElementShortName">reg2_addr_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_addr_out[4:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/data1_out" type="array">
      <obj_property name="ElementShortName">data1_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">data1_out[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/data2_out" type="array">
      <obj_property name="ElementShortName">data2_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">data2_out[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_id/immed" type="array">
      <obj_property name="ElementShortName">immed[31:0]</obj_property>
      <obj_property name="ObjectShortName">immed[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_gpr/regs[18]" type="array">
      <obj_property name="ElementShortName">[18][31:0]</obj_property>
      <obj_property name="ObjectShortName">[18][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_gpr/regs[17]" type="array">
      <obj_property name="ElementShortName">[17][31:0]</obj_property>
      <obj_property name="ObjectShortName">[17][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_gpr/regs[16]" type="array">
      <obj_property name="ElementShortName">[16][31:0]</obj_property>
      <obj_property name="ObjectShortName">[16][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_gpr/regs[15]" type="array">
      <obj_property name="ElementShortName">[15][31:0]</obj_property>
      <obj_property name="ObjectShortName">[15][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_gpr/regs[14]" type="array">
      <obj_property name="ElementShortName">[14][31:0]</obj_property>
      <obj_property name="ObjectShortName">[14][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_gpr/regs[13]" type="array">
      <obj_property name="ElementShortName">[13][31:0]</obj_property>
      <obj_property name="ObjectShortName">[13][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_gpr/regs[12]" type="array">
      <obj_property name="ElementShortName">[12][31:0]</obj_property>
      <obj_property name="ObjectShortName">[12][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_gpr/regs[11]" type="array">
      <obj_property name="ElementShortName">[11][31:0]</obj_property>
      <obj_property name="ObjectShortName">[11][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_gpr/regs[10]" type="array">
      <obj_property name="ElementShortName">[10][31:0]</obj_property>
      <obj_property name="ObjectShortName">[10][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_gpr/regs[9]" type="array">
      <obj_property name="ElementShortName">[9][31:0]</obj_property>
      <obj_property name="ObjectShortName">[9][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/minsys_sim/my_minisys/cpu_inst/u_gpr/regs[8]" type="array">
      <obj_property name="ElementShortName">[8][31:0]</obj_property>
      <obj_property name="ObjectShortName">[8][31:0]</obj_property>
   </wvobject>
</wave_config>
