===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 14.5856 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.2325 ( 22.6%)    4.2325 ( 29.0%)  FIR Parser
    8.8119 ( 47.0%)    5.8986 ( 40.4%)  'firrtl.circuit' Pipeline
    1.8698 ( 10.0%)    0.9359 (  6.4%)    'firrtl.module' Pipeline
    1.8672 ( 10.0%)    0.9345 (  6.4%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.0882 (  0.5%)    0.0882 (  0.6%)    InferWidths
    0.6723 (  3.6%)    0.6723 (  4.6%)    LowerBundleVector
    3.9212 ( 20.9%)    1.9666 ( 13.5%)    'firrtl.module' Pipeline
    2.0677 ( 11.0%)    1.0368 (  7.1%)      ExpandWhens
    1.8488 (  9.9%)    0.9278 (  6.4%)      SimpleCanonicalizer
    2.2049 ( 11.8%)    2.2049 ( 15.1%)    IMConstProp
    0.0348 (  0.2%)    0.0348 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.0495 (  0.3%)    0.0248 (  0.2%)    'firrtl.module' Pipeline
    0.0452 (  0.2%)    0.0229 (  0.2%)      CheckWidths
    1.1082 (  5.9%)    1.1082 (  7.6%)  LowerFIRRTLToHW
    0.2516 (  1.3%)    0.2516 (  1.7%)  HWMemSimImpl
    2.1192 ( 11.3%)    1.0599 (  7.3%)  'hw.module' Pipeline
    0.0790 (  0.4%)    0.0412 (  0.3%)    HWCleanup
    0.8427 (  4.5%)    0.4366 (  3.0%)    CSE
    0.0012 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.1813 (  6.3%)    0.5998 (  4.1%)    SimpleCanonicalizer
    0.3950 (  2.1%)    0.3950 (  2.7%)  HWLegalizeNames
    0.3446 (  1.8%)    0.1738 (  1.2%)  'hw.module' Pipeline
    0.3399 (  1.8%)    0.1714 (  1.2%)    PrettifyVerilog
    1.4543 (  7.8%)    1.4543 ( 10.0%)  Output
    0.0061 (  0.0%)    0.0061 (  0.0%)  Rest
   18.7327 (100.0%)   14.5856 (100.0%)  Total

{
  totalTime: 14.624,
  maxMemory: 786358272
}
