// Seed: 3595555294
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  assign module_1.type_7 = 0;
endmodule
module module_1;
  wire id_1;
  tri1 id_2;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  wire id_3 = 1 == id_1;
  bit  id_4;
  id_5(
      .id_0(id_3 | 1 != -1),
      .id_1(id_2),
      .id_2(1),
      .id_3(id_4),
      .id_4(id_1),
      .id_5(id_1),
      .id_6(""),
      .id_7((1)),
      .id_8(id_3),
      .id_9(1),
      .id_10(-1),
      .id_11(1),
      .id_12(""),
      .id_13(-1),
      .id_14(1),
      .id_15(id_2 !== id_3),
      .sum(1),
      .id_16(id_2 & id_1),
      .id_17(id_1),
      .id_18(-1),
      .id_19(id_3),
      .id_20(id_4),
      .id_21(1'h0),
      .id_22(id_1),
      .id_23(id_4)
  );
  initial @(posedge 1'd0) id_4 <= -1;
endmodule
