

================================================================
== Vitis HLS Report for 'matprod'
================================================================
* Date:           Wed Apr  3 20:46:18 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        first_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1_VITIS_LOOP_27_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 10 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 19 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 24 31 
21 --> 22 
22 --> 23 
23 --> 20 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 11.9>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [first_accel/matprod.cpp:6]   --->   Operation 32 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 32, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m1, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m3, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m3, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N1"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N1, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N2"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N3"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N3, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N3, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%N3_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N3"   --->   Operation 51 'read' 'N3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%N2_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N2"   --->   Operation 52 'read' 'N2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%N1_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N1"   --->   Operation 53 'read' 'N1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%m3_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %m3"   --->   Operation 54 'read' 'm3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%m2_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %m2"   --->   Operation 55 'read' 'm2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%m1_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %m1"   --->   Operation 56 'read' 'm1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%m1_buffer = alloca i32 1" [first_accel/matprod.cpp:19]   --->   Operation 57 'alloca' 'm1_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%m2_buffer = alloca i32 1" [first_accel/matprod.cpp:20]   --->   Operation 58 'alloca' 'm2_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%m3_buffer = alloca i32 1" [first_accel/matprod.cpp:21]   --->   Operation 59 'alloca' 'm3_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 60 [1/1] (8.47ns)   --->   "%mul_ln23 = mul i32 %N2_read, i32 %N1_read" [first_accel/matprod.cpp:23]   --->   Operation 60 'mul' 'mul_ln23' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (2.43ns)   --->   "%icmp_ln23 = icmp_eq  i32 %mul_ln23, i32 0" [first_accel/matprod.cpp:23]   --->   Operation 61 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %loop-memcpy-expansion8.preheader, void %post-loop-memcpy-expansion7" [first_accel/matprod.cpp:23]   --->   Operation 62 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_cast = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %m1_read, i32 2, i32 31"   --->   Operation 63 'partselect' 'p_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i30 %p_cast"   --->   Operation 64 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i32 %p_cast_cast"   --->   Operation 65 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [7/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:23]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 67 [6/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:23]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 68 [5/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:23]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 69 [4/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:23]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 70 [3/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:23]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 71 [2/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:23]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 72 [1/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:23]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln23 = call void @matprod_Pipeline_1, i32 %gmem, i30 %p_cast, i32 %m1_buffer, i32 %mul_ln23" [first_accel/matprod.cpp:23]   --->   Operation 73 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 10.9>
ST_10 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln23 = call void @matprod_Pipeline_1, i32 %gmem, i30 %p_cast, i32 %m1_buffer, i32 %mul_ln23" [first_accel/matprod.cpp:23]   --->   Operation 74 'call' 'call_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %post-loop-memcpy-expansion7"   --->   Operation 75 'br' 'br_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (8.47ns)   --->   "%mul_ln24 = mul i32 %N3_read, i32 %N2_read" [first_accel/matprod.cpp:24]   --->   Operation 76 'mul' 'mul_ln24' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (2.43ns)   --->   "%icmp_ln24 = icmp_eq  i32 %mul_ln24, i32 0" [first_accel/matprod.cpp:24]   --->   Operation 77 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %loop-memcpy-expansion2.preheader, void %VITIS_LOOP_26_1" [first_accel/matprod.cpp:24]   --->   Operation 78 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %m2_read, i32 2, i32 31"   --->   Operation 79 'partselect' 'p_cast1' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%p_cast1_cast = sext i30 %p_cast1"   --->   Operation 80 'sext' 'p_cast1_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i32 %p_cast1_cast"   --->   Operation 81 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [7/7] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:24]   --->   Operation 82 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 83 [6/7] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:24]   --->   Operation 83 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 84 [5/7] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:24]   --->   Operation 84 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 85 [4/7] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:24]   --->   Operation 85 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 86 [3/7] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:24]   --->   Operation 86 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 87 [2/7] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:24]   --->   Operation 87 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 88 [1/7] (14.6ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:24]   --->   Operation 88 'readreq' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln24 = call void @matprod_Pipeline_2, i32 %gmem, i30 %p_cast1, i32 %m2_buffer, i32 %mul_ln24" [first_accel/matprod.cpp:24]   --->   Operation 89 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 8.47>
ST_19 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln24 = call void @matprod_Pipeline_2, i32 %gmem, i30 %p_cast1, i32 %m2_buffer, i32 %mul_ln24" [first_accel/matprod.cpp:24]   --->   Operation 90 'call' 'call_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_26_1"   --->   Operation 91 'br' 'br_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 92 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 93 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 94 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %N3_read" [first_accel/matprod.cpp:26]   --->   Operation 95 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i32 %N2_read" [first_accel/matprod.cpp:26]   --->   Operation 96 'trunc' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i32 %N1_read" [first_accel/matprod.cpp:26]   --->   Operation 97 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i32 %N3_read" [first_accel/matprod.cpp:26]   --->   Operation 98 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 99 [1/1] (8.47ns)   --->   "%mul_ln26 = mul i64 %zext_ln26, i64 %zext_ln26_1" [first_accel/matprod.cpp:26]   --->   Operation 99 'mul' 'mul_ln26' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 100 [1/1] (1.61ns)   --->   "%store_ln26 = store i64 0, i64 %indvar_flatten" [first_accel/matprod.cpp:26]   --->   Operation 100 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>
ST_19 : Operation 101 [1/1] (1.61ns)   --->   "%store_ln26 = store i31 0, i31 %i" [first_accel/matprod.cpp:26]   --->   Operation 101 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>
ST_19 : Operation 102 [1/1] (1.61ns)   --->   "%store_ln26 = store i31 0, i31 %j" [first_accel/matprod.cpp:26]   --->   Operation 102 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln26 = br void %VITIS_LOOP_28_3" [first_accel/matprod.cpp:26]   --->   Operation 103 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 11.8>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [first_accel/matprod.cpp:27]   --->   Operation 104 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [first_accel/matprod.cpp:26]   --->   Operation 105 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i31 %j_1" [first_accel/matprod.cpp:27]   --->   Operation 106 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (2.43ns)   --->   "%icmp_ln27 = icmp_slt  i32 %zext_ln27, i32 %N3_read" [first_accel/matprod.cpp:27]   --->   Operation 107 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 108 [1/1] (2.83ns)   --->   "%icmp_ln26 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln26" [first_accel/matprod.cpp:26]   --->   Operation 108 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 109 [1/1] (3.56ns)   --->   "%add_ln26 = add i64 %indvar_flatten_load, i64 1" [first_accel/matprod.cpp:26]   --->   Operation 109 'add' 'add_ln26' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc33.loopexit, void %for.end35.loopexit" [first_accel/matprod.cpp:26]   --->   Operation 110 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [first_accel/matprod.cpp:26]   --->   Operation 111 'load' 'i_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 112 [1/1] (0.94ns)   --->   "%select_ln26 = select i1 %icmp_ln27, i31 %j_1, i31 0" [first_accel/matprod.cpp:26]   --->   Operation 112 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 113 [1/1] (2.66ns)   --->   "%add_ln26_1 = add i31 %i_load, i31 1" [first_accel/matprod.cpp:26]   --->   Operation 113 'add' 'add_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 114 [1/1] (0.94ns)   --->   "%select_ln26_1 = select i1 %icmp_ln27, i31 %i_load, i31 %add_ln26_1" [first_accel/matprod.cpp:26]   --->   Operation 114 'select' 'select_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i31 %select_ln26_1" [first_accel/matprod.cpp:26]   --->   Operation 115 'trunc' 'trunc_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (4.73ns)   --->   "%mul_ln26_1 = mul i10 %trunc_ln26_2, i10 %trunc_ln26_1" [first_accel/matprod.cpp:26]   --->   Operation 116 'mul' 'mul_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 4.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 117 [3/3] (1.45ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln26_2 = mul i10 %trunc_ln26_2, i10 %trunc_ln26" [first_accel/matprod.cpp:26]   --->   Operation 117 'mul' 'mul_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i31 %select_ln26" [first_accel/matprod.cpp:27]   --->   Operation 118 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln26 = call void @matprod_Pipeline_VITIS_LOOP_28_3, i32 %N2_read, i10 %mul_ln26_1, i32 %m1_buffer, i10 %trunc_ln26, i10 %trunc_ln27, i32 %m2_buffer, i32 %regc" [first_accel/matprod.cpp:26]   --->   Operation 119 'call' 'call_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 120 [1/1] (2.66ns)   --->   "%add_ln27 = add i31 %select_ln26, i31 1" [first_accel/matprod.cpp:27]   --->   Operation 120 'add' 'add_ln27' <Predicate = (!icmp_ln26)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 121 [1/1] (1.61ns)   --->   "%store_ln27 = store i64 %add_ln26, i64 %indvar_flatten" [first_accel/matprod.cpp:27]   --->   Operation 121 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.61>
ST_20 : Operation 122 [1/1] (1.61ns)   --->   "%store_ln27 = store i31 %select_ln26_1, i31 %i" [first_accel/matprod.cpp:27]   --->   Operation 122 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.61>
ST_20 : Operation 123 [1/1] (1.61ns)   --->   "%store_ln27 = store i31 %add_ln27, i31 %j" [first_accel/matprod.cpp:27]   --->   Operation 123 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.61>
ST_20 : Operation 124 [1/1] (8.47ns)   --->   "%mul_ln37 = mul i32 %N3_read, i32 %N1_read" [first_accel/matprod.cpp:37]   --->   Operation 124 'mul' 'mul_ln37' <Predicate = (icmp_ln26)> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 125 [1/1] (2.43ns)   --->   "%icmp_ln37 = icmp_eq  i32 %mul_ln37, i32 0" [first_accel/matprod.cpp:37]   --->   Operation 125 'icmp' 'icmp_ln37' <Predicate = (icmp_ln26)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %loop-memcpy-expansion.preheader, void %post-loop-memcpy-expansion" [first_accel/matprod.cpp:37]   --->   Operation 126 'br' 'br_ln37' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %m3_read, i32 2, i32 31"   --->   Operation 127 'partselect' 'p_cast3' <Predicate = (icmp_ln26 & !icmp_ln37)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.45>
ST_21 : Operation 128 [2/3] (1.45ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln26_2 = mul i10 %trunc_ln26_2, i10 %trunc_ln26" [first_accel/matprod.cpp:26]   --->   Operation 128 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln26 = call void @matprod_Pipeline_VITIS_LOOP_28_3, i32 %N2_read, i10 %mul_ln26_1, i32 %m1_buffer, i10 %trunc_ln26, i10 %trunc_ln27, i32 %m2_buffer, i32 %regc" [first_accel/matprod.cpp:26]   --->   Operation 129 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.10>
ST_22 : Operation 130 [1/3] (0.00ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln26_2 = mul i10 %trunc_ln26_2, i10 %trunc_ln26" [first_accel/matprod.cpp:26]   --->   Operation 130 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 131 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i10 %trunc_ln27, i10 %mul_ln26_2" [first_accel/matprod.cpp:33]   --->   Operation 131 'add' 'add_ln33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 5.35>
ST_23 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_26_1_VITIS_LOOP_27_2_str"   --->   Operation 132 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [first_accel/matprod.cpp:27]   --->   Operation 133 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (0.00ns)   --->   "%regc_load = load i32 %regc" [first_accel/matprod.cpp:33]   --->   Operation 134 'load' 'regc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 135 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i10 %trunc_ln27, i10 %mul_ln26_2" [first_accel/matprod.cpp:33]   --->   Operation 135 'add' 'add_ln33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i10 %add_ln33" [first_accel/matprod.cpp:33]   --->   Operation 136 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "%m3_buffer_addr = getelementptr i32 %m3_buffer, i32 0, i32 %zext_ln33" [first_accel/matprod.cpp:33]   --->   Operation 137 'getelementptr' 'm3_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 138 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %regc_load, i10 %m3_buffer_addr" [first_accel/matprod.cpp:33]   --->   Operation 138 'store' 'store_ln33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_28_3" [first_accel/matprod.cpp:27]   --->   Operation 139 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 24 <SV = 20> <Delay = 14.6>
ST_24 : Operation 140 [1/1] (0.00ns)   --->   "%p_cast3_cast = sext i30 %p_cast3"   --->   Operation 140 'sext' 'p_cast3_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 141 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i32 %p_cast3_cast"   --->   Operation 141 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 142 [1/1] (14.6ns)   --->   "%empty_31 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln37" [first_accel/matprod.cpp:37]   --->   Operation 142 'writereq' 'empty_31' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 21> <Delay = 0.00>
ST_25 : Operation 143 [2/2] (0.00ns)   --->   "%call_ln37 = call void @matprod_Pipeline_4, i32 %gmem, i30 %p_cast3, i32 %m3_buffer, i32 %mul_ln37" [first_accel/matprod.cpp:37]   --->   Operation 143 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 22> <Delay = 0.00>
ST_26 : Operation 144 [1/2] (0.00ns)   --->   "%call_ln37 = call void @matprod_Pipeline_4, i32 %gmem, i30 %p_cast3, i32 %m3_buffer, i32 %mul_ln37" [first_accel/matprod.cpp:37]   --->   Operation 144 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 23> <Delay = 14.6>
ST_27 : Operation 145 [5/5] (14.6ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [first_accel/matprod.cpp:38]   --->   Operation 145 'writeresp' 'empty_32' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 24> <Delay = 14.6>
ST_28 : Operation 146 [4/5] (14.6ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [first_accel/matprod.cpp:38]   --->   Operation 146 'writeresp' 'empty_32' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 25> <Delay = 14.6>
ST_29 : Operation 147 [3/5] (14.6ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [first_accel/matprod.cpp:38]   --->   Operation 147 'writeresp' 'empty_32' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 26> <Delay = 14.6>
ST_30 : Operation 148 [2/5] (14.6ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [first_accel/matprod.cpp:38]   --->   Operation 148 'writeresp' 'empty_32' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 27> <Delay = 14.6>
ST_31 : Operation 149 [1/5] (14.6ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [first_accel/matprod.cpp:38]   --->   Operation 149 'writeresp' 'empty_32' <Predicate = (!icmp_ln37)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln38 = br void %post-loop-memcpy-expansion" [first_accel/matprod.cpp:38]   --->   Operation 150 'br' 'br_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [first_accel/matprod.cpp:38]   --->   Operation 151 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 11.9ns
The critical path consists of the following:
	s_axi read operation ('N2') on port 'N2' [29]  (1 ns)
	'mul' operation ('mul_ln23', first_accel/matprod.cpp:23) [37]  (8.47 ns)
	'icmp' operation ('icmp_ln23', first_accel/matprod.cpp:23) [38]  (2.44 ns)

 <State 2>: 14.6ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr') [43]  (0 ns)
	bus request operation ('empty', first_accel/matprod.cpp:23) on port 'gmem' (first_accel/matprod.cpp:23) [44]  (14.6 ns)

 <State 3>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty', first_accel/matprod.cpp:23) on port 'gmem' (first_accel/matprod.cpp:23) [44]  (14.6 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty', first_accel/matprod.cpp:23) on port 'gmem' (first_accel/matprod.cpp:23) [44]  (14.6 ns)

 <State 5>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty', first_accel/matprod.cpp:23) on port 'gmem' (first_accel/matprod.cpp:23) [44]  (14.6 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty', first_accel/matprod.cpp:23) on port 'gmem' (first_accel/matprod.cpp:23) [44]  (14.6 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty', first_accel/matprod.cpp:23) on port 'gmem' (first_accel/matprod.cpp:23) [44]  (14.6 ns)

 <State 8>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty', first_accel/matprod.cpp:23) on port 'gmem' (first_accel/matprod.cpp:23) [44]  (14.6 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 10.9ns
The critical path consists of the following:
	'mul' operation ('mul_ln24', first_accel/matprod.cpp:24) [48]  (8.47 ns)
	'icmp' operation ('icmp_ln24', first_accel/matprod.cpp:24) [49]  (2.44 ns)

 <State 11>: 14.6ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1') [54]  (0 ns)
	bus request operation ('empty_30', first_accel/matprod.cpp:24) on port 'gmem' (first_accel/matprod.cpp:24) [55]  (14.6 ns)

 <State 12>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_30', first_accel/matprod.cpp:24) on port 'gmem' (first_accel/matprod.cpp:24) [55]  (14.6 ns)

 <State 13>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_30', first_accel/matprod.cpp:24) on port 'gmem' (first_accel/matprod.cpp:24) [55]  (14.6 ns)

 <State 14>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_30', first_accel/matprod.cpp:24) on port 'gmem' (first_accel/matprod.cpp:24) [55]  (14.6 ns)

 <State 15>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_30', first_accel/matprod.cpp:24) on port 'gmem' (first_accel/matprod.cpp:24) [55]  (14.6 ns)

 <State 16>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_30', first_accel/matprod.cpp:24) on port 'gmem' (first_accel/matprod.cpp:24) [55]  (14.6 ns)

 <State 17>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_30', first_accel/matprod.cpp:24) on port 'gmem' (first_accel/matprod.cpp:24) [55]  (14.6 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 8.47ns
The critical path consists of the following:
	'mul' operation ('mul_ln26', first_accel/matprod.cpp:26) [66]  (8.47 ns)

 <State 20>: 11.9ns
The critical path consists of the following:
	'mul' operation ('mul_ln37', first_accel/matprod.cpp:37) [102]  (8.47 ns)
	'icmp' operation ('icmp_ln37', first_accel/matprod.cpp:37) [103]  (2.44 ns)
	blocking operation 0.978 ns on control path)

 <State 21>: 1.45ns
The critical path consists of the following:
	'mul' operation of DSP[92] ('mul_ln26_2', first_accel/matprod.cpp:26) [87]  (1.45 ns)

 <State 22>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[92] ('mul_ln26_2', first_accel/matprod.cpp:26) [87]  (0 ns)
	'add' operation of DSP[92] ('add_ln33', first_accel/matprod.cpp:33) [92]  (2.1 ns)

 <State 23>: 5.36ns
The critical path consists of the following:
	'add' operation of DSP[92] ('add_ln33', first_accel/matprod.cpp:33) [92]  (2.1 ns)
	'getelementptr' operation ('m3_buffer_addr', first_accel/matprod.cpp:33) [94]  (0 ns)
	'store' operation ('store_ln33', first_accel/matprod.cpp:33) of variable 'regc_load', first_accel/matprod.cpp:33 on array 'm3_buffer', first_accel/matprod.cpp:21 [95]  (3.26 ns)

 <State 24>: 14.6ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2') [108]  (0 ns)
	bus request operation ('empty_31', first_accel/matprod.cpp:37) on port 'gmem' (first_accel/matprod.cpp:37) [109]  (14.6 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 14.6ns
The critical path consists of the following:
	bus response operation ('empty_32', first_accel/matprod.cpp:38) on port 'gmem' (first_accel/matprod.cpp:38) [111]  (14.6 ns)

 <State 28>: 14.6ns
The critical path consists of the following:
	bus response operation ('empty_32', first_accel/matprod.cpp:38) on port 'gmem' (first_accel/matprod.cpp:38) [111]  (14.6 ns)

 <State 29>: 14.6ns
The critical path consists of the following:
	bus response operation ('empty_32', first_accel/matprod.cpp:38) on port 'gmem' (first_accel/matprod.cpp:38) [111]  (14.6 ns)

 <State 30>: 14.6ns
The critical path consists of the following:
	bus response operation ('empty_32', first_accel/matprod.cpp:38) on port 'gmem' (first_accel/matprod.cpp:38) [111]  (14.6 ns)

 <State 31>: 14.6ns
The critical path consists of the following:
	bus response operation ('empty_32', first_accel/matprod.cpp:38) on port 'gmem' (first_accel/matprod.cpp:38) [111]  (14.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
