<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230006050A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230006050</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17723535</doc-number><date>20220419</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0085593</doc-number><date>20210630</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>423</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>108</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>40</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>42376</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10814</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10876</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10823</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>401</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>4236</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>42364</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10855</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">GATE STRUCTURES AND SEMICONDUCTOR DEVICES INCLUDING THE SAME</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Samsung Electronics Co., Ltd.</orgname><address><city>Suwon-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>PARK</last-name><first-name>TAEJIN</first-name><address><city>Yongin-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>LEE</last-name><first-name>JANGEUN</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>KIM</last-name><first-name>HUIJUNG</first-name><address><city>Seongnam-si</city><country>KR</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A gate structure may include a first gate electrode extending in a first direction, a second gate electrode on a portion of the first gate electrode, a gate mask on the first and second gate electrodes, and a gate insulation pattern on a lower surface and a sidewall of the first gate electrode and sidewalls of the second gate electrode and the gate mask. The gate structure is in an upper portion of a substrate. A grain size of the second gate electrode is greater than a grain size of the first gate electrode.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="95.67mm" wi="158.75mm" file="US20230006050A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="163.91mm" wi="145.29mm" orientation="landscape" file="US20230006050A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="234.78mm" wi="137.33mm" file="US20230006050A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="164.85mm" wi="146.81mm" orientation="landscape" file="US20230006050A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="235.46mm" wi="132.84mm" file="US20230006050A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="164.42mm" wi="145.29mm" orientation="landscape" file="US20230006050A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="107.61mm" wi="132.67mm" file="US20230006050A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="164.00mm" wi="145.29mm" orientation="landscape" file="US20230006050A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="104.06mm" wi="140.46mm" file="US20230006050A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="164.25mm" wi="146.22mm" orientation="landscape" file="US20230006050A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="232.33mm" wi="140.63mm" file="US20230006050A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="164.34mm" wi="145.29mm" orientation="landscape" file="US20230006050A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="232.66mm" wi="149.27mm" file="US20230006050A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="165.10mm" wi="145.29mm" orientation="landscape" file="US20230006050A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="237.49mm" wi="139.02mm" file="US20230006050A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="165.35mm" wi="145.97mm" orientation="landscape" file="US20230006050A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="109.90mm" wi="139.95mm" file="US20230006050A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00017" num="00017"><img id="EMI-D00017" he="164.42mm" wi="145.20mm" orientation="landscape" file="US20230006050A1-20230105-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00018" num="00018"><img id="EMI-D00018" he="197.95mm" wi="140.55mm" orientation="landscape" file="US20230006050A1-20230105-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00019" num="00019"><img id="EMI-D00019" he="198.29mm" wi="140.63mm" orientation="landscape" file="US20230006050A1-20230105-D00019.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00020" num="00020"><img id="EMI-D00020" he="164.42mm" wi="145.46mm" orientation="landscape" file="US20230006050A1-20230105-D00020.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00021" num="00021"><img id="EMI-D00021" he="207.60mm" wi="140.63mm" orientation="landscape" file="US20230006050A1-20230105-D00021.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00022" num="00022"><img id="EMI-D00022" he="207.52mm" wi="140.80mm" orientation="landscape" file="US20230006050A1-20230105-D00022.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00023" num="00023"><img id="EMI-D00023" he="209.04mm" wi="140.80mm" orientation="landscape" file="US20230006050A1-20230105-D00023.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00024" num="00024"><img id="EMI-D00024" he="164.76mm" wi="145.37mm" orientation="landscape" file="US20230006050A1-20230105-D00024.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00025" num="00025"><img id="EMI-D00025" he="207.69mm" wi="140.63mm" orientation="landscape" file="US20230006050A1-20230105-D00025.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00026" num="00026"><img id="EMI-D00026" he="207.60mm" wi="140.63mm" orientation="landscape" file="US20230006050A1-20230105-D00026.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00027" num="00027"><img id="EMI-D00027" he="164.68mm" wi="147.49mm" orientation="landscape" file="US20230006050A1-20230105-D00027.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00028" num="00028"><img id="EMI-D00028" he="207.60mm" wi="140.63mm" orientation="landscape" file="US20230006050A1-20230105-D00028.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00029" num="00029"><img id="EMI-D00029" he="164.51mm" wi="145.29mm" orientation="landscape" file="US20230006050A1-20230105-D00029.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00030" num="00030"><img id="EMI-D00030" he="207.52mm" wi="140.55mm" orientation="landscape" file="US20230006050A1-20230105-D00030.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00031" num="00031"><img id="EMI-D00031" he="207.35mm" wi="140.55mm" orientation="landscape" file="US20230006050A1-20230105-D00031.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">This application claims priority under 35 U.S.C. &#xa7; 119 to Korean Patent Application No. 10-2021-0085593 filed on Jun. 30, 2021 in the Korean Intellectual Property Office, the disclosure of which is hereby incorporated by reference in its entirety.</p><heading id="h-0002" level="1">BACKGROUND</heading><p id="p-0003" num="0002">The present disclosure relates to the field of electronics and, more particularly, a gate structure and a semiconductor device including the same.</p><p id="p-0004" num="0003">In a DRAM device, a buried gate structure may be formed by forming a recess on a substrate, forming an insulation layer on an inner wall of the recess, and forming a gate electrode on the gate insulation layer to fill the recess. When the gate electrode is formed, layers (e.g., a pad layer, an active pattern, an isolation pattern, etc.) adjacent the gate electrode may be bent due to compressive or tensile stress.</p><heading id="h-0003" level="1">SUMMARY</heading><p id="p-0005" num="0004">Example embodiments provide a gate structure having improved characteristics.</p><p id="p-0006" num="0005">Example embodiments provide a semiconductor device including a gate structure having improved characteristics.</p><p id="p-0007" num="0006">According to example embodiments of the inventive concepts, there is a gate structure. The gate structure may include a first gate electrode extending in a first direction, a second gate electrode on a portion of the first gate electrode, a gate mask on the first and second gate electrodes, and a gate insulation pattern on a lower surface and a sidewall of the first gate electrode and sidewalls of the second gate electrode and the gate mask. The gate structure may be in an upper portion of a substrate. A grain size of the second gate electrode may be greater than a grain size of the first gate electrode. In some embodiments, the gate structure may be buried in the upper portion of the substrate.</p><p id="p-0008" num="0007">According to example embodiments of the inventive concepts, there is a gate structure. The gate structure may include a first gate electrode extending in a first direction, a first gate mask on a first region of the first gate electrode, a second gate mask on a second region of the first gate electrode, and a gate insulation pattern. The second gate mask may be formed on a second region of the first gate electrode, and may include a lower portion having a first width in a second direction crossing the first direction and an upper portion on and contacting the lower portion, which may have a second width in the second direction greater than the first width. The gate insulation pattern may be formed on a lower surface and a sidewall of the first gate electrode, a sidewall of the first gate mask, and a sidewall of a lower portion of the second gate mask, and may contact a portion of a lower surface of an upper portion of the second gate mask. The gate structure may be in an upper portion of a substrate. In some embodiments, the gate structure may be buried in the upper portion of the substrate.</p><p id="p-0009" num="0008">According to example embodiments of the inventive concepts, there is a semiconductor device. The semiconductor device may include an active pattern on a substrate, an isolation pattern on (e.g., covering) a sidewall of the active pattern, a gate structure in upper portions of the active pattern and the isolation pattern, a bit line structure contacting a central portion (e.g., a central portion in a longitudinal direction) of an upper surface of the active pattern, a contact plug structure contacting an edge portion (e.g., an edge portion in the longitudinal direction) of the upper surface of the active pattern, and a capacitor on the contact plug structure. The gate structure may extend in a first direction parallel to an upper surface of the substrate. The bit line structure may extend in a second direction parallel to the upper surface of the substrate and perpendicular to the first direction. The gate structure may include a first gate electrode extending in the first direction, a second gate electrode on a portion of the first gate electrode, a gate mask on the first and second gate electrodes, and a gate insulation pattern on a lower surface and a sidewall of the first gate electrode and sidewalls of the second gate electrode and the gate mask. A grain size of the second gate electrode may be greater than a grain size of the first gate electrode. In some embodiments, the gate structure may be buried in the upper portions of the active pattern and the isolation pattern.</p><p id="p-0010" num="0009">The gate structure in accordance with example embodiments may not be bent but may extend straightly in a direction, and thus may have uniform electrical characteristics.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIGS. <b>1</b> to <b>10</b></figref> are views illustrating a method of forming a gate structure in accordance with example embodiments.</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIGS. <b>11</b> and <b>12</b></figref> are views illustrating a gate structure in accordance with example embodiments.</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIGS. <b>13</b> to <b>15</b></figref> are views illustrating a method of forming a gate structure in accordance with example embodiments.</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a cross-sectional view illustrating a gate structure in accordance with example embodiments.</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIGS. <b>17</b> to <b>21</b></figref> are views illustrating a method of forming a gate structure in accordance with example embodiments.</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIGS. <b>22</b> to <b>36</b></figref> are views illustrating a method of manufacturing a semiconductor device in accordance with example embodiments.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0005" level="1">DETAILED DESCRIPTION</heading><p id="p-0017" num="0016">The above and other aspects and features of gate structures and methods of forming the same, and semiconductor devices including the gate structure and methods of manufacturing the same in accordance with example embodiments will become readily understood from detail descriptions that follow, with reference to the accompanying drawings. It will be understood that, although the terms &#x201c;first,&#x201d; &#x201c;second,&#x201d; and/or &#x201c;third&#x201d; may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another element, component, region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second or third element, component, region, layer or section without departing from the teachings of inventive concept. As used herein, an element or region that is &#x201c;covering&#x201d; or &#x201c;filling&#x201d; another element or region may completely or partially cover or fill the other element or region, and the term &#x201c;and/or&#x201d; includes any and all combinations of one or more of the associated listed items. Further, &#x201c;an element A extends in a direction X&#x201d; (or similar language) may mean that the element A extends longitudinally in the direction X.</p><p id="p-0018" num="0017">Hereinafter, in the specifications (but not necessarily in the claims), two directions substantially parallel to an upper surface of a substrate and substantially perpendicular to each other may be referred to as first and second directions D<b>1</b> and D<b>2</b>, respectively, and a direction substantially parallel to the upper surface of the substrate and having an acute angle with respect to the first and second directions D<b>1</b> and D<b>2</b> may be referred to as a third direction D<b>3</b>.</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIGS. <b>1</b> to <b>10</b></figref> are views illustrating a method of forming a gate structure in accordance with example embodiments. Particularly, <figref idref="DRAWINGS">FIGS. <b>1</b>, <b>4</b>, <b>7</b> and <b>9</b></figref> are plan views, and <figref idref="DRAWINGS">FIGS. <b>2</b>-<b>3</b>, <b>5</b>-<b>6</b>, <b>8</b> and <b>10</b></figref> are cross-sectional views taken along A-A&#x2032; lines of corresponding plan views, respectively.</p><p id="p-0020" num="0019">Referring to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b></figref>, an active pattern <b>105</b> may be formed on a substrate <b>100</b>, and an isolation pattern <b>110</b> may be formed to cover a sidewall of the active pattern <b>105</b>.</p><p id="p-0021" num="0020">The substrate <b>100</b> may include, for example, silicon, germanium, silicon-germanium, or a III-V group compound semiconductor, such as GaP, GaAs, or GaSb. In example embodiments, the substrate <b>100</b> may be a silicon-on-insulator (SOI) substrate or a germanium-on-insulator (GOI) substrate.</p><p id="p-0022" num="0021">The active pattern <b>105</b> may be formed by removing an upper portion of the substrate <b>100</b> to form a first recess, and a plurality of active patterns <b>105</b> may be formed to be spaced apart from each other in each of the first and second directions D<b>1</b> and D<b>2</b>. Each of the plurality of active patterns <b>105</b> may extend in the third direction D<b>3</b>.</p><p id="p-0023" num="0022">The isolation pattern <b>110</b> may include, for example, an oxide, e.g., silicon oxide.</p><p id="p-0024" num="0023">A pad layer <b>120</b> may be formed on the active pattern <b>105</b> and the isolation pattern <b>110</b>, an etching mask including, e.g., an amorphous carbon layer (ACL) or spin-on hard mask (SOH), may be formed on the pad layer <b>120</b>, and the pad layer <b>120</b>, the active pattern <b>105</b> and the isolation pattern <b>110</b> may be partially etched using the etching mask to form a second recess <b>130</b> extending in the first direction D<b>1</b>. In example embodiments, a plurality of second recesses <b>130</b> may be spaced apart from each other in the second direction D<b>2</b>.</p><p id="p-0025" num="0024">The etching mask may be removed by, e.g., an ashing process and/or a stripping process, and the pad layer <b>120</b> may be exposed.</p><p id="p-0026" num="0025">A gate insulation layer <b>140</b> may be conformally formed on an inner wall of the second recess <b>130</b> and an upper surface of the pad layer <b>120</b>. The gate insulation layer <b>140</b> may include, for example, an oxide, e.g., silicon oxide. In some embodiments, the gate insulation layer <b>140</b> may have a uniform thickness along the inner wall of the second recess <b>130</b> and the upper surface of the pad layer <b>120</b> as illustrated in <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0027" num="0026">A barrier layer may be further formed on the gate insulation layer <b>140</b>, and the barrier layer may include, for example, a metal nitride, e.g., titanium nitride, tantalum nitride, etc.</p><p id="p-0028" num="0027">Referring to <figref idref="DRAWINGS">FIG. <b>3</b></figref>, a support gate electrode layer <b>150</b> may be formed to partially fill the second recess <b>130</b>.</p><p id="p-0029" num="0028">In example embodiments, the support gate electrode layer <b>150</b> may be formed by a physical vapor deposition (PVD) process, and thus may have a relatively large grain size. For example, the support gate electrode layer <b>150</b> may include a metal, e.g., tungsten, molybdenum, etc., a metal nitride, e.g., titanium nitride, tantalum nitride, etc., a metal silicon, doped polysilicon etc.</p><p id="p-0030" num="0029">The support gate electrode layer <b>150</b> may fill an upper portion of each of the second recesses <b>130</b> and may also be formed on a portion of the gate insulation layer <b>140</b> on the pad layer <b>120</b>. Thus, a lower portion of each of the second recesses <b>130</b> may not be filled with the support gate electrode layer <b>150</b>.</p><p id="p-0031" num="0030">Referring to <figref idref="DRAWINGS">FIGS. <b>4</b> and <b>5</b></figref>, the support gate electrode layer <b>150</b> and the gate insulation layer <b>140</b> thereunder may be partially removed to form a third recess <b>160</b>.</p><p id="p-0032" num="0031">The third recess <b>160</b> may expose a portion of the support gate electrode layer <b>150</b> in the second recess <b>130</b> and may also expose a portion of the gate insulation layer <b>140</b> and the pad layer <b>120</b> adjacent to the portion of the support gate electrode layer <b>150</b>. In example embodiments, a plurality of third recesses <b>160</b> may be spaced apart from each other in the first direction D<b>1</b> on each of the second recesses <b>130</b> extending in the first direction D<b>1</b>. Thus, a plurality of third recesses <b>160</b> may be spaced apart from each other in each of the first and second directions D<b>1</b> and D<b>2</b>.</p><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIG. <b>4</b></figref> shows that the third recess <b>160</b> has a shape of a circuit in a plan view, however, the inventive concept may not be limited thereto, and the third recess <b>160</b> may have various shapes, e.g., a shape of an ellipse, polygon, polygon with rounded corners, etc.</p><p id="p-0034" num="0033">A portion of the support gate electrode layer <b>150</b> remaining in each of the second recesses <b>130</b> that is exposed by the third recess <b>160</b> may be removed, and thus the third recess <b>160</b> may be connected with the second recess <b>130</b>.</p><p id="p-0035" num="0034">Only the portion of the support gate electrode layer <b>150</b> on a portion of each of the second recesses <b>130</b> has been removed to form the third recess <b>160</b> and the portion of the support gate electrode layer <b>150</b> exposed by the third recess <b>160</b> has been removed, and thus a portion of the support gate electrode layer <b>150</b> in and on other portions of each of the second recesses <b>130</b> may still remain.</p><p id="p-0036" num="0035">Referring to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, a gate electrode layer <b>170</b> may be formed to fill the second and third recesses <b>130</b> and <b>160</b> and may also be formed on the support gate electrode layer <b>150</b>.</p><p id="p-0037" num="0036">In example embodiments, the gate electrode layer <b>170</b> may be formed by a chemical vapor deposition (CVD) process and/or an atomic layer deposition (ALD) process and thus may have a relatively small grain size. The gate electrode layer <b>170</b> may include, for example, a metal (e.g., tungsten or molybdenum), a metal nitride (e.g., titanium nitride or tantalum nitride), a metal silicide, and/or doped polysilicon. In some embodiments, the gate electrode layer <b>170</b> may include substantially the same material as the support gate electrode layer <b>150</b>, however, the grain size of the gate electrode layer <b>170</b> may be smaller than that of the support gate electrode layer <b>150</b>. In other embodiments, the gate electrode layer <b>170</b> may include a different material from that support gate electrode layer <b>150</b>.</p><p id="p-0038" num="0037">The gate electrode layer <b>170</b> may be formed by a CVD process and/or an ALD process that may have gap-filling characteristics greater than that of a PVD process, and thus may be formed not only in a portion of the second recess <b>130</b> directly connected to the third recess <b>160</b> in a vertical direction substantially perpendicular to an upper surface of the substrate <b>100</b> but also in a portion of the second recess <b>130</b> adjacent thereto in the first direction D<b>1</b>. Accordingly, the second recess <b>130</b> may be entirely filled with the support gate electrode layer <b>150</b> and the gate electrode layer <b>170</b>.</p><p id="p-0039" num="0038">Referring to <figref idref="DRAWINGS">FIGS. <b>7</b> and <b>8</b></figref>, the gate electrode layer <b>170</b>, the support gate electrode layer <b>150</b>, the gate insulation layer <b>140</b> and the pad layer <b>120</b> may be planarized until upper surfaces of the active pattern <b>105</b> and the isolation pattern <b>110</b> are exposed.</p><p id="p-0040" num="0039">In example embodiments, the planarization process may include a chemical mechanical polishing (CMP) process. During the planarization process, the pad layer <b>120</b> may be entirely removed, and the gate insulation layer <b>140</b> may be transformed into a gate insulation pattern <b>145</b> covering an inner wall of each of the second recesses <b>130</b>.</p><p id="p-0041" num="0040">For example, an etch back process may be performed to remove the support gate electrode layer <b>150</b> remaining in an upper portion of the second recess <b>130</b>. During the etch back process, a portion of the gate electrode layer <b>170</b> in the upper portion of the second recess <b>130</b> may also be removed, and thus the gate electrode layer <b>170</b> may remain in a lower portion of each of the second recesses <b>130</b> to form a gate electrode <b>175</b>.</p><p id="p-0042" num="0041">Referring to <figref idref="DRAWINGS">FIGS. <b>9</b> and <b>10</b></figref>, a gate mask <b>185</b> may be formed to fill the upper portion of the second recess <b>130</b>, which may complete the formation of the gate structure.</p><p id="p-0043" num="0042">In example embodiments, the gate structure may include a gate insulation pattern <b>145</b>, a gate electrode <b>175</b> and a gate mask <b>185</b>, and a plurality of gate structures each of which may extend in the first direction D<b>1</b> may be spaced apart from each other in the second direction D<b>2</b>. Hereinafter, the gate structure may be referred to as a first gate structure <b>191</b>.</p><p id="p-0044" num="0043">The gate mask <b>185</b> may be formed by forming a gate mask layer on the active pattern <b>105</b>, the isolation pattern <b>110</b> and the gate insulation pattern <b>145</b> to fill the upper portion of the second recess <b>130</b> and planarizing the gate mask layer until upper surfaces of the active pattern <b>105</b>, the isolation pattern <b>110</b> and the gate insulation pattern <b>145</b> are exposed.</p><p id="p-0045" num="0044">The gate mask <b>185</b> may include, for example, a nitride, e.g., silicon nitride.</p><p id="p-0046" num="0045">As illustrated above, after forming the support gate electrode layer <b>150</b> on the pad layer <b>120</b> to fill an upper portion of each of the second recesses <b>130</b>, the gate electrode layer <b>170</b> may be formed to fill a lower portion of each of the second recesses <b>130</b>. If the gate electrode layer <b>170</b> is formed in each of the second recesses <b>130</b> by a CVD process and/or an ALD process, due to compressive or tensile stress applied when the gate electrode layer <b>170</b> is deposited or due to Van der Waals force between portions of the gate electrode layer <b>170</b> in neighboring second recesses <b>130</b>, respectively, the pad layer <b>120</b>, the isolation pattern <b>110</b> and the active pattern <b>105</b> adjacent to the gate electrode layer <b>170</b> may be bent.</p><p id="p-0047" num="0046">However, in example embodiments, the support gate electrode layer <b>150</b> may be formed by, e.g., a PVD process to fill an upper portion of each of the second recesses <b>130</b> so that the neighboring structures may be supported not to be bent, and the gate electrode layer <b>170</b> may be formed by a CVD process and/or an ALD process. Thus, the gate electrode <b>175</b> that may be formed in each of the second recesses <b>130</b> may not be bent and may have a bar shape straightly extending in the first direction D<b>1</b>.</p><p id="p-0048" num="0047"><figref idref="DRAWINGS">FIGS. <b>11</b> and <b>12</b></figref> are views illustrating a gate structure in accordance with example embodiments. <figref idref="DRAWINGS">FIG. <b>11</b></figref> is a cross-sectional view of the gate structure taken along a horizontal direction at a height of a support gate electrode <b>155</b> shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>.</p><p id="p-0049" num="0048">The gate structure may be substantially the same as or similar to that of <figref idref="DRAWINGS">FIGS. <b>9</b> and <b>10</b></figref>, except for further including the support gate electrode <b>155</b>.</p><p id="p-0050" num="0049">Referring to <figref idref="DRAWINGS">FIGS. <b>11</b> and <b>12</b></figref>, the gate structure may further include the support gate electrode <b>155</b> between the gate electrode <b>175</b> and the gate mask <b>185</b> at a given area.</p><p id="p-0051" num="0050">When the etch back process illustrated with reference to <figref idref="DRAWINGS">FIGS. <b>7</b> and <b>8</b></figref> is performed, the support gate electrode layer <b>150</b> remaining in an upper portion of the second recess <b>130</b> is not entirely removed but partially remain, which may form the support gate electrode <b>155</b>. Thus, the first gate structure <b>191</b> including the gate insulation pattern <b>145</b>, the gate electrode <b>175</b> and the gate mask <b>185</b> sequentially stacked may be formed at an area where the third recess <b>160</b> is formed, while a second gate structure <b>193</b> including the gate insulation pattern <b>145</b>, the gate electrode <b>175</b>, the support gate electrode <b>155</b> and the gate mask <b>185</b> sequentially stacked may be formed at an area where the third recess <b>160</b> is not formed. The gate electrode <b>175</b> and the support gate electrode <b>155</b> may be referred to as first and second gate electrodes <b>175</b> and <b>155</b>, respectively.</p><p id="p-0052" num="0051">In example embodiments, a plurality of first gate structures <b>191</b> may be spaced apart from each other in the first direction D<b>1</b> in each of the second recesses <b>130</b>, and the second gate structure <b>193</b> extending in the first direction D<b>1</b> to a given length may be formed between neighboring ones of the plurality of first gate structures <b>191</b>.</p><p id="p-0053" num="0052">The gate structure may have the following structural characteristics.</p><p id="p-0054" num="0053">In example embodiments, the second gate electrode <b>155</b> having a grain size greater than that of the first gate electrode <b>175</b> extending in the first direction D<b>1</b> may be formed on a portion of the first gate electrode <b>175</b>, and a plurality of second gate electrodes <b>155</b> may be spaced apart from each other in the first direction D<b>1</b> on the first gate electrode <b>175</b>.</p><p id="p-0055" num="0054">In example embodiments, a length in the first direction D<b>1</b> of an upper surface of each of the second gate electrodes <b>155</b> may be greater than that of an upper surface of a portion of the first gate electrode <b>175</b> that is between the second gate electrodes <b>155</b> not to be covered by the second gate electrodes <b>155</b>.</p><p id="p-0056" num="0055">In example embodiments, an upper surface of the first gate electrode <b>175</b> may be substantially coplanar with an upper surface of the second gate electrode <b>155</b>. The second gate electrodes <b>155</b> may be on first portions of the first gate electrode <b>175</b>, respectively, and contact the gate mask <b>185</b>. The first gate electrode <b>175</b> may further include second portions contacting the gate mask <b>185</b>. Each second portion of the first gate electrode <b>175</b> may be between two second gate electrodes <b>155</b> that are spaced part from each other in the first direction D<b>1</b>. The upper surface of each second portion of the first gate electrode <b>175</b> has a first length in the first direction D<b>1</b>, the upper surface of each second gate electrode <b>155</b> has a second length in the first direction D<b>1</b>, and the second length may be longer than the first length. An upper surface of the second portion of the first gate electrode <b>175</b> and the upper surface of the second gate electrode <b>155</b> may be coplanar with each other.</p><p id="p-0057" num="0056"><figref idref="DRAWINGS">FIGS. <b>13</b> to <b>15</b></figref> are views illustrating a method of forming a gate structure in accordance with example embodiments. <figref idref="DRAWINGS">FIG. <b>14</b></figref> is a plan view, and <figref idref="DRAWINGS">FIG. <b>15</b></figref> is a cross-sectional view taken along the line A-A&#x2032; in <figref idref="DRAWINGS">FIG. <b>14</b></figref>. <figref idref="DRAWINGS">FIG. <b>13</b></figref> a cross-sectional view corresponding to <figref idref="DRAWINGS">FIG. <b>15</b></figref> before forming gate structures. This method of forming the gate structure may include processes substantially the same as or similar to those illustrated with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>10</b></figref>, and thus repeated explanations may be omitted herein.</p><p id="p-0058" num="0057">Referring to <figref idref="DRAWINGS">FIG. <b>13</b></figref>, processes substantially the same as or similar to those illustrated with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>5</b></figref> may be performed to form the third recess <b>160</b>.</p><p id="p-0059" num="0058">However, the third recess <b>160</b> may be formed by partially removing not only the support gate electrode layer <b>150</b>, the gate insulation layer <b>140</b> and the pad layer <b>120</b> but also upper portions of the active pattern <b>105</b> and the isolation pattern <b>110</b>.</p><p id="p-0060" num="0059">Referring to <figref idref="DRAWINGS">FIGS. <b>14</b> and <b>15</b></figref>, processes substantially the same as or similar to those illustrated with reference to <figref idref="DRAWINGS">FIGS. <b>6</b> to <b>10</b></figref> may be performed to complete the formation of the gate structure.</p><p id="p-0061" num="0060">Thus, the gate mask <b>185</b> may have a lower portion <b>185</b><i>a </i>having a relatively small width and an upper portion <b>185</b><i>b </i>having a relatively large width at an area where the third recess <b>160</b> is formed, and a portion of the gate structure including the gate insulation pattern <b>145</b>, the gate electrode <b>175</b>, the lower and upper portions <b>185</b><i>a </i>and <b>185</b><i>b </i>of the gate mask <b>185</b> sequentially stacked may be referred to as a third gate structure <b>197</b>, which may be differentiated from the first gate structure <b>191</b>. A portion of the gate mask <b>185</b> included in the first gate structure <b>191</b> may be referred to as a first gate mask, and a portion of the gate mask <b>185</b> included in the third gate structure <b>197</b> may be referred to as a second gate mask.</p><p id="p-0062" num="0061">In example embodiments, the upper portion <b>185</b><i>b </i>of the second gate mask may contact an upper surface of the lower portion <b>185</b><i>a </i>of the second gate mask and an uppermost surface of the gate insulation pattern <b>145</b>, and may have a shape of a circle, ellipse, polygon, polygon with rounded corners, etc., in a plan view.</p><p id="p-0063" num="0062">The gate structure may have following structural characteristics.</p><p id="p-0064" num="0063">In example embodiments, the first gate mask may be formed on a first region of the first gate electrode <b>175</b> extending in the first direction D<b>1</b>, and the second gate mask including the lower portion <b>185</b><i>a </i>having a first width in the second direction D<b>2</b> and the upper portion <b>185</b><i>b </i>contacting the lower portion <b>185</b><i>b </i>and having a second width in the second direction D<b>2</b> greater than the first width on a second region of the first gate electrode <b>175</b>.</p><p id="p-0065" num="0064">In example embodiments, the gate insulation pattern <b>145</b> may cover a lower surface and a sidewall of the first gate electrode <b>191</b>, a sidewall of the first gate mask, and a sidewall of the lower portion <b>185</b><i>a </i>of the second gate mask, and may contact a portion of a lower surface of the upper portion <b>185</b><i>b </i>of the second gate mask.</p><p id="p-0066" num="0065">In example embodiments, a plurality of second gate masks may be spaced apart from each other in the first direction D<b>1</b> on the first gate electrode <b>175</b>.</p><p id="p-0067" num="0066">In example embodiments, a length in the first direction D<b>1</b> of an upper surface of each of the plurality of second gate masks may be less than a length in the first direction D<b>1</b> of an upper surface of the first gate mask.</p><p id="p-0068" num="0067">In example embodiments, an upper surface of the first gate mask may be substantially coplanar with an upper surface of the upper portion <b>185</b><i>b </i>of the second gate mask.</p><p id="p-0069" num="0068"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a cross-sectional view illustrating a gate structure in accordance with example embodiments. This gate structure may be substantially the same as or similar to that of <figref idref="DRAWINGS">FIGS. <b>14</b> and <b>15</b></figref>, except for further including the support gate electrode <b>155</b>.</p><p id="p-0070" num="0069">Referring to <figref idref="DRAWINGS">FIG. <b>16</b></figref>, the gate structure may further include the support gate electrode <b>155</b> between the gate electrode <b>175</b> and the gate mask <b>185</b> at a given area.</p><p id="p-0071" num="0070">As the gate structure shown in <figref idref="DRAWINGS">FIGS. <b>11</b> and <b>12</b></figref>, instead of the first gate structure <b>191</b>, the second gate structure <b>193</b> including the gate insulation pattern <b>145</b>, the gate electrode <b>175</b>, the support gate electrode <b>155</b> and the gate mask <b>185</b> sequentially stacked may be formed at the area where the third recess <b>160</b> is not formed.</p><p id="p-0072" num="0071">In example embodiments, a plurality of third gate structures <b>197</b> may be spaced apart from each other in the first direction D<b>1</b> in each of the second recesses <b>130</b>, and the second gate structure <b>193</b> extending in the first direction D<b>1</b> to a given length may be formed between neighboring ones of the plurality of third gate structures <b>197</b>.</p><p id="p-0073" num="0072"><figref idref="DRAWINGS">FIGS. <b>17</b> to <b>21</b></figref> are views illustrating a method of forming a gate structure in accordance with example embodiments. <figref idref="DRAWINGS">FIGS. <b>17</b> and <b>20</b></figref> are the plan views, <figref idref="DRAWINGS">FIG. <b>18</b></figref> is a cross-sectional view taken along a line A-A&#x2032; of a corresponding plan view, and <figref idref="DRAWINGS">FIGS. <b>19</b> and <b>21</b></figref> are cross-sectional views taken along lines B-B&#x2032; of corresponding plan views, respectively. This method of forming the gate structure may processes substantially the same as or similar to those illustrated with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>10</b></figref>, and repeated explanations are omitted herein.</p><p id="p-0074" num="0073">Referring to <figref idref="DRAWINGS">FIGS. <b>17</b> to <b>19</b></figref>, processes substantially the same as or similar to those illustrated with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>5</b></figref> may be performed so that upper portions of the support gate electrode layer <b>150</b>, the gate insulation layer <b>140</b> and the pad layer <b>120</b> may be partially removed to form a fourth recess <b>165</b>.</p><p id="p-0075" num="0074">The fourth recess <b>165</b> may expose a portion of the support gate electrode layer <b>150</b> in the second recess <b>130</b>. In example embodiments, the fourth recess <b>165</b> may extend in the second direction D<b>2</b>, and a plurality of fourth recesses <b>165</b> may be spaced apart from each other in the first direction D<b>1</b>.</p><p id="p-0076" num="0075">In an example embodiment, the fourth recess <b>165</b> may have a width in the first direction D<b>1</b> that may not be constant but varies along the second direction D<b>2</b>. For example, a width of a portion of the fourth recess <b>165</b> at an area where the support gate electrode layer <b>150</b> is formed may be greater than a width of a portion of the fourth recess <b>165</b> at an area where the pad layer <b>120</b> is formed. In an example embodiment, a depth of the portion of the fourth recess <b>165</b> at the area where the support gate electrode layer <b>150</b> is formed may be greater than a depth of the portion of the fourth recess <b>165</b> at the area where the pad layer <b>120</b> is formed.</p><p id="p-0077" num="0076">A portion of the support gate electrode layer <b>150</b> remaining in each of the second recesses <b>130</b> exposed by the fourth recess <b>165</b> may be removed so that the fourth recess <b>165</b> may be connected with the second recess <b>130</b>.</p><p id="p-0078" num="0077">However, a portion of the support gate electrode layer <b>150</b> not overlapping the fourth recess <b>165</b> in the vertical direction may remain. As used herein, &#x201c;an element A overlapping an element B in a direction X&#x201d; (or similar language) means that there is at least one line that extends in the direction X and intersects both the elements A and B.</p><p id="p-0079" num="0078">Processes substantially the same as or similar to those illustrated with reference to <figref idref="DRAWINGS">FIGS. <b>6</b> to <b>10</b></figref> may be performed to complete the formation of the gate structure, which may have the same shape as the gate structure shown in <figref idref="DRAWINGS">FIGS. <b>9</b> and <b>10</b></figref>.</p><p id="p-0080" num="0079"><figref idref="DRAWINGS">FIGS. <b>20</b> and <b>21</b></figref> are a horizontal cross-sectional view and a vertical cross-sectional view, respectively, illustrating a gate structure in accordance with example embodiments. <figref idref="DRAWINGS">FIG. <b>20</b></figref> is a horizontal cross-section view taken along the horizontal direction at a height of the support gate electrode <b>155</b>.</p><p id="p-0081" num="0080">This gate structure may be substantially the same as or similar to that of <figref idref="DRAWINGS">FIGS. <b>9</b> and <b>10</b></figref>, except for further including the support gate electrode <b>155</b>.</p><p id="p-0082" num="0081">Referring to <figref idref="DRAWINGS">FIGS. <b>20</b> and <b>21</b></figref>, the gate structure may further include the support gate electrode <b>155</b> between the gate electrode <b>175</b> and the gate mask <b>185</b> at a given area.</p><p id="p-0083" num="0082">Particularly, processes substantially the same as or similar to those illustrated with reference to <figref idref="DRAWINGS">FIGS. <b>17</b> to <b>19</b></figref> may be performed to form the fourth recess <b>165</b> extending in the first direction D<b>1</b>, processes substantially the same as or similar to those illustrated with reference to <figref idref="DRAWINGS">FIG. <b>6</b></figref> may be performed to form the gate electrode layer <b>170</b>, and processes substantially the same as or similar to those illustrated with reference to <figref idref="DRAWINGS">FIGS. <b>7</b> and <b>8</b></figref> may be performed. When the etch back process is performed, the portion of the support gate electrode <b>150</b> in the upper portion of the second recess <b>130</b> may not be entirely removed but partially remain, which may form the support gate electrode <b>155</b>.</p><p id="p-0084" num="0083">Thus, the first gate structure <b>191</b> including the gate insulation pattern <b>145</b>, the gate electrode <b>175</b> and the gate mask <b>185</b> sequentially stacked may be formed at an area where the fourth recess <b>165</b> is formed, while the second gate structure <b>193</b> including the gate insulation pattern <b>145</b>, the gate electrode <b>175</b>, the support gate electrode <b>155</b> and the gate mask <b>185</b> sequentially stacked may be formed at an area where the fourth recess <b>165</b> is not formed.</p><p id="p-0085" num="0084">In example embodiments, the first and third gate structures <b>191</b> and <b>193</b> may be alternately and repeatedly formed in the first direction D<b>1</b> in each of the second recesses <b>130</b>.</p><p id="p-0086" num="0085"><figref idref="DRAWINGS">FIGS. <b>22</b> to <b>36</b></figref> are views illustrating a method of manufacturing a semiconductor device in accordance with example embodiments. Particularly, <figref idref="DRAWINGS">FIGS. <b>22</b>, <b>25</b>, <b>29</b>, <b>32</b> and <b>34</b></figref> are the plan views, and each of <figref idref="DRAWINGS">FIGS. <b>23</b>-<b>24</b>, <b>26</b>-<b>28</b>, <b>30</b>-<b>31</b>, <b>33</b> and <b>35</b>-<b>36</b></figref> includes cross-sectional views taken along lines C-C&#x2032; and D-D&#x2032; of a corresponding plan view.</p><p id="p-0087" num="0086">This method of manufacturing the semiconductor device is the application of the method of forming the gate structure illustrated with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>10</b></figref> to a method of DRAM device. Thus, repeated explanations on the formation of the gate structure may be omitted herein.</p><p id="p-0088" num="0087">However, the method of forming the gate structure illustrated with reference to <figref idref="DRAWINGS">FIGS. <b>11</b> to <b>21</b></figref> and the gate structure formed by the above method may also be applied to the method of manufacturing the DRAM device and the DRAM device manufactured by the method.</p><p id="p-0089" num="0088">Referring to <figref idref="DRAWINGS">FIGS. <b>22</b> and <b>23</b></figref>, processes substantially the same as or similar to those illustrated with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>10</b></figref> may be performed to form the first gate structure <b>191</b>.</p><p id="p-0090" num="0089">An insulation layer structure <b>230</b> may be formed on the active pattern <b>105</b>, the isolation pattern <b>110</b> and the first gate structure <b>191</b>. The insulation layer structure <b>230</b> may include first, second and third insulation layers <b>200</b>, <b>210</b> and <b>220</b> sequentially stacked. For example, the first and third insulation layers <b>200</b> and <b>220</b> may include an oxide, e.g., silicon oxide, and the second insulation layer <b>210</b> may include a nitride, e.g., silicon nitride.</p><p id="p-0091" num="0090">The insulation layer structure <b>230</b> may be patterned, and the active pattern <b>105</b>, the isolation pattern <b>110</b> and the gate mask <b>185</b> included in the first gate structure <b>191</b> may be partially etched using the patterned insulation layer structure <b>230</b> as an etching mask to form a first opening <b>240</b>. In example embodiments, the insulation layer structure <b>230</b> remaining after the etching process may have a shape of a circle or ellipse in a plan view, and a plurality of insulation layer structures <b>230</b> may be spaced apart from each other in the first and second directions D<b>1</b> and D<b>2</b>. Each of the insulation layer structures <b>230</b> may overlap ends in the third direction D<b>3</b> of neighboring ones of the active patterns <b>105</b> in a vertical direction substantially perpendicular to an upper surface of the substrate <b>100</b>.</p><p id="p-0092" num="0091">Referring to <figref idref="DRAWINGS">FIG. <b>24</b></figref>, a first conductive layer <b>250</b>, a first barrier layer <b>260</b>, a second conductive layer <b>270</b> and a first mask layer <b>280</b> may be sequentially stacked on the insulation layer structure <b>230</b>, the active pattern <b>105</b> exposed by the first opening <b>240</b>, the isolation pattern <b>110</b> and the first gate structure <b>191</b>, which may form a conductive layer structure. The first conductive layer <b>250</b> may fill the first opening <b>240</b>.</p><p id="p-0093" num="0092">For example, the first conductive layer <b>250</b> may include, e.g., doped polysilicon, the first barrier layer <b>260</b> may include a metal silicon nitride, e.g., titanium silicon nitride, the second conductive layer <b>270</b> may include a metal, e.g., tungsten, and the first mask layer <b>280</b> may include a nitride, e.g., silicon nitride.</p><p id="p-0094" num="0093">Referring to <figref idref="DRAWINGS">FIGS. <b>25</b> and <b>26</b></figref>, a first etch stop layer and a first capping layer may be sequentially stacked on the conductive layer structure, the first capping layer may be etched to form a first capping pattern <b>385</b>, and the first etch stop layer, the first mask layer <b>280</b>, the second conductive layer <b>270</b>, the first barrier layer <b>260</b> and the first conductive layer <b>250</b> may be sequentially etched using the first capping pattern <b>385</b> as an etching mask.</p><p id="p-0095" num="0094">In example embodiments, the first capping pattern <b>385</b> may extend in the second direction D<b>2</b>, and a plurality of first capping patterns <b>385</b> may be spaced apart from each other in the first direction D<b>1</b>.</p><p id="p-0096" num="0095">By the etching process, a first conductive pattern <b>255</b>, a first barrier pattern <b>265</b>, a second conductive pattern <b>275</b>, a first mask <b>285</b>, a first etch stop pattern <b>365</b> and the first capping pattern <b>385</b> may be sequentially stacked on the first opening <b>240</b>, and a third insulation pattern <b>225</b>, the first conductive pattern <b>255</b>, the first barrier pattern <b>265</b>, the second conductive pattern <b>275</b>, the first mask <b>285</b>, the first etch stop pattern <b>365</b> and the first capping pattern <b>385</b> may be sequentially stacked on the second insulation layer <b>210</b> of the insulation layer structure <b>230</b> at an outside of the first opening <b>240</b>.</p><p id="p-0097" num="0096">Hereinafter, the first conductive pattern <b>255</b>, the first barrier pattern <b>265</b>, the second conductive pattern <b>275</b>, the first mask <b>285</b>, the first etch stop pattern <b>365</b> and the first capping pattern <b>385</b> sequentially stacked may be referred to as a bit line structure <b>395</b>. In example embodiments, the bit line structure <b>395</b> may extend in the second direction D<b>2</b> on the substrate <b>100</b>, and a plurality of bit line structures <b>395</b> may be spaced apart from each other in the first direction D<b>1</b>.</p><p id="p-0098" num="0097">Referring to <figref idref="DRAWINGS">FIG. <b>27</b></figref>, a first spacer layer may be formed on the substrate <b>100</b> having the bit line structure <b>395</b> thereon, and fourth and fifth insulation layers may be sequentially formed on the first spacer layer.</p><p id="p-0099" num="0098">The first spacer layer may also cover a sidewall of the third insulation pattern <b>225</b> under a portion of the bit line structure <b>395</b> on the second insulation layer <b>210</b>, and the fifth insulation layer may fill a remaining portion of the first opening <b>240</b>.</p><p id="p-0100" num="0099">For example, the first spacer layer may include a nitride, e.g., silicon nitride, the fourth insulation layer may include an oxide, e.g., silicon oxide, and the fifth insulation layer may include a nitride, e.g., silicon nitride.</p><p id="p-0101" num="0100">The fourth and fifth insulation layers may be etched by an etching process. In example embodiments, the etching process may be performed by a wet etching process using phosphoric acid, SCl and hydrofluoric acid as an etching solution, and other portions of the fourth and fifth insulation layers except for portions of the fourth and fifth insulation layers in the first opening <b>240</b> may be removed. Thus, most portion of a surface of the first spacer layer, that is, other portions of the first spacer layer except for the portion thereof in the first opening <b>240</b> may be exposed, and the portions of the fourth and fifth insulation layers remaining in the first opening <b>240</b> may form fourth and fifth insulation patterns <b>410</b> and <b>420</b>, respectively.</p><p id="p-0102" num="0101">A second spacer layer may be formed on the exposed surface of the first pacer layer and the fourth and fifth insulation patterns <b>410</b> and <b>420</b> in the first opening <b>240</b>, and may be anisotropically etched to form a second spacer <b>430</b> on the surface of the first spacer layer and the fourth and fifth insulation patterns <b>410</b> and <b>420</b> to cover a sidewall of the bit line structure <b>395</b>. For example, the second spacer layer may include an oxide, e.g., silicon oxide.</p><p id="p-0103" num="0102">A dry etching process may be performed using the first capping pattern <b>385</b> and the second spacer <b>430</b> as an etching mask to form a second opening <b>440</b> exposing an upper surface of the active pattern <b>105</b>, and upper surfaces of the isolation pattern <b>110</b> and the gate mask <b>185</b> may also be exposed by the second opening <b>440</b>.</p><p id="p-0104" num="0103">By the dry etching process, a portion of the first spacer layer on the upper surfaces of the first capping pattern <b>385</b> and the second insulation layer <b>210</b> may be removed, and thus a first spacer <b>400</b> may be formed to cover the sidewall of the bit line structure <b>395</b>. Additionally, during the dry etching process, the first and second insulation layers <b>200</b> and <b>210</b> may be partially removed, and first and second insulation patterns <b>205</b> and <b>215</b> may remain under the bit line structure <b>395</b>. The first to third insulation patterns <b>205</b>, <b>215</b> and <b>225</b> sequentially stacked under the bit line structure <b>395</b> may form an insulation pattern structure.</p><p id="p-0105" num="0104">Referring to <figref idref="DRAWINGS">FIG. <b>28</b></figref>, a third spacer layer may be formed on the upper surface of the first capping pattern <b>385</b>, an outer sidewall of the second spacer <b>430</b>, portions of the upper surfaces of the fourth and fifth insulation patterns <b>410</b> and <b>420</b>, and upper surfaces of the active pattern <b>105</b>, the isolation pattern <b>110</b> and the gate mask <b>185</b> exposed by the second opening <b>440</b>, and may be anisotropically etched to form a third spacer <b>450</b> covering the sidewall of the bit line structure <b>395</b>. For example, the third spacer layer may include a nitride, e.g., silicon nitride.</p><p id="p-0106" num="0105">The first to third spacers <b>400</b>, <b>430</b> and <b>450</b> sequentially stacked on the sidewall of the bit line structure <b>395</b> in a horizontal direction substantially parallel to the upper surface of the substrate <b>100</b> may be referred to as a preliminary spacer structure <b>460</b>.</p><p id="p-0107" num="0106">A second capping pattern <b>480</b> may be formed on the substrate <b>100</b> to fill the second opening <b>440</b> and may be planarized until the upper surface of the first capping pattern <b>385</b> is exposed. In example embodiments, the second capping pattern <b>480</b> may extend in the second direction D<b>2</b>, and a plurality of second capping patterns <b>480</b> may be spaced apart from each other in the first direction D<b>1</b>. For example, the second capping pattern <b>480</b> may include a nitride, e.g., silicon nitride.</p><p id="p-0108" num="0107">Referring to <figref idref="DRAWINGS">FIGS. <b>29</b> and <b>30</b></figref>, a second mask (not shown) having a plurality of third openings spaced apart from each other in the second direction D<b>2</b>, each of which may extend in the first direction D<b>1</b>, may be formed on the first and second capping patterns <b>385</b> and <b>480</b>, and the second capping pattern <b>480</b> may be etched using the second mask as an etching mask.</p><p id="p-0109" num="0108">In example embodiments, each of the third openings may overlap the first gate structure <b>191</b> in the vertical direction. By the etching process, a fourth opening exposing an upper surface of the gate mask <b>185</b> of the first gate structure <b>191</b> may be formed between the bit line structures <b>395</b>.</p><p id="p-0110" num="0109">After removing the second mask, a lower contact plug layer may be formed to fill the fourth opening, and may be planarized until the upper surfaces of the first and second capping patterns <b>385</b> and <b>480</b> are exposed. Thus, the lower contact plug layer may be divided into a plurality of lower contact plugs <b>475</b> spaced apart from each other in the second direction D<b>2</b>, each of which may extend in the first direction D<b>1</b> between the bit line structures <b>395</b>. Additionally, the second capping pattern <b>480</b> extending in the second direction D<b>2</b> between the bit line structures <b>395</b> may be divided into a plurality of parts spaced apart from each other in the second direction D<b>2</b> by the lower contact plugs <b>475</b>.</p><p id="p-0111" num="0110">The lower contact plug layer <b>470</b> may include, e.g., doped polysilicon.</p><p id="p-0112" num="0111">Referring to <figref idref="DRAWINGS">FIG. <b>31</b></figref>, an upper portion of the lower contact plug layer <b>475</b> may be removed to expose an upper portion of the preliminary spacer structure <b>460</b> on the sidewall of the bit line structure <b>395</b>, and upper portions of the second and third spacers <b>430</b> and <b>450</b> of the exposed preliminary spacer structure <b>460</b> may be removed.</p><p id="p-0113" num="0112">An upper portion of the lower contact plug <b>475</b> may be further removed. Thus, an upper surface of the lower contact plug <b>475</b> may be lower than uppermost surfaces of the second and third spacers <b>430</b> and <b>450</b>.</p><p id="p-0114" num="0113">A fourth spacer layer may be formed on the bit line structure <b>395</b>, the preliminary spacer structure <b>460</b>, the second capping pattern <b>480</b> and the lower contact plug <b>475</b>, and may be anisotropically etched to form a fourth spacer <b>490</b> covering an upper portion of the preliminary spacer structure <b>460</b> on each of opposite sidewalls in the first direction D<b>1</b> of the bit line structure <b>395</b>, and thus an upper surface of the lower contact plug <b>475</b> may be exposed.</p><p id="p-0115" num="0114">A metal silicide pattern <b>500</b> may be formed on the exposed upper surface of the lower contact plug <b>475</b>. In example embodiments, the metal silicide pattern <b>500</b> may be formed by forming a first metal layer on the first and second capping patterns <b>385</b> and <b>480</b>, the fourth spacer <b>490</b> and the lower contact plug <b>475</b>, performing a heat treatment on the first metal layer, and removing an unreacted portion of the first metal layer. The metal silicide pattern <b>500</b> may include, e.g., cobalt silicide, nickel silicide, titanium silicide, etc.</p><p id="p-0116" num="0115">Referring to <figref idref="DRAWINGS">FIGS. <b>32</b> and <b>33</b></figref>, a second barrier layer <b>530</b> may be formed on the first and second capping patterns <b>385</b> and <b>480</b>, the fourth spacer <b>490</b>, the metal silicide pattern <b>500</b> and the lower contact plug <b>475</b> on the substrate <b>100</b>, and a second metal layer <b>540</b> may be formed on the second barrier layer <b>530</b> to fill a space between the bit line structures <b>395</b>.</p><p id="p-0117" num="0116">A planarization process may be performed on an upper portion of the second metal layer <b>540</b>. The planarization process may include a CMP process and/or an etch back process.</p><p id="p-0118" num="0117">Referring to <figref idref="DRAWINGS">FIGS. <b>34</b> and <b>35</b></figref>, the second metal layer <b>540</b> and the second barrier layer <b>530</b> may be patterned to form an upper contact plug <b>549</b>, and a fifth opening <b>547</b> may be formed between the upper contact plugs <b>549</b>.</p><p id="p-0119" num="0118">The fifth opening <b>547</b> may be formed by partially removing not only the second metal layer <b>540</b> and the second barrier layer <b>530</b>, but also the first and second capping patterns <b>385</b> and <b>480</b>, the fourth spacer <b>490</b>, the first etch stop pattern <b>365</b> and the first mask <b>285</b>, and thus an upper surface of the second spacer <b>430</b> may be exposed.</p><p id="p-0120" num="0119">As the fifth opening <b>547</b> is formed, the second metal layer <b>540</b> and the second barrier layer <b>530</b> may be transformed into a second metal pattern <b>545</b> and a second barrier pattern <b>535</b>, respectively, covering a lower surface and a sidewall of the second metal pattern <b>545</b>, which may form an upper contact plug <b>549</b>. In example embodiments, a plurality of upper contact plugs <b>549</b> may be spaced apart from each other in the first and second directions D<b>1</b> and D<b>2</b>, and may be arranged in a honeycomb pattern in a plan view. Each of the upper contact plugs <b>549</b> may have a shape of a circle, ellipse, or polygon.</p><p id="p-0121" num="0120">The lower contact plug <b>475</b>, the metal silicide pattern <b>500</b> and the upper contact plug <b>549</b> sequentially stacked on the substrate <b>100</b> may form a contact plug structure.</p><p id="p-0122" num="0121">Referring to <figref idref="DRAWINGS">FIG. <b>36</b></figref>, the exposed second spacer <b>430</b> may be removed to form an air gap <b>435</b> connected with the fifth opening <b>547</b>. The second spacer <b>430</b> may be removed by, e.g., a wet etching process.</p><p id="p-0123" num="0122">In example embodiments, in the second spacer <b>430</b> on the sidewall of the bit line structure <b>395</b> extending in the second direction D<b>2</b>, not only a portion of the second spacer <b>430</b> directly exposed by the fifth opening <b>547</b> but also a portion thereof parallel to the above portion may be removed. That is, not only a portion of the second spacer <b>430</b> exposed by the fifth opening <b>547</b> not to be covered by the upper contact plug <b>549</b> but also a portion of the second spacer <b>430</b> covered by the upper contact plug <b>549</b> may be removed.</p><p id="p-0124" num="0123">An insulating interlayer may be formed to fill the fifth opening <b>547</b>.</p><p id="p-0125" num="0124">In example embodiments, the insulating interlayer may include sixth and seventh insulation layers <b>610</b> and <b>620</b>. The sixth insulation layer <b>610</b> may include an insulating material having a low gap-filling characteristic, and thus a gap <b>435</b> under the fifth opening <b>547</b> may not be filled. The gap <b>435</b> may be referred to as an air spacer <b>435</b>, and the first and third spacers <b>400</b> and <b>450</b> and the spacer <b>435</b> may form a spacer structure <b>465</b>. The gap <b>435</b> may be a spacer including air. For example, the seventh insulation layer <b>620</b> may include an oxide, e.g., silicon oxide or a nitride, e.g., silicon nitride. The term &#x201c;gap&#x201d; may be, for example, any void or cavity and may be a gap filled with air (e.g., an air gap), a gap filled with an inert gas or gases (e.g., an inert gas gap) or a gap defining a vacuum (e.g., a vacuum gap).</p><p id="p-0126" num="0125">A capacitor <b>665</b> may be formed to cover an upper surface of the upper contact plug <b>549</b>.</p><p id="p-0127" num="0126">Particularly, a second etch stop layer <b>630</b> and a mold layer (not shown) may be sequentially formed on the upper contact plug <b>549</b> and the insulating interlayer and may be partially etched to form a sixth opening partially exposing an upper surface of the upper contact plug <b>549</b>. A second etch stop layer <b>630</b> may include a nitride, e.g., silicon nitride.</p><p id="p-0128" num="0127">A lower electrode layer (not shown) may be formed on a sidewall of the sixth opening, the exposed upper surface of the upper contact plug <b>549</b> and the mold layer, a sacrificial layer (not shown) may be formed on the lower electrode layer to fill the sixth opening, and the lower electrode layer and the sacrificial layer may be planarized until an upper surface of the mold layer is exposed to divide the lower electrode layer. The sacrificial layer and the mold layer may be removed by, e.g., a wet etching process, and thus a cylindrical lower electrode <b>640</b> may be formed on the exposed upper surface of the upper contact plug <b>549</b>. Alternatively, a pillar shaped lower electrode <b>640</b> entirely filling the sixth opening may be formed. For example, the lower electrode <b>640</b> may include a metal, a metal nitride, a metal silicide, doped polysilicon, etc.</p><p id="p-0129" num="0128">A dielectric layer <b>650</b> may be formed on a surface of the lower electrode <b>640</b> and the second etch stop layer <b>630</b>, an upper electrode <b>660</b> may be formed on the dielectric layer <b>650</b> to form the capacitor <b>665</b> include the lower electrode <b>640</b>, the dielectric layer <b>650</b> and the upper electrode <b>660</b>. Thus, the fabrication of the semiconductor device may be completed.</p><p id="p-0130" num="0129">For example, the dielectric layer <b>650</b> may include, e.g., a metal oxide, the upper electrode <b>660</b> may include, e.g., a metal, a metal nitride, a metal silicide, doped poly, etc.</p><p id="p-0131" num="0130">The semiconductor device may include the first gate structure <b>191</b> that may extend in the first direction D<b>1</b> in a straight line, and may have enhanced electrical characteristics. The semiconductor device may have following structural characteristics.</p><p id="p-0132" num="0131">In example embodiments, the semiconductor device may include the active pattern <b>105</b> on the substrate <b>100</b>, the isolation pattern <b>110</b> covering a sidewall of the active pattern <b>105</b>, the first gate structure <b>191</b> extending in the first direction D<b>1</b> and being buried in upper portions of the active pattern <b>105</b> and the isolation pattern <b>110</b>, the bit line structure <b>395</b> contacting a central upper surface of the active pattern <b>105</b> and extending in the second direction D<b>2</b>, the contact plug structure contacting an upper surface of one of opposite ends of the active pattern <b>105</b> and including the lower contact plug <b>475</b>, the metal silicide pattern <b>500</b> and the upper contact plug <b>549</b> sequentially stacked, and the capacitor <b>665</b> on the contact plug structure. An upper surface of the active pattern <b>105</b> may include a central portion in its longitudinal direction (e.g., the third direction D<b>3</b>) and an edge portion in its longitudinal direction. The edge portion of the upper surface of the active pattern <b>105</b> may be adjacent or may include one of opposing ends in the longitudinal direction of the active pattern <b>105</b>. The bit line structure <b>395</b> may contact the central portion of the upper surface of the active pattern <b>105</b>, and the contact plug structure may contact the edge portion of the upper surface of the active pattern <b>105</b>.</p><p id="p-0133" num="0132">In example embodiments, the active pattern <b>105</b> may extend in the third direction D<b>3</b>, and a plurality of active patterns <b>105</b> may be spaced apart from each other in the first and second directions D<b>1</b> and D<b>2</b>. Additionally, a plurality of first gate structures <b>191</b> may be spaced apart from each other in the second direction D<b>2</b>, and a plurality of bit line structures <b>395</b> may be spaced apart from each other in the first direction D<b>1</b>.</p><p id="p-0134" num="0133">While the present inventive concept have been shown and described with reference to example embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made thereto without departing from the scope of the present inventive concept as set forth by the following claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A gate structure comprising:<claim-text>a first gate electrode extending in a first direction;</claim-text><claim-text>a second gate electrode on a first portion of the first gate electrode;</claim-text><claim-text>a gate mask on the first and second gate electrodes; and</claim-text><claim-text>a gate insulation pattern on a lower surface and a sidewall of the first gate electrode and sidewalls of the second gate electrode and the gate mask,</claim-text><claim-text>wherein the gate structure is in an upper portion of a substrate, and</claim-text><claim-text>wherein a grain size of the second gate electrode is greater than a grain size of the first gate electrode.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The gate structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the second gate electrode is one of a plurality of second gate electrodes that are spaced apart from each other in the first direction on the first gate electrode.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The gate structure according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein a length in the first direction of an upper surface of each of the plurality of second gate electrodes is greater than a length in the first direction of an upper surface of a second portion of the first gate electrode, and the second portion of the first gate electrode is between neighboring ones of the plurality of second gate electrodes and is not covered by the plurality of second gate electrodes.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The gate structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein an upper surface of a second portion of the first gate electrode is substantially coplanar with an upper surface of the second gate electrode.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The gate structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the gate mask includes a portion that is on the first gate electrode and does not overlap the second gate electrode in a vertical direction that is substantially perpendicular to an upper surface of the substrate, and<claim-text>the portion of the gate mask includes:<claim-text>a lower portion having a first width in a second direction crossing the first direction; and</claim-text><claim-text>an upper portion on and contacting the lower portion, the upper portion having a second width in the second direction, and the second width being greater than the first width.</claim-text></claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The gate structure according to <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the gate insulation pattern covers a sidewall of the lower portion of the gate mask and contacts a lower surface of the upper portion of the gate mask.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The gate structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the second gate electrode separates the first portion of the first gate electrode from the gate mask and contacts the gate mask, and the first gate electrode includes a second portion contacting the gate mask.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. A gate structure comprising:<claim-text>a first gate electrode extending in a first direction;</claim-text><claim-text>a first gate mask on a first region of the first gate electrode;</claim-text><claim-text>a second gate mask on a second region of the first gate electrode, the second gate mask including:<claim-text>a lower portion having a first width in a second direction crossing the first direction; and</claim-text><claim-text>an upper portion on and contacting the lower portion, the upper portion having a second width in the second direction, and the second width being greater than the first width; and</claim-text></claim-text><claim-text>a gate insulation pattern on a lower surface and a sidewall of the first gate electrode, a sidewall of the first gate mask, and a sidewall of the lower portion of the second gate mask, and the gate insulation pattern contacting a portion of a lower surface of the upper portion of the second gate mask,</claim-text><claim-text>wherein the gate structure is in an upper portion of a substrate.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The gate structure according to <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the second gate mask is one of a plurality of second gate masks spaced apart from each other in the first direction on the first gate electrode.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The gate structure according to <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein a length in the first direction of an upper surface of each of the plurality of second gate masks is less than a length in the first direction of an upper surface of the first gate mask.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The gate structure according to <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the upper portion of the second gate mask has a shape of a circle, an ellipse, a polygon or a polygon with rounded corners in a plan view.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The gate structure according to <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein an upper surface of the first gate mask is substantially coplanar with an upper surface of the upper portion of the second gate mask.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The gate structure according to <claim-ref idref="CLM-00008">claim 8</claim-ref>, further comprising a second gate electrode between the first gate electrode and the first gate mask, the second gate electrode having a grain size greater than a grain size of the first gate electrode.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. A semiconductor device comprising:<claim-text>an active pattern on a substrate;</claim-text><claim-text>an isolation pattern on a sidewall of the active pattern;</claim-text><claim-text>a gate structure in upper portions of the active pattern and the isolation pattern, the gate structure extending in a first direction that is parallel to an upper surface of the substrate;</claim-text><claim-text>a bit line structure contacting a central portion in a longitudinal direction of an upper surface of the active pattern and extending in a second direction that is parallel to the upper surface of the substrate and is perpendicular to the first direction;</claim-text><claim-text>a contact plug structure contacting an edge portion in the longitudinal direction of the upper surface of the active pattern; and</claim-text><claim-text>a capacitor on the contact plug structure,</claim-text><claim-text>wherein the gate structure includes:<claim-text>a first gate electrode extending in the first direction;</claim-text><claim-text>a second gate electrode on a first portion of the first gate electrode; and</claim-text><claim-text>a gate mask on the first and second gate electrodes; and</claim-text><claim-text>a gate insulation pattern on a lower surface and a sidewall of the first gate electrode and sidewalls of the second gate electrode and the gate mask,</claim-text></claim-text><claim-text>wherein a grain size of the second gate electrode is greater than a grain size of the first gate electrode.</claim-text></claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The semiconductor device according to <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein the longitudinal direction of the upper surface of the active pattern forms an acute angle with the first and second directions, and the active pattern is one of a plurality of active patterns spaced apart from each other in the first and second directions, and<claim-text>wherein the gate structure is one of a plurality of gate structures spaced apart from each other in the second direction, and the bit line structure is one of a plurality of bit line structures spaced apart from each other in the first direction.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The semiconductor device according to <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein the second gate electrode is one of a plurality of second gate electrodes spaced apart from each other in the first direction on the first gate electrode.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The semiconductor device according to <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein a length in the first direction of an upper surface of each of the plurality of second gate electrodes is greater than a length in the first direction of an upper surface of a second portion of the first gate electrode, and the second portion of the first gate electrode is between neighboring ones of the plurality of second gate electrodes and is not covered by the plurality of second gate electrodes.</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The semiconductor device according to <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein an upper surface of a second portion of the first gate electrode is substantially coplanar with an upper surface of the second gate electrode.</claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The semiconductor device according to <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein the gate mask includes a portion that is on the first gate electrode and does not overlap the second gate electrode in a vertical direction that is substantially perpendicular to the upper surface of the substrate, and<claim-text>the portion of the gate mask includes:<claim-text>a lower portion having a first width in the second direction; and</claim-text><claim-text>an upper portion on and contacting the lower portion, the upper portion having a second width in the second direction, and the second width being greater than the first width.</claim-text></claim-text></claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The semiconductor device according to <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein the gate insulation pattern covers a sidewall of the lower portion of the gate mask and contacts a lower surface of the upper portion of the gate mask.</claim-text></claim></claims></us-patent-application>