Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sat Nov  2 14:41:04 2024
| Host              : THX_HP running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.286        0.000                      0                12036        0.009        0.000                      0                12036        3.500        0.000                       0                  3794  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.286        0.000                      0                12036        0.009        0.000                      0                12036        3.500        0.000                       0                  3794  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.286ns  (required time - arrival time)
  Source:                 design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_25_25/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.800ns (43.664%)  route 3.613ns (56.336%))
  Logic Levels:           16  (CARRY8=9 LUT1=2 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 12.292 - 10.000 ) 
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.205ns (routing 1.045ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.076ns (routing 0.955ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.205     2.472    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/CLK
    DSP48E2_X5Y32        DSP_OUTPUT                                   r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.282     2.754 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.288     3.042    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_n_106
    SLICE_X19Y81         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.136     3.178 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_6__2/O
                         net (fo=1, routed)           0.015     3.193    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_6__2_n_2
    SLICE_X19Y81         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     3.471 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_carry/O[5]
                         net (fo=3, routed)           0.281     3.752    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/mul_ln78_2_reg_951_reg__1[21]
    SLICE_X18Y79         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     3.832 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/sub_ln78_4_fu_439_p2_carry__1_i_3/O
                         net (fo=1, routed)           0.029     3.861    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28_n_100
    SLICE_X18Y79         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.099 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sub_ln78_4_fu_439_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.030     4.129    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sub_ln78_4_fu_439_p2_carry__1_n_2
    SLICE_X18Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.207 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sub_ln78_4_fu_439_p2_carry__2/O[0]
                         net (fo=1, routed)           0.274     4.481    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/sub_ln78_4_fu_439_p2[1]
    SLICE_X19Y79         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     4.539 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.015     4.554    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28_n_122
    SLICE_X19Y79         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     4.726 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/_inferred__2/i__carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.756    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/_inferred__2/i__carry__0_n_2
    SLICE_X19Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.849 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/_inferred__2/i__carry__1/O[2]
                         net (fo=2, routed)           0.210     5.059    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/sub_ln78_5_fu_458_p2[18]
    SLICE_X19Y83         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.152     5.211 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/RES_0_d0__227_carry__1_i_5/O
                         net (fo=1, routed)           0.463     5.674    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sext_ln78_2_fu_485_p1[19]
    SLICE_X20Y81         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[7])
                                                      0.271     5.945 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__227_carry__1/O[7]
                         net (fo=2, routed)           0.791     6.737    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sext_ln78_9_fu_790_p1[23]
    SLICE_X25Y82         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     6.965 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__1_i_1/O
                         net (fo=1, routed)           0.021     6.986    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__1_i_1_n_2
    SLICE_X25Y82         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.161 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.191    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__1_n_2
    SLICE_X25Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.269 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__2/O[0]
                         net (fo=1, routed)           0.312     7.581    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/RES_0_d0__455_carry__2_0[0]
    SLICE_X24Y89         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.189     7.770 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/RES_0_d0__455_carry__2_i_3/O
                         net (fo=1, routed)           0.017     7.787    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32_n_173
    SLICE_X24Y89         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.135     7.922 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__455_carry__2/O[1]
                         net (fo=1, routed)           0.312     8.234    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/q0_reg[26][1]
    SLICE_X25Y90         LUT2 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.157     8.391 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/ram_reg_0_63_25_25_i_1/O
                         net (fo=1, routed)           0.494     8.885    design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_25_25/D
    SLICE_X28Y94         RAMS64E                                      r  design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.076    12.292    design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_25_25/WCLK
    SLICE_X28Y94         RAMS64E                                      r  design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_25_25/SP/CLK
                         clock pessimism              0.176    12.468    
                         clock uncertainty           -0.160    12.307    
    SLICE_X28Y94         RAMS64E (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.137    12.170    design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_25_25/SP
  -------------------------------------------------------------------
                         required time                         12.170    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  3.286    

Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_27_27/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 2.928ns (45.703%)  route 3.479ns (54.297%))
  Logic Levels:           16  (CARRY8=9 LUT1=2 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 12.292 - 10.000 ) 
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.205ns (routing 1.045ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.076ns (routing 0.955ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.205     2.472    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/CLK
    DSP48E2_X5Y32        DSP_OUTPUT                                   r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.282     2.754 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.288     3.042    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_n_106
    SLICE_X19Y81         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.136     3.178 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_6__2/O
                         net (fo=1, routed)           0.015     3.193    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_6__2_n_2
    SLICE_X19Y81         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     3.471 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_carry/O[5]
                         net (fo=3, routed)           0.281     3.752    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/mul_ln78_2_reg_951_reg__1[21]
    SLICE_X18Y79         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     3.832 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/sub_ln78_4_fu_439_p2_carry__1_i_3/O
                         net (fo=1, routed)           0.029     3.861    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28_n_100
    SLICE_X18Y79         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.099 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sub_ln78_4_fu_439_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.030     4.129    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sub_ln78_4_fu_439_p2_carry__1_n_2
    SLICE_X18Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.207 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sub_ln78_4_fu_439_p2_carry__2/O[0]
                         net (fo=1, routed)           0.274     4.481    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/sub_ln78_4_fu_439_p2[1]
    SLICE_X19Y79         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     4.539 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.015     4.554    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28_n_122
    SLICE_X19Y79         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     4.726 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/_inferred__2/i__carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.756    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/_inferred__2/i__carry__0_n_2
    SLICE_X19Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.849 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/_inferred__2/i__carry__1/O[2]
                         net (fo=2, routed)           0.210     5.059    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/sub_ln78_5_fu_458_p2[18]
    SLICE_X19Y83         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.152     5.211 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/RES_0_d0__227_carry__1_i_5/O
                         net (fo=1, routed)           0.463     5.674    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sext_ln78_2_fu_485_p1[19]
    SLICE_X20Y81         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[7])
                                                      0.271     5.945 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__227_carry__1/O[7]
                         net (fo=2, routed)           0.791     6.737    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sext_ln78_9_fu_790_p1[23]
    SLICE_X25Y82         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     6.965 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__1_i_1/O
                         net (fo=1, routed)           0.021     6.986    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__1_i_1_n_2
    SLICE_X25Y82         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.161 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.191    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__1_n_2
    SLICE_X25Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.269 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__2/O[0]
                         net (fo=1, routed)           0.312     7.581    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/RES_0_d0__455_carry__2_0[0]
    SLICE_X24Y89         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.189     7.770 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/RES_0_d0__455_carry__2_i_3/O
                         net (fo=1, routed)           0.017     7.787    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32_n_173
    SLICE_X24Y89         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.266     8.053 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__455_carry__2/CO[3]
                         net (fo=1, routed)           0.453     8.506    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/q0_reg[27][0]
    SLICE_X27Y94         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.154     8.660 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/ram_reg_0_63_27_27_i_1/O
                         net (fo=1, routed)           0.219     8.879    design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_27_27/D
    SLICE_X28Y94         RAMS64E                                      r  design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_27_27/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.076    12.292    design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_27_27/WCLK
    SLICE_X28Y94         RAMS64E                                      r  design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_27_27/SP/CLK
                         clock pessimism              0.176    12.468    
                         clock uncertainty           -0.160    12.307    
    SLICE_X28Y94         RAMS64E (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.138    12.169    design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_27_27/SP
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  3.291    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_26_26/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 2.832ns (45.265%)  route 3.425ns (54.735%))
  Logic Levels:           16  (CARRY8=9 LUT1=2 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 12.292 - 10.000 ) 
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.205ns (routing 1.045ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.076ns (routing 0.955ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.205     2.472    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/CLK
    DSP48E2_X5Y32        DSP_OUTPUT                                   r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.282     2.754 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.288     3.042    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_n_106
    SLICE_X19Y81         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.136     3.178 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_6__2/O
                         net (fo=1, routed)           0.015     3.193    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_6__2_n_2
    SLICE_X19Y81         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     3.471 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_carry/O[5]
                         net (fo=3, routed)           0.281     3.752    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/mul_ln78_2_reg_951_reg__1[21]
    SLICE_X18Y79         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     3.832 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/sub_ln78_4_fu_439_p2_carry__1_i_3/O
                         net (fo=1, routed)           0.029     3.861    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28_n_100
    SLICE_X18Y79         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.099 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sub_ln78_4_fu_439_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.030     4.129    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sub_ln78_4_fu_439_p2_carry__1_n_2
    SLICE_X18Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.207 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sub_ln78_4_fu_439_p2_carry__2/O[0]
                         net (fo=1, routed)           0.274     4.481    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/sub_ln78_4_fu_439_p2[1]
    SLICE_X19Y79         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     4.539 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.015     4.554    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28_n_122
    SLICE_X19Y79         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     4.726 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/_inferred__2/i__carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.756    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/_inferred__2/i__carry__0_n_2
    SLICE_X19Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.849 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/_inferred__2/i__carry__1/O[2]
                         net (fo=2, routed)           0.210     5.059    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/sub_ln78_5_fu_458_p2[18]
    SLICE_X19Y83         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.152     5.211 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/RES_0_d0__227_carry__1_i_5/O
                         net (fo=1, routed)           0.463     5.674    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sext_ln78_2_fu_485_p1[19]
    SLICE_X20Y81         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[7])
                                                      0.271     5.945 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__227_carry__1/O[7]
                         net (fo=2, routed)           0.791     6.737    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sext_ln78_9_fu_790_p1[23]
    SLICE_X25Y82         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     6.965 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__1_i_1/O
                         net (fo=1, routed)           0.021     6.986    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__1_i_1_n_2
    SLICE_X25Y82         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.161 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.191    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__1_n_2
    SLICE_X25Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.269 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__2/O[0]
                         net (fo=1, routed)           0.312     7.581    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/RES_0_d0__455_carry__2_0[0]
    SLICE_X24Y89         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.189     7.770 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/RES_0_d0__455_carry__2_i_3/O
                         net (fo=1, routed)           0.017     7.787    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32_n_173
    SLICE_X24Y89         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     7.974 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__455_carry__2/O[2]
                         net (fo=1, routed)           0.444     8.418    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/q0_reg[26][2]
    SLICE_X27Y94         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.137     8.555 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/ram_reg_0_63_26_26_i_1/O
                         net (fo=1, routed)           0.174     8.729    design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_26_26/D
    SLICE_X28Y94         RAMS64E                                      r  design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.076    12.292    design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_26_26/WCLK
    SLICE_X28Y94         RAMS64E                                      r  design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_26_26/SP/CLK
                         clock pessimism              0.176    12.468    
                         clock uncertainty           -0.160    12.307    
    SLICE_X28Y94         RAMS64E (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.138    12.169    design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_26_26/SP
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_24_24/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 2.746ns (44.244%)  route 3.461ns (55.756%))
  Logic Levels:           16  (CARRY8=9 LUT1=2 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 12.292 - 10.000 ) 
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.205ns (routing 1.045ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.076ns (routing 0.955ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.205     2.472    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/CLK
    DSP48E2_X5Y32        DSP_OUTPUT                                   r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.282     2.754 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.288     3.042    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_n_106
    SLICE_X19Y81         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.136     3.178 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_6__2/O
                         net (fo=1, routed)           0.015     3.193    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_6__2_n_2
    SLICE_X19Y81         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     3.471 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_carry/O[5]
                         net (fo=3, routed)           0.281     3.752    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/mul_ln78_2_reg_951_reg__1[21]
    SLICE_X18Y79         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     3.832 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/sub_ln78_4_fu_439_p2_carry__1_i_3/O
                         net (fo=1, routed)           0.029     3.861    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28_n_100
    SLICE_X18Y79         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.099 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sub_ln78_4_fu_439_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.030     4.129    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sub_ln78_4_fu_439_p2_carry__1_n_2
    SLICE_X18Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.207 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sub_ln78_4_fu_439_p2_carry__2/O[0]
                         net (fo=1, routed)           0.274     4.481    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/sub_ln78_4_fu_439_p2[1]
    SLICE_X19Y79         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     4.539 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.015     4.554    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28_n_122
    SLICE_X19Y79         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     4.726 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/_inferred__2/i__carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.756    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/_inferred__2/i__carry__0_n_2
    SLICE_X19Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.849 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/_inferred__2/i__carry__1/O[2]
                         net (fo=2, routed)           0.210     5.059    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/sub_ln78_5_fu_458_p2[18]
    SLICE_X19Y83         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.152     5.211 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/RES_0_d0__227_carry__1_i_5/O
                         net (fo=1, routed)           0.463     5.674    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sext_ln78_2_fu_485_p1[19]
    SLICE_X20Y81         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[7])
                                                      0.271     5.945 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__227_carry__1/O[7]
                         net (fo=2, routed)           0.791     6.737    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sext_ln78_9_fu_790_p1[23]
    SLICE_X25Y82         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     6.965 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__1_i_1/O
                         net (fo=1, routed)           0.021     6.986    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__1_i_1_n_2
    SLICE_X25Y82         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.161 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.191    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__1_n_2
    SLICE_X25Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.269 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__2/O[0]
                         net (fo=1, routed)           0.312     7.581    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/RES_0_d0__455_carry__2_0[0]
    SLICE_X24Y89         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.189     7.770 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/RES_0_d0__455_carry__2_i_3/O
                         net (fo=1, routed)           0.017     7.787    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32_n_173
    SLICE_X24Y89         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.079     7.866 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__455_carry__2/O[0]
                         net (fo=1, routed)           0.452     8.318    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/q0_reg[26][0]
    SLICE_X27Y94         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.159     8.477 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U32/ram_reg_0_63_24_24_i_1/O
                         net (fo=1, routed)           0.202     8.679    design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_24_24/D
    SLICE_X28Y94         RAMS64E                                      r  design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.076    12.292    design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_24_24/WCLK
    SLICE_X28Y94         RAMS64E                                      r  design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_24_24/SP/CLK
                         clock pessimism              0.176    12.468    
                         clock uncertainty           -0.160    12.307    
    SLICE_X28Y94         RAMS64E (Setup_H6LUT_SLICEM_CLK_I)
                                                     -0.156    12.151    design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_24_24/SP
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/DSP_A_B_DATA_INST/A[0]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 0.558ns (10.251%)  route 4.885ns (89.749%))
  Logic Levels:           4  (LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 12.161 - 10.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.293ns (routing 1.045ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.955ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.293     2.560    design_1_i/myip_v1_0_HLS_0/inst/ap_clk
    SLICE_X26Y101        FDRE                                         r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.674 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134_ap_start_reg_reg/Q
                         net (fo=25, routed)          0.742     3.416    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134_ap_start_reg
    SLICE_X28Y98         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     3.568 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/i_fu_92[3]_i_2/O
                         net (fo=2, routed)           0.115     3.682    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/i_fu_92[3]_i_2_n_2
    SLICE_X28Y97         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.152     3.834 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_11/O
                         net (fo=4, routed)           0.264     4.099    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_11_n_2
    SLICE_X29Y96         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.056     4.155 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_7__1/O
                         net (fo=128, routed)         3.440     7.595    design_1_i/myip_v1_0_HLS_0/inst/A_2_U/ram_reg_0_63_0_0/A4
    SLICE_X20Y84         RAMS64E (Prop_H6LUT_SLICEM_ADR4_O)
                                                      0.084     7.679 r  design_1_i/myip_v1_0_HLS_0/inst/A_2_U/ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.324     8.003    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/A[0]
    DSP48E2_X5Y33        DSP_A_B_DATA                                 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/DSP_A_B_DATA_INST/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.945    12.161    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/CLK
    DSP48E2_X5Y33        DSP_A_B_DATA                                 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.176    12.337    
                         clock uncertainty           -0.160    12.177    
    DSP48E2_X5Y33        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[0])
                                                     -0.565    11.612    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.612    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/DSP_A_B_DATA_INST/A[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 0.557ns (10.309%)  route 4.846ns (89.691%))
  Logic Levels:           4  (LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 12.161 - 10.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.293ns (routing 1.045ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.955ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.293     2.560    design_1_i/myip_v1_0_HLS_0/inst/ap_clk
    SLICE_X26Y101        FDRE                                         r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.674 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134_ap_start_reg_reg/Q
                         net (fo=25, routed)          0.742     3.416    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134_ap_start_reg
    SLICE_X28Y98         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     3.568 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/i_fu_92[3]_i_2/O
                         net (fo=2, routed)           0.115     3.682    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/i_fu_92[3]_i_2_n_2
    SLICE_X28Y97         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.152     3.834 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_11/O
                         net (fo=4, routed)           0.264     4.099    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_11_n_2
    SLICE_X29Y96         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.056     4.155 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_7__1/O
                         net (fo=128, routed)         3.382     7.537    design_1_i/myip_v1_0_HLS_0/inst/A_2_U/ram_reg_0_63_9_9/A4
    SLICE_X20Y83         RAMS64E (Prop_A6LUT_SLICEM_ADR4_O)
                                                      0.083     7.620 r  design_1_i/myip_v1_0_HLS_0/inst/A_2_U/ram_reg_0_63_9_9/SP/O
                         net (fo=1, routed)           0.343     7.963    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/A[9]
    DSP48E2_X5Y33        DSP_A_B_DATA                                 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/DSP_A_B_DATA_INST/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.945    12.161    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/CLK
    DSP48E2_X5Y33        DSP_A_B_DATA                                 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.176    12.337    
                         clock uncertainty           -0.160    12.177    
    DSP48E2_X5Y33        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[9])
                                                     -0.530    11.647    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.647    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  3.685    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/DSP_A_B_DATA_INST/A[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 0.554ns (10.267%)  route 4.842ns (89.733%))
  Logic Levels:           4  (LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 12.161 - 10.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.293ns (routing 1.045ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.955ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.293     2.560    design_1_i/myip_v1_0_HLS_0/inst/ap_clk
    SLICE_X26Y101        FDRE                                         r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.674 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134_ap_start_reg_reg/Q
                         net (fo=25, routed)          0.742     3.416    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134_ap_start_reg
    SLICE_X28Y98         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     3.568 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/i_fu_92[3]_i_2/O
                         net (fo=2, routed)           0.115     3.682    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/i_fu_92[3]_i_2_n_2
    SLICE_X28Y97         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.152     3.834 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_11/O
                         net (fo=4, routed)           0.264     4.099    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_11_n_2
    SLICE_X29Y96         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.056     4.155 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_7__1/O
                         net (fo=128, routed)         3.440     7.595    design_1_i/myip_v1_0_HLS_0/inst/A_2_U/ram_reg_0_63_13_13/A4
    SLICE_X20Y84         RAMS64E (Prop_D6LUT_SLICEM_ADR4_O)
                                                      0.080     7.675 r  design_1_i/myip_v1_0_HLS_0/inst/A_2_U/ram_reg_0_63_13_13/SP/O
                         net (fo=1, routed)           0.281     7.956    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/A[13]
    DSP48E2_X5Y33        DSP_A_B_DATA                                 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/DSP_A_B_DATA_INST/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.945    12.161    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/CLK
    DSP48E2_X5Y33        DSP_A_B_DATA                                 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.176    12.337    
                         clock uncertainty           -0.160    12.177    
    DSP48E2_X5Y33        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[13])
                                                     -0.526    11.651    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.651    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_23_23/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 2.521ns (42.097%)  route 3.468ns (57.903%))
  Logic Levels:           15  (CARRY8=8 LUT1=2 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.282ns = ( 12.282 - 10.000 ) 
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.205ns (routing 1.045ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.066ns (routing 0.955ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.205     2.472    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/CLK
    DSP48E2_X5Y32        DSP_OUTPUT                                   r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.282     2.754 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.288     3.042    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_n_106
    SLICE_X19Y81         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.136     3.178 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_6__2/O
                         net (fo=1, routed)           0.015     3.193    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_6__2_n_2
    SLICE_X19Y81         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     3.471 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product_carry/O[5]
                         net (fo=3, routed)           0.281     3.752    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/mul_ln78_2_reg_951_reg__1[21]
    SLICE_X18Y79         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     3.832 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/sub_ln78_4_fu_439_p2_carry__1_i_3/O
                         net (fo=1, routed)           0.029     3.861    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28_n_100
    SLICE_X18Y79         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.099 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sub_ln78_4_fu_439_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.030     4.129    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sub_ln78_4_fu_439_p2_carry__1_n_2
    SLICE_X18Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.207 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sub_ln78_4_fu_439_p2_carry__2/O[0]
                         net (fo=1, routed)           0.274     4.481    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/sub_ln78_4_fu_439_p2[1]
    SLICE_X19Y79         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     4.539 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.015     4.554    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28_n_122
    SLICE_X19Y79         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     4.726 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/_inferred__2/i__carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.756    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/_inferred__2/i__carry__0_n_2
    SLICE_X19Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.849 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/_inferred__2/i__carry__1/O[2]
                         net (fo=2, routed)           0.210     5.059    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/sub_ln78_5_fu_458_p2[18]
    SLICE_X19Y83         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.152     5.211 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/RES_0_d0__227_carry__1_i_5/O
                         net (fo=1, routed)           0.463     5.674    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sext_ln78_2_fu_485_p1[19]
    SLICE_X20Y81         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[7])
                                                      0.271     5.945 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__227_carry__1/O[7]
                         net (fo=2, routed)           0.791     6.737    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sext_ln78_9_fu_790_p1[23]
    SLICE_X25Y82         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     6.965 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__1_i_1/O
                         net (fo=1, routed)           0.021     6.986    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__1_i_1_n_2
    SLICE_X25Y82         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.082     7.068 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__377_carry__1/O[7]
                         net (fo=1, routed)           0.302     7.370    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/sext_ln78_10_fu_800_p1[23]
    SLICE_X24Y88         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     7.524 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__455_carry__1_i_1/O
                         net (fo=1, routed)           0.021     7.545    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__455_carry__1_i_1_n_2
    SLICE_X24Y88         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.082     7.627 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/RES_0_d0__455_carry__1/O[7]
                         net (fo=1, routed)           0.223     7.850    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174_RES_0_d0[23]
    SLICE_X26Y88         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     7.987 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/ram_reg_0_63_23_23_i_1/O
                         net (fo=1, routed)           0.474     8.461    design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_23_23/D
    SLICE_X25Y95         RAMS64E                                      r  design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_23_23/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.066    12.282    design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_23_23/WCLK
    SLICE_X25Y95         RAMS64E                                      r  design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_23_23/SP/CLK
                         clock pessimism              0.176    12.458    
                         clock uncertainty           -0.160    12.297    
    SLICE_X25Y95         RAMS64E (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.137    12.160    design_1_i/myip_v1_0_HLS_0/inst/RES_0_U/ram_reg_0_63_23_23/SP
  -------------------------------------------------------------------
                         required time                         12.160    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/DSP_A_B_DATA_INST/A[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 0.557ns (10.330%)  route 4.835ns (89.670%))
  Logic Levels:           4  (LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns = ( 12.161 - 10.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.293ns (routing 1.045ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.955ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.293     2.560    design_1_i/myip_v1_0_HLS_0/inst/ap_clk
    SLICE_X26Y101        FDRE                                         r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.674 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134_ap_start_reg_reg/Q
                         net (fo=25, routed)          0.742     3.416    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134_ap_start_reg
    SLICE_X28Y98         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     3.568 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/i_fu_92[3]_i_2/O
                         net (fo=2, routed)           0.115     3.682    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/i_fu_92[3]_i_2_n_2
    SLICE_X28Y97         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.152     3.834 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_11/O
                         net (fo=4, routed)           0.264     4.099    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_11_n_2
    SLICE_X29Y96         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.056     4.155 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_7__1/O
                         net (fo=128, routed)         3.440     7.595    design_1_i/myip_v1_0_HLS_0/inst/A_2_U/ram_reg_0_63_12_12/A4
    SLICE_X20Y84         RAMS64E (Prop_E6LUT_SLICEM_ADR4_O)
                                                      0.083     7.678 r  design_1_i/myip_v1_0_HLS_0/inst/A_2_U/ram_reg_0_63_12_12/SP/O
                         net (fo=1, routed)           0.274     7.952    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/A[12]
    DSP48E2_X5Y33        DSP_A_B_DATA                                 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/DSP_A_B_DATA_INST/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.945    12.161    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/CLK
    DSP48E2_X5Y33        DSP_A_B_DATA                                 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.176    12.337    
                         clock uncertainty           -0.160    12.177    
    DSP48E2_X5Y33        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[12])
                                                     -0.500    11.677    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/DSP_A_B_DATA_INST/B[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 0.554ns (10.316%)  route 4.816ns (89.684%))
  Logic Levels:           4  (LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 12.157 - 10.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.293ns (routing 1.045ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.941ns (routing 0.955ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.293     2.560    design_1_i/myip_v1_0_HLS_0/inst/ap_clk
    SLICE_X26Y101        FDRE                                         r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.674 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134_ap_start_reg_reg/Q
                         net (fo=25, routed)          0.742     3.416    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134_ap_start_reg
    SLICE_X28Y98         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     3.568 f  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/i_fu_92[3]_i_2/O
                         net (fo=2, routed)           0.115     3.682    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/i_fu_92[3]_i_2_n_2
    SLICE_X28Y97         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.152     3.834 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_11/O
                         net (fo=4, routed)           0.264     4.099    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_11_n_2
    SLICE_X29Y96         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.056     4.155 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2_fu_134/flow_control_loop_pipe_sequential_init_U/ram_reg_0_63_0_0_i_7__1/O
                         net (fo=128, routed)         3.258     7.413    design_1_i/myip_v1_0_HLS_0/inst/A_2_U/ram_reg_0_63_21_21/A4
    SLICE_X21Y82         RAMS64E (Prop_C6LUT_SLICEM_ADR4_O)
                                                      0.080     7.493 r  design_1_i/myip_v1_0_HLS_0/inst/A_2_U/ram_reg_0_63_21_21/SP/O
                         net (fo=1, routed)           0.437     7.930    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/B[4]
    DSP48E2_X5Y32        DSP_A_B_DATA                                 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/DSP_A_B_DATA_INST/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.941    12.157    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/CLK
    DSP48E2_X5Y32        DSP_A_B_DATA                                 r  design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.176    12.333    
                         clock uncertainty           -0.160    12.173    
    DSP48E2_X5Y32        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[4])
                                                     -0.513    11.660    design_1_i/myip_v1_0_HLS_0/inst/grp_myip_v1_0_HLS_Pipeline_VITIS_LOOP_74_5_fu_174/mul_32s_32s_32_1_1_U28/tmp_product/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                  3.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.115ns (44.231%)  route 0.145ns (55.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.918ns (routing 0.955ns, distribution 0.963ns)
  Clock Net Delay (Destination): 2.187ns (routing 1.045ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.918     2.134    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y91         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     2.249 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/Q
                         net (fo=1, routed)           0.145     2.394    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X12Y88         SRLC32E                                      r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.187     2.454    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y88         SRLC32E                                      r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.173     2.282    
    SLICE_X12Y88         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.104     2.386    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.114ns (50.087%)  route 0.114ns (49.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.880ns (routing 0.955ns, distribution 0.925ns)
  Clock Net Delay (Destination): 2.119ns (routing 1.045ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.880     2.096    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X10Y96         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     2.210 r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]/Q
                         net (fo=2, routed)           0.114     2.324    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[26]
    SLICE_X9Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.119     2.386    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X9Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[26]/C
                         clock pessimism             -0.173     2.212    
    SLICE_X9Y96          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     2.313    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.112ns (47.257%)  route 0.125ns (52.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.911ns (routing 0.955ns, distribution 0.956ns)
  Clock Net Delay (Destination): 2.154ns (routing 1.045ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.911     2.127    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X15Y91         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     2.239 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[20]/Q
                         net (fo=1, routed)           0.125     2.364    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[11]
    SLICE_X13Y91         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.154     2.421    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y91         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                         clock pessimism             -0.173     2.248    
    SLICE_X13Y91         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.101     2.349    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.114ns (47.899%)  route 0.124ns (52.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.895ns (routing 0.955ns, distribution 0.940ns)
  Clock Net Delay (Destination): 2.131ns (routing 1.045ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.895     2.111    design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X6Y119         FDRE                                         r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.114     2.225 r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]/Q
                         net (fo=1, routed)           0.124     2.349    design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[23]
    SLICE_X7Y118         SRL16E                                       r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.131     2.398    design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X7Y118         SRL16E                                       r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][23]_srl4/CLK
                         clock pessimism             -0.173     2.225    
    SLICE_X7Y118         SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.104     2.329    design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][23]_srl4
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.112ns (47.458%)  route 0.124ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.887ns (routing 0.955ns, distribution 0.932ns)
  Clock Net Delay (Destination): 2.122ns (routing 1.045ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.887     2.103    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X3Y74          FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     2.215 r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[63]/Q
                         net (fo=1, routed)           0.124     2.339    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]_1[34]
    SLICE_X4Y74          FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.122     2.389    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X4Y74          FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                         clock pessimism             -0.173     2.216    
    SLICE_X4Y74          FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     2.317    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.S_AXI_BID_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.111ns (44.758%)  route 0.137ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.884ns (routing 0.955ns, distribution 0.929ns)
  Clock Net Delay (Destination): 2.130ns (routing 1.045ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.884     2.100    design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/s_axi_aclk
    SLICE_X4Y117         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.S_AXI_BID_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.211 r  design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.S_AXI_BID_reg[11]/Q
                         net (fo=1, routed)           0.137     2.348    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/D[13]
    SLICE_X3Y116         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.130     2.397    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X3Y116         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.173     2.224    
    SLICE_X3Y116         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     2.325    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.112ns (47.863%)  route 0.122ns (52.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.890ns (routing 0.955ns, distribution 0.935ns)
  Clock Net Delay (Destination): 2.122ns (routing 1.045ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.890     2.106    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y74          FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     2.218 r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[13]/Q
                         net (fo=1, routed)           0.122     2.340    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[13]
    SLICE_X4Y74          FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.122     2.389    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X4Y74          FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[13]/C
                         clock pessimism             -0.173     2.216    
    SLICE_X4Y74          FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.100     2.316    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.S_AXI_BID_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.112ns (44.800%)  route 0.138ns (55.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.884ns (routing 0.955ns, distribution 0.929ns)
  Clock Net Delay (Destination): 2.132ns (routing 1.045ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.884     2.100    design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/s_axi_aclk
    SLICE_X4Y117         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.S_AXI_BID_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.212 r  design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/gaxi_bid_gen.S_AXI_BID_reg[7]/Q
                         net (fo=1, routed)           0.138     2.350    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/D[9]
    SLICE_X5Y117         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.132     2.399    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X5Y117         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.173     2.226    
    SLICE_X5Y117         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.100     2.326    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.112ns (44.873%)  route 0.138ns (55.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.885ns (routing 0.955ns, distribution 0.930ns)
  Clock Net Delay (Destination): 2.132ns (routing 1.045ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.885     2.101    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X1Y80          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     2.213 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[15]/Q
                         net (fo=2, routed)           0.138     2.351    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[50]_0[15]
    SLICE_X2Y80          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.132     2.399    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aclk
    SLICE_X2Y80          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[50]/C
                         clock pessimism             -0.173     2.226    
    SLICE_X2Y80          FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.100     2.326    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.112ns (51.142%)  route 0.107ns (48.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.881ns (routing 0.955ns, distribution 0.926ns)
  Clock Net Delay (Destination): 2.095ns (routing 1.045ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.881     2.097    design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X9Y94          FDRE                                         r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     2.209 r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]/Q
                         net (fo=2, routed)           0.107     2.316    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rdata[15]
    SLICE_X10Y94         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.095     2.362    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X10Y94         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[15]/C
                         clock pessimism             -0.173     2.189    
    SLICE_X10Y94         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     2.291    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y18  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y18  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y20  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y20  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB18_X0Y42  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB18_X0Y42  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMD64E/CLK         n/a            1.524         10.000      8.476      SLICE_X13Y94  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.524         10.000      8.476      SLICE_X13Y94  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.524         10.000      8.476      SLICE_X13Y94  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y94  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y94  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y94  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y94  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y94  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y94  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y94  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y94  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMD/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y94  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y94  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y94  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y94  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y94  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y94  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y94  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y94  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMD/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.002ns  (logic 0.227ns (11.339%)  route 1.775ns (88.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.927ns (routing 0.955ns, distribution 0.972ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.566     1.566    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X9Y120         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     1.793 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.209     2.002    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X9Y120         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.927     2.143    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X9Y120         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.104ns (12.855%)  route 0.705ns (87.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.280ns (routing 0.623ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.651     0.651    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X9Y120         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     0.755 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.054     0.809    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X9Y120         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.280     1.467    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X9Y120         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.258ns  (logic 0.337ns (14.926%)  route 1.921ns (85.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 1.045ns, distribution 1.081ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.955ns, distribution 0.966ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.126     2.393    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X11Y107        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.507 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=274, routed)         1.429     3.936    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X12Y97         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.223     4.159 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=1, routed)           0.492     4.651    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X17Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.921     2.137    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X17Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.589ns  (logic 0.265ns (16.674%)  route 1.324ns (83.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 1.045ns, distribution 1.081ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.955ns, distribution 0.967ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        2.126     2.393    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X11Y107        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.507 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=274, routed)         0.940     3.447    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X17Y92         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.151     3.598 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=1, routed)           0.384     3.982    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X17Y87         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.922     2.138    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X17Y87         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.137ns (37.144%)  route 0.232ns (62.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.152ns (routing 0.572ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.623ns, distribution 0.652ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.152     1.303    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X12Y93         FDSE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.386 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=7, routed)           0.104     1.489    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_0
    SLICE_X17Y92         LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.054     1.543 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=1, routed)           0.128     1.671    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X17Y87         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.275     1.462    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X17Y87         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.108ns (28.761%)  route 0.268ns (71.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.152ns (routing 0.572ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.623ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.152     1.303    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X11Y96         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     1.387 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=5, routed)           0.107     1.493    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_0
    SLICE_X12Y97         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.024     1.517 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=1, routed)           0.161     1.678    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X17Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3922, routed)        1.276     1.463    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X17Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





