/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version    : 0.3.39
Git Hash   : 087b3fb
Built      : Dec 30 2022
Built type : Engineering
Log Time   : Fri Dec 30 10:18:03 2022 GMT

[ 15:18:03 ] Synthesize has started
[ 15:18:03 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_30_2022_09_15_01/bin/yosys -s ram_simple_dp_reg_addr_dc_512x32_block.ys -l ram_simple_dp_reg_addr_dc_512x32_block_synth.log
[ 15:18:03 ] Duration: 174 ms. Max utilization: 90 MB
