<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1621263563">
  <File Type="PA-TCL" Name="electricity_cipher.tcl"/>
  <File Type="REPORTS-TCL" Name="electricity_cipher_reports.tcl"/>
  <File Type="RDS-RDS" Name="electricity_cipher.vds"/>
  <File Type="RDS-UTIL" Name="electricity_cipher_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="electricity_cipher_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="electricity_cipher.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/FPGA Board emitter/Key.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Documents/GitHub/Studywork/FPGA Board emitter/Key.vhd"/>
        <Attr Name="ImportTime" Val="1609246101"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA Board emitter/Random_Number_8.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Documents/GitHub/Studywork/FPGA Board emitter/Random_Number_8.vhd"/>
        <Attr Name="ImportTime" Val="1621254514"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA Board emitter/memory_randnum.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Documents/GitHub/Studywork/FPGA Board emitter/memory_randnum.vhd"/>
        <Attr Name="ImportTime" Val="1621254534"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA Board emitter/memory_source.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Documents/GitHub/Studywork/FPGA Board emitter/memory_source.vhd"/>
        <Attr Name="ImportTime" Val="1621246010"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA Board emitter/memory_target.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Documents/GitHub/Studywork/FPGA Board emitter/memory_target.vhd"/>
        <Attr Name="ImportTime" Val="1609247956"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA Board emitter/encryption.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Documents/GitHub/Studywork/FPGA Board emitter/encryption.vhd"/>
        <Attr Name="ImportTime" Val="1621254845"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="electricity_cipher"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/FPGA Board emitter/Basys-3-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Documents/GitHub/Studywork/FPGA Board emitter/Basys-3-Master.xdc"/>
        <Attr Name="ImportTime" Val="1611235823"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
