Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov  4 14:39:29 2019
| Host         : ADITYA-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./vivado_run/Timing/post_synth_timing_summary.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: a/divided_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -50.434     -784.478                     16                  947        0.117        0.000                      0                  947        4.500        0.000                       0                   394  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -50.434     -784.478                     16                  947        0.117        0.000                      0                  947        4.500        0.000                       0                   394  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           16  Failing Endpoints,  Worst Slack      -50.434ns,  Total Violation     -784.478ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -50.434ns  (required time - arrival time)
  Source:                 ab_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AB_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        60.283ns  (logic 9.856ns (16.350%)  route 50.427ns (83.650%))
  Logic Levels:           70  (LUT3=1 LUT5=24 LUT6=44 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=393, unplaced)       0.584     2.938    clk_IBUF_BUFG
                         FDRE                                         r  ab_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  ab_reg[65]/Q
                         net (fo=136, unplaced)       1.072     4.466    ab_reg_n_0_[65]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.761 r  AB[3]_i_33/O
                         net (fo=2, unplaced)         0.913     5.674    AB[3]_i_33_n_0
                         LUT5 (Prop_lut5_I0_O)        0.150     5.824 r  AB[4]_i_39/O
                         net (fo=2, unplaced)         0.913     6.737    AB[4]_i_39_n_0
                         LUT5 (Prop_lut5_I0_O)        0.150     6.887 r  AB[5]_i_34/O
                         net (fo=3, unplaced)         0.683     7.570    AB[5]_i_34_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.694 r  AB[7]_i_52/O
                         net (fo=2, unplaced)         0.913     8.607    AB[7]_i_52_n_0
                         LUT5 (Prop_lut5_I0_O)        0.150     8.757 r  AB[10]_i_118/O
                         net (fo=3, unplaced)         0.683     9.440    AB[10]_i_118_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.564 r  AB[10]_i_50/O
                         net (fo=2, unplaced)         0.913    10.477    AB[10]_i_50_n_0
                         LUT5 (Prop_lut5_I0_O)        0.150    10.627 r  AB[13]_i_89/O
                         net (fo=3, unplaced)         0.683    11.310    AB[13]_i_89_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.434 r  AB[13]_i_42/O
                         net (fo=2, unplaced)         0.913    12.347    AB[13]_i_42_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    12.471 r  AB[0]_i_23/O
                         net (fo=3, unplaced)         0.683    13.154    AB[0]_i_23_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    13.278 r  AB[0]_i_13/O
                         net (fo=2, unplaced)         0.913    14.191    AB[0]_i_13_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.315 r  AB[1]_i_13/O
                         net (fo=3, unplaced)         0.683    14.998    AB[1]_i_13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    15.122 r  AB[3]_i_13/O
                         net (fo=2, unplaced)         0.913    16.035    AB[3]_i_13_n_0
                         LUT5 (Prop_lut5_I0_O)        0.150    16.185 r  AB[4]_i_13/O
                         net (fo=3, unplaced)         0.920    17.105    AB[4]_i_13_n_0
                         LUT5 (Prop_lut5_I0_O)        0.150    17.255 r  AB[5]_i_13/O
                         net (fo=2, unplaced)         0.913    18.168    AB[5]_i_13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    18.292 r  AB[7]_i_13/O
                         net (fo=3, unplaced)         0.683    18.975    AB[7]_i_13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    19.099 r  AB[10]_i_43/O
                         net (fo=2, unplaced)         0.913    20.012    AB[10]_i_43_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    20.136 r  AB[10]_i_13/O
                         net (fo=3, unplaced)         0.683    20.819    AB[10]_i_13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    20.943 r  AB[13]_i_37/O
                         net (fo=2, unplaced)         0.913    21.856    AB[13]_i_37_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    21.980 r  AB[13]_i_14/O
                         net (fo=3, unplaced)         0.920    22.900    AB[13]_i_14_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    23.024 r  AB[14]_i_8/O
                         net (fo=2, unplaced)         1.122    24.146    AB[14]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    24.270 r  AB[0]_i_22/O
                         net (fo=3, unplaced)         0.683    24.953    AB[0]_i_22_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    25.077 r  AB[3]_i_54/O
                         net (fo=2, unplaced)         0.913    25.990    AB[3]_i_54_n_0
                         LUT5 (Prop_lut5_I0_O)        0.150    26.140 r  AB[3]_i_27/O
                         net (fo=3, unplaced)         0.683    26.823    AB[3]_i_27_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    26.947 r  AB[5]_i_31/O
                         net (fo=2, unplaced)         0.913    27.860    AB[5]_i_31_n_0
                         LUT5 (Prop_lut5_I0_O)        0.150    28.010 r  AB[6]_i_31/O
                         net (fo=3, unplaced)         0.683    28.693    AB[6]_i_31_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    28.817 r  AB[8]_i_19/O
                         net (fo=2, unplaced)         0.913    29.730    AB[8]_i_19_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    29.854 r  AB[10]_i_100/O
                         net (fo=3, unplaced)         0.920    30.774    AB[10]_i_100_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    30.898 r  AB[10]_i_41/O
                         net (fo=2, unplaced)         0.913    31.811    AB[10]_i_41_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    31.935 r  AB[14]_i_17/O
                         net (fo=3, unplaced)         0.920    32.855    AB[14]_i_17_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    32.979 r  AB[13]_i_35/O
                         net (fo=2, unplaced)         1.122    34.101    AB[13]_i_35_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    34.225 r  AB[15]_i_39/O
                         net (fo=3, unplaced)         0.683    34.908    AB[15]_i_39_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    35.032 r  AB[1]_i_10/O
                         net (fo=2, unplaced)         0.913    35.945    AB[1]_i_10_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    36.069 r  AB[4]_i_27/O
                         net (fo=3, unplaced)         0.683    36.752    AB[4]_i_27_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    36.876 r  AB[4]_i_11/O
                         net (fo=2, unplaced)         0.913    37.789    AB[4]_i_11_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    37.913 r  AB[5]_i_10/O
                         net (fo=3, unplaced)         0.920    38.833    AB[5]_i_10_n_0
                         LUT5 (Prop_lut5_I0_O)        0.150    38.983 r  AB[6]_i_10/O
                         net (fo=2, unplaced)         1.122    40.105    AB[6]_i_10_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    40.229 r  AB[10]_i_33/O
                         net (fo=3, unplaced)         0.683    40.912    AB[10]_i_33_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    41.036 r  AB[10]_i_10/O
                         net (fo=2, unplaced)         0.913    41.949    AB[10]_i_10_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    42.073 r  AB[13]_i_27/O
                         net (fo=3, unplaced)         0.683    42.756    AB[13]_i_27_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    42.880 r  AB[13]_i_11/O
                         net (fo=2, unplaced)         0.913    43.793    AB[13]_i_11_n_0
                         LUT5 (Prop_lut5_I0_O)        0.150    43.943 r  AB[15]_i_36/O
                         net (fo=3, unplaced)         0.467    44.410    AB[15]_i_36_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    44.534 r  AB[5]_i_86/O
                         net (fo=2, unplaced)         0.460    44.994    AB[5]_i_86_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    45.118 f  AB[15]_i_454/O
                         net (fo=1, unplaced)         0.665    45.783    AB[15]_i_454_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    45.907 r  AB[15]_i_347/O
                         net (fo=2, unplaced)         0.460    46.367    AB[15]_i_347_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    46.491 f  AB[1]_i_158/O
                         net (fo=1, unplaced)         0.665    47.156    AB[1]_i_158_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    47.280 r  AB[1]_i_121/O
                         net (fo=2, unplaced)         0.460    47.740    AB[1]_i_121_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    47.864 f  AB[6]_i_99/O
                         net (fo=1, unplaced)         0.665    48.529    AB[6]_i_99_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    48.653 r  AB[6]_i_78/O
                         net (fo=2, unplaced)         0.460    49.113    AB[6]_i_78_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    49.237 f  AB[15]_i_521/O
                         net (fo=1, unplaced)         1.111    50.348    AB[15]_i_521_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    50.472 r  AB[15]_i_414/O
                         net (fo=1, unplaced)         0.449    50.921    AB[15]_i_414_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    51.045 f  AB[15]_i_310/O
                         net (fo=1, unplaced)         0.665    51.710    AB[15]_i_310_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    51.834 r  AB[15]_i_217/O
                         net (fo=2, unplaced)         0.460    52.294    AB[15]_i_217_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    52.418 r  AB[5]_i_151/O
                         net (fo=1, unplaced)         0.665    53.083    AB[5]_i_151_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    53.207 r  AB[5]_i_114/O
                         net (fo=2, unplaced)         0.460    53.667    AB[5]_i_114_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    53.791 f  AB[15]_i_611/O
                         net (fo=1, unplaced)         0.902    54.693    AB[15]_i_611_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    54.817 r  AB[15]_i_494/O
                         net (fo=1, unplaced)         0.449    55.266    AB[15]_i_494_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    55.390 f  AB[15]_i_393/O
                         net (fo=1, unplaced)         0.902    56.292    AB[15]_i_393_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    56.416 r  AB[15]_i_290/O
                         net (fo=2, unplaced)         0.460    56.876    AB[15]_i_290_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    57.000 f  AB[4]_i_128/O
                         net (fo=1, unplaced)         0.449    57.449    AB[4]_i_128_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    57.573 r  AB[4]_i_98/O
                         net (fo=2, unplaced)         0.460    58.033    AB[4]_i_98_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    58.157 f  AB[7]_i_208/O
                         net (fo=1, unplaced)         0.449    58.606    AB[7]_i_208_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    58.730 r  AB[7]_i_119/O
                         net (fo=2, unplaced)         0.460    59.190    AB[7]_i_119_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    59.314 r  AB[7]_i_62/O
                         net (fo=1, unplaced)         0.449    59.763    AB[7]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.118    59.881 r  AB[7]_i_21/O
                         net (fo=2, unplaced)         0.460    60.341    AB[7]_i_21_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    60.465 r  AB[13]_i_48/O
                         net (fo=4, unplaced)         0.473    60.938    AB[13]_i_48_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    61.062 r  AB[10]_i_16/O
                         net (fo=3, unplaced)         0.467    61.529    AB[10]_i_16_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    61.653 r  AB[12]_i_15/O
                         net (fo=1, unplaced)         0.449    62.102    m[124]
                         LUT6 (Prop_lut6_I0_O)        0.124    62.226 r  AB[12]_i_7/O
                         net (fo=1, unplaced)         0.000    62.226    AB[12]_i_7_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    62.471 r  AB_reg[12]_i_3/O
                         net (fo=1, unplaced)         0.452    62.923    AB_reg[12]_i_3_n_0
                         LUT3 (Prop_lut3_I2_O)        0.298    63.221 r  AB[12]_i_1/O
                         net (fo=1, unplaced)         0.000    63.221    AB[12]
                         FDRE                                         r  AB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.148    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=393, unplaced)       0.439    12.678    clk_IBUF_BUFG
                         FDRE                                         r  AB_reg[12]/C
                         clock pessimism              0.115    12.793    
                         clock uncertainty           -0.035    12.758    
                         FDRE (Setup_fdre_C_D)        0.029    12.787    AB_reg[12]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                         -63.221    
  -------------------------------------------------------------------
                         slack                                -50.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 a/divided_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/divided_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.239ns (67.705%)  route 0.114ns (32.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=393, unplaced)       0.114     0.704    a/clk_IBUF_BUFG
                         FDRE                                         r  a/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.845 r  a/divided_clk_reg/Q
                         net (fo=3, unplaced)         0.114     0.959    a/CLK
                         LUT5 (Prop_lut5_I4_O)        0.098     1.057 r  a/divided_clk_i_1/O
                         net (fo=1, unplaced)         0.000     1.057    a/divided_clk_i_1_n_0
                         FDRE                                         r  a/divided_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=393, unplaced)       0.259     1.057    a/clk_IBUF_BUFG
                         FDRE                                         r  a/divided_clk_reg/C
                         clock pessimism             -0.208     0.849    
                         FDRE (Hold_fdre_C_D)         0.091     0.940    a/divided_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                a/counter_value_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                a/counter_value_reg[27]/C



