strict digraph "compose( ,  )" {
	node [label="\N"];
	"802:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17d90c50>",
		def_var="['buf0']",
		fillcolor=deepskyblue,
		label="802:AS
buf0 = 32'hffff_ffff;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"801:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17d90ad0>",
		def_var="['csr']",
		fillcolor=deepskyblue,
		label="801:AS
csr = 32'h0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"798:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17d90710>",
		def_var="['intb']",
		fillcolor=deepskyblue,
		label="798:AS
intb = 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"805:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17dc4110>",
		def_var="['dma_out_buf_avail']",
		fillcolor=deepskyblue,
		label="805:AS
dma_out_buf_avail = 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"796:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17d90490>",
		def_var="['dout']",
		fillcolor=deepskyblue,
		label="796:AS
dout = 32'h0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"800:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17d90990>",
		def_var="['ep_match']",
		fillcolor=deepskyblue,
		label="800:AS
ep_match = 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"804:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17d90f50>",
		def_var="['dma_in_buf_sz1']",
		fillcolor=deepskyblue,
		label="804:AS
dma_in_buf_sz1 = 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"803:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17d90dd0>",
		def_var="['buf1']",
		fillcolor=deepskyblue,
		label="803:AS
buf1 = 32'hffff_ffff;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"799:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17d90850>",
		def_var="['dma_req']",
		fillcolor=deepskyblue,
		label="799:AS
dma_req = 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"797:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17d905d0>",
		def_var="['inta']",
		fillcolor=deepskyblue,
		label="797:AS
inta = 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
}
