

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Aug 14 12:00:58 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  25.00 ns|  14.667 ns|     3.12 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  25.000 ns|  25.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                   |                                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                      Instance                                     |                              Module                              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret1_dense_latency_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_config2_s_fu_53    |dense_latency_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_config2_s   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret2_normalize_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_config4_s_fu_59        |normalize_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_config4_s       |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret3_relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_relu_config5_s_fu_87        |relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_relu_config5_s       |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret4_dense_latency_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_config6_s_fu_115   |dense_latency_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_config6_s   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret5_normalize_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_config8_s_fu_143       |normalize_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_config8_s       |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret_relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_relu_config9_s_fu_155        |relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_relu_config9_s       |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret6_dense_latency_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_config10_s_fu_167  |dense_latency_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_config10_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        4|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     31|        0|    75271|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|      613|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     31|      613|    75311|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      1|       ~0|       17|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|        4|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+---+-------+-----+
    |                                      Instance                                     |                              Module                              | BRAM_18K| DSP| FF|  LUT  | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+---+-------+-----+
    |call_ret6_dense_latency_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_config10_s_fu_167  |dense_latency_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_config10_s  |        0|   0|  0|    600|    0|
    |call_ret1_dense_latency_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_config2_s_fu_53    |dense_latency_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_config2_s   |        0|   0|  0|  62735|    0|
    |call_ret4_dense_latency_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_config6_s_fu_115   |dense_latency_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_config6_s   |        0|   0|  0|  10097|    0|
    |call_ret2_normalize_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_config4_s_fu_59        |normalize_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_config4_s       |        0|  23|  0|    756|    0|
    |call_ret5_normalize_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_config8_s_fu_143       |normalize_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_config8_s       |        0|   8|  0|    251|    0|
    |call_ret3_relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_relu_config5_s_fu_87        |relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_relu_config5_s       |        0|   0|  0|    624|    0|
    |call_ret_relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_relu_config9_s_fu_155        |relu_ap_fixed_10_2_5_3_0_ap_fixed_10_2_5_3_0_relu_config9_s       |        0|   0|  0|    208|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+---+-------+-----+
    |Total                                                                              |                                                                  |        0|  31|  0|  75271|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+---+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|   4|           2|           3|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |y_timed_input_ap_vld_in_sig  |   9|          2|    1|          2|
    |y_timed_input_ap_vld_preg    |   9|          2|    1|          2|
    |y_timed_input_blk_n          |   9|          2|    1|          2|
    |y_timed_input_in_sig         |   9|          2|  530|       1060|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  36|          8|  533|       1066|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |    1|   0|    1|          0|
    |layer6_out_1_reg_657       |   10|   0|   10|          0|
    |layer6_out_2_reg_662       |   10|   0|   10|          0|
    |layer6_out_3_reg_667       |   10|   0|   10|          0|
    |layer6_out_4_reg_672       |   10|   0|   10|          0|
    |layer6_out_5_reg_677       |   10|   0|   10|          0|
    |layer6_out_6_reg_682       |   10|   0|   10|          0|
    |layer6_out_7_reg_687       |   10|   0|   10|          0|
    |layer6_out_reg_652         |   10|   0|   10|          0|
    |y_timed_input_ap_vld_preg  |    1|   0|    1|          0|
    |y_timed_input_preg         |  530|   0|  530|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      |  613|   0|  613|          0|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|y_timed_input_ap_vld  |   in|    1|      ap_vld|  y_timed_input|       pointer|
|y_timed_input         |   in|  530|      ap_vld|  y_timed_input|       pointer|
|layer10_out           |  out|   10|      ap_vld|    layer10_out|       pointer|
|layer10_out_ap_vld    |  out|    1|      ap_vld|    layer10_out|       pointer|
+----------------------+-----+-----+------------+---------------+--------------+

