<stg><name>FFT0</name>


<trans_list>

<trans id="87" from="1" to="2">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="3">
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="4">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="4" to="5">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="5" to="6">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="6" to="2">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %pass_shift_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %pass_shift)

]]></Node>
<StgValue><ssdm name="pass_shift_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %index_shift_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %index_shift)

]]></Node>
<StgValue><ssdm name="index_shift_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %pass_check_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %pass_check)

]]></Node>
<StgValue><ssdm name="pass_check_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %FFT_stage_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %FFT_stage)

]]></Node>
<StgValue><ssdm name="FFT_stage_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="4">
<![CDATA[
:4  %pass_shift_cast = zext i4 %pass_shift_read to i32

]]></Node>
<StgValue><ssdm name="pass_shift_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="4">
<![CDATA[
:5  %index_shift_cast = zext i4 %index_shift_read to i32

]]></Node>
<StgValue><ssdm name="index_shift_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="6">
<![CDATA[
:6  %FFT_stage_cast1 = zext i6 %FFT_stage_read to i32

]]></Node>
<StgValue><ssdm name="FFT_stage_cast1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="6">
<![CDATA[
:7  %tmp_11 = trunc i6 %FFT_stage_read to i5

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %tmp = add i5 -1, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="5">
<![CDATA[
:9  %tmp_cast = zext i5 %tmp to i32

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="6">
<![CDATA[
:10  %tmp_12 = trunc i6 %pass_check_read to i5

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:11  %tmp_s = add i5 -1, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="5">
<![CDATA[
:12  %tmp_cast_11 = zext i5 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="tmp_cast_11"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %butterfly_span = phi i32 [ 0, %0 ], [ %butterfly_span_2, %_ifconv ]

]]></Node>
<StgValue><ssdm name="butterfly_span"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %butterfly_pass = phi i32 [ 0, %0 ], [ %butterfly_pass_2, %_ifconv ]

]]></Node>
<StgValue><ssdm name="butterfly_pass"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:2  %i = phi i5 [ 0, %0 ], [ %i_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %exitcond = icmp eq i5 %i, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %i_1 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %2, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %index = shl i32 %butterfly_span, %index_shift_cast

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %tmp_2 = shl i32 %butterfly_pass, %pass_shift_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %Ulimit = add nsw i32 %tmp_2, %butterfly_span

]]></Node>
<StgValue><ssdm name="Ulimit"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:5  %tmp_3 = sext i32 %index to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6  %W_M_real_V_addr = getelementptr [16 x i10]* @W_M_real_V, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_M_real_V_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %W_M_imag_V_addr = getelementptr [16 x i9]* @W_M_imag_V, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_M_imag_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="4">
<![CDATA[
_ifconv:11  %p_r_M_real_V = load i10* %W_M_real_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_r_M_real_V"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="4">
<![CDATA[
_ifconv:12  %p_r_M_imag_V = load i9* %W_M_imag_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_r_M_imag_V"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %tmp_6 = icmp slt i32 %butterfly_span, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %butterfly_span_1 = add nsw i32 %butterfly_span, 1

]]></Node>
<StgValue><ssdm name="butterfly_span_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46  %tmp_7 = icmp slt i32 %butterfly_pass, %tmp_cast_11

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:47  %butterfly_pass_3 = add nsw i32 %butterfly_pass, 1

]]></Node>
<StgValue><ssdm name="butterfly_pass_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:48  %butterfly_pass_1 = select i1 %tmp_7, i32 %butterfly_pass_3, i32 0

]]></Node>
<StgValue><ssdm name="butterfly_pass_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:49  %butterfly_span_2 = select i1 %tmp_6, i32 %butterfly_span_1, i32 0

]]></Node>
<StgValue><ssdm name="butterfly_span_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:50  %butterfly_pass_2 = select i1 %tmp_6, i32 %butterfly_pass, i32 %butterfly_pass_1

]]></Node>
<StgValue><ssdm name="butterfly_pass_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %Llimit = add nsw i32 %Ulimit, %FFT_stage_cast1

]]></Node>
<StgValue><ssdm name="Llimit"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:8  %tmp_4 = sext i32 %Llimit to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9  %data_IN_M_real_V_ad = getelementptr [32 x i16]* %data_IN_M_real_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="data_IN_M_real_V_ad"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %data_IN_M_imag_V_ad = getelementptr [32 x i16]* %data_IN_M_imag_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="data_IN_M_imag_V_ad"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="4">
<![CDATA[
_ifconv:11  %p_r_M_real_V = load i10* %W_M_real_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_r_M_real_V"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="4">
<![CDATA[
_ifconv:12  %p_r_M_imag_V = load i9* %W_M_imag_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_r_M_imag_V"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="5">
<![CDATA[
_ifconv:13  %data_IN_M_real_V_lo = load i16* %data_IN_M_real_V_ad, align 2

]]></Node>
<StgValue><ssdm name="data_IN_M_real_V_lo"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="5">
<![CDATA[
_ifconv:14  %data_IN_M_imag_V_lo = load i16* %data_IN_M_imag_V_ad, align 2

]]></Node>
<StgValue><ssdm name="data_IN_M_imag_V_lo"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="5">
<![CDATA[
_ifconv:13  %data_IN_M_real_V_lo = load i16* %data_IN_M_real_V_ad, align 2

]]></Node>
<StgValue><ssdm name="data_IN_M_real_V_lo"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="5">
<![CDATA[
_ifconv:14  %data_IN_M_imag_V_lo = load i16* %data_IN_M_imag_V_ad, align 2

]]></Node>
<StgValue><ssdm name="data_IN_M_imag_V_lo"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="16">
<![CDATA[
_ifconv:15  %tmp_1 = sext i16 %data_IN_M_real_V_lo to i24

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="10">
<![CDATA[
_ifconv:16  %tmp_8 = sext i10 %p_r_M_real_V to i24

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="16">
<![CDATA[
_ifconv:17  %tmp_9 = sext i16 %data_IN_M_imag_V_lo to i24

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:19  %tmp1_i_i_cast = mul i24 %tmp_1, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp1_i_i_cast"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:23  %tmp_i_i_cast = mul i24 %tmp_9, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_i_i_cast"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:27  %tmp_5 = sext i32 %Ulimit to i64

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:28  %data_IN_M_real_V_ad_1 = getelementptr [32 x i16]* %data_IN_M_real_V, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="data_IN_M_real_V_ad_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:29  %data_IN_M_imag_V_ad_1 = getelementptr [32 x i16]* %data_IN_M_imag_V, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="data_IN_M_imag_V_ad_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="5">
<![CDATA[
_ifconv:30  %p_Val2_6 = load i16* %data_IN_M_real_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="5">
<![CDATA[
_ifconv:31  %p_Val2_7 = load i16* %data_IN_M_imag_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="9">
<![CDATA[
_ifconv:18  %tmp_10 = sext i9 %p_r_M_imag_V to i24

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:20  %tmp_2_i_i_cast = mul i24 %tmp_9, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_cast"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:21  %p_Val2_s = sub i24 %tmp1_i_i_cast, %tmp_2_i_i_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:22  %p_Val2_3 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %p_Val2_s, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:24  %tmp_1_i_i_cast = mul i24 %tmp_10, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_cast"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:25  %p_Val2_1 = add i24 %tmp_i_i_cast, %tmp_1_i_i_cast

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:26  %p_Val2_5 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %p_Val2_1, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="5">
<![CDATA[
_ifconv:30  %p_Val2_6 = load i16* %data_IN_M_real_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="5">
<![CDATA[
_ifconv:31  %p_Val2_7 = load i16* %data_IN_M_imag_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:32  %complex_M_real_V_wr = sub i16 %p_Val2_6, %p_Val2_3

]]></Node>
<StgValue><ssdm name="complex_M_real_V_wr"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:33  %complex_M_imag_V_wr = sub i16 %p_Val2_7, %p_Val2_5

]]></Node>
<StgValue><ssdm name="complex_M_imag_V_wr"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:34  %data_OUT_M_real_V_a = getelementptr [32 x i16]* %data_OUT_M_real_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="data_OUT_M_real_V_a"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
_ifconv:35  store i16 %complex_M_real_V_wr, i16* %data_OUT_M_real_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:36  %data_OUT_M_imag_V_a = getelementptr [32 x i16]* %data_OUT_M_imag_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="data_OUT_M_imag_V_a"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
_ifconv:37  store i16 %complex_M_imag_V_wr, i16* %data_OUT_M_imag_V_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:38  %complex_M_real_V_wr_1 = add i16 %p_Val2_6, %p_Val2_3

]]></Node>
<StgValue><ssdm name="complex_M_real_V_wr_1"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:39  %complex_M_imag_V_wr_1 = add i16 %p_Val2_7, %p_Val2_5

]]></Node>
<StgValue><ssdm name="complex_M_imag_V_wr_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:40  %data_OUT_M_real_V_a_1 = getelementptr [32 x i16]* %data_OUT_M_real_V, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="data_OUT_M_real_V_a_1"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
_ifconv:41  store i16 %complex_M_real_V_wr_1, i16* %data_OUT_M_real_V_a_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:42  %data_OUT_M_imag_V_a_1 = getelementptr [32 x i16]* %data_OUT_M_imag_V, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="data_OUT_M_imag_V_a_1"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
_ifconv:43  store i16 %complex_M_imag_V_wr_1, i16* %data_OUT_M_imag_V_a_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:51  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
