{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480447405297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480447405297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 13:23:25 2016 " "Processing started: Tue Nov 29 13:23:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480447405297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480447405297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProj -c FinalProj " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProj -c FinalProj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480447405297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480447405797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480447405797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file finalproj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProj " "Found entity 1: FinalProj" {  } { { "FinalProj.bdf" "" { Schematic "U:/CPRE281/fProj/FinalProj/FinalProj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480447413145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480447413145 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProj " "Elaborating entity \"FinalProj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480447413225 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "FinalProj.bdf" "" { Schematic "U:/CPRE281/fProj/FinalProj/FinalProj.bdf" { { 8 312 496 8 "" "" } { -104 312 312 -80 "" "" } { -80 312 312 -56 "" "" } { -56 312 312 -32 "" "" } { -32 312 312 8 "" "" } { -120 264 312 -104 "x0" "" } { -96 264 312 -80 "x1" "" } { -72 264 312 -56 "x2" "" } { -48 264 312 -32 "x3" "" } { 160 496 496 176 "" "" } { 176 496 496 192 "" "" } { 192 496 496 208 "" "" } { 208 496 496 400 "" "" } { 400 496 496 416 "" "" } { 416 496 496 432 "" "" } { 432 496 496 448 "" "" } { 448 496 496 608 "" "" } { 608 496 496 624 "" "" } { 624 496 496 640 "" "" } { 824 496 496 840 "" "" } { 840 496 496 856 "" "" } { 856 496 496 872 "" "" } { 856 496 536 872 "x3" "" } { 840 496 536 856 "x2" "" } { 824 496 536 840 "x1" "" } { 808 496 536 824 "x0" "" } { 640 496 496 656 "" "" } { 656 496 496 824 "" "" } { 640 496 536 656 "x3" "" } { 624 496 536 640 "x2" "" } { 608 496 536 624 "x1" "" } { 592 496 536 608 "x0" "" } { 432 496 536 448 "x3" "" } { 416 496 536 432 "x2" "" } { 400 496 536 416 "x1" "" } { 384 496 536 400 "x0" "" } { 192 496 536 208 "x3" "" } { 176 496 536 192 "x2" "" } { 160 496 536 176 "x1" "" } { 144 496 536 160 "x0" "" } { 8 496 496 160 "" "" } { -104 496 496 -88 "" "" } { -88 496 496 -72 "" "" } { -72 496 496 -56 "" "" } { -56 496 496 8 "" "" } { -120 496 552 -104 "x3" "" } { -104 496 552 -88 "x2" "" } { -88 496 552 -72 "x1" "" } { -72 496 552 -56 "x0" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1480447413245 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "Clk Register inst_reg_temp " "Port \"Clk\" of type Register and instance \"inst_reg_temp\" is missing source signal" {  } { { "FinalProj.bdf" "" { Schematic "U:/CPRE281/fProj/FinalProj/FinalProj.bdf" { { 1016 536 672 1176 "inst_reg_temp" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1480447413255 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_segement_decoder.v 1 1 " "Using design file seven_segement_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segement_decoder " "Found entity 1: seven_segement_decoder" {  } { { "seven_segement_decoder.v" "" { Text "U:/CPRE281/fProj/FinalProj/seven_segement_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480447413415 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480447413415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segement_decoder seven_segement_decoder:inst_temp " "Elaborating entity \"seven_segement_decoder\" for hierarchy \"seven_segement_decoder:inst_temp\"" {  } { { "FinalProj.bdf" "inst_temp" { Schematic "U:/CPRE281/fProj/FinalProj/FinalProj.bdf" { { -136 552 672 40 "inst_temp" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480447413415 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/fProj/FinalProj/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480447413505 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480447413505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:inst_reg_0 " "Elaborating entity \"Register\" for hierarchy \"Register:inst_reg_0\"" {  } { { "FinalProj.bdf" "inst_reg_0" { Schematic "U:/CPRE281/fProj/FinalProj/FinalProj.bdf" { { 96 536 672 256 "inst_reg_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480447413505 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexer.bdf 1 1 " "Using design file multiplexer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "multiplexer.bdf" "" { Schematic "U:/CPRE281/fProj/FinalProj/multiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480447413615 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480447413615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Register:inst_reg_0\|Multiplexer:inst4 " "Elaborating entity \"Multiplexer\" for hierarchy \"Register:inst_reg_0\|Multiplexer:inst4\"" {  } { { "register.bdf" "inst4" { Schematic "U:/CPRE281/fProj/FinalProj/register.bdf" { { 208 72 208 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480447413615 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder.bdf 1 1 " "Using design file decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "decoder.bdf" "" { Schematic "U:/CPRE281/fProj/FinalProj/decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480447413705 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480447413705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:inst_decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:inst_decoder\"" {  } { { "FinalProj.bdf" "inst_decoder" { Schematic "U:/CPRE281/fProj/FinalProj/FinalProj.bdf" { { 96 184 280 224 "inst_decoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480447413705 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480447414525 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480447415365 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480447415365 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480447415675 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480447415675 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480447415675 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480447415675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "865 " "Peak virtual memory: 865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480447415805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 13:23:35 2016 " "Processing ended: Tue Nov 29 13:23:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480447415805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480447415805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480447415805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480447415805 ""}
