// Seed: 2516992930
module module_0 #(
    parameter id_5 = 32'd98
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output uwire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire _id_5;
  wire id_6 = id_1;
  assign id_6 = 1 - 1;
  logic [7:0][1 : !  (  -1 'b0 ?  -1 : 1 'h0 )] id_7;
  assign id_4 = -1'b0;
  wire [-1 'b0 : -1  -  id_5] id_8;
  wire id_9["" : id_5];
  wire id_10;
  logic [-1 : 1] id_11;
  ;
  parameter id_12 = !1;
  localparam id_13 = id_12[-1];
  wire id_14;
  assign id_7[1] = 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  inout logic [7:0] id_18;
  output wire id_17;
  module_0 modCall_1 (
      id_7,
      id_13,
      id_19,
      id_2
  );
  output wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire _id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_20;
  assign id_18[id_11] = id_20 != 1;
  wire id_21;
  wire id_22;
endmodule
