<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `os/kernel/kernel/src/cpuid/leaf01h.rs`."><title>leaf01h.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="kernel" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.0-nightly (b6d7ff3aa 2025-11-14)" data-channel="nightly" data-search-js="search-680b2199.js" data-stringdex-js="stringdex-c3e638e9.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../../../static.files/src-script-813739b1.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">kernel/cpuid/</div>leaf01h.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="kw">use </span><span class="kw">crate</span>::cpuid::{CpuidRanges, CpuidResult, cpuid};
<a href=#2 id=2 data-nosnippet>2</a><span class="kw">use </span>bitfield_struct::bitfield;
<a href=#3 id=3 data-nosnippet>3</a>
<a href=#4 id=4 data-nosnippet>4</a><span class="kw">pub const </span>LEAF_01H: u32 = <span class="number">0x01</span>;
<a href=#5 id=5 data-nosnippet>5</a>
<a href=#6 id=6 data-nosnippet>6</a><span class="doccomment">/// CPUID.01H — Feature Information (a.k.a. “leaf 1”).
<a href=#7 id=7 data-nosnippet>7</a>///
<a href=#8 id=8 data-nosnippet>8</a>/// Returns processor version info (EAX), brand/CLFLUSH/logical count/APIC ID (EBX),
<a href=#9 id=9 data-nosnippet>9</a>/// and the classic feature flags (ECX/EDX). This wrapper parses the common
<a href=#10 id=10 data-nosnippet>10</a>/// identification fields and exposes ECX/EDX via your bitfield views.
<a href=#11 id=11 data-nosnippet>11</a>///
<a href=#12 id=12 data-nosnippet>12</a>/// Reference: Intel SDM Vol. 2A, “CPUID—CPU Identification”, leaf 01H.
<a href=#13 id=13 data-nosnippet>13</a></span><span class="attr">#[derive(Copy, Clone, Debug)]
<a href=#14 id=14 data-nosnippet>14</a></span><span class="kw">pub struct </span>Leaf01h {
<a href=#15 id=15 data-nosnippet>15</a>    <span class="kw">pub </span>eax: Leaf1Eax,
<a href=#16 id=16 data-nosnippet>16</a>    <span class="kw">pub </span>ebx: Leaf1Ebx,
<a href=#17 id=17 data-nosnippet>17</a>    <span class="kw">pub </span>ecx: Leaf1Ecx,
<a href=#18 id=18 data-nosnippet>18</a>    <span class="kw">pub </span>edx: Leaf1Edx,
<a href=#19 id=19 data-nosnippet>19</a>}
<a href=#20 id=20 data-nosnippet>20</a>
<a href=#21 id=21 data-nosnippet>21</a><span class="kw">impl </span>Leaf01h {
<a href=#22 id=22 data-nosnippet>22</a>    <span class="doccomment">/// # Safety
<a href=#23 id=23 data-nosnippet>23</a>    /// The caller must ensure that the `cpuid` instruction is available and leaf `0x01` exists.
<a href=#24 id=24 data-nosnippet>24</a>    </span><span class="kw">pub unsafe fn </span>new() -&gt; <span class="self">Self </span>{
<a href=#25 id=25 data-nosnippet>25</a>        <span class="kw">unsafe </span>{
<a href=#26 id=26 data-nosnippet>26</a>            <span class="kw">let </span>r = cpuid(LEAF_01H, <span class="number">0</span>);
<a href=#27 id=27 data-nosnippet>27</a>            <span class="self">Self</span>::from(r)
<a href=#28 id=28 data-nosnippet>28</a>        }
<a href=#29 id=29 data-nosnippet>29</a>    }
<a href=#30 id=30 data-nosnippet>30</a>
<a href=#31 id=31 data-nosnippet>31</a>    <span class="doccomment">/// Query CPUID.01H if supported; returns `None` if `ranges` says leaf 1 is absent.
<a href=#32 id=32 data-nosnippet>32</a>    </span><span class="attr">#[inline]
<a href=#33 id=33 data-nosnippet>33</a>    </span><span class="kw">pub unsafe fn </span>read(ranges: <span class="kw-2">&amp;</span>CpuidRanges) -&gt; <span class="prelude-ty">Option</span>&lt;<span class="self">Self</span>&gt; {
<a href=#34 id=34 data-nosnippet>34</a>        <span class="kw">if </span>!ranges.has_basic(LEAF_01H) {
<a href=#35 id=35 data-nosnippet>35</a>            <span class="kw">return </span><span class="prelude-val">None</span>;
<a href=#36 id=36 data-nosnippet>36</a>        }
<a href=#37 id=37 data-nosnippet>37</a>
<a href=#38 id=38 data-nosnippet>38</a>        <span class="kw">unsafe </span>{
<a href=#39 id=39 data-nosnippet>39</a>            <span class="kw">let </span>r = cpuid(LEAF_01H, <span class="number">0</span>);
<a href=#40 id=40 data-nosnippet>40</a>            <span class="prelude-val">Some</span>(<span class="self">Self</span>::from(r))
<a href=#41 id=41 data-nosnippet>41</a>        }
<a href=#42 id=42 data-nosnippet>42</a>    }
<a href=#43 id=43 data-nosnippet>43</a>
<a href=#44 id=44 data-nosnippet>44</a>    <span class="doccomment">/// # Safety
<a href=#45 id=45 data-nosnippet>45</a>    /// The caller must ensure that the passed [`CpuidResult`] belongs to a valid leaf `0x01` entry.
<a href=#46 id=46 data-nosnippet>46</a>    </span><span class="kw">pub const unsafe fn </span>from(r: CpuidResult) -&gt; <span class="self">Self </span>{
<a href=#47 id=47 data-nosnippet>47</a>        <span class="self">Self </span>{
<a href=#48 id=48 data-nosnippet>48</a>            eax: Leaf1Eax::from_bits(r.eax),
<a href=#49 id=49 data-nosnippet>49</a>            ebx: Leaf1Ebx::from_bits(r.ebx),
<a href=#50 id=50 data-nosnippet>50</a>            ecx: Leaf1Ecx::from_bits(r.ecx),
<a href=#51 id=51 data-nosnippet>51</a>            edx: Leaf1Edx::from_bits(r.edx),
<a href=#52 id=52 data-nosnippet>52</a>        }
<a href=#53 id=53 data-nosnippet>53</a>    }
<a href=#54 id=54 data-nosnippet>54</a>
<a href=#55 id=55 data-nosnippet>55</a>    <span class="attr">#[inline]
<a href=#56 id=56 data-nosnippet>56</a>    </span><span class="kw">pub const fn </span>has_x2apic(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
<a href=#57 id=57 data-nosnippet>57</a>        <span class="self">self</span>.ecx.x2apic()
<a href=#58 id=58 data-nosnippet>58</a>    }
<a href=#59 id=59 data-nosnippet>59</a>
<a href=#60 id=60 data-nosnippet>60</a>    <span class="attr">#[inline]
<a href=#61 id=61 data-nosnippet>61</a>    </span><span class="kw">pub const fn </span>avx_usable(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
<a href=#62 id=62 data-nosnippet>62</a>        <span class="self">self</span>.ecx.avx() &amp;&amp; <span class="self">self</span>.ecx.xsave() &amp;&amp; <span class="self">self</span>.ecx.osxsave()
<a href=#63 id=63 data-nosnippet>63</a>    }
<a href=#64 id=64 data-nosnippet>64</a>
<a href=#65 id=65 data-nosnippet>65</a>    <span class="attr">#[inline]
<a href=#66 id=66 data-nosnippet>66</a>    </span><span class="kw">pub const fn </span>initial_apic_id(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
<a href=#67 id=67 data-nosnippet>67</a>        <span class="self">self</span>.ebx.initial_apic_id()
<a href=#68 id=68 data-nosnippet>68</a>    }
<a href=#69 id=69 data-nosnippet>69</a>
<a href=#70 id=70 data-nosnippet>70</a>    <span class="attr">#[inline]
<a href=#71 id=71 data-nosnippet>71</a>    </span><span class="kw">pub const fn </span>logical_cpus_legacy(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
<a href=#72 id=72 data-nosnippet>72</a>        <span class="self">self</span>.ebx.logical_processor_count()
<a href=#73 id=73 data-nosnippet>73</a>    }
<a href=#74 id=74 data-nosnippet>74</a>
<a href=#75 id=75 data-nosnippet>75</a>    <span class="attr">#[inline]
<a href=#76 id=76 data-nosnippet>76</a>    </span><span class="kw">pub fn </span>family(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u16 {
<a href=#77 id=77 data-nosnippet>77</a>        <span class="self">self</span>.eax.effective_family()
<a href=#78 id=78 data-nosnippet>78</a>    }
<a href=#79 id=79 data-nosnippet>79</a>
<a href=#80 id=80 data-nosnippet>80</a>    <span class="attr">#[inline]
<a href=#81 id=81 data-nosnippet>81</a>    </span><span class="kw">pub const fn </span>model(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
<a href=#82 id=82 data-nosnippet>82</a>        <span class="self">self</span>.eax.effective_model()
<a href=#83 id=83 data-nosnippet>83</a>    }
<a href=#84 id=84 data-nosnippet>84</a>
<a href=#85 id=85 data-nosnippet>85</a>    <span class="attr">#[inline]
<a href=#86 id=86 data-nosnippet>86</a>    </span><span class="kw">pub const fn </span>stepping(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
<a href=#87 id=87 data-nosnippet>87</a>        <span class="self">self</span>.eax.stepping()
<a href=#88 id=88 data-nosnippet>88</a>    }
<a href=#89 id=89 data-nosnippet>89</a>}
<a href=#90 id=90 data-nosnippet>90</a>
<a href=#91 id=91 data-nosnippet>91</a><span class="doccomment">/// CPUID.01H:EAX — Version Information.
<a href=#92 id=92 data-nosnippet>92</a>///
<a href=#93 id=93 data-nosnippet>93</a>/// Raw fields as defined by the SDM; helpers compute the *effective* model/family.
<a href=#94 id=94 data-nosnippet>94</a>/// Reference: Intel SDM Vol. 2A, CPUID leaf 01H, EAX layout.
<a href=#95 id=95 data-nosnippet>95</a></span><span class="attr">#[bitfield(u32)]
<a href=#96 id=96 data-nosnippet>96</a></span><span class="kw">pub struct </span>Leaf1Eax {
<a href=#97 id=97 data-nosnippet>97</a>    <span class="doccomment">/// Stepping ID (bits 3:0).
<a href=#98 id=98 data-nosnippet>98</a>    </span><span class="attr">#[bits(<span class="number">4</span>)]
<a href=#99 id=99 data-nosnippet>99</a>    </span>stepping: u8,
<a href=#100 id=100 data-nosnippet>100</a>    <span class="doccomment">/// Base model (bits 7:4).
<a href=#101 id=101 data-nosnippet>101</a>    </span><span class="attr">#[bits(<span class="number">4</span>)]
<a href=#102 id=102 data-nosnippet>102</a>    </span>model: u8,
<a href=#103 id=103 data-nosnippet>103</a>    <span class="doccomment">/// Base family (bits 11:8).
<a href=#104 id=104 data-nosnippet>104</a>    </span><span class="attr">#[bits(<span class="number">4</span>)]
<a href=#105 id=105 data-nosnippet>105</a>    </span>family: u8,
<a href=#106 id=106 data-nosnippet>106</a>    <span class="doccomment">/// Processor type (bits 13:12).
<a href=#107 id=107 data-nosnippet>107</a>    </span><span class="attr">#[bits(<span class="number">2</span>)]
<a href=#108 id=108 data-nosnippet>108</a>    </span>cpu_type: u8,
<a href=#109 id=109 data-nosnippet>109</a>    <span class="doccomment">/// Reserved (bits 15:14).
<a href=#110 id=110 data-nosnippet>110</a>    </span><span class="attr">#[bits(<span class="number">2</span>)]
<a href=#111 id=111 data-nosnippet>111</a>    </span>_rsv14_15: u8,
<a href=#112 id=112 data-nosnippet>112</a>    <span class="doccomment">/// Extended model (bits 19:16).
<a href=#113 id=113 data-nosnippet>113</a>    </span><span class="attr">#[bits(<span class="number">4</span>)]
<a href=#114 id=114 data-nosnippet>114</a>    </span>ext_model: u8,
<a href=#115 id=115 data-nosnippet>115</a>    <span class="doccomment">/// Extended family (bits 27:20).
<a href=#116 id=116 data-nosnippet>116</a>    </span><span class="attr">#[bits(<span class="number">8</span>)]
<a href=#117 id=117 data-nosnippet>117</a>    </span>ext_family: u16,
<a href=#118 id=118 data-nosnippet>118</a>    <span class="doccomment">/// Reserved (bits 31:28).
<a href=#119 id=119 data-nosnippet>119</a>    </span><span class="attr">#[bits(<span class="number">4</span>)]
<a href=#120 id=120 data-nosnippet>120</a>    </span>_rsv28_31: u8,
<a href=#121 id=121 data-nosnippet>121</a>}
<a href=#122 id=122 data-nosnippet>122</a>
<a href=#123 id=123 data-nosnippet>123</a><span class="kw">impl </span>Leaf1Eax {
<a href=#124 id=124 data-nosnippet>124</a>    <span class="doccomment">/// Effective family per SDM:
<a href=#125 id=125 data-nosnippet>125</a>    /// if base family == 0x0F → base + `ext_family`, else base.
<a href=#126 id=126 data-nosnippet>126</a>    </span><span class="attr">#[inline]
<a href=#127 id=127 data-nosnippet>127</a>    </span><span class="kw">pub fn </span>effective_family(<span class="self">self</span>) -&gt; u16 {
<a href=#128 id=128 data-nosnippet>128</a>        <span class="kw">let </span>fam = u16::from(<span class="self">self</span>.family());
<a href=#129 id=129 data-nosnippet>129</a>        <span class="kw">if </span>fam == <span class="number">0x0F </span>{
<a href=#130 id=130 data-nosnippet>130</a>            fam + <span class="self">self</span>.ext_family()
<a href=#131 id=131 data-nosnippet>131</a>        } <span class="kw">else </span>{
<a href=#132 id=132 data-nosnippet>132</a>            fam
<a href=#133 id=133 data-nosnippet>133</a>        }
<a href=#134 id=134 data-nosnippet>134</a>    }
<a href=#135 id=135 data-nosnippet>135</a>
<a href=#136 id=136 data-nosnippet>136</a>    <span class="doccomment">/// Effective model per SDM:
<a href=#137 id=137 data-nosnippet>137</a>    /// if base family in {0x06, 0x0F} → `base_model` | (`ext_model` &lt;&lt; 4), else `base_model`.
<a href=#138 id=138 data-nosnippet>138</a>    </span><span class="attr">#[inline]
<a href=#139 id=139 data-nosnippet>139</a>    </span><span class="kw">pub const fn </span>effective_model(<span class="self">self</span>) -&gt; u8 {
<a href=#140 id=140 data-nosnippet>140</a>        <span class="kw">let </span>fam = <span class="self">self</span>.family();
<a href=#141 id=141 data-nosnippet>141</a>        <span class="kw">let </span>base = <span class="self">self</span>.model();
<a href=#142 id=142 data-nosnippet>142</a>        <span class="kw">if </span>fam == <span class="number">0x06 </span>|| fam == <span class="number">0x0F </span>{
<a href=#143 id=143 data-nosnippet>143</a>            base | (<span class="self">self</span>.ext_model() &lt;&lt; <span class="number">4</span>)
<a href=#144 id=144 data-nosnippet>144</a>        } <span class="kw">else </span>{
<a href=#145 id=145 data-nosnippet>145</a>            base
<a href=#146 id=146 data-nosnippet>146</a>        }
<a href=#147 id=147 data-nosnippet>147</a>    }
<a href=#148 id=148 data-nosnippet>148</a>}
<a href=#149 id=149 data-nosnippet>149</a>
<a href=#150 id=150 data-nosnippet>150</a><span class="doccomment">/// CPUID.01H:EBX — Brand/CLFLUSH/Logical Count/APIC ID.
<a href=#151 id=151 data-nosnippet>151</a>///
<a href=#152 id=152 data-nosnippet>152</a>/// Reference: Intel SDM Vol. 2A, CPUID leaf 01H, EBX layout.
<a href=#153 id=153 data-nosnippet>153</a></span><span class="attr">#[bitfield(u32)]
<a href=#154 id=154 data-nosnippet>154</a></span><span class="kw">pub struct </span>Leaf1Ebx {
<a href=#155 id=155 data-nosnippet>155</a>    <span class="doccomment">/// Brand index (bits 7:0).
<a href=#156 id=156 data-nosnippet>156</a>    </span><span class="attr">#[bits(<span class="number">8</span>)]
<a href=#157 id=157 data-nosnippet>157</a>    </span>brand_index: u8,
<a href=#158 id=158 data-nosnippet>158</a>    <span class="doccomment">/// CLFLUSH line size in **8-byte** units (bits 15:8).
<a href=#159 id=159 data-nosnippet>159</a>    </span><span class="attr">#[bits(<span class="number">8</span>)]
<a href=#160 id=160 data-nosnippet>160</a>    </span>clflush_line_size_8b: u8,
<a href=#161 id=161 data-nosnippet>161</a>    <span class="doccomment">/// Logical processors per package (legacy) (bits 23:16).
<a href=#162 id=162 data-nosnippet>162</a>    </span><span class="attr">#[bits(<span class="number">8</span>)]
<a href=#163 id=163 data-nosnippet>163</a>    </span>logical_processor_count: u8,
<a href=#164 id=164 data-nosnippet>164</a>    <span class="doccomment">/// Initial APIC ID (bits 31:24).
<a href=#165 id=165 data-nosnippet>165</a>    </span><span class="attr">#[bits(<span class="number">8</span>)]
<a href=#166 id=166 data-nosnippet>166</a>    </span>initial_apic_id: u8,
<a href=#167 id=167 data-nosnippet>167</a>}
<a href=#168 id=168 data-nosnippet>168</a>
<a href=#169 id=169 data-nosnippet>169</a><span class="kw">impl </span>Leaf1Ebx {
<a href=#170 id=170 data-nosnippet>170</a>    <span class="doccomment">/// CLFLUSH line size in **bytes** (value * 8).
<a href=#171 id=171 data-nosnippet>171</a>    </span><span class="attr">#[inline]
<a href=#172 id=172 data-nosnippet>172</a>    </span><span class="kw">pub fn </span>clflush_line_bytes(<span class="self">self</span>) -&gt; u16 {
<a href=#173 id=173 data-nosnippet>173</a>        u16::from(<span class="self">self</span>.clflush_line_size_8b()) * <span class="number">8
<a href=#174 id=174 data-nosnippet>174</a>    </span>}
<a href=#175 id=175 data-nosnippet>175</a>}
<a href=#176 id=176 data-nosnippet>176</a>
<a href=#177 id=177 data-nosnippet>177</a><span class="doccomment">/// Feature flags returned by `CPUID.(EAX=1):ECX`.
<a href=#178 id=178 data-nosnippet>178</a>///
<a href=#179 id=179 data-nosnippet>179</a>/// Each bit represents the presence of a CPU feature or instruction-set extension.
<a href=#180 id=180 data-nosnippet>180</a>/// These correspond to the ECX register bits returned by the CPUID instruction when
<a href=#181 id=181 data-nosnippet>181</a>/// called with `EAX=1` and `ECX=0`.
<a href=#182 id=182 data-nosnippet>182</a>///
<a href=#183 id=183 data-nosnippet>183</a>/// Reference: Intel SDM Vol. 2A, Table 3-12 “Feature Information Returned in ECX for CPUID(01H)”
<a href=#184 id=184 data-nosnippet>184</a></span><span class="attr">#[bitfield(u32)]
<a href=#185 id=185 data-nosnippet>185</a></span><span class="kw">pub struct </span>Leaf1Ecx {
<a href=#186 id=186 data-nosnippet>186</a>    <span class="doccomment">/// Streaming SIMD Extensions 3 (SSE3) instructions are supported.
<a href=#187 id=187 data-nosnippet>187</a>    </span>sse3: bool, <span class="comment">// 0
<a href=#188 id=188 data-nosnippet>188</a>    </span><span class="doccomment">/// PCLMULQDQ (Carry-less multiply) instruction is supported.
<a href=#189 id=189 data-nosnippet>189</a>    </span>pclmulqdq: bool, <span class="comment">// 1
<a href=#190 id=190 data-nosnippet>190</a>    </span><span class="doccomment">/// 64-bit DS area for debug store is supported.
<a href=#191 id=191 data-nosnippet>191</a>    </span>dtes64: bool, <span class="comment">// 2
<a href=#192 id=192 data-nosnippet>192</a>    </span><span class="doccomment">/// MONITOR/MWAIT instructions are supported.
<a href=#193 id=193 data-nosnippet>193</a>    </span>monitor: bool, <span class="comment">// 3
<a href=#194 id=194 data-nosnippet>194</a>    </span><span class="doccomment">/// CPL-qualified debug store area is supported.
<a href=#195 id=195 data-nosnippet>195</a>    </span>ds_cpl: bool, <span class="comment">// 4
<a href=#196 id=196 data-nosnippet>196</a>    </span><span class="doccomment">/// Virtual Machine Extensions (VMX) are supported.
<a href=#197 id=197 data-nosnippet>197</a>    </span>vmx: bool, <span class="comment">// 5
<a href=#198 id=198 data-nosnippet>198</a>    </span><span class="doccomment">/// Safer Mode Extensions (SMX) are supported.
<a href=#199 id=199 data-nosnippet>199</a>    </span>smx: bool, <span class="comment">// 6
<a href=#200 id=200 data-nosnippet>200</a>    </span><span class="doccomment">/// Enhanced `SpeedStep` Technology (EST) is supported.
<a href=#201 id=201 data-nosnippet>201</a>    </span>est: bool, <span class="comment">// 7
<a href=#202 id=202 data-nosnippet>202</a>    </span><span class="doccomment">/// Thermal Monitor 2 (TM2) is supported.
<a href=#203 id=203 data-nosnippet>203</a>    </span>tm2: bool, <span class="comment">// 8
<a href=#204 id=204 data-nosnippet>204</a>    </span><span class="doccomment">/// Supplemental SSE3 (SSSE3) instructions are supported.
<a href=#205 id=205 data-nosnippet>205</a>    </span>ssse3: bool, <span class="comment">// 9
<a href=#206 id=206 data-nosnippet>206</a>    </span><span class="doccomment">/// Context ID (CNXT-ID) feature is supported.
<a href=#207 id=207 data-nosnippet>207</a>    </span>cnxt_id: bool, <span class="comment">// 10
<a href=#208 id=208 data-nosnippet>208</a>    </span><span class="doccomment">/// Silicon debug interface (SDBG) available.
<a href=#209 id=209 data-nosnippet>209</a>    </span>sdbg: bool, <span class="comment">// 11
<a href=#210 id=210 data-nosnippet>210</a>    </span><span class="doccomment">/// Fused Multiply-Add (FMA) instructions are supported.
<a href=#211 id=211 data-nosnippet>211</a>    </span>fma: bool, <span class="comment">// 12
<a href=#212 id=212 data-nosnippet>212</a>    </span><span class="doccomment">/// CMPXCHG16B instruction (Compare-and-swap 16 bytes) is supported.
<a href=#213 id=213 data-nosnippet>213</a>    </span>cx16: bool, <span class="comment">// 13
<a href=#214 id=214 data-nosnippet>214</a>    </span><span class="doccomment">/// xTPR update control (xTPR) is supported.
<a href=#215 id=215 data-nosnippet>215</a>    </span>xtpr: bool, <span class="comment">// 14
<a href=#216 id=216 data-nosnippet>216</a>    </span><span class="doccomment">/// Performance Debug Capability MSR (PDCM) available.
<a href=#217 id=217 data-nosnippet>217</a>    </span>pdcm: bool, <span class="comment">// 15
<a href=#218 id=218 data-nosnippet>218</a>    </span><span class="doccomment">/// Reserved (bit 16).
<a href=#219 id=219 data-nosnippet>219</a>    </span>_rsv16: bool, <span class="comment">// 16
<a href=#220 id=220 data-nosnippet>220</a>    </span><span class="doccomment">/// Process-context identifiers (PCID) are supported.
<a href=#221 id=221 data-nosnippet>221</a>    </span>pcid: bool, <span class="comment">// 17
<a href=#222 id=222 data-nosnippet>222</a>    </span><span class="doccomment">/// Direct Cache Access (DCA) is supported.
<a href=#223 id=223 data-nosnippet>223</a>    </span>dca: bool, <span class="comment">// 18
<a href=#224 id=224 data-nosnippet>224</a>    </span><span class="doccomment">/// Streaming SIMD Extensions 4.1 (SSE4.1) instructions are supported.
<a href=#225 id=225 data-nosnippet>225</a>    </span>sse4_1: bool, <span class="comment">// 19
<a href=#226 id=226 data-nosnippet>226</a>    </span><span class="doccomment">/// Streaming SIMD Extensions 4.2 (SSE4.2) instructions are supported.
<a href=#227 id=227 data-nosnippet>227</a>    </span>sse4_2: bool, <span class="comment">// 20
<a href=#228 id=228 data-nosnippet>228</a>    </span><span class="doccomment">/// x2APIC mode is supported (Extended APIC ID register interface).
<a href=#229 id=229 data-nosnippet>229</a>    </span>x2apic: bool, <span class="comment">// 21
<a href=#230 id=230 data-nosnippet>230</a>    </span><span class="doccomment">/// MOVBE instruction (move with byte swap) is supported.
<a href=#231 id=231 data-nosnippet>231</a>    </span>movbe: bool, <span class="comment">// 22
<a href=#232 id=232 data-nosnippet>232</a>    </span><span class="doccomment">/// POPCNT instruction is supported.
<a href=#233 id=233 data-nosnippet>233</a>    </span>popcnt: bool, <span class="comment">// 23
<a href=#234 id=234 data-nosnippet>234</a>    </span><span class="doccomment">/// Local APIC supports TSC-deadline timer.
<a href=#235 id=235 data-nosnippet>235</a>    </span>tsc_deadline: bool, <span class="comment">// 24
<a href=#236 id=236 data-nosnippet>236</a>    </span><span class="doccomment">/// AES-NI instructions are supported.
<a href=#237 id=237 data-nosnippet>237</a>    </span>aesni: bool, <span class="comment">// 25
<a href=#238 id=238 data-nosnippet>238</a>    </span><span class="doccomment">/// XSAVE/XRSTOR processor state management instructions supported.
<a href=#239 id=239 data-nosnippet>239</a>    </span>xsave: bool, <span class="comment">// 26
<a href=#240 id=240 data-nosnippet>240</a>    </span><span class="doccomment">/// OS has enabled XSAVE/XRSTOR via CR4.OSXSAVE.
<a href=#241 id=241 data-nosnippet>241</a>    </span>osxsave: bool, <span class="comment">// 27
<a href=#242 id=242 data-nosnippet>242</a>    </span><span class="doccomment">/// Advanced Vector Extensions (AVX) instructions are supported.
<a href=#243 id=243 data-nosnippet>243</a>    </span>avx: bool, <span class="comment">// 28
<a href=#244 id=244 data-nosnippet>244</a>    </span><span class="doccomment">/// 16-bit floating-point conversion instructions (F16C) supported.
<a href=#245 id=245 data-nosnippet>245</a>    </span>f16c: bool, <span class="comment">// 29
<a href=#246 id=246 data-nosnippet>246</a>    </span><span class="doccomment">/// RDRAND instruction (hardware random number generator) is supported.
<a href=#247 id=247 data-nosnippet>247</a>    </span>rdrand: bool, <span class="comment">// 30
<a href=#248 id=248 data-nosnippet>248</a>    </span><span class="doccomment">/// Hypervisor present (running under a hypervisor).
<a href=#249 id=249 data-nosnippet>249</a>    </span>hypervisor: bool, <span class="comment">// 31
<a href=#250 id=250 data-nosnippet>250</a></span>}
<a href=#251 id=251 data-nosnippet>251</a>
<a href=#252 id=252 data-nosnippet>252</a><span class="doccomment">/// Feature flags returned by `CPUID.(EAX=1):EDX`.
<a href=#253 id=253 data-nosnippet>253</a>///
<a href=#254 id=254 data-nosnippet>254</a>/// Each bit represents a legacy feature flag.
<a href=#255 id=255 data-nosnippet>255</a>/// These correspond to the EDX register bits returned by the CPUID instruction when
<a href=#256 id=256 data-nosnippet>256</a>/// called with `EAX=1` and `ECX=0`.
<a href=#257 id=257 data-nosnippet>257</a>///
<a href=#258 id=258 data-nosnippet>258</a>/// Reference: Intel SDM Vol. 2A, Table 3-13 “Feature Information Returned in EDX for CPUID(01H)”
<a href=#259 id=259 data-nosnippet>259</a></span><span class="attr">#[bitfield(u32)]
<a href=#260 id=260 data-nosnippet>260</a></span><span class="kw">pub struct </span>Leaf1Edx {
<a href=#261 id=261 data-nosnippet>261</a>    <span class="doccomment">/// On-chip FPU (x87 FPU) present.
<a href=#262 id=262 data-nosnippet>262</a>    </span>fpu: bool, <span class="comment">// 0
<a href=#263 id=263 data-nosnippet>263</a>    </span><span class="doccomment">/// Virtual 8086 mode extensions (VME) supported.
<a href=#264 id=264 data-nosnippet>264</a>    </span>vme: bool, <span class="comment">// 1
<a href=#265 id=265 data-nosnippet>265</a>    </span><span class="doccomment">/// Debugging extensions (DE) supported.
<a href=#266 id=266 data-nosnippet>266</a>    </span>de: bool, <span class="comment">// 2
<a href=#267 id=267 data-nosnippet>267</a>    </span><span class="doccomment">/// Page-Size Extensions (PSE) supported.
<a href=#268 id=268 data-nosnippet>268</a>    </span>pse: bool, <span class="comment">// 3
<a href=#269 id=269 data-nosnippet>269</a>    </span><span class="doccomment">/// Time-Stamp Counter (RDTSC) instruction available.
<a href=#270 id=270 data-nosnippet>270</a>    </span>tsc: bool, <span class="comment">// 4
<a href=#271 id=271 data-nosnippet>271</a>    </span><span class="doccomment">/// Model-Specific Registers (RDMSR/WRMSR) supported.
<a href=#272 id=272 data-nosnippet>272</a>    </span>msr: bool, <span class="comment">// 5
<a href=#273 id=273 data-nosnippet>273</a>    </span><span class="doccomment">/// Physical Address Extensions (PAE) supported.
<a href=#274 id=274 data-nosnippet>274</a>    </span>pae: bool, <span class="comment">// 6
<a href=#275 id=275 data-nosnippet>275</a>    </span><span class="doccomment">/// Machine Check Exception (MCE) supported.
<a href=#276 id=276 data-nosnippet>276</a>    </span>mce: bool, <span class="comment">// 7
<a href=#277 id=277 data-nosnippet>277</a>    </span><span class="doccomment">/// CMPXCHG8B instruction supported.
<a href=#278 id=278 data-nosnippet>278</a>    </span>cx8: bool, <span class="comment">// 8
<a href=#279 id=279 data-nosnippet>279</a>    </span><span class="doccomment">/// On-chip APIC hardware present and enabled.
<a href=#280 id=280 data-nosnippet>280</a>    </span>apic: bool, <span class="comment">// 9
<a href=#281 id=281 data-nosnippet>281</a>    </span><span class="doccomment">/// Reserved (bit 10).
<a href=#282 id=282 data-nosnippet>282</a>    </span>_rsv10_10: bool, <span class="comment">// 10
<a href=#283 id=283 data-nosnippet>283</a>    </span><span class="doccomment">/// SYSENTER/SYSEXIT instructions supported.
<a href=#284 id=284 data-nosnippet>284</a>    </span>sep: bool, <span class="comment">// 11
<a href=#285 id=285 data-nosnippet>285</a>    </span><span class="doccomment">/// Memory Type Range Registers (MTRR) supported.
<a href=#286 id=286 data-nosnippet>286</a>    </span>mtrr: bool, <span class="comment">// 12
<a href=#287 id=287 data-nosnippet>287</a>    </span><span class="doccomment">/// Page Global Enable (PGE) supported.
<a href=#288 id=288 data-nosnippet>288</a>    </span>pge: bool, <span class="comment">// 13
<a href=#289 id=289 data-nosnippet>289</a>    </span><span class="doccomment">/// Machine Check Architecture (MCA) supported.
<a href=#290 id=290 data-nosnippet>290</a>    </span>mca: bool, <span class="comment">// 14
<a href=#291 id=291 data-nosnippet>291</a>    </span><span class="doccomment">/// Conditional Move (CMOV) instruction supported.
<a href=#292 id=292 data-nosnippet>292</a>    </span>cmov: bool, <span class="comment">// 15
<a href=#293 id=293 data-nosnippet>293</a>    </span><span class="doccomment">/// Page Attribute Table (PAT) supported.
<a href=#294 id=294 data-nosnippet>294</a>    </span>pat: bool, <span class="comment">// 16
<a href=#295 id=295 data-nosnippet>295</a>    </span><span class="doccomment">/// 36-bit Page Size Extension (PSE-36) supported.
<a href=#296 id=296 data-nosnippet>296</a>    </span>pse36: bool, <span class="comment">// 17
<a href=#297 id=297 data-nosnippet>297</a>    </span><span class="doccomment">/// Processor Serial Number (PSN) available.
<a href=#298 id=298 data-nosnippet>298</a>    </span>psn: bool, <span class="comment">// 18
<a href=#299 id=299 data-nosnippet>299</a>    </span><span class="doccomment">/// CLFLUSH instruction supported.
<a href=#300 id=300 data-nosnippet>300</a>    </span>clfsh: bool, <span class="comment">// 19
<a href=#301 id=301 data-nosnippet>301</a>    </span><span class="doccomment">/// Reserved (bit 20).
<a href=#302 id=302 data-nosnippet>302</a>    </span>_rsv20_20: bool, <span class="comment">// 20
<a href=#303 id=303 data-nosnippet>303</a>    </span><span class="doccomment">/// Debug Store (DS) feature supported.
<a href=#304 id=304 data-nosnippet>304</a>    </span>ds: bool, <span class="comment">// 21
<a href=#305 id=305 data-nosnippet>305</a>    </span><span class="doccomment">/// Thermal Monitor and ACPI support.
<a href=#306 id=306 data-nosnippet>306</a>    </span>acpi: bool, <span class="comment">// 22
<a href=#307 id=307 data-nosnippet>307</a>    </span><span class="doccomment">/// MMX technology supported.
<a href=#308 id=308 data-nosnippet>308</a>    </span>mmx: bool, <span class="comment">// 23
<a href=#309 id=309 data-nosnippet>309</a>    </span><span class="doccomment">/// FXSAVE/FXRSTOR instructions for FPU/MMX state supported.
<a href=#310 id=310 data-nosnippet>310</a>    </span>fxsr: bool, <span class="comment">// 24
<a href=#311 id=311 data-nosnippet>311</a>    </span><span class="doccomment">/// Streaming SIMD Extensions (SSE) supported.
<a href=#312 id=312 data-nosnippet>312</a>    </span>sse: bool, <span class="comment">// 25
<a href=#313 id=313 data-nosnippet>313</a>    </span><span class="doccomment">/// Streaming SIMD Extensions 2 (SSE2) supported.
<a href=#314 id=314 data-nosnippet>314</a>    </span>sse2: bool, <span class="comment">// 26
<a href=#315 id=315 data-nosnippet>315</a>    </span><span class="doccomment">/// Self-Snoop (SS) supported.
<a href=#316 id=316 data-nosnippet>316</a>    </span>ss: bool, <span class="comment">// 27
<a href=#317 id=317 data-nosnippet>317</a>    </span><span class="doccomment">/// Hyper-Threading Technology (HTT) supported.
<a href=#318 id=318 data-nosnippet>318</a>    </span>htt: bool, <span class="comment">// 28
<a href=#319 id=319 data-nosnippet>319</a>    </span><span class="doccomment">/// Thermal Monitor (TM) supported.
<a href=#320 id=320 data-nosnippet>320</a>    </span>tm: bool, <span class="comment">// 29
<a href=#321 id=321 data-nosnippet>321</a>    </span><span class="doccomment">/// Reserved (bit 30).
<a href=#322 id=322 data-nosnippet>322</a>    </span>_rsv30_30: bool, <span class="comment">// 30
<a href=#323 id=323 data-nosnippet>323</a>    </span><span class="doccomment">/// Pending Break Enable (PBE) supported.
<a href=#324 id=324 data-nosnippet>324</a>    </span>pbe: bool, <span class="comment">// 31
<a href=#325 id=325 data-nosnippet>325</a></span>}
</code></pre></div></section></main></body></html>