## Putting It All Together: The RISC-V Architecture

> ##将所有内容放在一起：RISC-V 架构

In this section we describe the load-store architecture called RISC-V. RISC-V is a freely licensed open standard, similar to many of the RISC architectures, and based on observations similar to those covered in the last sections. (In Section M.3 we discuss how and why these architectures became popular.) RISC-V builds on 30 years of experience with RISC architectures and  "cleans up"  most of the short-term inclusions and omissions, leading to an architecture that is easier and more efficient to implement. RISC-V provides a both a 32-bit and a 64-bit instruction set, as well as a variety of extensions for features like floating point; these extensions can be added to either the 32-bit or 64-bit base instruction set. We discuss a 64-bit version of RISC-V, RV64, which is a superset of the 32-bit version RV32.

> 在本节中，我们描述了称为 RISC-V 的负载商店体系结构。RISC-V 是一个自由许可的开放标准，类似于许多 RISC 架构，并且基于与最后一节中涵盖的观测值类似。(在 M.3 节中，我们讨论了这些体系结构的流行方式以及为什么如何流行。)RISC-V 建立了 30 年的 RISC 架构经验，并 "清理" 了大多数短期夹杂物和遗漏的大部分，导致了一个体系结构更轻松，更有效地实施。RISC-V 提供 32 位和 64 位指令集，以及诸如浮点等功能的各种扩展；这些扩展可以添加到 32 位或 64 位基础指令集中。我们讨论了 RISC-V，RV64 的 64 位版本，该版本是 32 位版本 RV32 的超集。

Reviewing our expectations from each section, for desktop and server applications:

> 查看从每个部分的桌面和服务器应用程序中的期望：

- [Section A.2](#classifying-instruction-set-architectures)—Use general-purpose registers with a load-store architecture.
- [Section A.3](#memory-addressing)—Support these addressing modes: displacement (with an address offset size of 12–16 bits), immediate (size 8–16 bits), and register indirect.
- [Section A.4](#type-and-size-of-operands)—Support these data sizes and types: 8-, 16-, 32-, and 64-bit inte- gers and 64-bit IEEE 754 floating-point numbers.
- [Section A.5](#operations-in-the-instruction-set)—Support these simple instructions, because they will dominate the number of instructions executed: load, store, add, subtract, move register-register, and shift.
- [Section A.6](#instructions-for-control-flow)—Compare equal, compare not equal, compare less, branch (with a PC-relative address at least 8 bits long), jump, call, and return.

> - [A.2 节](#classifying-instruction-set-architectures)——使用具有加载-存储架构的通用寄存器。
> - [A.3 节](#memory-addressing)——支持这些寻址模式：位移(地址偏移量大小为 12-16 位)、立即数(大小为 8-16 位)和寄存器间接寻址。
> - [A.4 节](#type-and-size-of-operands)——支持这些数据大小和类型：8、16、32 和 64 位整数和 64 位 IEEE 754 浮点数 - 点数。
> - [A.5 节](#operations-in-the-instruction-set)——支持这些简单的指令，因为它们将支配执行的指令数量：加载、存储、加法、减法、寄存器-寄存器移动和移位 .
> - [A.6 节](#instructions-for-control-flow)—比较相等、比较不相等、比较少、分支(具有至少 8 位长的 PC 相对地址)、跳转、调用和返回。

- [Section A.7](#encoding-an-instruction-set)—Use fixed instruction encoding if interested in performance, and use variable instruction encoding if interested in code size. In some low-end, embedded applications, with small or only one-level caches, larger code size may have significant performance implications. ISAs that provide a compressed instruction set extension provide a way of addressing this difference.

> - [A.7 节](%EF%BC%83%E7%BC%96%E7%A0%81-An-Instruction-Set) - 如果对性能感兴趣，请使用固定的指令编码，并使用对代码大小感兴趣的变量指令编码。在某些低端，嵌入式应用程序中，具有小或仅一级缓存的应用程序，较大的代码大小可能具有重大的性能影响。提供压缩指令集扩展名的 ISA 提供了一种解决此差异的方法。

- [Section A.8](#cross-cutting-issues-the-role-of-compilers)—Provide at least 16, and preferably 32, general-purpose registers, be sure all addressing modes apply to all data transfer instructions, and aim for a minimalist instruction set. This section didn’t cover floating-point programs, but they often use separate floating-point registers. The justification is to increase the total number of registers without raising problems in the instruc- tion format or in the speed of the general-purpose register file. This compro- mise, however, is not orthogonal.

> - [A.8 节](＃交叉切口 - 兼容器 - 兼容器) - 至少 16 个，最好是 32，总通用寄存器，请确保所有寻址模式适用于所有数据传输指令，并旨在制定简约的指导集。本节不涵盖浮点程序，但他们经常使用单独的浮点寄存器。理由是增加寄存器总数，而不会以指导格式或通用寄存器文件的速度提高问题。但是，这种组合不是正交的。

We introduce RISC-V by showing how it follows these recommendations. Like its RISC predecessors, RISC-V emphasizes

> 我们通过显示如何遵循这些建议来介绍 RISC-V。像 RISC 的前任一样，RISC-V 强调

- A simple load-store instruction set.
- Design for pipelining efficiency (discussed in [Appendix C](#_bookmark481)), including a fixed instruction set encoding.
- Efficiency as a compiler target.

RISC-V provides a good architectural model for study, not only because of the pop- ularity of this type of processor, but also because it is an easy architecture to under- stand. We will use this architecture again in [Appendix C](#_bookmark481) and in [Chapter 3](#_bookmark93), and it forms the basis for a number of exercises and programming projects.

> RISC-V 为研究提供了一个良好的体系结构模型，这不仅是因为这种处理器的流行性，而且还因为它是一个简单的体系结构。我们将在[附录 C](#_bookmark481) 和[第 3 章](#_bookmark93)中再次使用此体系结构，并在许多练习和编程项目中构成了基础。

### RISC-V Instruction Set Organization

The RISC-V instruction set is organized as three base instruction sets that support 32-bit or 64-bit integers, and a variety of optional extensions to one of the base instruc- tion sets. This allows RISC-V to be implemented for a wide range of potential appli- cations froma small embeddedprocessor witha minimal budgetfor logic and memory that likely costs $1 or less, to high-end processor configurations with full support for floating point, vectors, and multiprocessor configurations. [Figure A.22](#_bookmark423) summarizes the three base instruction sets and the instruction set extensions with their basic func- tionality. For purposes of this text, we use RV64IMAFD (also known as RV64G, for short) in examples. RV32G is the 32-bit subset of the 64-bit architecture RV64G.

> RISC-V 指令集被组织为支持 32 位或 64 位整数的三个基本指令集，并将各种可选扩展为基础指导集。这允许 RISC-V 用于针对来自小型嵌入式处理器的各种潜在应用，并以最小的预算逻辑和内存为 1 美元或更低的预算，并为高端处理器配置，并全力支持浮点，矢量和多处理器配置。[图 A.22](#_bookmark423) 总结了三个基本指令集和指令集扩展名及其基本功能。出于本文的目的，我们在示例中使用 RV64IMAFD(也称为 RV64G)。RV32G 是 64 位体系结构 RV64G 的 32 位子集。

### Registers for RISC-V

RV64G has 32 64-bit general-purpose registers (GPRs), named x0, x1, … , x31. GPRs are also sometimes known as _integer registers_. Additionally, with the F and D extensions for floating point that are part of RV64G, come a set of 32 floating- point registers (FPRs), named f0, f1, … , f31, which can hold 32 single-precision (32-bit) values or 32 double-precision (64-bit) values. (When holding one single- precision number, the other half of the FPR is unused.) Both single- and double- precision floating-point operations (32-bit and 64-bit) are provided.

> RV64G 具有 32 个 64 位通用登记册(GPRS)，名为 X0，X1，…，X31。GPRS 有时也称为 *integer dogbisters*。此外，具有 RV64G 一部分的浮点的 F 和 D 扩展，出现了 32 个浮点寄存器(FPRS)，名为 F0，F1，…，F31，可以容纳 32 个单位(32 位))值或 32 个双重精神(64 位)值。(当持有一个单精度的数字时，FPR 的另一半是未使用的。)提供了单精度和双精度浮点操作(32 位和 64 位)。

The value of x0 is always 0. We shall see later how we can use this register to synthesize a variety of useful operations from a simple instruction set.

> X0 的值始终为 0。我们将稍后看到如何使用此寄存器从简单的指令集中合成各种有用的操作。

A few special registers can be transferred to and from the general-purpose reg- isters. An example is the floating-point status register, used to hold information about the results of floating-point operations. There are also instructions for mov- ing between an FPR and a GPR.

> 可以向往返通用的登记处转移一些特殊的寄存器。一个示例是浮点状态寄存器，用于保存有关浮点操作结果的信息。还可以在 FPR 和 GPR 之间进行移动的说明。

Figure A.22 RISC-V has three base instructions sets (and a reserved spot for a future fourth); all the extensions extend one of the base instruction sets. An instruction set is thus named by the base name followed by the extensions. For example, RISC-V64IMAFD refers to the base 64-bit instruction set with extensions M, A, F, and D. For consistency of naming and software, this combination is given the abbreviated name: RV64G, and we use RV64G through most of this text.

> 图 A.22 RISC-V 有三个基本说明集(以及未来第四个的保留地点)；所有扩展程序扩展了基本指令集之一。因此，指令集由基本名称命名，其后是扩展名。例如，RISC-V64IMAFD 指的是带有扩展 M，A，F 和 D 的基础 64 位指令集。对于命名和软件的一致性，此组合的缩写名称：RV64G，我们通过大多数 RV64G 使用 RV64G。本文。

### Data Types for RISC-V

The data types are 8-bit bytes, 16-bit half words, 32-bit words, and 64-bit double- words for integer data and 32-bit single precision and 64-bit double precision for floating point. Half words were added because they are found in languages like C and are popular in some programs, such as the operating systems, concerned about size of data structures. They will also become more popular if Unicode becomes widely used.

> 数据类型为 8 位字节，16 位半单词，32 位单词和 64 位双词，用于整数数据，以及 32 位单个精度和 64 位的浮点双重精度。添加了半词，因为它们是在 C 等语言中发现的，并且在某些程序中很受欢迎，例如操作系统，关注数据结构的大小。如果 Unicode 广泛使用，它们也将变得更加流行。

The RV64G operations work on 64-bit integers and 32- or 64-bit floating point. Bytes, half words, and words are loaded into the general-purpose registers with either zeros or the sign bit replicated to fill the 64 bits of the GPRs. Once loaded, they are operated on with the 64-bit integer operations.

> RV64G 操作在 64 位整数和 32 或 64 位浮点上工作。字节，半词和单词用零或复制的符号加载到通用寄存器中，以填充 GPR 的 64 位。加载后，它们将使用 64 位整数操作进行操作。

### Addressing Modes for RISC-V Data Transfers

The only data addressing modes are immediate and displacement, both with 12-bit fields. Register indirect is accomplished simply by placing 0 in the 12-bit displace- ment field, and limited absolute addressing with a 12-bit field is accomplished by using register 0 as the base register. Embracing zero gives us four effective modes, although only two are supported in the architecture.

> 唯一的数据解决模式是立即和位移，均为 12 位字段。寄存器间接仅通过将 0 放置在 12 位位移字段中完成，并通过使用寄存器 0 作为基本寄存器来完成 12 位字段的绝对地址。零拥抱为我们提供了四种有效的模式，尽管在体系结构中只有两个支持。

RV64G memory is byte addressable with a 64-bit address and uses Little End- ian byte numbering. As it is a load-store architecture, all references between mem- ory and either GPRs or FPRs are through loads or stores. Supporting the data types mentioned herein, memory accesses involving GPRs can be to a byte, half word, word, or double word. The FPRs may be loaded and stored with single-precision or double-precision numbers. Memory accesses need not be aligned; however, it may be that unaligned accesses run extremely slow. In practice, programmers and com- pilers would be stupid to use unaligned accesses.

> RV64G 内存可通过 64 位地址进行字节地址，并且几乎没有 End-Ian 字节编号。由于它是一个负载商店的体系结构，因此 MEM-ORY 与 GPRS 或 FPR 之间的所有参考都是通过负载或商店进行的。支持此处提到的数据类型，涉及 GPRS 的内存访问可以是字节，半词，单词或双词。FPR 可以加载并用单精制或双精度编号存储。内存访问不必对齐；但是，可能的未对齐访问运行速度非常慢。实际上，程序员和合并器使用不一致的访问会很愚蠢。

### RISC-V Instruction Format

Because RISC-V has just two addressing modes, these can be encoded into the opcode. Following the advice on making the processor easy to pipeline and decode, all instructions are 32 bits with a 7-bit primary opcode. [Figure A.23](#_bookmark424) shows the instruction layout of the four major instruction types. These formats are simple while providing 12-bit fields for displacement addressing, immediate constants, or PC-relative branch addresses.

> 因为 RISC-V 仅具有两个寻址模式，因此可以将其编码到 OPCODE 中。遵循有关使处理器易于管道和解码的建议，所有指令均为 32 位，带有 7 位主操作码。[图 A.23](#_bookmark424) 显示了四种主要指令类型的说明布局。这些格式很简单，同时提供了 12 位字段用于位移地址，直接常数或 PC 相关分支地址。

Figure A.23 The RISC-V instruction layout. There are two variations on these formata, called the SB and UJ formats; they deal with a slightly different treatment for immediate fields.

> 图 A.23 RISC-V 指令布局。这些格式有两种变体，称为 SB 和 UJ 格式。他们处理直接领域的略有不同的治疗方法。

Figure A.24 The use of instruction fields for each instruction type. Primary use shows the major instructions that use the format. A blank indicates that the corresponding field is not present in this instruction type. The I-format is used for both loads and ALU immediates, with the 12-bit immediate holding either the value for an immediate or the displacement for a load. Similarly, the S-format encodes both store instructions (where the first source register is the base register and the second contains the register source for the value to store) and compare and branch instructions (where the register fields contain the sources to compare and the immediate field specifies the offset of the branch target). There are actually two other formats: SB and UJ that follow the same basic organization as S and J, but slightly modify the interpretation of the immediate fields.

> 图 A.24 每种说明类型的指令字段的使用。主要用途显示使用格式的主要说明。空白表示该指令类型中不存在相应的字段。I-Format 都用于负载和 Alu 即时，而 12 位立即保留了立即的值或负载的位移的值。同样，S-Format 编码两个存储指令(第一个源寄存器是基本寄存器，第二个包含要存储的值的寄存器源)并比较和分支指令(其中寄存器字段包含要比较的源和立即指定分支目标的偏移)。实际上还有另外两种格式：SB 和 UJ 遵循与 S 和 J 相同的基本组织，但稍微修改了对直接领域的解释。

The instruction formats and the use of the instruction fields is described in [Figure A.24](#_bookmark425). The opcode specifies the general instruction type (ALU instruction, ALU immediate, load, store, branch, or jump), while the funct fields are used for specific operations. For example, an ALU instruction is encoded with a single opcode with the funct field dictating the exact operation: add, subtract, and, etc. Notice that several formats encode multiple types of instructions, including the use of the I-format for both ALU immediates and loads, and the use of the S-format for stores and conditional branches.

> [图 A.24](#_bookmark425) 中描述了指令格式和指令字段的使用。OPCODE 指定常规指令类型(ALU 指令，ALU 即时，加载，存储，分支或跳跃)，而函数字段则用于特定操作。例如，使用单个 OPCODE 编码 ALU 指令，其中具有函数字段，指示确切的操作：添加，减法和等。请注意，几种格式编码了多种类型的指令，包括将 I-Format 用于两个 Alu 立即和负载，以及 S-Format 用于商店和条件分支的使用。

### RISC-V Operations

RISC-V (or more properly RV64G) supports the list of simple operations recommended herein plus a few others. There are four broad classes of instructions: loads and stores, ALU operations, branches and jumps, and floating-point operations.

> RISC-V(或更正确的 RV64G)支持此处推荐的简单操作列表以及其他一些。有四个广泛的说明类别：负载和商店，ALU 操作，分支机构和跳跃以及浮点操作。

Any of the general-purpose or floating-point registers may be loaded or stored, except that loading x0 has no effect. [Figure A.25](#_bookmark426) gives examples of the load and store instructions. Single-precision floating-point numbers occupy half a floating- point register. Conversions between single and double precision must be done explicitly. The floating-point format is IEEE 754 (see Appendix J). A list of all the RV64G instructions appears in [Figure A.28](#_bookmark429) (page A.42).

> 除了加载 X0 没有效果外，可以加载或存储任何通用或浮点寄存器。[图 A.25](#_bookmark426) 给出了负载和存储说明的示例。单精度浮点数占据了一半的浮点寄存器。必须明确进行单个和双精度之间的转换。浮点格式为 IEEE 754(请参阅附录 J)。所有 RV64G 指令的列表显示在[图 A.28](#_bookmark429)(第 A.42 页)中。

Figure A.25 The load and store instructions in RISC-V. Loads shorter than 64 bits are available in both sign- extended and zero-extended forms. All memory references use a single addressing mode. Of course, both loads and stores are available for all the data types shown. Because RV64G supports double precision floating point, all single precision floating point loads must be aligned in the FP register, which are 64-bits wide.

> 图 A.25 RISC-V 中的负载和存储说明。签名和零扩展的表格中的负载短于 64 位。所有内存引用均使用单个地址模式。当然，所有数据类型都可以使用负载和存储。由于 RV64G 支持双精度浮点，因此所有单个精确的浮点负载必须在 FP 寄存器中对齐，该 FP 寄存器的宽度为 64 位。

To understand these figures we need to introduce a few additional extensions to our C description language used initially on page A-9:

> 要了解这些数字，我们需要在最初在 A-9 上使用的 C 描述语言引入一些其他扩展名：

- A subscript is appended to the symbol←whenever the length of the datum being transferred might not be clear. Thus, _*n*_ means transfer an _n_-bit quantity. We use _x_, _y_ ← _z_ to indicate that _z_ should be transferred to _x_ and _y_.
- A subscript is used to indicate selection of a bit from a field. Bits are labeled from the most-significant bit starting at 0. The subscript may be a single digit (e.g., Regs[x4]_0_ yields the sign bit of x4) or a subrange (e.g., Regs [x3]_56..63_ yields the least-significant byte of x3).
- The variable Mem, used as an array that stands for main memory, is indexed by a byte address and may transfer any number of bytes.
- A superscript is used to replicate a field (e.g., 0<sup>48</sup> yields a field of zeros of length 48 bits).
- The symbol # is used to concatenate two fields and may appear on either side of a data transfer, and the symbols ≪ and ≫ shift the first operand left or right by the amount of the second operand.

> - 当传输数据的长度可能不清楚时，符号 ← 会附加一个下标。因此，_*n*_ 表示传输 _n_ 位数量。我们用 *x*,*y*←*z* 表示 *z* 应该转移到 *x* 和 *y*。- 下标用于指示从字段中选择一位。位从 0 开始的最高有效位开始标记。下标可以是单个数字(例如，Regs[x4]_0_ 产生 x4 的符号位)或子范围(例如，Regs [x3]_56..63_ 产生 x3 的最低有效字节)。
> - 变量 Mem，用作代表主存储器的数组，由字节地址索引，可以传输任意数量的字节。
> - 上标用于复制字段(例如，0<sup>48</sup> 产生长度为 48 位的零字段)。
> - 符号 # 用于连接两个字段，可能出现在数据传输的任一侧，符号 ≪ 和 ≫ 将第一个操作数向左或向右移动第二个操作数的数量。

Figure A.26 The basic ALU instructions in RISC-V are available both with register- register operands and with one immediate operand. LUI uses the U-format that employs the rs1 field as part of the immediate, yielding a 20-bit immediate.

> 图 A.26 RISC-V 中的基本 ALU 指令既可以带有寄存器操作数和一个直接操作数。LUI 使用使用 RS1 字段作为即时的 U-Format，立即产生 20 位。

As an example, assuming that x8 and x10 are 32-bit registers:

> 例如，假设 x8 和 x10 是 32 位寄存器：

All ALU instructions are register-register instructions. [Figure A.26](#_bookmark427) gives some examples of the arithmetic/logical instructions. The operations include simple arithmetic and logical operations: add, subtract, AND, OR, XOR, and shifts. Immediate forms of all these instructions are provided using a 12-bit sign-extended immedi- ate. The operation LUI (load upper immediate) loads bits 12–31 of a register, sign- extends the immediate field to the upper 32-bits, and sets the low-order 12-bits of the register to 0. LUI allows a 32-bit constant to be built in two instructions, or a data transfer using any constant 32-bit address in one extra instruction.

> 所有 ALU 说明都是登记注册说明。[图 A.26](#_bookmark427) 给出了一些算法/逻辑说明的示例。这些操作包括简单的算术和逻辑操作：添加，减法以及 XOR 和移位。所有这些说明的直接形式是使用 12 位签名扩展的即时提供的。LUI 操作(负载上部立即)将寄存器的 12–31 负载位签名 - 将直接场扩展到上部 32 位，并将寄存器的低阶 12 位设置为 0。LUI 允许 32-允许使用 32-位要在两个指令中构建，或使用一个额外指令中任何常数 32 位地址的数据传输。

As mentioned herein, x0 is used to synthesize popular operations. Loading a constant is simply an add immediate where the source operand is x0, and a register-register move is simply an add (or an or) where one of the sources is x0. (We sometimes use the mnemonic li, standing for load immediate, to represent the former, and the mnemonic mv for the latter.)

> 如本文所述，X0 用于合成流行操作。加载常数只是源操作数为 x0 的添加即时，而寄存器注册移动只是一个添加(或一个 OR)，其中一个源为 x0。(有时我们会使用助记符 LI 立即代表前者，而后者的助记符 MV。)

### RISC-V Control Flow Instructions

Control is handled through a set of jumps and a set of branches, and [Figure A.27](#_bookmark428) gives some typical branch and jump instructions. The two jump instructions (jump and link and jump and link register) are unconditional transfers and always store the  "link,"  which is the address of the instruction sequentially following the jump instruction, in the register specified by the rd field. In the event that the link address is not needed, the rd field can simply be set to x0, which results in a typical uncon- ditional jump. The two jump instructions are differentiated by whether the address is computed by adding an immediate field to the PC or by adding the immediate

> 控制通过一组跳跃和一组分支来处理，[图 A.27](#_bookmark428) 提供了一些典型的分支和跳跃指令。两个跳跃指令(跳跃，链接以及跳跃和链接寄存器)是无条件的传输，并且始终存储 "链接" ，这是在跳跃指令之后，在 RD 字段指定的寄存器中，依次依次遵循指令的地址。如果不需要链接地址，则可以简单地将 RD 字段设置为 X0，从而导致典型的不同意跳跃。两个跳跃指令是通过在 PC 中添加直接字段或通过添加即时的立即计算的地址来区分的

Figure A.27 Typical control flow instructions in RISC-V. All control instructions, except jumps to an address in a register, are PC-relative.

> 图 A.27 RISC-V 中的典型控制流量指令。除了跳到寄存器中的地址外，所有控制说明都是 PC 相关性的。

field to the contents of a register. The offset is interpreted as a half word offset for compatibility with the compressed instruction set, R64C, which includes 16-bit instructions.

> 字段到寄存器的内容。偏移被解释为半单词偏移，以兼容与压缩说明集 R64C，其中包括 16 位指令。

All branches are conditional. The branch condition is specified by the instruc- tion, and any arithmetic comparison (equal, greater than, less than, and their inverses) is permitted. The branch-target address is specified with a 12-bit signed offset that is shifted left one place (to get 16-bit alignment) and then added to the current program counter. Branches based on the contents of the floating point registers are implemented by executing a floating point comparison (e.g., feq.d or fle.d), which sets an integer register to 0 or 1 based on the comparison, and then executing a beq or bne with x0 as an operand.

> 所有分支都是有条件的。分支条件是通过指定指定的，并且允许任何算术比较(等于，大于，小于且它们的反相)。分支目标地址是用 12 位签名的偏移量指定的，该偏移左右位置(以获得 16 位对齐)，然后添加到当前的程序计数器中。基于浮点寄存器的内容的分支是通过执行浮点比较(例如 FEQ.D 或 FLE.D)来实现的，该比较根据比较将整数寄存器设置为 0 或 1，然后执行 BEQ 或用 X0 作为操作数。

The observant reader will have noticed that there are very few 64-bit only instructions in RV64G. Primarily, these are the 64-bit loads and stores and versions of 32-bit, 16-bit, and 8-bit loads that do not sign extend (the default is to sign-extend). To support 32-bit modular arithmetic without additional instructions, there are ver- sions of the instructions that ignore the upper 32 bits of a 64-bit register, such as add and subtract word (addw, subw). Amazingly, everything else just works.

> 观察读者会注意到，RV64G 中只有 64 位的说明。主要是，这些是 32 位，16 位和 8 位载荷的 64 位负载和商店以及不签名扩展的 8 位载荷(默认值为签名)。为了在没有其他说明的情况下支持 32 位模块化算术，有一些指令忽略了 64 位寄存器的上部 32 位，例如添加和减法单词(addw，subw)。令人惊讶的是，其他一切都起作用。

### RISC-V Floating-Point Operations

Floating-point instructions manipulate the floating-point registers and indicate whether the operation to be performed is single or double precision. The floating-point operations are add, subtract, multiply, divide, square root, as well as fused multiply-add and multiply-subtract. All floating point instructions begin with the letter f and use the suffix d for double precision and s for single precision (e.g., fadd.d, fadd.s, fmul.d, fmul.s, fmadd.d fmadd.s). Floating- point compares set an integer register based on the comparison, similarly to the integer instruction set-less-than and set-great-than.

> 浮点指令操纵浮点寄存器，并指示要执行的操作是单个还是双重精度。浮点操作是添加，减去，乘，分隔，平方根以及融合的乘数和乘以乘以。所有浮点指令均以字母 F 开头，并使用后缀 D 进行双精度和单个精度(例如 Fadd.D，Fadd.S，Fmul.D，Fmul.D，fmul.d，fmul.s，fmadd.d fmadd.s)。浮动点比较基于比较设置整数寄存器，类似于整数指令，而不是设置和固定量。

In addition to floating-point loads and stores (flw, fsw, fld, fsd), instruc- tions are providedforconvertingbetween different FP precisions, for movingbetween integer and FP registers (fmv), and for converting between floating point and integer (fcvt, which uses the integer registers for source or destination as appropriate).

> 除了浮点负载和商店(FLW，FSW，FLD，FSD)外，在不同的 FP 精度之间提供了 forconvertingbet 的指标，用于整数之间的 MovitBetTemistions(FMV)，以及在浮点和整数之间转换(FCVT)(FCVT)(FCVT)(FCVT)使用整数寄存器作为源或目的地)。

[Figure A.28](#_bookmark429) contains a list of nearly all the RV64G instructions and a summary of their meaning.

> [图 A.28](#_bookmark429) 包含几乎所有 RV64G 指令的列表及其含义的摘要。

Figure A.28 A list of the vast majority of instructions in RV64G. This list can also be found on the back inside cover. This table omits system instructions, synchronization and atomic instructions, configuration instructions, instructions to reset and access performance counters, about 10 instructions in total.

> 图 A.28 RV64G 中绝大多数说明的列表。此列表也可以在后面的封面上找到。该表省略了系统说明，同步和原子说明，配置说明，重置和访问性能计数器的说明，总共约 10 条说明。

Figure A.29 RISC-V dynamic instruction mix for the SPECint2006 programs. Omnetpp includes 7% of the instruc- tions that are floating point loads, stores, operations, or compares; no other program includes even 1% of other instruction types. A change in gcc in SPECint2006, creates an anomaly in behavior. Typical integer programs have load frequencies that are 1/5 to 3x the store frequency. In gcc, the store frequency is actually higher than the load frequency! This arises because a large fraction of the execution time is spent in a loop that clears memory by storing x0 (not where a compiler like gcc would usually spend most of its execution time!). A store instruction that stores a register pair, which some other RISC ISAs have included, would address this issue.

> 图 A.29 Specint2006 程序的 RISC-V 动态说明组合。Omnetpp 包括 7％的浮点载荷，商店，操作或比较的指标；没有其他程序包括其他指令类型的 1％。Specint2006 中 GCC 的变化会在行为上产生异常。典型的整数程序的负载频率是商店频率的 1/5 至 3 倍。在 GCC 中，商店频率实际上高于负载频率！之所以出现，是因为执行时间的很大一部分是在循环中花费的，该循环通过存储 X0 来清除内存(不是像 GCC 这样的编译器通常会花费大部分执行时间！)。存储寄存器对的商店指令(包括其他 RISC ISA)将解决此问题。

### RISC-V Instruction Set Usage

To give an idea of which instructions are popular, [Figure A.29](#_bookmark430) shows the frequency of instructions and instruction classes for the SPECint2006 programs, using RV32G.

> 为了了解哪些指令很受欢迎，[图 A.29](#_bookmark430) 使用 RV32G 显示了 Specint2006 程序的指令和指令类的频率。

Attempts to incorporate high-level language features in the instruction set have led architects to provide powerful instructions with a wide range of flexibility. How- ever, often these instructions do more work than is required in the frequent case, or they don’t exactly match the requirements of some languages. Many such efforts have been aimed at eliminating what in the 1970s was called the _semantic gap_. Although the idea is to supplement the instruction set with additions that bring the hardware up to the level of the language, the additions can generate what [Wulf](#_bookmark1020) [et al. (1981)](#_bookmark1020) have called a _semantic clash_:

> 在指令集中加入高级语言特性的尝试促使架构师提供具有广泛灵活性的强大指令。然而，这些指令通常比常见情况下所需的工作更多，或者它们不完全符合某些语言的要求。许多此类努力旨在消除 1970 年代所谓的 "语义鸿沟" 。虽然这个想法是通过添加使硬件达到语言水平的添加来补充指令集，但添加可以生成 [Wulf](#_bookmark1020) [等。(1981)](#_bookmark1020) 称之为*语义冲突*：

… by giving too much semantic content to the instruction, the computer designer made it possible to use the instruction only in limited contexts. [p. 43]

> …通过向指令提供过多的语义内容，计算机设计人员使仅在有限上下文中使用该指令成为可能。\ [p。43 ]

More often the instructions are simply overkill—they are too general for the most frequent case, resulting in unneeded work and a slower instruction. Again, the VAX CALLS is a good example. CALLS uses a callee save strategy (the registers to be saved are specified by the callee), _but_ the saving is done by the call instruction in the caller. The CALLS instruction begins with the arguments pushed on the stack, and then takes the following steps:

> 通常，说明只是过度杀伤 - 对于最常见的情况而言，它们太普遍了，导致不需要的工作和较慢的说明。同样，VAX 调用是一个很好的例子。呼叫使用 Callee 保存策略(要保存的寄存器由 Callee 指定)，*BUT* 保存由呼叫者中的呼叫指令完成。呼叫指令始于堆栈上的参数，然后采取以下步骤：

1. Align the stack if needed.
2. Push the argument count on the stack.
3. Save the registers indicated by the procedure call mask on the stack (as men- tioned in [Section A.8](#cross-cutting-issues-the-role-of-compilers)). The mask is kept in the called procedure’s code—this permits the callee to specify the registers to be saved by the caller even with separate compilation.
4. Push the return address on the stack, and then push the top and base of stack pointers (for the activation record).
5. Clear the condition codes, which sets the trap enable to a known state.
6. Push a word for status information and a zero word on the stack.
7. Update the two stack pointers.
8. Branch to the first instruction of the procedure.

> 1. 如果需要对齐堆栈。
> 2. 将参数计数压入堆栈。
> 3. 将过程调用掩码指示的寄存器保存在堆栈上(如[第 A.8 节](#cross-cutting-issues-the-role-of-compilers) 中所述)。掩码保存在被调用过程的代码中——这允许被调用者指定要由调用者保存的寄存器，即使是单独编译也是如此。
> 4. 将返回地址压入栈中，然后压入栈顶指针和栈底指针(用于激活记录)。
> 5. 清除条件代码，将陷阱启用设置为已知状态。
> 6. 将一个用于状态信息的字和一个零字压入堆栈。
> 7. 更新两个堆栈指针。
> 8. 转移到程序的第一条指令。

The vast majority of calls in real programs do not require this amount of over- head. Most procedures know their argument counts, and a much faster linkage convention can be established using registers to pass arguments rather than the stack in memory. Furthermore, the CALLS instruction forces two registers to be used for linkage, while many languages require only one linkage register. Many attempts to support procedure call and activation stack management have failed to be useful, either because they do not match the language needs or because they are too general and hence too expensive to use.

> 真正的计划中的绝大多数呼叫不需要这一数量的超越。大多数过程都知道他们的论点很重要，并且可以使用寄存器来通过参数而不是内存中的堆栈来建立更快的链接约定。此外，呼叫指令迫使两个寄存器用于链接，而许多语言只需要一个链接寄存器。许多尝试支持程序呼叫和激活堆栈管理的尝试都无法使用，要么是因为它们不符合语言需求，要么是因为它们太通用，因此太昂贵了。

The VAX designers provided a simpler instruction, JSB, that is much faster because it only pushes the return PC on the stack and jumps to the procedure. How- ever, most VAX compilers use the more costly CALLS instructions. The call instructions were included in the architecture to standardize the procedure linkage convention. Other computers have standardized their calling convention by agree- ment among compiler writers and without requiring the overhead of a complex, very general procedure call instruction.

> VAX 设计人员提供了更简单的指令 JSB，它的速度要快得多，因为它仅将堆栈上的返回 PC 推到过程中。但是，大多数 VAX 编译器都使用更昂贵的调用说明。呼叫说明包含在架构中，以标准化过程链接约定。其他计算机通过编译器作家之间的同意，不需要复杂的，非常通用的程序呼叫指令的开销来标准化其呼叫惯例。

Fallacy _There is such a thing as a typical program_.

> 谬误有典型的程序。

Figure A.30 Data reference size of four programs from SPEC2000. Although you can calculate an average size, it would be hard to claim the average is typical of programs.

> 图 A.30 Spec2000 的四个程序的数据参考大小。尽管您可以计算平均大小，但很难声称平均值是程序的典型特征。

Many people would like to believe that there is a single  "typical"  program that could be used to design an optimal instruction set. For example, see the synthetic benchmarks discussed in [Chapter 1](#_bookmark2). The data in this appendix clearly show that programs can vary significantly in how they use an instruction set. For example, [Figure A.30](#_bookmark432) shows the mix of data transfer sizes for four of the SPEC2000 pro- grams: It would be hard to say what is typical from these four programs. The var- iations are even larger on an instruction set that supports a class of applications, such as decimal instructions, that are unused by other applications.

> 许多人想相信，可以使用一个单一的 "典型" 程序来设计最佳指令集。例如，请参见[第 1 章](#_bookmark2)中讨论的合成基准。本附录中的数据清楚地表明，程序在使用指令集的方式上可能有很大差异。例如，[图 A.30](#_bookmark432) 显示了 Spec2000 程序中的四个数据传输大小的组合：很难说这四个程序是什么典型的。在支持一类应用程序(例如小数说明)的指令集中，这些变量甚至更大，而其他应用程序未使用。

Pitfall _Innovating at the instruction set architecture to reduce code size without account- ing for the compiler_.

> 陷阱*在指令集体系结构上进行 innoving，以减少代码大小，而无需对编译器*的负责。

[Figure A.31](#_bookmark433) shows the relative code sizes for four compilers for the MIPS instruction set. Whereas architects struggle to reduce code size by 30%–40%, different compiler strategies can change code size by much larger factors. Similar to performance opti- mization techniques, the architect should start with the tightest code the compilers can produce before proposing hardware innovations to save space.

> [图 A.31](#_bookmark433) 显示了 MIPS 指令集的四个编译器的相对代码大小。尽管工程师努力将代码尺寸降低 30％–40％，但不同的编译器策略可以通过更大的因素来改变代码大小。与性能优化技术类似，工程师应从编译器提出硬件创新以节省空间之前可以生产的最紧密代码开始。

Fallacy _An architecture with flaws cannot be successful_.

> 谬论\_具有缺陷的建筑不能成功。

The 80x86 provides a dramatic example: the instruction set architecture is one only its creators could love (see Appendix K). Succeeding generations of Intel engineers have tried to correct unpopular architectural decisions made in designing the 80x86. For example, the 80x86 supports segmentation, whereas all others picked paging; it uses extended accumulators for integer data, but other processors use general-purpose registers; and it uses a stack for floating-point data, when every- one else abandoned execution stacks long before.

> 80x86 提供了一个戏剧性的示例：指令集体系结构是其创建者所能喜欢的一种(请参阅附录 K)。后代的英特尔工程师试图纠正设计 80x86 时做出的不受欢迎的建筑决策。例如，80x86 支持细分，而所有其他人都选择了分页；它使用扩展的蓄能器来进行整数数据，但其他处理器使用通用寄存器；而且，当每个人都放弃执行堆栈时，它使用堆栈进行浮点数据。

Figure A.31 Code size relative to Apogee Software Version 4.1 C compiler for Telecom application of EEMBC benchmarks. The instruction set architectures are virtually identical, yet the code sizes vary by factors of 2. These results were reported February–June 2000.

> 图 A.31 相对于 Apogee 软件版本 4.1 C 编译器的代码大小用于电信应用 EEMBC 基准测试。指令集体系结构实际上是相同的，但代码大小因因子 2 而异。这些结果报告了 2000 年 2 月至 6 月。

Despite these major difficulties, the 80x86 architecture has been enormously successful. The reasons are threefold: first, its selection as the microprocessor in the initial IBM PC makes 80x86 binary compatibility extremely valuable. Second, Moore’s Law provided sufficient resources for 80x86 microprocessors to translate to an internal RISC instruction set and then execute RISC-like instructions. This mix enables binary compatibility with the valuable PC software base and perfor- mance on par with RISC processors. Third, the very high volumes of PC micro- processors mean Intel can easily pay for the increased design cost of hardware translation. In addition, the high volumes allow the manufacturer to go up the learning curve, which lowers the cost of the product.

> 尽管遇到了这些重大困难，但 80x86 的体系结构仍然取得了巨大成功。原因是三倍：首先，它作为初始 IBM PC 中的微处理器的选择使 80x86 二进制兼容性非常有价值。其次，摩尔法律为 80x86 微处理器提供了足够的资源，可以转化为内部 RISC 指令集，然后执行类似 RISC 的指令。该混合物使二进制兼容性与有价值的 PC 软件基础和与 RISC 处理器相当的兼容性。第三，大量的 PC 微处理器意味着英特尔可以轻松地为硬件翻译的设计成本增加。此外，大量量使制造商可以上升学习曲线，从而降低了产品的成本。

The larger die size and increased power for translation may be a liability for embedded applications, but it makes tremendous economic sense for the desktop. And its cost-performance in the desktop also makes it attractive for servers, with its main weakness for servers being 32-bit addresses, which was resolved with a 64- bit address extension.

> 较大的模具大小和增加的翻译功率可能对嵌入式应用程序负有责任，但对于桌面来说，这具有巨大的经济意义。它在台式机中的成本效果也使其对服务器具有吸引力，其主要弱点是服务器是 32 位地址，并以 64 位地址扩展解决了。

Fallacy _You can design a flawless architecture_.

> 谬论*您可以设计一个完美的体系结构*。

All architecture design involves trade-offs made in the context of a set of hardware and software technologies. Over time those technologies are likely to change, and decisions that may have been correct at the time they were made look like mistakes. For example, in 1975 the VAX designers overemphasized the importance of code size efficiency, underestimating how important ease of decoding and pipelining would be five years later. An example in the RISC camp is delayed branch (see Appendix K). It was a simple matter to control pipeline hazards with five-stage pipelines, but a challenge for processors with longer pipelines that issue multiple instructions per clock cycle. In addition, almost all architectures eventually suc- cumb to the lack of sufficient address space. This is one reason that RISC-V has planned for the possibility of 128-bit addresses, although it may be decades before such capability is needed.

> 所有架构设计都涉及在一套硬件和软件技术的背景下进行的权衡。随着时间的流逝，这些技术可能会发生变化，并且在使它们成为错误时可能是正确的决定。例如，在 1975 年，VAX 设计师过分强调了代码尺寸效率的重要性，低估了五年后的解码和管道易于解码和管道的重要性。RISC 营地中的一个例子是延迟分支(请参阅附录 K)。使用五阶段管道来控制管道危险是一个简单的事情，但是对于较长管道的处理器，每个时钟周期发出多个指令的挑战。此外，几乎所有架构最终都无法实现缺乏足够的地址空间。这是 RISC-V 已计划出现 128 位地址的原因之一，尽管可能要在需要这种能力之前数十年。

In general, avoiding such flaws in the long run would probably mean compromising the efficiency of the architecture in the short run, which is danger- ous, since a new instruction set architecture must struggle to survive its first few years.

> 总的来说，从长远来看，避免这种缺陷可能意味着在短期内损害建筑的效率，这是危险的，因为新的教学套装架构必须努力生存最初的几年。
