# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../design.vhd" \
"../../../../lab2.srcs/sim_1/new/sim.vhd" \

# Do not sort compile order
nosort
