#
# Logical Preferences generated for Lattice by Synplify map202003lat, Build 172R.
#

# Period Constraints 
FREQUENCY PORT "ipClk" 50.0 MHz;
#FREQUENCY NET "Test_reveal_coretop_instance/jtck[0]" 200.0 MHz;


# Output Constraints 

# Input Constraints 

# Point-to-point Delay Constraints 


BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "registers_Resetio" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readRegisters.Buttons_0io[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readRegisters.Buttons_0io[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readRegisters.Buttons_0io[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readRegisters.Buttons_0io[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets_UART_INST_opTxio" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "writeController/state[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "writeController/opWrData_1[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "writeController/opWrData_1[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "writeController/opWrData_1[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "writeController/opWrData_1[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "writeController/opWrData_1[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "writeController/opWrData_1[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "writeController/opWrData_1[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "writeController/opWrData_1[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "writeController/opTxWrEnable" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "writeController/dataLength[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "writeController/dataLength[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "writeController/dataLength[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/state[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Valid" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Source[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Source[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Source[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Source[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Source[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Source[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Source[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Source[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Destination[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Destination[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Destination[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Destination[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Destination[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Destination[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Destination[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Destination[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Data[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Data[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Data[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Data[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Data[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Data[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Data[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opTxStream.Data[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opReadAddress[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opReadAddress[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opReadAddress[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opReadAddress[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opReadAddress[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opReadAddress[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opReadAddress[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/opReadAddress[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/edgeDetector[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/edgeDetector[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/dataLength[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/dataLength[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/dataLength[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "readController/dataLength[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "registers/opWrRegisters.LEDs[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "registers/opWrRegisters.LEDs[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "registers/opWrRegisters.LEDs[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "registers/opWrRegisters.LEDs[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "registers/opWrRegisters.LEDs[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "registers/opWrRegisters.LEDs[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "registers/opWrRegisters.LEDs[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "registers/opWrRegisters.LEDs[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "registers/opRdData[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "registers/opRdData[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "registers/opRdData[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "registers/opRdData[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "registers/opRdData[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "registers/opRdData[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "registers/opRdData[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "registers/opRdData[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/txState[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/txState[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/txState[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/txState[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/txState[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/txState[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/rxState[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/rxState[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/rxState[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/rxState[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/rxState[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/reset" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/receiveDataLength[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/receiveDataLength[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/receiveDataLength[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/receiveDataLength[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/receiveDataLength[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/receiveDataLength[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/receiveDataLength[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/receiveDataLength[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opTxReady" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Valid" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Source[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Source[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Source[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Source[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Source[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Source[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Source[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Source[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.SoP" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Length[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Length[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Length[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Length[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Length[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Length[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Length[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Length[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.EoP" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Destination[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Destination[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Destination[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Destination[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Destination[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Destination[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Destination[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Destination[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Data[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Data[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Data[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Data[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Data[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Data[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Data[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/opRxStream.Data[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxSource[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxSource[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxSource[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxSource[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxSource[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxSource[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxSource[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxSource[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxLength[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxLength[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxLength[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxLength[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxLength[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxLength[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxLength[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxLength[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxData[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxData[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxData[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxData[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxData[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxData[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxData[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/localTxData[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/locaTxDestination[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/locaTxDestination[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/locaTxDestination[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/locaTxDestination[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/locaTxDestination[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/locaTxDestination[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/locaTxDestination[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/locaTxDestination[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_TxSend" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_TxData_tri_enable" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_TxData[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_TxData[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_TxData[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_TxData[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_TxData[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_TxData[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_TxData[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_TxData[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/txState[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/txCounter[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/txCounter[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/txCounter[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/txCounter[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/txCounter[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/txCounter[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/txCounter[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/txCounter[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/txCounter[8]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/txBitCounter[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/txBitCounter[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/txBitCounter[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/txBitCounter[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/txBitCounter[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/rxCounter[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/rxCounter[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/rxCounter[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/rxCounter[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/rxCounter[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/rxCounter[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/rxCounter[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/rxCounter[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/rxCounter[8]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/reset" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/opTxBusy" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/opRxValid" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/opRxData_1[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/opRxData_1[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/opRxData_1[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/opRxData_1[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/opRxData_1[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/opRxData_1[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/opRxData_1[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/opRxData_1[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/localTxData[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/localTxData[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/localTxData[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/localTxData[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/localTxData[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/localTxData[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/localTxData[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/localTxData[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/localTxData[8]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/localTxData[9]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/localRxData[0]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/localRxData[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/localRxData[2]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/localRxData[3]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/localRxData[4]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/localRxData[5]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/localRxData[6]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/localRxData[7]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/localRxData[8]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/localRxData[9]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/edgeDetector[1]" ;
BLOCK PATH FROM PORT "ipReset"  TO CELL "uartPackets/UART_INST/clockEnable" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "registers_Resetio" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readRegisters.Buttons_0io[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readRegisters.Buttons_0io[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readRegisters.Buttons_0io[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readRegisters.Buttons_0io[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets_UART_INST_opTxio" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "writeController/state[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "writeController/opWrData_1[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "writeController/opWrData_1[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "writeController/opWrData_1[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "writeController/opWrData_1[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "writeController/opWrData_1[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "writeController/opWrData_1[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "writeController/opWrData_1[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "writeController/opWrData_1[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "writeController/opTxWrEnable" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "writeController/dataLength[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "writeController/dataLength[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "writeController/dataLength[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/state[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Valid" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Source[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Source[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Source[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Source[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Source[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Source[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Source[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Source[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Destination[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Destination[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Destination[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Destination[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Destination[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Destination[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Destination[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Destination[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Data[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Data[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Data[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Data[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Data[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Data[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Data[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opTxStream.Data[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opReadAddress[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opReadAddress[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opReadAddress[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opReadAddress[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opReadAddress[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opReadAddress[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opReadAddress[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/opReadAddress[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/edgeDetector[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/edgeDetector[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/dataLength[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/dataLength[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/dataLength[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "readController/dataLength[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "registers/opWrRegisters.LEDs[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "registers/opWrRegisters.LEDs[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "registers/opWrRegisters.LEDs[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "registers/opWrRegisters.LEDs[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "registers/opWrRegisters.LEDs[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "registers/opWrRegisters.LEDs[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "registers/opWrRegisters.LEDs[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "registers/opWrRegisters.LEDs[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "registers/opRdData[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "registers/opRdData[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "registers/opRdData[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "registers/opRdData[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "registers/opRdData[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "registers/opRdData[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "registers/opRdData[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "registers/opRdData[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/txState[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/txState[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/txState[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/txState[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/txState[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/txState[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/rxState[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/rxState[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/rxState[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/rxState[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/rxState[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/reset" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/receiveDataLength[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/receiveDataLength[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/receiveDataLength[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/receiveDataLength[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/receiveDataLength[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/receiveDataLength[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/receiveDataLength[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/receiveDataLength[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opTxReady" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Valid" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Source[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Source[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Source[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Source[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Source[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Source[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Source[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Source[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.SoP" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Length[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Length[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Length[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Length[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Length[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Length[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Length[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Length[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.EoP" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Destination[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Destination[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Destination[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Destination[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Destination[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Destination[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Destination[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Destination[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Data[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Data[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Data[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Data[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Data[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Data[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Data[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/opRxStream.Data[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxSource[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxSource[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxSource[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxSource[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxSource[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxSource[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxSource[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxSource[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxLength[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxLength[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxLength[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxLength[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxLength[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxLength[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxLength[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxLength[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxData[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxData[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxData[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxData[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxData[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxData[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxData[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/localTxData[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/locaTxDestination[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/locaTxDestination[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/locaTxDestination[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/locaTxDestination[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/locaTxDestination[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/locaTxDestination[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/locaTxDestination[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/locaTxDestination[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_TxSend" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_TxData_tri_enable" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_TxData[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_TxData[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_TxData[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_TxData[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_TxData[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_TxData[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_TxData[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_TxData[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/txState[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/txCounter[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/txCounter[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/txCounter[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/txCounter[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/txCounter[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/txCounter[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/txCounter[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/txCounter[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/txCounter[8]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/txBitCounter[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/txBitCounter[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/txBitCounter[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/txBitCounter[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/txBitCounter[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/rxCounter[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/rxCounter[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/rxCounter[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/rxCounter[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/rxCounter[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/rxCounter[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/rxCounter[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/rxCounter[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/rxCounter[8]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/reset" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/opTxBusy" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/opRxValid" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/opRxData_1[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/opRxData_1[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/opRxData_1[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/opRxData_1[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/opRxData_1[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/opRxData_1[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/opRxData_1[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/opRxData_1[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/localTxData[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/localTxData[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/localTxData[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/localTxData[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/localTxData[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/localTxData[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/localTxData[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/localTxData[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/localTxData[8]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/localTxData[9]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/localRxData[0]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/localRxData[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/localRxData[2]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/localRxData[3]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/localRxData[4]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/localRxData[5]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/localRxData[6]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/localRxData[7]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/localRxData[8]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/localRxData[9]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/edgeDetector[1]" ;
BLOCK PATH FROM PORT "ipRx"  TO CELL "uartPackets/UART_INST/clockEnable" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "registers_Resetio" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readRegisters.Buttons_0io[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readRegisters.Buttons_0io[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readRegisters.Buttons_0io[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readRegisters.Buttons_0io[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets_UART_INST_opTxio" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "writeController/state[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "writeController/opWrData_1[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "writeController/opWrData_1[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "writeController/opWrData_1[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "writeController/opWrData_1[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "writeController/opWrData_1[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "writeController/opWrData_1[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "writeController/opWrData_1[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "writeController/opWrData_1[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "writeController/opTxWrEnable" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "writeController/dataLength[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "writeController/dataLength[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "writeController/dataLength[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/state[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Valid" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Source[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Source[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Source[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Source[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Source[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Source[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Source[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Source[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Destination[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Destination[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Destination[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Destination[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Destination[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Destination[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Destination[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Destination[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Data[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Data[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Data[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Data[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Data[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Data[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Data[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opTxStream.Data[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opReadAddress[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opReadAddress[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opReadAddress[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opReadAddress[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opReadAddress[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opReadAddress[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opReadAddress[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/opReadAddress[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/edgeDetector[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/edgeDetector[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/dataLength[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/dataLength[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/dataLength[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "readController/dataLength[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "registers/opWrRegisters.LEDs[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "registers/opWrRegisters.LEDs[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "registers/opWrRegisters.LEDs[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "registers/opWrRegisters.LEDs[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "registers/opWrRegisters.LEDs[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "registers/opWrRegisters.LEDs[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "registers/opWrRegisters.LEDs[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "registers/opWrRegisters.LEDs[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "registers/opRdData[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "registers/opRdData[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "registers/opRdData[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "registers/opRdData[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "registers/opRdData[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "registers/opRdData[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "registers/opRdData[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "registers/opRdData[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/txState[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/txState[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/txState[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/txState[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/txState[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/txState[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/rxState[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/rxState[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/rxState[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/rxState[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/rxState[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/reset" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/receiveDataLength[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/receiveDataLength[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/receiveDataLength[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/receiveDataLength[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/receiveDataLength[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/receiveDataLength[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/receiveDataLength[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/receiveDataLength[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opTxReady" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Valid" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Source[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Source[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Source[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Source[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Source[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Source[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Source[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Source[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.SoP" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Length[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Length[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Length[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Length[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Length[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Length[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Length[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Length[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.EoP" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Destination[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Destination[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Destination[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Destination[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Destination[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Destination[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Destination[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Destination[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Data[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Data[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Data[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Data[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Data[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Data[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Data[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/opRxStream.Data[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxSource[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxSource[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxSource[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxSource[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxSource[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxSource[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxSource[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxSource[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxLength[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxLength[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxLength[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxLength[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxLength[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxLength[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxLength[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxLength[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxData[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxData[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxData[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxData[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxData[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxData[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxData[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/localTxData[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/locaTxDestination[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/locaTxDestination[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/locaTxDestination[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/locaTxDestination[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/locaTxDestination[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/locaTxDestination[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/locaTxDestination[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/locaTxDestination[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_TxSend" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_TxData_tri_enable" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_TxData[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_TxData[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_TxData[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_TxData[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_TxData[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_TxData[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_TxData[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_TxData[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/txState[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/txCounter[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/txCounter[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/txCounter[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/txCounter[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/txCounter[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/txCounter[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/txCounter[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/txCounter[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/txCounter[8]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/txBitCounter[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/txBitCounter[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/txBitCounter[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/txBitCounter[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/txBitCounter[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/rxCounter[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/rxCounter[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/rxCounter[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/rxCounter[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/rxCounter[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/rxCounter[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/rxCounter[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/rxCounter[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/rxCounter[8]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/reset" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/opTxBusy" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/opRxValid" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/opRxData_1[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/opRxData_1[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/opRxData_1[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/opRxData_1[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/opRxData_1[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/opRxData_1[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/opRxData_1[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/opRxData_1[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/localTxData[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/localTxData[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/localTxData[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/localTxData[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/localTxData[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/localTxData[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/localTxData[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/localTxData[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/localTxData[8]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/localTxData[9]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/localRxData[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/localRxData[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/localRxData[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/localRxData[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/localRxData[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/localRxData[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/localRxData[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/localRxData[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/localRxData[8]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/localRxData[9]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/edgeDetector[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]"  TO CELL "uartPackets/UART_INST/clockEnable" ;
BLOCK PATH FROM CELL "uartPackets_UART_INST_edgeDetectorio[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets_UART_INST_edgeDetectorio[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "registers_Resetio"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "registers_Resetio"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readRegisters.Buttons_0io[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readRegisters.Buttons_0io[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readRegisters.Buttons_0io[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readRegisters.Buttons_0io[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readRegisters.Buttons_0io[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readRegisters.Buttons_0io[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readRegisters.Buttons_0io[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readRegisters.Buttons_0io[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets_UART_INST_opTxio"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets_UART_INST_opTxio"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "writeController/state[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "writeController/state[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "writeController/opWrData_1[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "writeController/opWrData_1[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "writeController/opWrData_1[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "writeController/opWrData_1[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "writeController/opWrData_1[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "writeController/opWrData_1[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "writeController/opWrData_1[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "writeController/opWrData_1[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "writeController/opWrData_1[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "writeController/opWrData_1[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "writeController/opWrData_1[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "writeController/opWrData_1[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "writeController/opWrData_1[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "writeController/opWrData_1[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "writeController/opWrData_1[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "writeController/opWrData_1[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "writeController/opTxWrEnable"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "writeController/opTxWrEnable"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "writeController/dataLength[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "writeController/dataLength[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "writeController/dataLength[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "writeController/dataLength[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "writeController/dataLength[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "writeController/dataLength[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/state[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/state[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Valid"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Valid"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Source[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Source[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Source[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Source[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Source[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Source[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Source[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Source[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Source[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Source[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Source[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Source[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Source[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Source[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Source[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Source[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Destination[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Destination[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Destination[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Destination[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Destination[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Destination[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Destination[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Destination[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Destination[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Destination[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Destination[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Destination[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Destination[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Destination[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Destination[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Destination[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Data[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Data[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Data[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Data[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Data[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Data[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Data[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Data[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Data[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Data[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Data[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Data[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Data[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Data[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opTxStream.Data[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opTxStream.Data[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opReadAddress[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opReadAddress[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opReadAddress[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opReadAddress[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opReadAddress[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opReadAddress[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opReadAddress[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opReadAddress[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opReadAddress[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opReadAddress[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opReadAddress[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opReadAddress[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opReadAddress[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opReadAddress[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/opReadAddress[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/opReadAddress[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/edgeDetector[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/edgeDetector[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/edgeDetector[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/edgeDetector[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/dataLength[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/dataLength[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/dataLength[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/dataLength[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/dataLength[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/dataLength[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "readController/dataLength[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "readController/dataLength[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "registers/opRdData[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "registers/opRdData[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "registers/opRdData[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "registers/opRdData[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "registers/opRdData[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "registers/opRdData[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "registers/opRdData[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "registers/opRdData[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "registers/opRdData[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "registers/opRdData[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "registers/opRdData[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "registers/opRdData[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "registers/opRdData[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "registers/opRdData[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "registers/opRdData[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "registers/opRdData[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/txState[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/txState[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/txState[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/txState[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/txState[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/txState[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/txState[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/txState[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/txState[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/txState[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/txState[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/txState[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/rxState[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/rxState[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/rxState[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/rxState[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/rxState[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/rxState[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/rxState[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/rxState[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/rxState[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/rxState[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/reset"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/reset"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/receiveDataLength[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/receiveDataLength[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/receiveDataLength[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/receiveDataLength[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/receiveDataLength[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/receiveDataLength[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/receiveDataLength[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/receiveDataLength[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/receiveDataLength[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/receiveDataLength[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/receiveDataLength[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/receiveDataLength[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/receiveDataLength[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/receiveDataLength[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/receiveDataLength[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/receiveDataLength[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opTxReady"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opTxReady"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Valid"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Valid"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.SoP"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.SoP"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.EoP"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.EoP"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxSource[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxSource[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxSource[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxSource[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxSource[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxSource[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxSource[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxSource[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxSource[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxSource[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxSource[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxSource[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxSource[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxSource[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxSource[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxSource[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxLength[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxLength[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxLength[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxLength[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxLength[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxLength[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxLength[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxLength[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxLength[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxLength[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxLength[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxLength[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxLength[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxLength[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxLength[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxLength[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxData[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxData[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxData[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxData[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxData[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxData[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxData[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxData[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxData[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxData[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxData[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxData[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxData[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxData[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/localTxData[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/localTxData[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/locaTxDestination[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/locaTxDestination[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/locaTxDestination[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/locaTxDestination[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/locaTxDestination[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/locaTxDestination[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/locaTxDestination[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/locaTxDestination[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/locaTxDestination[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/locaTxDestination[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/locaTxDestination[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/locaTxDestination[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/locaTxDestination[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/locaTxDestination[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/locaTxDestination[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/locaTxDestination[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_TxSend"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_TxSend"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_TxData_tri_enable"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_TxData_tri_enable"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_TxData[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_TxData[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_TxData[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_TxData[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_TxData[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_TxData[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_TxData[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_TxData[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_TxData[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_TxData[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_TxData[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_TxData[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_TxData[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_TxData[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_TxData[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_TxData[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txState[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txState[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[8]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[8]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[8]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[8]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/reset"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/reset"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/opTxBusy"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/opTxBusy"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxValid"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxValid"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[8]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[8]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[9]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[9]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[0]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[0]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[2]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[2]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[3]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[3]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[4]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[4]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[5]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[5]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[6]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[6]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[7]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[7]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[8]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[8]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[9]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[9]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/edgeDetector[1]"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/edgeDetector[1]"  TO PORT "opLEDs[7]" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/clockEnable"  TO PORT "opTx" ;
BLOCK PATH FROM CELL "uartPackets/UART_INST/clockEnable"  TO PORT "opLEDs[7]" ;

# Block Path Constraints 

BLOCK ASYNCPATHS;

# End of generated Logical Preferences.
