verilog work "REGFULL.v"
verilog work "test_REGFULL.v"
