# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_2_noErrors.srcs/sources_1/imports/sources_1/imports/src/Arith_Unit.vhd" \
"../../../../Lab_2_noErrors.srcs/sources_1/imports/sources_1/new/COMP.vhd" \
"../../../../Lab_2_noErrors.srcs/sources_1/imports/sources_1/new/LOGIC.vhd" \
"../../../../Lab_2_noErrors.srcs/sources_1/imports/sources_1/new/MUXMAN.vhd" \
"../../../../Lab_2_noErrors.srcs/sources_1/new/SHIFTGUY.vhd" \
"../../../../Lab_2_noErrors.srcs/sources_1/imports/sources_1/new/ALU.vhd" \

# Do not sort compile order
nosort
