# Hardware-Accelerator-of-MLP-for-Iris-classification

This is a VHDL Description of a simple pipeline MLP. First the hardware that contains a datapath and a controllr is designed to have parametric number of layers and nodes, and then the VHDL code is prepared. 
