============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 27 2023  05:24:57 pm
  Module:                 booth_radix4_multiplier
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (121 ps) Late External Delay Assertion at pin PP10[47]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[47]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     512                  
             Slack:=     121                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1871_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1312/Y -       B->Y  F     NOR2X1         3  0.9    12    13     930    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1303/Y -       B->Y  R     NAND2XL        2  0.8    16    13     943    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1297/Y -       B->Y  F     NOR2X1         3  0.7    12    12     955    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1280/Y -       B->Y  R     NAND2XL        3  0.9    16    14     968    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1267/Y -       B->Y  F     NOR2XL         2  0.7    14    13     982    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1261/Y -       B->Y  F     XNOR2X1        1  0.2     6    30    1012    (-,-) 
  g32160/Y                                  -       A->Y  R     INVXL          1  0.5     8     8    1020    (-,-) 
  g29996__3772/Y                            -       C0->Y F     OAI221X1       1  0.0    27    26    1046    (-,-) 
  PP10[47]                                  -       -     F     (port)         -    -     -     0    1046    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 2: MET (129 ps) Late External Delay Assertion at pin PP10[51]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[51]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     504                  
             Slack:=     129                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1867_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1318/Y -       A->Y  F     INVXL          1  0.4     8    12     928    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1316/Y -       D->Y  R     NAND4BX1       4  1.6    22    14     943    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1304/Y -       AN->Y R     NAND2BX1       2  0.8    11    21     963    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1296/Y -       B->Y  F     NOR2X1         2  0.7    12    10     974    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1277/Y -       B->Y  F     XNOR2X1        1  0.2     6    30    1004    (-,-) 
  g32066/Y                                  -       A->Y  R     INVXL          1  0.5     8     8    1012    (-,-) 
  g29990__1840/Y                            -       C0->Y F     OAI221X1       1  0.0    28    26    1037    (-,-) 
  PP10[51]                                  -       -     F     (port)         -    -     -     0    1037    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 3: MET (130 ps) Late External Delay Assertion at pin PP10[43]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[43]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     504                  
             Slack:=     130                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1875_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1312/Y -       B->Y  F     NOR2X1         3  0.9    12    13     930    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1307/Y -       B->Y  R     NAND2X1        3  0.9    11    11     941    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1288/Y -       B->Y  F     NOR2XL         2  0.4    11    10     951    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1287/Y -       A->Y  R     INVXL          2  0.6    10    11     962    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1271/Y -       B->Y  F     NOR2XL         2  0.7    14    11     973    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1263/Y -       B->Y  F     XNOR2X1        1  0.2     6    30    1003    (-,-) 
  g32162/Y                                  -       A->Y  R     INVXL          1  0.5     8     8    1011    (-,-) 
  g30003__2900/Y                            -       C0->Y F     OAI221X1       1  0.0    27    26    1037    (-,-) 
  PP10[43]                                  -       -     F     (port)         -    -     -     0    1037    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 4: MET (132 ps) Late External Delay Assertion at pin PP10[39]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[39]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     502                  
             Slack:=     132                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1879_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1313/Y -       AN->Y R     NAND2BX1       2  0.8    11    20     937    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1308/Y -       B->Y  F     NOR2X1         3  0.9    13    11     948    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1289/Y -       B->Y  R     NAND2X1        3  0.9    11    12     960    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1272/Y -       B->Y  F     NOR2XL         2  0.7    14    12     971    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1262/Y -       B->Y  F     XNOR2X1        1  0.2     6    30    1001    (-,-) 
  g32069/Y                                  -       A->Y  R     INVXL          1  0.5     8     8    1010    (-,-) 
  g30007__8757/Y                            -       C0->Y F     OAI221X1       1  0.0    27    26    1035    (-,-) 
  PP10[39]                                  -       -     F     (port)         -    -     -     0    1035    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 5: MET (142 ps) Late External Delay Assertion at pin PP10[46]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[46]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     491                  
             Slack:=     142                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1872_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1312/Y -       B->Y  F     NOR2X1         3  0.9    12    13     930    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1303/Y -       B->Y  R     NAND2XL        2  0.8    16    13     943    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1297/Y -       B->Y  F     NOR2X1         3  0.7    12    12     955    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1280/Y -       B->Y  R     NAND2XL        3  0.9    16    14     968    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1265/Y -       A1->Y F     AOI21XL        1  0.2    16    18     987    (-,-) 
  g32161/Y                                  -       A->Y  R     INVXL          1  0.5     9    12     998    (-,-) 
  g29997__1474/Y                            -       C0->Y F     OAI221X1       1  0.0    27    26    1025    (-,-) 
  PP10[46]                                  -       -     F     (port)         -    -     -     0    1025    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 6: MET (146 ps) Late External Delay Assertion at pin PP10[45]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[45]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     487                  
             Slack:=     146                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1873_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1312/Y -       B->Y  F     NOR2X1         3  0.9    12    13     930    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1303/Y -       B->Y  R     NAND2XL        2  0.8    16    13     943    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1297/Y -       B->Y  F     NOR2X1         3  0.7    12    12     955    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1276/Y -       A1->Y F     OA21X1         1  0.2     6    32     987    (-,-) 
  g32068/Y                                  -       A->Y  R     INVXL          1  0.5     8     8     995    (-,-) 
  g29998__4547/Y                            -       C0->Y F     OAI221X1       1  0.0    27    26    1020    (-,-) 
  PP10[45]                                  -       -     F     (port)         -    -     -     0    1020    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 7: MET (147 ps) Late External Delay Assertion at pin PP10[49]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[49]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     487                  
             Slack:=     147                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1869_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1318/Y -       A->Y  F     INVXL          1  0.4     8    12     928    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1316/Y -       D->Y  R     NAND4BX1       4  1.6    22    14     943    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1302/Y -       B->Y  F     NOR2X1         2  0.7    11    14     956    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1284/Y -       B->Y  F     XNOR2X1        1  0.2     6    30     986    (-,-) 
  g31957/Y                                  -       A->Y  R     INVXL          1  0.5     8     8     994    (-,-) 
  g29994__8780/Y                            -       C0->Y F     OAI221X1       1  0.0    27    26    1020    (-,-) 
  PP10[49]                                  -       -     F     (port)         -    -     -     0    1020    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 8: MET (149 ps) Late External Delay Assertion at pin PP10[50]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[50]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     485                  
             Slack:=     149                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1868_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1318/Y -       A->Y  F     INVXL          1  0.4     8    12     928    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1316/Y -       D->Y  R     NAND4BX1       4  1.6    22    14     943    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1304/Y -       AN->Y R     NAND2BX1       2  0.8    11    21     963    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1292/Y -       A1->Y F     AOI21XL        1  0.2    16    17     980    (-,-) 
  g32067/Y                                  -       A->Y  R     INVXL          1  0.5     9    12     992    (-,-) 
  g29991__5019/Y                            -       C0->Y F     OAI221X1       1  0.0    28    26    1018    (-,-) 
  PP10[50]                                  -       -     F     (port)         -    -     -     0    1018    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 9: MET (150 ps) Late External Delay Assertion at pin PP10[35]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[35]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     484                  
             Slack:=     150                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1883_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1314/Y -       B->Y  F     NOR2X1         3  0.9    13    13     930    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1291/Y -       B->Y  R     NAND2X1        3  1.1    13    12     942    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1274/Y -       B->Y  F     NOR2X1         2  0.7    12    11     953    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1264/Y -       B->Y  F     XNOR2X1        1  0.2     6    30     983    (-,-) 
  g31965/Y                                  -       A->Y  R     INVXL          1  0.5     8     8     991    (-,-) 
  g30014__6083/Y                            -       C0->Y F     OAI221X1       1  0.0    27    26    1017    (-,-) 
  PP10[35]                                  -       -     F     (port)         -    -     -     0    1017    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 10: MET (151 ps) Late External Delay Assertion at pin PP10[42]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[42]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     482                  
             Slack:=     151                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1876_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1312/Y -       B->Y  F     NOR2X1         3  0.9    12    13     930    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1307/Y -       B->Y  R     NAND2X1        3  0.9    11    11     941    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1288/Y -       B->Y  F     NOR2XL         2  0.4    11    10     951    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1287/Y -       A->Y  R     INVXL          2  0.6    10    11     962    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1269/Y -       A1->Y F     AOI21XL        1  0.2    16    16     978    (-,-) 
  g32163/Y                                  -       A->Y  R     INVXL          1  0.5     9    12     990    (-,-) 
  g30004__2391/Y                            -       C0->Y F     OAI221X1       1  0.0    27    26    1016    (-,-) 
  PP10[42]                                  -       -     F     (port)         -    -     -     0    1016    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 11: MET (153 ps) Late External Delay Assertion at pin PP10[37]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[37]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     481                  
             Slack:=     153                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1881_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1313/Y -       AN->Y R     NAND2BX1       2  0.8    11    20     937    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1308/Y -       B->Y  F     NOR2X1         3  0.9    13    11     948    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1283/Y -       A1->Y F     OA21X1         1  0.2     6    32     980    (-,-) 
  g31964/Y                                  -       A->Y  R     INVXL          1  0.5     8     8     988    (-,-) 
  g30011__7114/Y                            -       C0->Y F     OAI221X1       1  0.0    27    26    1014    (-,-) 
  PP10[37]                                  -       -     F     (port)         -    -     -     0    1014    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 12: MET (153 ps) Late External Delay Assertion at pin PP10[38]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[38]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     481                  
             Slack:=     153                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1880_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1313/Y -       AN->Y R     NAND2BX1       2  0.8    11    20     937    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1308/Y -       B->Y  F     NOR2X1         3  0.9    13    11     948    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1289/Y -       B->Y  R     NAND2X1        3  0.9    11    12     960    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1268/Y -       A1->Y F     AOI21XL        1  0.2    16    17     976    (-,-) 
  g32071/Y                                  -       A->Y  R     INVXL          1  0.5     9    12     988    (-,-) 
  g30010__5703/Y                            -       C0->Y F     OAI221X1       1  0.0    27    26    1014    (-,-) 
  PP10[38]                                  -       -     F     (port)         -    -     -     0    1014    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 13: MET (155 ps) Late External Delay Assertion at pin PP10[53]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (R) PP10[53]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     478                  
             Slack:=     155                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1865_1 

#--------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  B[21]                                      -       -      R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                   -       A->Y   F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                             -       B0->Y  R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                   -       A->Y   F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                   -       A->Y   R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                             -       A1->Y  R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y  -       B->Y   F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y  -       B->Y   R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y  -       AN->Y  R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1318/Y  -       A->Y   F     INVXL          1  0.4     8    12     928    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1316/Y  -       D->Y   R     NAND4BX1       4  1.6    22    14     943    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1310/Y  -       D->Y   F     NOR4BX1        1  0.7    16    15     957    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1285/CO -       B->CO  F     ADDHX1         1  0.2     4    18     976    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1279/Y  -       B->Y   R     NOR2XL         1  0.3    13    11     987    (-,-) 
  g30445/Y                                   -       A1N->Y R     OAI2BB1X1     11  0.0     8    25    1012    (-,-) 
  PP10[53]                                   -       -      R     (port)         -    -     -     0    1012    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 14: MET (155 ps) Late External Delay Assertion at pin PP10[54]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (R) PP10[54]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     478                  
             Slack:=     155                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1864_1 

#--------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  B[21]                                      -       -      R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                   -       A->Y   F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                             -       B0->Y  R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                   -       A->Y   F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                   -       A->Y   R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                             -       A1->Y  R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y  -       B->Y   F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y  -       B->Y   R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y  -       AN->Y  R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1318/Y  -       A->Y   F     INVXL          1  0.4     8    12     928    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1316/Y  -       D->Y   R     NAND4BX1       4  1.6    22    14     943    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1310/Y  -       D->Y   F     NOR4BX1        1  0.7    16    15     957    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1285/CO -       B->CO  F     ADDHX1         1  0.2     4    18     976    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1279/Y  -       B->Y   R     NOR2XL         1  0.3    13    11     987    (-,-) 
  g30445/Y                                   -       A1N->Y R     OAI2BB1X1     11  0.0     8    25    1012    (-,-) 
  PP10[54]                                   -       -      R     (port)         -    -     -     0    1012    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 15: MET (155 ps) Late External Delay Assertion at pin PP10[55]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (R) PP10[55]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     478                  
             Slack:=     155                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1863_1 

#--------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  B[21]                                      -       -      R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                   -       A->Y   F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                             -       B0->Y  R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                   -       A->Y   F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                   -       A->Y   R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                             -       A1->Y  R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y  -       B->Y   F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y  -       B->Y   R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y  -       AN->Y  R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1318/Y  -       A->Y   F     INVXL          1  0.4     8    12     928    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1316/Y  -       D->Y   R     NAND4BX1       4  1.6    22    14     943    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1310/Y  -       D->Y   F     NOR4BX1        1  0.7    16    15     957    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1285/CO -       B->CO  F     ADDHX1         1  0.2     4    18     976    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1279/Y  -       B->Y   R     NOR2XL         1  0.3    13    11     987    (-,-) 
  g30445/Y                                   -       A1N->Y R     OAI2BB1X1     11  0.0     8    25    1012    (-,-) 
  PP10[55]                                   -       -      R     (port)         -    -     -     0    1012    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 16: MET (155 ps) Late External Delay Assertion at pin PP10[56]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (R) PP10[56]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     478                  
             Slack:=     155                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1862_1 

#--------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  B[21]                                      -       -      R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                   -       A->Y   F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                             -       B0->Y  R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                   -       A->Y   F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                   -       A->Y   R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                             -       A1->Y  R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y  -       B->Y   F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y  -       B->Y   R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y  -       AN->Y  R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1318/Y  -       A->Y   F     INVXL          1  0.4     8    12     928    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1316/Y  -       D->Y   R     NAND4BX1       4  1.6    22    14     943    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1310/Y  -       D->Y   F     NOR4BX1        1  0.7    16    15     957    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1285/CO -       B->CO  F     ADDHX1         1  0.2     4    18     976    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1279/Y  -       B->Y   R     NOR2XL         1  0.3    13    11     987    (-,-) 
  g30445/Y                                   -       A1N->Y R     OAI2BB1X1     11  0.0     8    25    1012    (-,-) 
  PP10[56]                                   -       -      R     (port)         -    -     -     0    1012    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 17: MET (155 ps) Late External Delay Assertion at pin PP10[57]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (R) PP10[57]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     478                  
             Slack:=     155                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1861_1 

#--------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  B[21]                                      -       -      R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                   -       A->Y   F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                             -       B0->Y  R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                   -       A->Y   F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                   -       A->Y   R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                             -       A1->Y  R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y  -       B->Y   F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y  -       B->Y   R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y  -       AN->Y  R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1318/Y  -       A->Y   F     INVXL          1  0.4     8    12     928    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1316/Y  -       D->Y   R     NAND4BX1       4  1.6    22    14     943    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1310/Y  -       D->Y   F     NOR4BX1        1  0.7    16    15     957    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1285/CO -       B->CO  F     ADDHX1         1  0.2     4    18     976    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1279/Y  -       B->Y   R     NOR2XL         1  0.3    13    11     987    (-,-) 
  g30445/Y                                   -       A1N->Y R     OAI2BB1X1     11  0.0     8    25    1012    (-,-) 
  PP10[57]                                   -       -      R     (port)         -    -     -     0    1012    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 18: MET (155 ps) Late External Delay Assertion at pin PP10[58]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (R) PP10[58]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     478                  
             Slack:=     155                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1860_1 

#--------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  B[21]                                      -       -      R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                   -       A->Y   F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                             -       B0->Y  R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                   -       A->Y   F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                   -       A->Y   R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                             -       A1->Y  R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y  -       B->Y   F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y  -       B->Y   R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y  -       AN->Y  R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1318/Y  -       A->Y   F     INVXL          1  0.4     8    12     928    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1316/Y  -       D->Y   R     NAND4BX1       4  1.6    22    14     943    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1310/Y  -       D->Y   F     NOR4BX1        1  0.7    16    15     957    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1285/CO -       B->CO  F     ADDHX1         1  0.2     4    18     976    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1279/Y  -       B->Y   R     NOR2XL         1  0.3    13    11     987    (-,-) 
  g30445/Y                                   -       A1N->Y R     OAI2BB1X1     11  0.0     8    25    1012    (-,-) 
  PP10[58]                                   -       -      R     (port)         -    -     -     0    1012    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 19: MET (155 ps) Late External Delay Assertion at pin PP10[59]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (R) PP10[59]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     478                  
             Slack:=     155                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1859_1 

#--------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  B[21]                                      -       -      R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                   -       A->Y   F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                             -       B0->Y  R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                   -       A->Y   F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                   -       A->Y   R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                             -       A1->Y  R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y  -       B->Y   F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y  -       B->Y   R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y  -       AN->Y  R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1318/Y  -       A->Y   F     INVXL          1  0.4     8    12     928    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1316/Y  -       D->Y   R     NAND4BX1       4  1.6    22    14     943    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1310/Y  -       D->Y   F     NOR4BX1        1  0.7    16    15     957    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1285/CO -       B->CO  F     ADDHX1         1  0.2     4    18     976    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1279/Y  -       B->Y   R     NOR2XL         1  0.3    13    11     987    (-,-) 
  g30445/Y                                   -       A1N->Y R     OAI2BB1X1     11  0.0     8    25    1012    (-,-) 
  PP10[59]                                   -       -      R     (port)         -    -     -     0    1012    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 20: MET (155 ps) Late External Delay Assertion at pin PP10[60]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (R) PP10[60]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     478                  
             Slack:=     155                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1858_1 

#--------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  B[21]                                      -       -      R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                   -       A->Y   F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                             -       B0->Y  R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                   -       A->Y   F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                   -       A->Y   R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                             -       A1->Y  R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y  -       B->Y   F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y  -       B->Y   R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y  -       AN->Y  R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1318/Y  -       A->Y   F     INVXL          1  0.4     8    12     928    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1316/Y  -       D->Y   R     NAND4BX1       4  1.6    22    14     943    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1310/Y  -       D->Y   F     NOR4BX1        1  0.7    16    15     957    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1285/CO -       B->CO  F     ADDHX1         1  0.2     4    18     976    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1279/Y  -       B->Y   R     NOR2XL         1  0.3    13    11     987    (-,-) 
  g30445/Y                                   -       A1N->Y R     OAI2BB1X1     11  0.0     8    25    1012    (-,-) 
  PP10[60]                                   -       -      R     (port)         -    -     -     0    1012    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 21: MET (155 ps) Late External Delay Assertion at pin PP10[61]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (R) PP10[61]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     478                  
             Slack:=     155                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1857_1 

#--------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  B[21]                                      -       -      R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                   -       A->Y   F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                             -       B0->Y  R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                   -       A->Y   F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                   -       A->Y   R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                             -       A1->Y  R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y  -       B->Y   F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y  -       B->Y   R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y  -       AN->Y  R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1318/Y  -       A->Y   F     INVXL          1  0.4     8    12     928    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1316/Y  -       D->Y   R     NAND4BX1       4  1.6    22    14     943    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1310/Y  -       D->Y   F     NOR4BX1        1  0.7    16    15     957    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1285/CO -       B->CO  F     ADDHX1         1  0.2     4    18     976    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1279/Y  -       B->Y   R     NOR2XL         1  0.3    13    11     987    (-,-) 
  g30445/Y                                   -       A1N->Y R     OAI2BB1X1     11  0.0     8    25    1012    (-,-) 
  PP10[61]                                   -       -      R     (port)         -    -     -     0    1012    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 22: MET (155 ps) Late External Delay Assertion at pin PP10[62]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (R) PP10[62]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     478                  
             Slack:=     155                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1856_1 

#--------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  B[21]                                      -       -      R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                   -       A->Y   F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                             -       B0->Y  R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                   -       A->Y   F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                   -       A->Y   R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                             -       A1->Y  R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y  -       B->Y   F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y  -       B->Y   R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y  -       AN->Y  R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1318/Y  -       A->Y   F     INVXL          1  0.4     8    12     928    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1316/Y  -       D->Y   R     NAND4BX1       4  1.6    22    14     943    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1310/Y  -       D->Y   F     NOR4BX1        1  0.7    16    15     957    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1285/CO -       B->CO  F     ADDHX1         1  0.2     4    18     976    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1279/Y  -       B->Y   R     NOR2XL         1  0.3    13    11     987    (-,-) 
  g30445/Y                                   -       A1N->Y R     OAI2BB1X1     11  0.0     8    25    1012    (-,-) 
  PP10[62]                                   -       -      R     (port)         -    -     -     0    1012    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 23: MET (155 ps) Late External Delay Assertion at pin PP10[63]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (R) PP10[63]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     478                  
             Slack:=     155                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1855_1 

#--------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  B[21]                                      -       -      R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                   -       A->Y   F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                             -       B0->Y  R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                   -       A->Y   F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                   -       A->Y   R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                             -       A1->Y  R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y  -       B->Y   F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y  -       B->Y   R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y  -       AN->Y  R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1318/Y  -       A->Y   F     INVXL          1  0.4     8    12     928    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1316/Y  -       D->Y   R     NAND4BX1       4  1.6    22    14     943    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1310/Y  -       D->Y   F     NOR4BX1        1  0.7    16    15     957    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1285/CO -       B->CO  F     ADDHX1         1  0.2     4    18     976    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1279/Y  -       B->Y   R     NOR2XL         1  0.3    13    11     987    (-,-) 
  g30445/Y                                   -       A1N->Y R     OAI2BB1X1     11  0.0     8    25    1012    (-,-) 
  PP10[63]                                   -       -      R     (port)         -    -     -     0    1012    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 24: MET (157 ps) Late External Delay Assertion at pin PP10[52]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (R) PP10[52]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     476                  
             Slack:=     157                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1866_1 

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -      R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y   F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y  R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y   F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y   R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y  R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y   F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y   R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y  R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1318/Y -       A->Y   F     INVXL          1  0.4     8    12     928    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1316/Y -       D->Y   R     NAND4BX1       4  1.6    22    14     943    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1310/Y -       D->Y   F     NOR4BX1        1  0.7    16    15     957    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1285/S -       B->S   R     ADDHX1         1  0.3     6    29     986    (-,-) 
  g30446/Y                                  -       A1N->Y R     OAI2BB1X1      1  0.0     8    24    1010    (-,-) 
  PP10[52]                                  -       -      R     (port)         -    -     -     0    1010    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 25: MET (166 ps) Late External Delay Assertion at pin PP10[48]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[48]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     468                  
             Slack:=     166                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1870_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1318/Y -       A->Y  F     INVXL          1  0.4     8    12     928    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1316/Y -       D->Y  R     NAND4BX1       4  1.6    22    14     943    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1299/Y -       A1->Y F     AOI21XL        1  0.2    17    20     963    (-,-) 
  g31958/Y                                  -       A->Y  R     INVXL          1  0.5    10    12     975    (-,-) 
  g29995__4296/Y                            -       C0->Y F     OAI221X1       1  0.0    27    26    1001    (-,-) 
  PP10[48]                                  -       -     F     (port)         -    -     -     0    1001    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 26: MET (168 ps) Late External Delay Assertion at pin PP10[44]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[44]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     466                  
             Slack:=     168                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1874_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1312/Y -       B->Y  F     NOR2X1         3  0.9    12    13     930    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1303/Y -       B->Y  R     NAND2XL        2  0.8    16    13     943    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1293/Y -       A1->Y F     AOI21XL        1  0.2    16    18     961    (-,-) 
  g31961/Y                                  -       A->Y  R     INVXL          1  0.5     9    12     973    (-,-) 
  g30002__6877/Y                            -       C0->Y F     OAI221X1       1  0.0    27    26     999    (-,-) 
  PP10[44]                                  -       -     F     (port)         -    -     -     0     999    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 27: MET (169 ps) Late External Delay Assertion at pin PP10[34]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[34]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     464                  
             Slack:=     169                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1884_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1314/Y -       B->Y  F     NOR2X1         3  0.9    13    13     930    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1291/Y -       B->Y  R     NAND2X1        3  1.1    13    12     942    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1273/Y -       A1->Y F     AOI21XL        1  0.2    16    17     960    (-,-) 
  g31966/Y                                  -       A->Y  R     INVXL          1  0.5     9    12     971    (-,-) 
  g30015__2703/Y                            -       C0->Y F     OAI221X1       1  0.0    27    26     997    (-,-) 
  PP10[34]                                  -       -     F     (port)         -    -     -     0     997    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 28: MET (170 ps) Late External Delay Assertion at pin PP7[43]
          Group: I2O
     Startpoint: (F) B[13]
          Clock: (R) VCLK
       Endpoint: (F) PP7[43]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     463                  
             Slack:=     170                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_50_1   
  output_delay             133             counter.sdc_line_14_1683_1 

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[13]                                   -       -     F     (arrival)      8  2.7     0     0     533    (-,-) 
  g13307__5703/Y                          -       A->Y  R     XNOR2X1        1  0.5     7    40     574    (-,-) 
  g13138__1786/Y                          -       B->Y  F     NOR2BX1       28  8.2    59    36     609    (-,-) 
  g13275__8757/Y                          -       A1->Y F     AO22XL         3  1.1    15    47     657    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1335/Y -       A->Y  R     NOR4X1         1  0.5    35    40     696    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1326/Y -       B->Y  F     NAND2X1        3  1.0    22    25     722    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1323/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     750    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1321/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     778    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1315/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     807    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1311/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     836    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1305/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     864    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1299/Y -       B->Y  R     NOR2X1         3  0.9    20    20     884    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1283/Y -       B->Y  F     NAND2XL        3  0.8    24    22     906    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1270/Y -       B->Y  R     NOR2XL         2  0.9    27    25     930    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1265/Y -       B->Y  F     XNOR2X1        1  0.2     6    32     962    (-,-) 
  g32185/Y                                -       A->Y  R     INVXL          1  0.5     8     8     971    (-,-) 
  g30239__2703/Y                          -       C0->Y F     OAI221X1       1  0.0    27    26     996    (-,-) 
  PP7[43]                                 -       -     F     (port)         -    -     -     0     996    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 29: MET (171 ps) Late External Delay Assertion at pin PP10[33]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[33]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     463                  
             Slack:=     171                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1885_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1314/Y -       B->Y  F     NOR2X1         3  0.9    13    13     930    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1290/Y -       A1->Y F     OA21X1         1  0.2     6    32     962    (-,-) 
  g31881/Y                                  -       A->Y  R     INVXL          1  0.5     8     8     970    (-,-) 
  g30018__1840/Y                            -       C0->Y F     OAI221X1       1  0.0    29    26     996    (-,-) 
  PP10[33]                                  -       -     F     (port)         -    -     -     0     996    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 30: MET (171 ps) Late External Delay Assertion at pin PP10[40]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[40]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     462                  
             Slack:=     171                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1878_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1312/Y -       B->Y  F     NOR2X1         3  0.9    12    13     930    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1301/Y -       A1->Y F     OA21X1         1  0.2     6    32     962    (-,-) 
  g31879/Y                                  -       A->Y  R     INVXL          1  0.5     8     8     970    (-,-) 
  g30006__7118/Y                            -       C0->Y F     OAI221X1       1  0.0    27    26     996    (-,-) 
  PP10[40]                                  -       -     F     (port)         -    -     -     0     996    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 31: MET (171 ps) Late External Delay Assertion at pin PP10[41]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[41]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     462                  
             Slack:=     171                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1877_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1312/Y -       B->Y  F     NOR2X1         3  0.9    12    13     930    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1307/Y -       B->Y  R     NAND2X1        3  0.9    11    11     941    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1281/Y -       A1->Y F     AOI21XL        1  0.2    16    17     958    (-,-) 
  g31962/Y                                  -       A->Y  R     INVXL          1  0.5     9    12     970    (-,-) 
  g30005__7675/Y                            -       C0->Y F     OAI221X1       1  0.0    27    26     996    (-,-) 
  PP10[41]                                  -       -     F     (port)         -    -     -     0     996    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 32: MET (175 ps) Late External Delay Assertion at pin PP10[31]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[31]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     459                  
             Slack:=     175                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1887_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1317/Y -       B->Y  F     NOR2X1         3  0.9    13    12     905    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1295/Y -       B->Y  R     NAND2X1        3  0.9    11    12     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1278/Y -       B->Y  F     NOR2XL         2  0.7    14    12     928    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1266/Y -       B->Y  F     XNOR2X1        1  0.2     6    30     958    (-,-) 
  g31882/Y                                  -       A->Y  R     INVXL          1  0.5     8     8     967    (-,-) 
  g30020__1857/Y                            -       C0->Y F     OAI221X1       1  0.0    29    26     992    (-,-) 
  PP10[31]                                  -       -     F     (port)         -    -     -     0     992    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 33: MET (175 ps) Late External Delay Assertion at pin PP10[36]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[36]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     458                  
             Slack:=     175                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1882_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1313/Y -       AN->Y R     NAND2BX1       2  0.8    11    20     937    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1300/Y -       A1->Y F     AOI21XL        1  0.2    16    17     954    (-,-) 
  g31880/Y                                  -       A->Y  R     INVXL          1  0.5     9    12     965    (-,-) 
  g30013__2250/Y                            -       C0->Y F     OAI221X1       1  0.0    27    26     991    (-,-) 
  PP10[36]                                  -       -     F     (port)         -    -     -     0     991    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 34: MET (177 ps) Late External Delay Assertion at pin PP10[27]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[27]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     457                  
             Slack:=     177                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1891_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1321/Y -       B->Y  R     NAND2XL        3  0.9    16    14     894    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1306/Y -       B->Y  R     OR2XL          3  1.1    15    20     915    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1286/Y -       B->Y  F     NOR2X1         2  0.7    12    12     927    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1270/Y -       B->Y  F     XNOR2X1        1  0.2     6    30     956    (-,-) 
  g31826/Y                                  -       A->Y  R     INVXL          1  0.5     8     8     965    (-,-) 
  g30028__2683/Y                            -       C0->Y F     OAI221X1       1  0.0    29    26     990    (-,-) 
  PP10[27]                                  -       -     F     (port)         -    -     -     0     990    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 35: MET (180 ps) Late External Delay Assertion at pin PP1[34]
          Group: I2O
     Startpoint: (R) B[3]
          Clock: (R) VCLK
       Endpoint: (R) PP1[34]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     454                  
             Slack:=     180                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_60_1   
  output_delay             133             counter.sdc_line_14_1308_1 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  B[3]                                    -       -      R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13501__4547/Y                          -       AN->Y  R     NOR3BX1       30  9.0   180   122     656    (-,-) 
  g13500/Y                                -       A->Y   F     INVXL          1  0.2    33    66     722    (-,-) 
  g13499/Y                                -       A->Y   R     INVXL          3  0.9    17    20     741    (-,-) 
  g13469__1474/Y                          -       B1->Y  R     AO22XL         2  0.8    13    30     772    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1333/Y -       A->Y   F     NOR2X1         4  1.5    16    16     788    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1323/Y -       A->Y   R     NAND2X1        3  1.1    14    15     802    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1319/Y -       AN->Y  R     NAND2BX1       3  1.1    13    21     823    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1317/Y -       AN->Y  R     NAND2BX1       4  1.4    15    22     844    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1314/Y -       AN->Y  R     NAND3BXL       4  1.4    24    25     870    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1306/Y -       AN->Y  R     NAND4BX1       2  0.6    15    24     894    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1297/Y -       B->Y   R     OR2XL          4  1.4    19    22     916    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1279/Y -       B->Y   F     NOR2X1         2  0.7    11    13     929    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1264/Y -       B->Y   R     XNOR2X1        1  0.3     6    34     963    (-,-) 
  g30451/Y                                -       A1N->Y R     OAI2BB1X1      1  0.0     8    24     987    (-,-) 
  PP1[34]                                 -       -      R     (port)         -    -     -     0     987    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 36: MET (181 ps) Late External Delay Assertion at pin PP1[31]
          Group: I2O
     Startpoint: (R) B[3]
          Clock: (R) VCLK
       Endpoint: (F) PP1[31]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     453                  
             Slack:=     181                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_60_1   
  output_delay             133             counter.sdc_line_14_1311_1 

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[3]                                    -       -     R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13501__4547/Y                          -       AN->Y R     NOR3BX1       30  9.0   180   122     656    (-,-) 
  g13500/Y                                -       A->Y  F     INVXL          1  0.2    33    66     722    (-,-) 
  g13499/Y                                -       A->Y  R     INVXL          3  0.9    17    20     741    (-,-) 
  g13469__1474/Y                          -       B1->Y R     AO22XL         2  0.8    13    30     772    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1333/Y -       A->Y  F     NOR2X1         4  1.5    16    16     788    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1323/Y -       A->Y  R     NAND2X1        3  1.1    14    15     802    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1319/Y -       AN->Y R     NAND2BX1       3  1.1    13    21     823    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1317/Y -       AN->Y R     NAND2BX1       4  1.4    15    22     844    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1314/Y -       AN->Y R     NAND3BXL       4  1.4    24    25     870    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1303/Y -       AN->Y R     NAND2BX1       3  1.1    13    22     892    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1299/Y -       AN->Y R     NAND2BX1       2  0.6    10    19     911    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1290/Y -       B->Y  F     NOR2XL         2  0.7    13    11     922    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1271/Y -       B->Y  F     XNOR2X1        1  0.2     6    30     952    (-,-) 
  g32064/Y                                -       A->Y  R     INVXL          1  0.5     8     8     960    (-,-) 
  g29967__4296/Y                          -       C0->Y F     OAI221X1       1  0.0    27    26     986    (-,-) 
  PP1[31]                                 -       -     F     (port)         -    -     -     0     986    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 37: MET (181 ps) Late External Delay Assertion at pin PP9[50]
          Group: I2O
     Startpoint: (R) B[19]
          Clock: (R) VCLK
       Endpoint: (R) PP9[50]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     452                  
             Slack:=     181                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1   
  output_delay             133             counter.sdc_line_14_1804_1 

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  B[19]                                     -       -      R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13164__2683/Y                            -       AN->Y  R     NOR3BX1       30  9.0   180   122     656    (-,-) 
  g13163/Y                                  -       A->Y   F     INVXL          1  0.2    33    66     722    (-,-) 
  g13161/Y                                  -       A->Y   R     INVXL          3  0.9    17    20     741    (-,-) 
  g13072__9682/Y                            -       B1->Y  R     AO22XL         2  0.8    13    30     772    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1339/Y -       A->Y   F     NOR2X1         4  1.3    14    15     787    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1329/Y -       A->Y   R     NAND2X1        3  1.1    14    14     801    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1325/Y -       AN->Y  R     NAND2BX1       3  1.1    13    21     822    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1323/Y -       AN->Y  R     NAND2BX1       4  1.4    15    22     843    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1320/Y -       AN->Y  R     NAND3BXL       4  1.4    24    25     869    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1312/Y -       AN->Y  R     NAND4BX1       2  0.6    15    24     893    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1303/Y -       B->Y   R     OR2XL          4  1.4    19    22     915    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1285/Y -       B->Y   F     NOR2X1         2  0.7    11    13     928    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1270/Y -       B->Y   R     XNOR2X1        1  0.3     6    34     962    (-,-) 
  g30475/Y                                  -       A1N->Y R     OAI2BB1X1      1  0.0     8    24     986    (-,-) 
  PP9[50]                                   -       -      R     (port)         -    -     -     0     986    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 38: MET (183 ps) Late External Delay Assertion at pin PP9[47]
          Group: I2O
     Startpoint: (R) B[19]
          Clock: (R) VCLK
       Endpoint: (F) PP9[47]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     451                  
             Slack:=     183                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1   
  output_delay             133             counter.sdc_line_14_1807_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[19]                                     -       -     R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13164__2683/Y                            -       AN->Y R     NOR3BX1       30  9.0   180   122     656    (-,-) 
  g13163/Y                                  -       A->Y  F     INVXL          1  0.2    33    66     722    (-,-) 
  g13161/Y                                  -       A->Y  R     INVXL          3  0.9    17    20     741    (-,-) 
  g13072__9682/Y                            -       B1->Y R     AO22XL         2  0.8    13    30     772    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1339/Y -       A->Y  F     NOR2X1         4  1.3    14    15     787    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1329/Y -       A->Y  R     NAND2X1        3  1.1    14    14     801    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1325/Y -       AN->Y R     NAND2BX1       3  1.1    13    21     822    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1323/Y -       AN->Y R     NAND2BX1       4  1.4    15    22     843    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1320/Y -       AN->Y R     NAND3BXL       4  1.4    24    25     869    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1309/Y -       AN->Y R     NAND2BX1       3  1.1    13    22     891    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1305/Y -       AN->Y R     NAND2BX1       2  0.8    11    20     910    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1296/Y -       B->Y  F     NOR2X1         2  0.7    11    10     921    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1277/Y -       B->Y  F     XNOR2X1        1  0.2     6    30     950    (-,-) 
  g32150/Y                                  -       A->Y  R     INVXL          1  0.5     8     8     959    (-,-) 
  g30386__8780/Y                            -       C0->Y F     OAI221X1       1  0.0    28    26     984    (-,-) 
  PP9[47]                                   -       -     F     (port)         -    -     -     0     984    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 39: MET (184 ps) Late External Delay Assertion at pin PP7[42]
          Group: I2O
     Startpoint: (F) B[13]
          Clock: (R) VCLK
       Endpoint: (F) PP7[42]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     450                  
             Slack:=     184                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_50_1   
  output_delay             133             counter.sdc_line_14_1684_1 

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[13]                                   -       -     F     (arrival)      8  2.7     0     0     533    (-,-) 
  g13307__5703/Y                          -       A->Y  R     XNOR2X1        1  0.5     7    40     574    (-,-) 
  g13138__1786/Y                          -       B->Y  F     NOR2BX1       28  8.2    59    36     609    (-,-) 
  g13275__8757/Y                          -       A1->Y F     AO22XL         3  1.1    15    47     657    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1335/Y -       A->Y  R     NOR4X1         1  0.5    35    40     696    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1326/Y -       B->Y  F     NAND2X1        3  1.0    22    25     722    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1323/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     750    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1321/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     778    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1315/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     807    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1311/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     836    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1305/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     864    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1299/Y -       B->Y  R     NOR2X1         3  0.9    20    20     884    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1283/Y -       B->Y  F     NAND2XL        3  0.8    24    22     906    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1270/Y -       B->Y  R     NOR2XL         2  0.9    27    25     930    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1268/Y -       B0->Y F     AOI21XL        1  0.2    16    14     945    (-,-) 
  g32186/Y                                -       A->Y  R     INVXL          1  0.5     9    12     957    (-,-) 
  g30241__7344/Y                          -       C0->Y F     OAI221X1       1  0.0    27    26     983    (-,-) 
  PP7[42]                                 -       -     F     (port)         -    -     -     0     983    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 40: MET (184 ps) Late External Delay Assertion at pin PP1[33]
          Group: I2O
     Startpoint: (F) B[1]
          Clock: (R) VCLK
       Endpoint: (F) PP1[33]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     450                  
             Slack:=     184                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1309_1 

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[1]                                    -       -     F     (arrival)      7  2.4     0     0     533    (-,-) 
  g13502__9682/Y                          -       A->Y  R     XNOR2X1        1  0.5     7    40     574    (-,-) 
  g13498__1474/Y                          -       B->Y  F     NOR2BX1       30  8.8    63    38     612    (-,-) 
  g13497/Y                                -       A->Y  R     INVXL          2  1.0    22    30     642    (-,-) 
  g13496/Y                                -       A->Y  F     INVX1          3  0.9    11    14     656    (-,-) 
  g13488__5795/Y                          -       A1->Y F     AO22XL         2  0.8    12    37     693    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1327/Y -       B->Y  R     NOR4X1         1  0.5    35    37     730    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1319/Y -       B->Y  F     NAND2BX1       3  1.0    23    25     755    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1317/Y -       AN->Y F     NAND2BX1       4  1.3    26    30     786    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1314/Y -       AN->Y F     NAND3BXL       4  1.3    53    47     833    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1306/Y -       AN->Y F     NAND4BX1       2  0.5    39    51     884    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1297/Y -       B->Y  F     OR2XL          4  1.2    16    32     916    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1279/Y -       B->Y  R     NOR2X1         2  0.9    19    18     933    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1276/Y -       B0->Y F     AOI21XL        1  0.2    16    12     945    (-,-) 
  g32084/Y                                -       A->Y  R     INVXL          1  0.5    10    12     957    (-,-) 
  g30081__1474/Y                          -       C0->Y F     OAI221X1       1  0.0    28    26     983    (-,-) 
  PP1[33]                                 -       -     F     (port)         -    -     -     0     983    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 41: MET (185 ps) Late External Delay Assertion at pin PP7[45]
          Group: I2O
     Startpoint: (F) B[13]
          Clock: (R) VCLK
       Endpoint: (F) PP7[45]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     448                  
             Slack:=     185                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_50_1   
  output_delay             133             counter.sdc_line_14_1681_1 

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[13]                                   -       -     F     (arrival)      8  2.7     0     0     533    (-,-) 
  g13307__5703/Y                          -       A->Y  R     XNOR2X1        1  0.5     7    40     574    (-,-) 
  g13138__1786/Y                          -       B->Y  F     NOR2BX1       28  8.2    59    36     609    (-,-) 
  g13275__8757/Y                          -       A1->Y F     AO22XL         3  1.1    15    47     657    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1335/Y -       A->Y  R     NOR4X1         1  0.5    35    40     696    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1326/Y -       B->Y  F     NAND2X1        3  1.0    22    25     722    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1323/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     750    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1321/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     778    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1315/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     807    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1311/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     836    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1305/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     864    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1300/Y -       AN->Y F     NAND2BX1       3  0.9    22    28     892    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1294/Y -       B->Y  R     NOR2XL         2  0.9    27    24     916    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1277/Y -       B->Y  F     XNOR2X1        1  0.2     6    32     948    (-,-) 
  g32168/Y                                -       A->Y  R     INVXL          1  0.5     8     8     956    (-,-) 
  g30229__7675/Y                          -       C0->Y F     OAI221X1       1  0.0    28    26     982    (-,-) 
  PP7[45]                                 -       -     F     (port)         -    -     -     0     982    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 42: MET (187 ps) Late External Delay Assertion at pin PP8[47]
          Group: I2O
     Startpoint: (R) B[15]
          Clock: (R) VCLK
       Endpoint: (F) PP8[47]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     446                  
             Slack:=     187                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_48_1   
  output_delay             133             counter.sdc_line_14_1743_1 

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[15]                                   -       -     R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13698__7344/Y                          -       A0->Y F     AOI211XL       6  1.9    52    37     571    (-,-) 
  g13697/Y                                -       A->Y  R     INVX1          2  1.0    17    23     594    (-,-) 
  g13146/Y                                -       A->Y  F     INVX1         27  8.0    56    38     631    (-,-) 
  g13681__2683/Y                          -       A1->Y F     AO22XL         2  0.7    11    44     676    (-,-) 
  minus_35_46_I9_Y_minus_34_46_I9_g1320/Y -       C->Y  R     NOR3BX1        3  1.3    38    26     702    (-,-) 
  minus_35_46_I9_Y_minus_34_46_I9_g1317/Y -       B->Y  F     NAND2X1        3  1.0    23    26     728    (-,-) 
  minus_35_46_I9_Y_minus_34_46_I9_g1314/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     757    (-,-) 
  minus_35_46_I9_Y_minus_34_46_I9_g1310/Y -       AN->Y F     NAND2BX1       4  1.3    26    30     787    (-,-) 
  minus_35_46_I9_Y_minus_34_46_I9_g1307/Y -       AN->Y F     NAND3BXL       4  1.3    53    47     834    (-,-) 
  minus_35_46_I9_Y_minus_34_46_I9_g1299/Y -       AN->Y F     NAND2BX1       3  1.0    24    33     867    (-,-) 
  minus_35_46_I9_Y_minus_34_46_I9_g1289/Y -       AN->Y F     NAND2BXL       2  0.5    18    24     891    (-,-) 
  minus_35_46_I9_Y_minus_34_46_I9_g1283/Y -       B->Y  R     NOR2XL         2  0.9    27    23     914    (-,-) 
  minus_35_46_I9_Y_minus_34_46_I9_g1267/Y -       B->Y  F     XNOR2X1        1  0.2     6    32     946    (-,-) 
  g32178/Y                                -       A->Y  R     INVXL          1  0.5     8     8     954    (-,-) 
  g30334__4547/Y                          -       C0->Y F     OAI221X1       1  0.0    28    26     980    (-,-) 
  PP8[47]                                 -       -     F     (port)         -    -     -     0     980    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 43: MET (189 ps) Late External Delay Assertion at pin PP9[49]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (F) PP9[49]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     445                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1   
  output_delay             133             counter.sdc_line_14_1805_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[17]                                     -       -     F     (arrival)      7  2.6     0     0     533    (-,-) 
  g13165__1309/Y                            -       A->Y  R     XNOR2X1        1  0.5     7    40     574    (-,-) 
  g13132__9682/Y                            -       B->Y  F     NOR2BX1        9  2.6    22    16     590    (-,-) 
  g13131/Y                                  -       A->Y  R     INVXL          2  0.8    14    16     605    (-,-) 
  g13130/Y                                  -       A->Y  F     INVXL         24  7.1    78    49     654    (-,-) 
  g13088__2703/Y                            -       A1->Y F     AO22XL         2  0.7    11    48     703    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1333/Y -       D->Y  R     NOR4X1         1  0.5    35    22     725    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1325/Y -       B->Y  F     NAND2BX1       3  1.0    23    25     750    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1323/Y -       AN->Y F     NAND2BX1       4  1.3    26    30     781    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1320/Y -       AN->Y F     NAND3BXL       4  1.3    53    47     828    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1312/Y -       AN->Y F     NAND4BX1       2  0.5    39    51     879    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1303/Y -       B->Y  F     OR2XL          4  1.2    16    32     911    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1285/Y -       B->Y  R     NOR2X1         2  0.9    19    18     928    (-,-) 
  minus_35_46_I10_Y_minus_34_46_I10_g1282/Y -       B0->Y F     AOI21XL        1  0.2    16    12     940    (-,-) 
  g32147/Y                                  -       A->Y  R     INVXL          1  0.5    10    12     952    (-,-) 
  g30383__5019/Y                            -       C0->Y F     OAI221X1       1  0.0    28    26     978    (-,-) 
  PP9[49]                                   -       -     F     (port)         -    -     -     0     978    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 44: MET (189 ps) Late External Delay Assertion at pin PP8[43]
          Group: I2O
     Startpoint: (R) B[15]
          Clock: (R) VCLK
       Endpoint: (F) PP8[43]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     445                  
             Slack:=     189                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_48_1   
  output_delay             133             counter.sdc_line_14_1747_1 

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[15]                                   -       -     R     (arrival)      9  3.7     0     0     533    (-,-) 
  g13698__7344/Y                          -       A0->Y F     AOI211XL       6  1.9    52    37     571    (-,-) 
  g13697/Y                                -       A->Y  R     INVX1          2  1.0    17    23     594    (-,-) 
  g13146/Y                                -       A->Y  F     INVX1         27  8.0    56    38     631    (-,-) 
  g13681__2683/Y                          -       A1->Y F     AO22XL         2  0.7    11    44     676    (-,-) 
  minus_35_46_I9_Y_minus_34_46_I9_g1320/Y -       C->Y  R     NOR3BX1        3  1.3    38    26     702    (-,-) 
  minus_35_46_I9_Y_minus_34_46_I9_g1317/Y -       B->Y  F     NAND2X1        3  1.0    23    26     728    (-,-) 
  minus_35_46_I9_Y_minus_34_46_I9_g1314/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     757    (-,-) 
  minus_35_46_I9_Y_minus_34_46_I9_g1310/Y -       AN->Y F     NAND2BX1       4  1.3    26    30     787    (-,-) 
  minus_35_46_I9_Y_minus_34_46_I9_g1307/Y -       AN->Y F     NAND3BXL       4  1.3    53    47     834    (-,-) 
  minus_35_46_I9_Y_minus_34_46_I9_g1298/Y -       B->Y  R     NOR2X1         3  0.9    24    30     864    (-,-) 
  minus_35_46_I9_Y_minus_34_46_I9_g1278/Y -       B->Y  F     NAND2XL        3  0.8    24    23     887    (-,-) 
  minus_35_46_I9_Y_minus_34_46_I9_g1264/Y -       B->Y  R     NOR2XL         2  0.9    28    25     912    (-,-) 
  minus_35_46_I9_Y_minus_34_46_I9_g1257/Y -       B->Y  F     XNOR2X1        1  0.2     6    32     944    (-,-) 
  g32180/Y                                -       A->Y  R     INVXL          1  0.5     8     8     952    (-,-) 
  g30340__2391/Y                          -       C0->Y F     OAI221X1       1  0.0    27    26     978    (-,-) 
  PP8[43]                                 -       -     F     (port)         -    -     -     0     978    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 45: MET (190 ps) Late External Delay Assertion at pin PP1[27]
          Group: I2O
     Startpoint: (F) B[1]
          Clock: (R) VCLK
       Endpoint: (F) PP1[27]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     443                  
             Slack:=     190                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1   
  output_delay             133             counter.sdc_line_14_1315_1 

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[1]                                    -       -     F     (arrival)      7  2.4     0     0     533    (-,-) 
  g13502__9682/Y                          -       A->Y  R     XNOR2X1        1  0.5     7    40     574    (-,-) 
  g13498__1474/Y                          -       B->Y  F     NOR2BX1       30  8.8    63    38     612    (-,-) 
  g13497/Y                                -       A->Y  R     INVXL          2  1.0    22    30     642    (-,-) 
  g13496/Y                                -       A->Y  F     INVX1          3  0.9    11    14     656    (-,-) 
  g13488__5795/Y                          -       A1->Y F     AO22XL         2  0.8    12    37     693    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1327/Y -       B->Y  R     NOR4X1         1  0.5    35    37     730    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1319/Y -       B->Y  F     NAND2BX1       3  1.0    23    25     755    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1317/Y -       AN->Y F     NAND2BX1       4  1.3    26    30     786    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1314/Y -       AN->Y F     NAND3BXL       4  1.3    53    47     833    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1304/Y -       B->Y  R     NOR2X1         3  0.9    24    30     862    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1284/Y -       B->Y  F     NAND2XL        3  0.8    24    23     886    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1268/Y -       B->Y  R     NOR2XL         2  0.9    28    25     910    (-,-) 
  minus_35_46_I2_Y_minus_34_46_I2_g1260/Y -       B->Y  F     XNOR2X1        1  0.2     6    32     942    (-,-) 
  g32085/Y                                -       A->Y  R     INVXL          1  0.5     8     8     951    (-,-) 
  g30088__2391/Y                          -       C0->Y F     OAI221X1       1  0.0    27    26     976    (-,-) 
  PP1[27]                                 -       -     F     (port)         -    -     -     0     976    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 46: MET (193 ps) Late External Delay Assertion at pin PP7[46]
          Group: I2O
     Startpoint: (F) B[13]
          Clock: (R) VCLK
       Endpoint: (F) PP7[46]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     441                  
             Slack:=     193                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_50_1   
  output_delay             133             counter.sdc_line_14_1680_1 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  B[13]                                   -       -      F     (arrival)      8  2.7     0     0     533    (-,-) 
  g13307__5703/Y                          -       A->Y   R     XNOR2X1        1  0.5     7    40     574    (-,-) 
  g13138__1786/Y                          -       B->Y   F     NOR2BX1       28  8.2    59    36     609    (-,-) 
  g13275__8757/Y                          -       A1->Y  F     AO22XL         3  1.1    15    47     657    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1335/Y -       A->Y   R     NOR4X1         1  0.5    35    40     696    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1326/Y -       B->Y   F     NAND2X1        3  1.0    22    25     722    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1323/Y -       AN->Y  F     NAND2BX1       3  1.0    23    28     750    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1321/Y -       AN->Y  F     NAND2BX1       3  1.0    23    28     778    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1315/Y -       AN->Y  F     NAND2BX1       3  1.0    23    28     807    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1311/Y -       AN->Y  F     NAND2BX1       3  1.0    23    28     836    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1305/Y -       AN->Y  F     NAND2BX1       3  1.0    23    28     864    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1300/Y -       AN->Y  F     NAND2BX1       3  0.9    22    28     892    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1295/Y -       C->Y   R     NOR3X1         1  0.8    30    24     916    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1278/S -       B->S   F     ADDHX1         1  0.3     6    38     955    (-,-) 
  g30465/Y                                -       A1N->Y F     OAI2BB1X1      1  0.0     9    19     974    (-,-) 
  PP7[46]                                 -       -      F     (port)         -    -     -     0     974    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 47: MET (193 ps) Late External Delay Assertion at pin PP15[59]
          Group: I2O
     Startpoint: (F) B[29]
          Clock: (R) VCLK
       Endpoint: (F) PP15[59]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     440                  
             Slack:=     193                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_34_1   
  output_delay             133             counter.sdc_line_14_2179_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[29]                                     -       -     F     (arrival)      8  2.8     0     0     533    (-,-) 
  g13200__5703/Y                            -       A->Y  R     XNOR2X1        1  0.5     7    40     574    (-,-) 
  g13136__1786/Y                            -       B->Y  F     NOR2BX1        9  2.6    22    16     590    (-,-) 
  g13135/Y                                  -       A->Y  R     INVXL          2  1.0    16    17     607    (-,-) 
  g13198/Y                                  -       A->Y  F     INVX1         24  7.1    50    34     641    (-,-) 
  g13187__3772/Y                            -       A1->Y F     AO22XL         2  0.7    11    43     684    (-,-) 
  minus_35_46_I16_Y_minus_34_46_I16_g1319/Y -       D->Y  R     NOR4X1         1  0.5    35    22     707    (-,-) 
  minus_35_46_I16_Y_minus_34_46_I16_g1312/Y -       B->Y  F     NAND2BX1       3  1.0    23    25     732    (-,-) 
  minus_35_46_I16_Y_minus_34_46_I16_g1308/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     760    (-,-) 
  minus_35_46_I16_Y_minus_34_46_I16_g1303/Y -       AN->Y F     NAND2BX1       3  0.8    20    27     787    (-,-) 
  minus_35_46_I16_Y_minus_34_46_I16_g1299/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     816    (-,-) 
  minus_35_46_I16_Y_minus_34_46_I16_g1293/Y -       AN->Y F     NAND2BX1       3  1.0    23    28     844    (-,-) 
  minus_35_46_I16_Y_minus_34_46_I16_g1288/Y -       B->Y  R     NOR2X1         3  1.1    22    21     866    (-,-) 
  minus_35_46_I16_Y_minus_34_46_I16_g1271/Y -       B->Y  F     NAND2X1        3  0.8    18    20     885    (-,-) 
  minus_35_46_I16_Y_minus_34_46_I16_g1258/Y -       B->Y  R     NOR2XL         2  0.9    27    23     908    (-,-) 
  minus_35_46_I16_Y_minus_34_46_I16_g1253/Y -       B->Y  F     XNOR2X1        1  0.2     6    32     940    (-,-) 
  g32187/Y                                  -       A->Y  R     INVXL          1  0.5     8     8     948    (-,-) 
  g30273__9906/Y                            -       C0->Y F     OAI221X1       1  0.0    27    26     974    (-,-) 
  PP15[59]                                  -       -     F     (port)         -    -     -     0     974    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 48: MET (193 ps) Late External Delay Assertion at pin PP10[32]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[32]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     440                  
             Slack:=     193                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1886_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  0.9    14    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     893    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     916    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1309/Y -       A1->Y F     AOI21XL        1  0.2    16    19     936    (-,-) 
  g31824/Y                                  -       A->Y  R     INVXL          1  0.5    10    12     948    (-,-) 
  g30019__5019/Y                            -       C0->Y F     OAI221X1       1  0.0    29    26     974    (-,-) 
  PP10[32]                                  -       -     F     (port)         -    -     -     0     974    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 49: MET (195 ps) Late External Delay Assertion at pin PP7[47]
          Group: I2O
     Startpoint: (F) B[13]
          Clock: (R) VCLK
       Endpoint: (F) PP7[47]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     438                  
             Slack:=     195                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_50_1   
  output_delay             133             counter.sdc_line_14_1679_1 

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[13]                                    -       -      F     (arrival)      8  2.7     0     0     533    (-,-) 
  g13307__5703/Y                           -       A->Y   R     XNOR2X1        1  0.5     7    40     574    (-,-) 
  g13138__1786/Y                           -       B->Y   F     NOR2BX1       28  8.2    59    36     609    (-,-) 
  g13275__8757/Y                           -       A1->Y  F     AO22XL         3  1.1    15    47     657    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1335/Y  -       A->Y   R     NOR4X1         1  0.5    35    40     696    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1326/Y  -       B->Y   F     NAND2X1        3  1.0    22    25     722    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1323/Y  -       AN->Y  F     NAND2BX1       3  1.0    23    28     750    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1321/Y  -       AN->Y  F     NAND2BX1       3  1.0    23    28     778    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1315/Y  -       AN->Y  F     NAND2BX1       3  1.0    23    28     807    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1311/Y  -       AN->Y  F     NAND2BX1       3  1.0    23    28     836    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1305/Y  -       AN->Y  F     NAND2BX1       3  1.0    23    28     864    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1300/Y  -       AN->Y  F     NAND2BX1       3  0.9    22    28     892    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1295/Y  -       C->Y   R     NOR3X1         1  0.8    30    24     916    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1278/CO -       B->CO  R     ADDHX1         1  0.3     6    28     944    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1273/Y  -       B->Y   F     NOR2XL         1  0.3     8     8     952    (-,-) 
  g30464/Y                                 -       A1N->Y F     OAI2BB1X1     17  0.0     9    19     971    (-,-) 
  PP7[47]                                  -       -      F     (port)         -    -     -     0     971    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 50: MET (195 ps) Late External Delay Assertion at pin PP7[48]
          Group: I2O
     Startpoint: (F) B[13]
          Clock: (R) VCLK
       Endpoint: (F) PP7[48]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     438                  
             Slack:=     195                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_50_1   
  output_delay             133             counter.sdc_line_14_1678_1 

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[13]                                    -       -      F     (arrival)      8  2.7     0     0     533    (-,-) 
  g13307__5703/Y                           -       A->Y   R     XNOR2X1        1  0.5     7    40     574    (-,-) 
  g13138__1786/Y                           -       B->Y   F     NOR2BX1       28  8.2    59    36     609    (-,-) 
  g13275__8757/Y                           -       A1->Y  F     AO22XL         3  1.1    15    47     657    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1335/Y  -       A->Y   R     NOR4X1         1  0.5    35    40     696    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1326/Y  -       B->Y   F     NAND2X1        3  1.0    22    25     722    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1323/Y  -       AN->Y  F     NAND2BX1       3  1.0    23    28     750    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1321/Y  -       AN->Y  F     NAND2BX1       3  1.0    23    28     778    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1315/Y  -       AN->Y  F     NAND2BX1       3  1.0    23    28     807    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1311/Y  -       AN->Y  F     NAND2BX1       3  1.0    23    28     836    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1305/Y  -       AN->Y  F     NAND2BX1       3  1.0    23    28     864    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1300/Y  -       AN->Y  F     NAND2BX1       3  0.9    22    28     892    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1295/Y  -       C->Y   R     NOR3X1         1  0.8    30    24     916    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1278/CO -       B->CO  R     ADDHX1         1  0.3     6    28     944    (-,-) 
  minus_35_46_I8_Y_minus_34_46_I8_g1273/Y  -       B->Y   F     NOR2XL         1  0.3     8     8     952    (-,-) 
  g30464/Y                                 -       A1N->Y F     OAI2BB1X1     17  0.0     9    19     971    (-,-) 
  PP7[48]                                  -       -      F     (port)         -    -     -     0     971    (-,-) 
#------------------------------------------------------------------------------------------------------------------

