Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jul 26 14:13:54 2023
| Host         : i80r7node2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file Base_Zynq_MPSoC_wrapper_control_sets_placed.rpt
| Design       : Base_Zynq_MPSoC_wrapper
| Device       : xczu9eg
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   168 |
|    Minimum number of control sets                        |   168 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   195 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   168 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |    20 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |    24 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     2 |
| >= 16              |    69 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             251 |           99 |
| No           | No                    | Yes                    |              84 |           20 |
| No           | Yes                   | No                     |             348 |          107 |
| Yes          | No                    | No                     |            1323 |          301 |
| Yes          | No                    | Yes                    |             120 |           20 |
| Yes          | Yes                   | No                     |            1203 |          326 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                                                                                                                         Enable Signal                                                                                                                                        |                                                                                                             Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                          |                1 |              1 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                          |                1 |              1 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                          |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                          |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | Base_Zynq_MPSoC_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                          |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                 |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | Base_Zynq_MPSoC_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[4]_i_1_n_0                                                                                                                 |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                          |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                                            | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[4]_i_1_n_0                                                                                                             |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]_1[0]                                                                                                                            |                3 |              3 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | Base_Zynq_MPSoC_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | Base_Zynq_MPSoC_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | Base_Zynq_MPSoC_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                                                                                           | Base_Zynq_MPSoC_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                3 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | Base_Zynq_MPSoC_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                3 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/D[7]                                                                                                                                                                                                                        | Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                         |                3 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                3 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                4 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                4 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                    |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | Base_Zynq_MPSoC_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                2 |              5 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                       | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                      | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                                            | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                1 |              5 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                      | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                       | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              6 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |              6 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |              6 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              6 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                          |                1 |              6 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                5 |              6 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              6 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |              6 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              6 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                  |                1 |              7 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                          |                3 |              8 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                          |                1 |              8 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                          |                1 |              8 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                3 |              8 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | Base_Zynq_MPSoC_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                4 |              8 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                             | Base_Zynq_MPSoC_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                3 |              8 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | Base_Zynq_MPSoC_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                4 |              9 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                          |                1 |              9 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                          |                5 |              9 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                          |                2 |              9 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                          |                4 |              9 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                          |                1 |              9 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                6 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                                  | Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                  |                2 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                          |                7 |             11 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                          |                9 |             11 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                          |                7 |             11 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                            |                                                                                                                                                                                                                                          |                5 |             11 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                                                          |                6 |             11 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                                                          |                5 |             11 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                            |                                                                                                                                                                                                                                          |                5 |             11 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                          |                7 |             11 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             11 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             11 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             12 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             12 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                              | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             13 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                              | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             13 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_3[0]                                                                                                                 | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             15 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_3[0]                                                                                                                 | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             15 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                          |                1 |             16 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |             16 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg_0                                                                                                                                                                                            |                                                                                                                                                                                                                                          |                9 |             16 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                           |                3 |             16 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                          |                1 |             16 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                8 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                             | Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                         |               11 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                              | Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                  |                4 |             20 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                          |               14 |             23 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                          |               12 |             23 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                          |               12 |             23 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                          |               10 |             23 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |               11 |             23 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                     | Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                    |                9 |             25 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                          |                9 |             28 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                          |                3 |             28 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                          |                5 |             28 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                          |                3 |             28 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                          |                3 |             29 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                          |                7 |             29 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                          |                3 |             29 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                          |                9 |             29 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                  |                7 |             29 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_2[0]                                                                                                                 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               20 |             32 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_1[0]                                                                                                                 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               17 |             32 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_0[0]                                                                                                                 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               18 |             32 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_2[0]                                                                                                                 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               20 |             32 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg[0]                                                                                                                   | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               23 |             32 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_1[0]                                                                                                                 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               19 |             32 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_0[0]                                                                                                                 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               18 |             32 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg[0]                                                                                                                   | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               21 |             32 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                          |                7 |             34 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                          |                6 |             34 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                          |                7 |             35 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                          |                7 |             35 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                          |                8 |             35 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                          |                8 |             35 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                                                                                                     |                                                                                                                                                                                                                                          |               18 |             35 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |               14 |             37 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                 | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             39 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                 | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             39 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                 | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             39 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                 | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             39 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                          |                3 |             48 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                          |                3 |             48 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                          |                3 |             48 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               28 |             48 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                          |                3 |             48 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                          |               17 |             51 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                          |               16 |             51 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                          |               14 |             51 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                          |               14 |             51 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                          |               13 |             51 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                          |               14 |             51 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                          |               14 |             51 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                          |               13 |             51 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                          |               28 |             69 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                          |               24 |             69 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                          |               21 |             69 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                          |               31 |             69 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               30 |             91 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               27 |             91 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               28 |             91 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               34 |             91 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                         |               25 |            129 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                          |              100 |            252 |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


