

================================================================
== Vitis HLS Report for 'compute_neighbor_tables_Pipeline_VITIS_LOOP_17_1'
================================================================
* Date:           Mon May 12 21:45:30 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        compute_neighbor_tables
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.488 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |        ?|        ?|        35|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 1, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.48>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 38 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%csum_1 = alloca i32 1"   --->   Operation 39 'alloca' 'csum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %neighbor_table_offsets, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_degree_table, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%num_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_nodes"   --->   Operation 42 'read' 'num_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %csum_1"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 1, i31 %i"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%i_2 = load i31 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:19]   --->   Operation 46 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i31 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:17]   --->   Operation 47 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.85ns)   --->   "%icmp_ln17 = icmp_slt  i32 %zext_ln17_1, i32 %num_nodes_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:17]   --->   Operation 48 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc28.preheader.exitStub, void %for.inc.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:17]   --->   Operation 49 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i31 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:19]   --->   Operation 50 'trunc' 'trunc_ln19' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln19, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:19]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.71ns)   --->   "%add_ln19 = add i9 %shl_ln, i9 508" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:19]   --->   Operation 52 'add' 'add_ln19' <Predicate = (icmp_ln17)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln19, i32 2, i32 8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:19]   --->   Operation 53 'partselect' 'lshr_ln' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i7 %lshr_ln" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:19]   --->   Operation 54 'zext' 'zext_ln19' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%in_degree_table_addr = getelementptr i32 %in_degree_table, i64 0, i64 %zext_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:19]   --->   Operation 55 'getelementptr' 'in_degree_table_addr' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.60ns)   --->   "%in_degree_table_load = load i7 %in_degree_table_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:19]   --->   Operation 56 'load' 'in_degree_table_load' <Predicate = (icmp_ln17)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i31 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 57 'zext' 'zext_ln21_1' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (3.14ns)   --->   "%mul_ln21 = mul i38 %zext_ln21_1, i38 2748779070" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 58 'mul' 'mul_ln21' <Predicate = (icmp_ln17)> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [35/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 59 'urem' 'urem_ln21' <Predicate = (icmp_ln17)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i38.i32.i32, i38 %mul_ln21, i32 36, i32 37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 60 'partselect' 'trunc_ln' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.34ns)   --->   "%switch_ln21 = switch i2 %trunc_ln, void %arrayidx9.case.3, i2 0, void %arrayidx9.case.0, i2 1, void %arrayidx9.case.1, i2 2, void %arrayidx9.case.2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 61 'switch' 'switch_ln21' <Predicate = (icmp_ln17)> <Delay = 0.34>
ST_1 : Operation 62 [1/1] (0.87ns)   --->   "%add_ln17 = add i31 %i_2, i31 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:17]   --->   Operation 62 'add' 'add_ln17' <Predicate = (icmp_ln17)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln17 = store i31 %add_ln17, i31 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:17]   --->   Operation 63 'store' 'store_ln17' <Predicate = (icmp_ln17)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%csum_1_load = load i32 %csum_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:19]   --->   Operation 64 'load' 'csum_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i31 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:17]   --->   Operation 65 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/2] (0.60ns)   --->   "%in_degree_table_load = load i7 %in_degree_table_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:19]   --->   Operation 66 'load' 'in_degree_table_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 67 [1/1] (0.88ns)   --->   "%csum = add i32 %in_degree_table_load, i32 %csum_1_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:19]   --->   Operation 67 'add' 'csum' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%neighbor_table_offsets_addr = getelementptr i32 %neighbor_table_offsets, i64 0, i64 %zext_ln17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:20]   --->   Operation 68 'getelementptr' 'neighbor_table_offsets_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.60ns)   --->   "%store_ln20 = store i32 %csum, i7 %neighbor_table_offsets_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:20]   --->   Operation 69 'store' 'store_ln20' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 70 [34/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 70 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln17 = store i32 %csum, i32 %csum_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:17]   --->   Operation 71 'store' 'store_ln17' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:17]   --->   Operation 72 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 73 [33/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 73 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 74 [32/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 74 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.16>
ST_5 : Operation 75 [31/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 75 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.16>
ST_6 : Operation 76 [30/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 76 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.16>
ST_7 : Operation 77 [29/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 77 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.16>
ST_8 : Operation 78 [28/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 78 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.16>
ST_9 : Operation 79 [27/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 79 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.16>
ST_10 : Operation 80 [26/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 80 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.16>
ST_11 : Operation 81 [25/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 81 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.16>
ST_12 : Operation 82 [24/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 82 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.16>
ST_13 : Operation 83 [23/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 83 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.16>
ST_14 : Operation 84 [22/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 84 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.16>
ST_15 : Operation 85 [21/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 85 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.16>
ST_16 : Operation 86 [20/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 86 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.16>
ST_17 : Operation 87 [19/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 87 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.16>
ST_18 : Operation 88 [18/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 88 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.16>
ST_19 : Operation 89 [17/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 89 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.16>
ST_20 : Operation 90 [16/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 90 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.16>
ST_21 : Operation 91 [15/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 91 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.16>
ST_22 : Operation 92 [14/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 92 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.16>
ST_23 : Operation 93 [13/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 93 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.16>
ST_24 : Operation 94 [12/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 94 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.16>
ST_25 : Operation 95 [11/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 95 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.16>
ST_26 : Operation 96 [10/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 96 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.16>
ST_27 : Operation 97 [9/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 97 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.16>
ST_28 : Operation 98 [8/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 98 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.16>
ST_29 : Operation 99 [7/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 99 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.16>
ST_30 : Operation 100 [6/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 100 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.16>
ST_31 : Operation 101 [5/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 101 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.16>
ST_32 : Operation 102 [4/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 102 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.16>
ST_33 : Operation 103 [3/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 103 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.16>
ST_34 : Operation 104 [2/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 104 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 121 'ret' 'ret_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 1.86>
ST_35 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:18]   --->   Operation 105 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:17]   --->   Operation 106 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 107 [1/35] (1.16ns)   --->   "%urem_ln21 = urem i31 %i_2, i31 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 107 'urem' 'urem_ln21' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i31 %urem_ln21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 108 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 109 [1/1] (0.00ns)   --->   "%neightbor_table_offsets_temp_addr = getelementptr i32 %neightbor_table_offsets_temp, i64 0, i64 %zext_ln21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 109 'getelementptr' 'neightbor_table_offsets_temp_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 110 [1/1] (0.00ns)   --->   "%neightbor_table_offsets_temp_1_addr = getelementptr i32 %neightbor_table_offsets_temp_1, i64 0, i64 %zext_ln21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 110 'getelementptr' 'neightbor_table_offsets_temp_1_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 111 [1/1] (0.00ns)   --->   "%neightbor_table_offsets_temp_2_addr = getelementptr i32 %neightbor_table_offsets_temp_2, i64 0, i64 %zext_ln21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 111 'getelementptr' 'neightbor_table_offsets_temp_2_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 112 [1/1] (0.00ns)   --->   "%neightbor_table_offsets_temp_3_addr = getelementptr i32 %neightbor_table_offsets_temp_3, i64 0, i64 %zext_ln21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 112 'getelementptr' 'neightbor_table_offsets_temp_3_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 113 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %csum, i5 %neightbor_table_offsets_temp_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 113 'store' 'store_ln21' <Predicate = (trunc_ln == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_35 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx9.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 114 'br' 'br_ln21' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_35 : Operation 115 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %csum, i5 %neightbor_table_offsets_temp_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 115 'store' 'store_ln21' <Predicate = (trunc_ln == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_35 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx9.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 116 'br' 'br_ln21' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_35 : Operation 117 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %csum, i5 %neightbor_table_offsets_temp_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 117 'store' 'store_ln21' <Predicate = (trunc_ln == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_35 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx9.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 118 'br' 'br_ln21' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_35 : Operation 119 [1/1] (0.69ns)   --->   "%store_ln21 = store i32 %csum, i5 %neightbor_table_offsets_temp_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 119 'store' 'store_ln21' <Predicate = (trunc_ln == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_35 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx9.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:21]   --->   Operation 120 'br' 'br_ln21' <Predicate = (trunc_ln == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_nodes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ neightbor_table_offsets_temp_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ neightbor_table_offsets_temp_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ neightbor_table_offsets_temp_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ neightbor_table_offsets_temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_degree_table]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ neighbor_table_offsets]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                   (alloca        ) [ 010000000000000000000000000000000000]
csum_1                              (alloca        ) [ 011000000000000000000000000000000000]
specinterface_ln0                   (specinterface ) [ 000000000000000000000000000000000000]
specinterface_ln0                   (specinterface ) [ 000000000000000000000000000000000000]
num_nodes_read                      (read          ) [ 000000000000000000000000000000000000]
store_ln0                           (store         ) [ 000000000000000000000000000000000000]
store_ln0                           (store         ) [ 000000000000000000000000000000000000]
br_ln0                              (br            ) [ 000000000000000000000000000000000000]
i_2                                 (load          ) [ 011111111111111111111111111111111111]
zext_ln17_1                         (zext          ) [ 000000000000000000000000000000000000]
icmp_ln17                           (icmp          ) [ 011111111111111111111111111111111110]
br_ln17                             (br            ) [ 000000000000000000000000000000000000]
trunc_ln19                          (trunc         ) [ 000000000000000000000000000000000000]
shl_ln                              (bitconcatenate) [ 000000000000000000000000000000000000]
add_ln19                            (add           ) [ 000000000000000000000000000000000000]
lshr_ln                             (partselect    ) [ 000000000000000000000000000000000000]
zext_ln19                           (zext          ) [ 000000000000000000000000000000000000]
in_degree_table_addr                (getelementptr ) [ 011000000000000000000000000000000000]
zext_ln21_1                         (zext          ) [ 000000000000000000000000000000000000]
mul_ln21                            (mul           ) [ 000000000000000000000000000000000000]
trunc_ln                            (partselect    ) [ 011111111111111111111111111111111111]
switch_ln21                         (switch        ) [ 000000000000000000000000000000000000]
add_ln17                            (add           ) [ 000000000000000000000000000000000000]
store_ln17                          (store         ) [ 000000000000000000000000000000000000]
csum_1_load                         (load          ) [ 000000000000000000000000000000000000]
zext_ln17                           (zext          ) [ 000000000000000000000000000000000000]
in_degree_table_load                (load          ) [ 000000000000000000000000000000000000]
csum                                (add           ) [ 010111111111111111111111111111111111]
neighbor_table_offsets_addr         (getelementptr ) [ 000000000000000000000000000000000000]
store_ln20                          (store         ) [ 000000000000000000000000000000000000]
store_ln17                          (store         ) [ 000000000000000000000000000000000000]
br_ln17                             (br            ) [ 000000000000000000000000000000000000]
specpipeline_ln18                   (specpipeline  ) [ 000000000000000000000000000000000000]
specloopname_ln17                   (specloopname  ) [ 000000000000000000000000000000000000]
urem_ln21                           (urem          ) [ 000000000000000000000000000000000000]
zext_ln21                           (zext          ) [ 000000000000000000000000000000000000]
neightbor_table_offsets_temp_addr   (getelementptr ) [ 000000000000000000000000000000000000]
neightbor_table_offsets_temp_1_addr (getelementptr ) [ 000000000000000000000000000000000000]
neightbor_table_offsets_temp_2_addr (getelementptr ) [ 000000000000000000000000000000000000]
neightbor_table_offsets_temp_3_addr (getelementptr ) [ 000000000000000000000000000000000000]
store_ln21                          (store         ) [ 000000000000000000000000000000000000]
br_ln21                             (br            ) [ 000000000000000000000000000000000000]
store_ln21                          (store         ) [ 000000000000000000000000000000000000]
br_ln21                             (br            ) [ 000000000000000000000000000000000000]
store_ln21                          (store         ) [ 000000000000000000000000000000000000]
br_ln21                             (br            ) [ 000000000000000000000000000000000000]
store_ln21                          (store         ) [ 000000000000000000000000000000000000]
br_ln21                             (br            ) [ 000000000000000000000000000000000000]
ret_ln0                             (ret           ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_nodes">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_nodes"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="neightbor_table_offsets_temp_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neightbor_table_offsets_temp_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="neightbor_table_offsets_temp_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neightbor_table_offsets_temp_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="neightbor_table_offsets_temp_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neightbor_table_offsets_temp_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="neightbor_table_offsets_temp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neightbor_table_offsets_temp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_degree_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_degree_table"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="neighbor_table_offsets">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neighbor_table_offsets"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="csum_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="csum_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="num_nodes_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_nodes_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="in_degree_table_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="7" slack="0"/>
<pin id="82" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_degree_table_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="7" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_degree_table_load/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="neighbor_table_offsets_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="31" slack="0"/>
<pin id="95" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neighbor_table_offsets_addr/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln20_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="neightbor_table_offsets_temp_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="6" slack="0"/>
<pin id="108" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neightbor_table_offsets_temp_addr/35 "/>
</bind>
</comp>

<comp id="111" class="1004" name="neightbor_table_offsets_temp_1_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="6" slack="0"/>
<pin id="115" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neightbor_table_offsets_temp_1_addr/35 "/>
</bind>
</comp>

<comp id="118" class="1004" name="neightbor_table_offsets_temp_2_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neightbor_table_offsets_temp_2_addr/35 "/>
</bind>
</comp>

<comp id="125" class="1004" name="neightbor_table_offsets_temp_3_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="6" slack="0"/>
<pin id="129" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neightbor_table_offsets_temp_3_addr/35 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln21_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="33"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/35 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln21_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="33"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/35 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln21_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="33"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/35 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln21_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="33"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/35 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="31" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_2_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="31" slack="0"/>
<pin id="168" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln17_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="31" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln17_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="31" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="33"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln19_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="31" slack="0"/>
<pin id="181" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="shl_ln_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="0" index="1" bw="7" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln19_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="0" index="1" bw="3" slack="0"/>
<pin id="194" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="lshr_ln_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="9" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="0" index="3" bw="5" slack="0"/>
<pin id="202" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln19_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln21_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="31" slack="0"/>
<pin id="214" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="mul_ln21_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="0"/>
<pin id="218" dir="0" index="1" bw="33" slack="0"/>
<pin id="219" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln21/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="31" slack="0"/>
<pin id="224" dir="0" index="1" bw="6" slack="0"/>
<pin id="225" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln21/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="38" slack="0"/>
<pin id="231" dir="0" index="2" bw="7" slack="0"/>
<pin id="232" dir="0" index="3" bw="7" slack="0"/>
<pin id="233" dir="1" index="4" bw="2" slack="34"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln17_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="31" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln17_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="31" slack="0"/>
<pin id="246" dir="0" index="1" bw="31" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="csum_1_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="csum_1_load/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln17_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="31" slack="1"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="csum_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="csum/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln17_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="1"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln21_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/35 "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="31" slack="0"/>
<pin id="278" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="283" class="1005" name="csum_1_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="csum_1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="i_2_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="31" slack="1"/>
<pin id="292" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="296" class="1005" name="icmp_ln17_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="33"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="300" class="1005" name="in_degree_table_addr_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="1"/>
<pin id="302" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_degree_table_addr "/>
</bind>
</comp>

<comp id="305" class="1005" name="trunc_ln_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="2" slack="34"/>
<pin id="307" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="309" class="1005" name="csum_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="33"/>
<pin id="311" dir="1" index="1" bw="32" slack="33"/>
</pin_list>
<bind>
<opset="csum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="42" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="42" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="42" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="118" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="111" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="104" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="125" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="166" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="72" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="166" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="191" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="210"><net_src comp="197" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="215"><net_src comp="166" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="44" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="166" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="46" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="216" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="52" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="242"><net_src comp="166" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="252" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="260"><net_src comp="85" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="249" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="256" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="267"><net_src comp="256" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="222" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="275"><net_src comp="268" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="279"><net_src comp="64" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="286"><net_src comp="68" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="293"><net_src comp="166" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="299"><net_src comp="173" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="78" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="308"><net_src comp="228" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="256" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="150" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: neightbor_table_offsets_temp_3 | {35 }
	Port: neightbor_table_offsets_temp_2 | {35 }
	Port: neightbor_table_offsets_temp_1 | {35 }
	Port: neightbor_table_offsets_temp | {35 }
	Port: neighbor_table_offsets | {2 }
 - Input state : 
	Port: compute_neighbor_tables_Pipeline_VITIS_LOOP_17_1 : num_nodes | {1 }
	Port: compute_neighbor_tables_Pipeline_VITIS_LOOP_17_1 : in_degree_table | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_2 : 1
		zext_ln17_1 : 2
		icmp_ln17 : 3
		br_ln17 : 4
		trunc_ln19 : 2
		shl_ln : 3
		add_ln19 : 4
		lshr_ln : 5
		zext_ln19 : 6
		in_degree_table_addr : 7
		in_degree_table_load : 8
		zext_ln21_1 : 2
		mul_ln21 : 3
		urem_ln21 : 2
		trunc_ln : 4
		switch_ln21 : 5
		add_ln17 : 2
		store_ln17 : 3
	State 2
		csum : 1
		neighbor_table_offsets_addr : 1
		store_ln20 : 2
		store_ln17 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		zext_ln21 : 1
		neightbor_table_offsets_temp_addr : 2
		neightbor_table_offsets_temp_1_addr : 2
		neightbor_table_offsets_temp_2_addr : 2
		neightbor_table_offsets_temp_3_addr : 2
		store_ln21 : 3
		store_ln21 : 3
		store_ln21 : 3
		store_ln21 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   urem   |         grp_fu_222        |    0    |   2180  |   1657  |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln19_fu_191      |    0    |    0    |    16   |
|    add   |      add_ln17_fu_238      |    0    |    0    |    38   |
|          |        csum_fu_256        |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|    mul   |      mul_ln21_fu_216      |    3    |    0    |    21   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln17_fu_173     |    0    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|   read   | num_nodes_read_read_fu_72 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     zext_ln17_1_fu_169    |    0    |    0    |    0    |
|          |      zext_ln19_fu_207     |    0    |    0    |    0    |
|   zext   |     zext_ln21_1_fu_212    |    0    |    0    |    0    |
|          |      zext_ln17_fu_252     |    0    |    0    |    0    |
|          |      zext_ln21_fu_268     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln19_fu_179     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln_fu_183       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|       lshr_ln_fu_197      |    0    |    0    |    0    |
|          |      trunc_ln_fu_228      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    3    |   2180  |   1791  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       csum_1_reg_283       |   32   |
|        csum_reg_309        |   32   |
|         i_2_reg_290        |   31   |
|          i_reg_276         |   31   |
|      icmp_ln17_reg_296     |    1   |
|in_degree_table_addr_reg_300|    7   |
|      trunc_ln_reg_305      |    2   |
+----------------------------+--------+
|            Total           |   136  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_85 |  p0  |   2  |   7  |   14   ||    9    |
|    grp_fu_222    |  p0  |   2  |  31  |   62   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   76   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |  2180  |  1791  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   136  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |  2316  |  1809  |
+-----------+--------+--------+--------+--------+
