INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/project/project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
