#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Tue Dec  4 20:08:57 2018
# Process ID: 11644
# Current directory: w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24892 W:\win\ELEC3500\lab\lab_9\fpga_alarm_clock\alarm_clock\alarm_clock.xpr
# Log file: w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/vivado.log
# Journal file: w:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.xpr
update_compile_order -fileset sources_1
update_files -from_files W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v -to_files W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_on.v -filesets [get_filesets *]
update_files -from_files W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/alarm_driver_tb.v -to_files W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/alarm_on_tb.v -filesets [get_filesets *]
close [ open W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/music_8b_amp.rom w ]
add_files W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/music_8b_amp.rom
set_property file_type Verilog [get_files  W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/music_8b_amp.rom]
update_compile_order -fileset sources_1
set_property file_type {Memory File} [get_files  W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/music_8b_amp.rom]
set_property file_type {Memory File} [get_files  W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/music_16b.rom]
set_property file_type {Memory File} [get_files  W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/music_8b.rom]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation
open_wave_config W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg
open_wave_config W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/audio_tb.wcfg
source audio_tb.tcl
run 10 us
run 10 us
run 10 us
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
synth_design -rtl -name rtl_1
refresh_design
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
relaunch_sim
relaunch_sim
relaunch_sim
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
open_wave_config {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/audio_tb.wcfg}
close_sim
launch_simulation
open_wave_config W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg
open_wave_config W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/audio_tb.wcfg
source audio_tb.tcl
run 10 us
run 10 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 0 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
add_force {/audio_tb/ra/addr} -radix hex {1000 0ns} -cancel_after 100
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tob_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
relaunch_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
create_wave_config
relaunch_sim
generate_target all [get_files  W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 8 clk_wiz_0_synth_1
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files/sim_scripts -ip_user_files_dir W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files -ipstatic_source_dir W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.ip_user_files/ipstatic -lib_map_path [list {modelsim=W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/modelsim} {questa=W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/questa} {riviera=W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/riviera} {activehdl=W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
launch_simulation
open_wave_config W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg
open_wave_config W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/audio_tb.wcfg
source tob_tb.tcl
run 100 us
current_wave_config {audio_tb.wcfg}
add_wave {{/tob_tb/clk}} 
current_wave_config {tob_tb_behav.wcfg}
add_wave {{/tob_tb/clk}} 
current_wave_config {tob_tb_behav.wcfg}
add_wave {{/tob_tb/rst}} 
current_wave_config {tob_tb_behav.wcfg}
add_wave {{/tob_tb/rst}} {{/tob_tb/en}} {{/tob_tb/btn_h}} {{/tob_tb/btn_m}} {{/tob_tb/set_time}} {{/tob_tb/set_alarm}} 
current_wave_config {tob_tb_behav.wcfg}
add_wave {{/tob_tb/seg}} 
run 100 us
run 100 us
run all
current_wave_config {tob_tb_behav.wcfg}
add_wave {{/tob_tb/DUV/clk_5MHz}} 
restart
run 100 us
run 100 us
run 100 us
run all
relaunch_sim
current_sim simulation_2
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
save_wave_config {W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg}
current_sim simulation_3
close_sim
close_sim
