@W: CL260 :"D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\22_word00\word00\source\cont_ring.vhd":20:3:20:4|Pruning register bit 0 of q(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CD276 :"C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found

