## Half Adder â€“ Verilog

This project implements a Half Adder using Verilog HDL.

### Inputs
- A
- B

### Outputs
- Sum
- Carry

### Tools Used
- Verilog HDL
- ModelSim / Vivado (for simulation)

### Author
R Indhu
