#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000262afaa9f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000262afd0fca0_0 .net "PC", 31 0, L_00000262afd91b30;  1 drivers
v00000262afd10420_0 .net "cycles_consumed", 31 0, v00000262afd0fd40_0;  1 drivers
v00000262afd10740_0 .var "input_clk", 0 0;
v00000262afd0e3a0_0 .var "rst", 0 0;
S_00000262afa2d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000262afaa9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000262afc4e160 .functor NOR 1, v00000262afd10740_0, v00000262afcfd650_0, C4<0>, C4<0>;
L_00000262afc4cd40 .functor AND 1, v00000262afce0750_0, v00000262afce06b0_0, C4<1>, C4<1>;
L_00000262afc4ca30 .functor AND 1, L_00000262afc4cd40, L_00000262afd0ffc0, C4<1>, C4<1>;
L_00000262afc4cb80 .functor AND 1, v00000262afccf7f0_0, v00000262afccf6b0_0, C4<1>, C4<1>;
L_00000262afc4e240 .functor AND 1, L_00000262afc4cb80, L_00000262afd107e0, C4<1>, C4<1>;
L_00000262afc4d7c0 .functor AND 1, v00000262afcfcbb0_0, v00000262afcfcb10_0, C4<1>, C4<1>;
L_00000262afc4cbf0 .functor AND 1, L_00000262afc4d7c0, L_00000262afd0e440, C4<1>, C4<1>;
L_00000262afc4c790 .functor AND 1, v00000262afce0750_0, v00000262afce06b0_0, C4<1>, C4<1>;
L_00000262afc4cdb0 .functor AND 1, L_00000262afc4c790, L_00000262afd0e760, C4<1>, C4<1>;
L_00000262afc4d280 .functor AND 1, v00000262afccf7f0_0, v00000262afccf6b0_0, C4<1>, C4<1>;
L_00000262afc4ce90 .functor AND 1, L_00000262afc4d280, L_00000262afd0e8a0, C4<1>, C4<1>;
L_00000262afc4d2f0 .functor AND 1, v00000262afcfcbb0_0, v00000262afcfcb10_0, C4<1>, C4<1>;
L_00000262afc4cfe0 .functor AND 1, L_00000262afc4d2f0, L_00000262afd0ea80, C4<1>, C4<1>;
L_00000262afd15950 .functor NOT 1, L_00000262afc4e160, C4<0>, C4<0>, C4<0>;
L_00000262afd15f00 .functor NOT 1, L_00000262afc4e160, C4<0>, C4<0>, C4<0>;
L_00000262afd2c2a0 .functor NOT 1, L_00000262afc4e160, C4<0>, C4<0>, C4<0>;
L_00000262afd2d1f0 .functor NOT 1, L_00000262afc4e160, C4<0>, C4<0>, C4<0>;
L_00000262afd2d260 .functor NOT 1, L_00000262afc4e160, C4<0>, C4<0>, C4<0>;
L_00000262afd91b30 .functor BUFZ 32, v00000262afcfab30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000262afcfe730_0 .net "EX1_ALU_OPER1", 31 0, L_00000262afd16600;  1 drivers
v00000262afcfe910_0 .net "EX1_ALU_OPER2", 31 0, L_00000262afd2ca10;  1 drivers
v00000262afcfe550_0 .net "EX1_PC", 31 0, v00000262afcdf350_0;  1 drivers
v00000262afcfe410_0 .net "EX1_PFC", 31 0, v00000262afcdf210_0;  1 drivers
v00000262afcfe7d0_0 .net "EX1_PFC_to_IF", 31 0, L_00000262afd0db80;  1 drivers
v00000262afcfe2d0_0 .net "EX1_forward_to_B", 31 0, v00000262afcdeb30_0;  1 drivers
v00000262afcfe9b0_0 .net "EX1_is_beq", 0 0, v00000262afcde770_0;  1 drivers
v00000262afcfe4b0_0 .net "EX1_is_bne", 0 0, v00000262afcde6d0_0;  1 drivers
v00000262afcf81f0_0 .net "EX1_is_jal", 0 0, v00000262afcde270_0;  1 drivers
v00000262afcf88d0_0 .net "EX1_is_jr", 0 0, v00000262afcded10_0;  1 drivers
v00000262afcf86f0_0 .net "EX1_is_oper2_immed", 0 0, v00000262afcdedb0_0;  1 drivers
v00000262afcf83d0_0 .net "EX1_memread", 0 0, v00000262afcde810_0;  1 drivers
v00000262afcf7e30_0 .net "EX1_memwrite", 0 0, v00000262afcddcd0_0;  1 drivers
v00000262afcf76b0_0 .net "EX1_opcode", 11 0, v00000262afcdf030_0;  1 drivers
v00000262afcf6d50_0 .net "EX1_predicted", 0 0, v00000262afcdf850_0;  1 drivers
v00000262afcf8ab0_0 .net "EX1_rd_ind", 4 0, v00000262afcdf8f0_0;  1 drivers
v00000262afcf7a70_0 .net "EX1_rd_indzero", 0 0, v00000262afcdfa30_0;  1 drivers
v00000262afcf8790_0 .net "EX1_regwrite", 0 0, v00000262afcdf170_0;  1 drivers
v00000262afcf6b70_0 .net "EX1_rs1", 31 0, v00000262afcdf2b0_0;  1 drivers
v00000262afcf7c50_0 .net "EX1_rs1_ind", 4 0, v00000262afcdfad0_0;  1 drivers
v00000262afcf6ad0_0 .net "EX1_rs2", 31 0, v00000262afcdeef0_0;  1 drivers
v00000262afcf7cf0_0 .net "EX1_rs2_ind", 4 0, v00000262afcdf0d0_0;  1 drivers
v00000262afcf6c10_0 .net "EX1_rs2_out", 31 0, L_00000262afd2c1c0;  1 drivers
v00000262afcf7430_0 .net "EX2_ALU_OPER1", 31 0, v00000262afce0c50_0;  1 drivers
v00000262afcf8010_0 .net "EX2_ALU_OPER2", 31 0, v00000262afce1330_0;  1 drivers
v00000262afcf6df0_0 .net "EX2_ALU_OUT", 31 0, L_00000262afd0d860;  1 drivers
v00000262afcf7ed0_0 .net "EX2_PC", 31 0, v00000262afce13d0_0;  1 drivers
v00000262afcf6cb0_0 .net "EX2_PFC_to_IF", 31 0, v00000262afce1650_0;  1 drivers
v00000262afcf8650_0 .net "EX2_forward_to_B", 31 0, v00000262afce0e30_0;  1 drivers
v00000262afcf6e90_0 .net "EX2_is_beq", 0 0, v00000262afce1470_0;  1 drivers
v00000262afcf8970_0 .net "EX2_is_bne", 0 0, v00000262afce0cf0_0;  1 drivers
v00000262afcf6f30_0 .net "EX2_is_jal", 0 0, v00000262afce0f70_0;  1 drivers
v00000262afcf7750_0 .net "EX2_is_jr", 0 0, v00000262afce16f0_0;  1 drivers
v00000262afcf8b50_0 .net "EX2_is_oper2_immed", 0 0, v00000262afce1010_0;  1 drivers
v00000262afcf9230_0 .net "EX2_memread", 0 0, v00000262afce1150_0;  1 drivers
v00000262afcf77f0_0 .net "EX2_memwrite", 0 0, v00000262afce0570_0;  1 drivers
v00000262afcf7b10_0 .net "EX2_opcode", 11 0, v00000262afce11f0_0;  1 drivers
v00000262afcf7930_0 .net "EX2_predicted", 0 0, v00000262afce1790_0;  1 drivers
v00000262afcf7890_0 .net "EX2_rd_ind", 4 0, v00000262afce1290_0;  1 drivers
v00000262afcf7f70_0 .net "EX2_rd_indzero", 0 0, v00000262afce06b0_0;  1 drivers
v00000262afcf80b0_0 .net "EX2_regwrite", 0 0, v00000262afce0750_0;  1 drivers
v00000262afcf7570_0 .net "EX2_rs1", 31 0, v00000262afce01b0_0;  1 drivers
v00000262afcf8290_0 .net "EX2_rs1_ind", 4 0, v00000262afce02f0_0;  1 drivers
v00000262afcf79d0_0 .net "EX2_rs2_ind", 4 0, v00000262afce07f0_0;  1 drivers
v00000262afcf8a10_0 .net "EX2_rs2_out", 31 0, v00000262afce0930_0;  1 drivers
v00000262afcf6fd0_0 .net "ID_INST", 31 0, v00000262afce9f40_0;  1 drivers
v00000262afcf72f0_0 .net "ID_PC", 31 0, v00000262afcea120_0;  1 drivers
v00000262afcf74d0_0 .net "ID_PFC_to_EX", 31 0, L_00000262afd09ee0;  1 drivers
v00000262afcf8330_0 .net "ID_PFC_to_IF", 31 0, L_00000262afd09e40;  1 drivers
v00000262afcf8470_0 .net "ID_forward_to_B", 31 0, L_00000262afd09940;  1 drivers
v00000262afcf8510_0 .net "ID_is_beq", 0 0, L_00000262afd0a5c0;  1 drivers
v00000262afcf7070_0 .net "ID_is_bne", 0 0, L_00000262afd0ae80;  1 drivers
v00000262afcf8150_0 .net "ID_is_j", 0 0, L_00000262afd0a2a0;  1 drivers
v00000262afcf7bb0_0 .net "ID_is_jal", 0 0, L_00000262afd096c0;  1 drivers
v00000262afcf85b0_0 .net "ID_is_jr", 0 0, L_00000262afd0ade0;  1 drivers
v00000262afcf8830_0 .net "ID_is_oper2_immed", 0 0, L_00000262afd152c0;  1 drivers
v00000262afcf7110_0 .net "ID_memread", 0 0, L_00000262afd09b20;  1 drivers
v00000262afcf8bf0_0 .net "ID_memwrite", 0 0, L_00000262afd09bc0;  1 drivers
v00000262afcf8c90_0 .net "ID_opcode", 11 0, v00000262afcfb170_0;  1 drivers
v00000262afcf7d90_0 .net "ID_predicted", 0 0, v00000262afce2560_0;  1 drivers
v00000262afcf8d30_0 .net "ID_rd_ind", 4 0, v00000262afcfa6d0_0;  1 drivers
v00000262afcf71b0_0 .net "ID_regwrite", 0 0, L_00000262afd098a0;  1 drivers
v00000262afcf8dd0_0 .net "ID_rs1", 31 0, v00000262afce9900_0;  1 drivers
v00000262afcf8e70_0 .net "ID_rs1_ind", 4 0, v00000262afcfa090_0;  1 drivers
v00000262afcf7390_0 .net "ID_rs2", 31 0, v00000262afce8140_0;  1 drivers
v00000262afcf7250_0 .net "ID_rs2_ind", 4 0, v00000262afcf9410_0;  1 drivers
v00000262afcf8f10_0 .net "IF_INST", 31 0, L_00000262afd16a60;  1 drivers
v00000262afcf7610_0 .net "IF_pc", 31 0, v00000262afcfab30_0;  1 drivers
v00000262afcf8fb0_0 .net "MEM_ALU_OUT", 31 0, v00000262afccfd90_0;  1 drivers
v00000262afcf9050_0 .net "MEM_Data_mem_out", 31 0, v00000262afcfbe90_0;  1 drivers
v00000262afcf90f0_0 .net "MEM_memread", 0 0, v00000262afccef30_0;  1 drivers
v00000262afcf9190_0 .net "MEM_memwrite", 0 0, v00000262afccdbd0_0;  1 drivers
v00000262afd0e260_0 .net "MEM_opcode", 11 0, v00000262afcce030_0;  1 drivers
v00000262afd0fc00_0 .net "MEM_rd_ind", 4 0, v00000262afccf070_0;  1 drivers
v00000262afd0e080_0 .net "MEM_rd_indzero", 0 0, v00000262afccf6b0_0;  1 drivers
v00000262afd0e300_0 .net "MEM_regwrite", 0 0, v00000262afccf7f0_0;  1 drivers
v00000262afd0ec60_0 .net "MEM_rs2", 31 0, v00000262afcd0010_0;  1 drivers
v00000262afd10100_0 .net "PC", 31 0, L_00000262afd91b30;  alias, 1 drivers
v00000262afd102e0_0 .net "STALL_ID1_FLUSH", 0 0, v00000262afce3f00_0;  1 drivers
v00000262afd0ed00_0 .net "STALL_ID2_FLUSH", 0 0, v00000262afce40e0_0;  1 drivers
v00000262afd10560_0 .net "STALL_IF_FLUSH", 0 0, v00000262afce6ac0_0;  1 drivers
v00000262afd0f020_0 .net "WB_ALU_OUT", 31 0, v00000262afcfca70_0;  1 drivers
v00000262afd0ef80_0 .net "WB_Data_mem_out", 31 0, v00000262afcfd010_0;  1 drivers
v00000262afd0eb20_0 .net "WB_memread", 0 0, v00000262afcfe050_0;  1 drivers
v00000262afd0ee40_0 .net "WB_rd_ind", 4 0, v00000262afcfdb50_0;  1 drivers
v00000262afd0f5c0_0 .net "WB_rd_indzero", 0 0, v00000262afcfcb10_0;  1 drivers
v00000262afd0f2a0_0 .net "WB_regwrite", 0 0, v00000262afcfcbb0_0;  1 drivers
v00000262afd0e120_0 .net "Wrong_prediction", 0 0, L_00000262afd2d180;  1 drivers
v00000262afd0e1c0_0 .net *"_ivl_1", 0 0, L_00000262afc4cd40;  1 drivers
v00000262afd106a0_0 .net *"_ivl_13", 0 0, L_00000262afc4d7c0;  1 drivers
v00000262afd101a0_0 .net *"_ivl_14", 0 0, L_00000262afd0e440;  1 drivers
v00000262afd10060_0 .net *"_ivl_19", 0 0, L_00000262afc4c790;  1 drivers
v00000262afd0f0c0_0 .net *"_ivl_2", 0 0, L_00000262afd0ffc0;  1 drivers
v00000262afd0f340_0 .net *"_ivl_20", 0 0, L_00000262afd0e760;  1 drivers
v00000262afd10240_0 .net *"_ivl_25", 0 0, L_00000262afc4d280;  1 drivers
v00000262afd0eee0_0 .net *"_ivl_26", 0 0, L_00000262afd0e8a0;  1 drivers
v00000262afd0e4e0_0 .net *"_ivl_31", 0 0, L_00000262afc4d2f0;  1 drivers
v00000262afd0f3e0_0 .net *"_ivl_32", 0 0, L_00000262afd0ea80;  1 drivers
v00000262afd0ebc0_0 .net *"_ivl_40", 31 0, L_00000262afd09d00;  1 drivers
L_00000262afd30c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262afd0f700_0 .net *"_ivl_43", 26 0, L_00000262afd30c58;  1 drivers
L_00000262afd30ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262afd0f980_0 .net/2u *"_ivl_44", 31 0, L_00000262afd30ca0;  1 drivers
v00000262afd10600_0 .net *"_ivl_52", 31 0, L_00000262afd811b0;  1 drivers
L_00000262afd30d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262afd0f160_0 .net *"_ivl_55", 26 0, L_00000262afd30d30;  1 drivers
L_00000262afd30d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262afd0f480_0 .net/2u *"_ivl_56", 31 0, L_00000262afd30d78;  1 drivers
v00000262afd0e940_0 .net *"_ivl_7", 0 0, L_00000262afc4cb80;  1 drivers
v00000262afd0e6c0_0 .net *"_ivl_8", 0 0, L_00000262afd107e0;  1 drivers
v00000262afd0f660_0 .net "alu_selA", 1 0, L_00000262afd0e620;  1 drivers
v00000262afd10380_0 .net "alu_selB", 1 0, L_00000262afd10880;  1 drivers
v00000262afd104c0_0 .net "clk", 0 0, L_00000262afc4e160;  1 drivers
v00000262afd0fd40_0 .var "cycles_consumed", 31 0;
v00000262afd0e9e0_0 .net "exhaz", 0 0, L_00000262afc4e240;  1 drivers
v00000262afd0e800_0 .net "exhaz2", 0 0, L_00000262afc4ce90;  1 drivers
v00000262afd0ff20_0 .net "hlt", 0 0, v00000262afcfd650_0;  1 drivers
v00000262afd0f200_0 .net "idhaz", 0 0, L_00000262afc4ca30;  1 drivers
v00000262afd0fde0_0 .net "idhaz2", 0 0, L_00000262afc4cdb0;  1 drivers
v00000262afd0f520_0 .net "if_id_write", 0 0, v00000262afce62a0_0;  1 drivers
v00000262afd0fa20_0 .net "input_clk", 0 0, v00000262afd10740_0;  1 drivers
v00000262afd0f8e0_0 .net "is_branch_and_taken", 0 0, L_00000262afd15720;  1 drivers
v00000262afd0f7a0_0 .net "memhaz", 0 0, L_00000262afc4cbf0;  1 drivers
v00000262afd0eda0_0 .net "memhaz2", 0 0, L_00000262afc4cfe0;  1 drivers
v00000262afd0e580_0 .net "pc_src", 2 0, L_00000262afd09800;  1 drivers
v00000262afd0f840_0 .net "pc_write", 0 0, v00000262afce6b60_0;  1 drivers
v00000262afd0fac0_0 .net "rst", 0 0, v00000262afd0e3a0_0;  1 drivers
v00000262afd0fb60_0 .net "store_rs2_forward", 1 0, L_00000262afd10ba0;  1 drivers
v00000262afd0fe80_0 .net "wdata_to_reg_file", 31 0, L_00000262afd90fd0;  1 drivers
E_00000262afc6a430/0 .event negedge, v00000262afce4040_0;
E_00000262afc6a430/1 .event posedge, v00000262afccf2f0_0;
E_00000262afc6a430 .event/or E_00000262afc6a430/0, E_00000262afc6a430/1;
L_00000262afd0ffc0 .cmp/eq 5, v00000262afce1290_0, v00000262afcdfad0_0;
L_00000262afd107e0 .cmp/eq 5, v00000262afccf070_0, v00000262afcdfad0_0;
L_00000262afd0e440 .cmp/eq 5, v00000262afcfdb50_0, v00000262afcdfad0_0;
L_00000262afd0e760 .cmp/eq 5, v00000262afce1290_0, v00000262afcdf0d0_0;
L_00000262afd0e8a0 .cmp/eq 5, v00000262afccf070_0, v00000262afcdf0d0_0;
L_00000262afd0ea80 .cmp/eq 5, v00000262afcfdb50_0, v00000262afcdf0d0_0;
L_00000262afd09d00 .concat [ 5 27 0 0], v00000262afcfa6d0_0, L_00000262afd30c58;
L_00000262afd0b740 .cmp/ne 32, L_00000262afd09d00, L_00000262afd30ca0;
L_00000262afd811b0 .concat [ 5 27 0 0], v00000262afce1290_0, L_00000262afd30d30;
L_00000262afd80d50 .cmp/ne 32, L_00000262afd811b0, L_00000262afd30d78;
S_00000262afa2d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000262afa2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000262afc4ce20 .functor NOT 1, L_00000262afc4e240, C4<0>, C4<0>, C4<0>;
L_00000262afc4e320 .functor AND 1, L_00000262afc4cbf0, L_00000262afc4ce20, C4<1>, C4<1>;
L_00000262afc4d4b0 .functor OR 1, L_00000262afc4ca30, L_00000262afc4e320, C4<0>, C4<0>;
L_00000262afc4d600 .functor OR 1, L_00000262afc4ca30, L_00000262afc4e240, C4<0>, C4<0>;
v00000262afc67e60_0 .net *"_ivl_12", 0 0, L_00000262afc4d600;  1 drivers
v00000262afc67960_0 .net *"_ivl_2", 0 0, L_00000262afc4ce20;  1 drivers
v00000262afc684a0_0 .net *"_ivl_5", 0 0, L_00000262afc4e320;  1 drivers
v00000262afc68540_0 .net *"_ivl_7", 0 0, L_00000262afc4d4b0;  1 drivers
v00000262afc66a60_0 .net "alu_selA", 1 0, L_00000262afd0e620;  alias, 1 drivers
v00000262afc67f00_0 .net "exhaz", 0 0, L_00000262afc4e240;  alias, 1 drivers
v00000262afc68040_0 .net "idhaz", 0 0, L_00000262afc4ca30;  alias, 1 drivers
v00000262afc680e0_0 .net "memhaz", 0 0, L_00000262afc4cbf0;  alias, 1 drivers
L_00000262afd0e620 .concat8 [ 1 1 0 0], L_00000262afc4d4b0, L_00000262afc4d600;
S_00000262afa269c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000262afa2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000262afc4c870 .functor NOT 1, L_00000262afc4ce90, C4<0>, C4<0>, C4<0>;
L_00000262afc4d0c0 .functor AND 1, L_00000262afc4cfe0, L_00000262afc4c870, C4<1>, C4<1>;
L_00000262afc4d3d0 .functor OR 1, L_00000262afc4cdb0, L_00000262afc4d0c0, C4<0>, C4<0>;
L_00000262afc4d440 .functor NOT 1, v00000262afcdedb0_0, C4<0>, C4<0>, C4<0>;
L_00000262afc4d670 .functor AND 1, L_00000262afc4d3d0, L_00000262afc4d440, C4<1>, C4<1>;
L_00000262afc4d6e0 .functor OR 1, L_00000262afc4cdb0, L_00000262afc4ce90, C4<0>, C4<0>;
L_00000262afc4d750 .functor NOT 1, v00000262afcdedb0_0, C4<0>, C4<0>, C4<0>;
L_00000262afc4e390 .functor AND 1, L_00000262afc4d6e0, L_00000262afc4d750, C4<1>, C4<1>;
v00000262afc68680_0 .net "EX1_is_oper2_immed", 0 0, v00000262afcdedb0_0;  alias, 1 drivers
v00000262afc676e0_0 .net *"_ivl_11", 0 0, L_00000262afc4d670;  1 drivers
v00000262afc66ba0_0 .net *"_ivl_16", 0 0, L_00000262afc4d6e0;  1 drivers
v00000262afc68180_0 .net *"_ivl_17", 0 0, L_00000262afc4d750;  1 drivers
v00000262afc66e20_0 .net *"_ivl_2", 0 0, L_00000262afc4c870;  1 drivers
v00000262afc66880_0 .net *"_ivl_20", 0 0, L_00000262afc4e390;  1 drivers
v00000262afc67a00_0 .net *"_ivl_5", 0 0, L_00000262afc4d0c0;  1 drivers
v00000262afc67aa0_0 .net *"_ivl_7", 0 0, L_00000262afc4d3d0;  1 drivers
v00000262afc66ce0_0 .net *"_ivl_8", 0 0, L_00000262afc4d440;  1 drivers
v00000262afc67780_0 .net "alu_selB", 1 0, L_00000262afd10880;  alias, 1 drivers
v00000262afc669c0_0 .net "exhaz", 0 0, L_00000262afc4ce90;  alias, 1 drivers
v00000262afc670a0_0 .net "idhaz", 0 0, L_00000262afc4cdb0;  alias, 1 drivers
v00000262afc67fa0_0 .net "memhaz", 0 0, L_00000262afc4cfe0;  alias, 1 drivers
L_00000262afd10880 .concat8 [ 1 1 0 0], L_00000262afc4d670, L_00000262afc4e390;
S_00000262afa26b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000262afa2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000262afc4e4e0 .functor NOT 1, L_00000262afc4ce90, C4<0>, C4<0>, C4<0>;
L_00000262afc4e5c0 .functor AND 1, L_00000262afc4cfe0, L_00000262afc4e4e0, C4<1>, C4<1>;
L_00000262afc4e550 .functor OR 1, L_00000262afc4cdb0, L_00000262afc4e5c0, C4<0>, C4<0>;
L_00000262afc4e470 .functor OR 1, L_00000262afc4cdb0, L_00000262afc4ce90, C4<0>, C4<0>;
v00000262afc66920_0 .net *"_ivl_12", 0 0, L_00000262afc4e470;  1 drivers
v00000262afc66c40_0 .net *"_ivl_2", 0 0, L_00000262afc4e4e0;  1 drivers
v00000262afc67140_0 .net *"_ivl_5", 0 0, L_00000262afc4e5c0;  1 drivers
v00000262afc682c0_0 .net *"_ivl_7", 0 0, L_00000262afc4e550;  1 drivers
v00000262afc671e0_0 .net "exhaz", 0 0, L_00000262afc4ce90;  alias, 1 drivers
v00000262afc67500_0 .net "idhaz", 0 0, L_00000262afc4cdb0;  alias, 1 drivers
v00000262afbf3c50_0 .net "memhaz", 0 0, L_00000262afc4cfe0;  alias, 1 drivers
v00000262afbf3110_0 .net "store_rs2_forward", 1 0, L_00000262afd10ba0;  alias, 1 drivers
L_00000262afd10ba0 .concat8 [ 1 1 0 0], L_00000262afc4e550, L_00000262afc4e470;
S_00000262afa99aa0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_00000262afa2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000262afbf3390_0 .net "EX_ALU_OUT", 31 0, L_00000262afd0d860;  alias, 1 drivers
v00000262afbf3430_0 .net "EX_memread", 0 0, v00000262afce1150_0;  alias, 1 drivers
v00000262afbcdbf0_0 .net "EX_memwrite", 0 0, v00000262afce0570_0;  alias, 1 drivers
v00000262afbcdc90_0 .net "EX_opcode", 11 0, v00000262afce11f0_0;  alias, 1 drivers
v00000262afccff70_0 .net "EX_rd_ind", 4 0, v00000262afce1290_0;  alias, 1 drivers
v00000262afcce850_0 .net "EX_rd_indzero", 0 0, L_00000262afd80d50;  1 drivers
v00000262afccf430_0 .net "EX_regwrite", 0 0, v00000262afce0750_0;  alias, 1 drivers
v00000262afccecb0_0 .net "EX_rs2_out", 31 0, v00000262afce0930_0;  alias, 1 drivers
v00000262afccfd90_0 .var "MEM_ALU_OUT", 31 0;
v00000262afccef30_0 .var "MEM_memread", 0 0;
v00000262afccdbd0_0 .var "MEM_memwrite", 0 0;
v00000262afcce030_0 .var "MEM_opcode", 11 0;
v00000262afccf070_0 .var "MEM_rd_ind", 4 0;
v00000262afccf6b0_0 .var "MEM_rd_indzero", 0 0;
v00000262afccf7f0_0 .var "MEM_regwrite", 0 0;
v00000262afcd0010_0 .var "MEM_rs2", 31 0;
v00000262afccf890_0 .net "clk", 0 0, L_00000262afd2d1f0;  1 drivers
v00000262afccf2f0_0 .net "rst", 0 0, v00000262afd0e3a0_0;  alias, 1 drivers
E_00000262afc6a230 .event posedge, v00000262afccf2f0_0, v00000262afccf890_0;
S_00000262afa99c30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000262afa2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000262afa81490 .param/l "add" 0 9 6, C4<000000100000>;
P_00000262afa814c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000262afa81500 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000262afa81538 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000262afa81570 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000262afa815a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000262afa815e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000262afa81618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000262afa81650 .param/l "j" 0 9 19, C4<000010000000>;
P_00000262afa81688 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000262afa816c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000262afa816f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000262afa81730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000262afa81768 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000262afa817a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000262afa817d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000262afa81810 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000262afa81848 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000262afa81880 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000262afa818b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000262afa818f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000262afa81928 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000262afa81960 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000262afa81998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000262afa819d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000262afd2bac0 .functor XOR 1, L_00000262afd2b820, v00000262afce1790_0, C4<0>, C4<0>;
L_00000262afd2d0a0 .functor NOT 1, L_00000262afd2bac0, C4<0>, C4<0>, C4<0>;
L_00000262afd2d110 .functor OR 1, v00000262afd0e3a0_0, L_00000262afd2d0a0, C4<0>, C4<0>;
L_00000262afd2d180 .functor NOT 1, L_00000262afd2d110, C4<0>, C4<0>, C4<0>;
v00000262afcd2360_0 .net "ALU_OP", 3 0, v00000262afcd4200_0;  1 drivers
v00000262afcd4e80_0 .net "BranchDecision", 0 0, L_00000262afd2b820;  1 drivers
v00000262afcd5240_0 .net "CF", 0 0, v00000262afcd1d20_0;  1 drivers
v00000262afcd4fc0_0 .net "EX_opcode", 11 0, v00000262afce11f0_0;  alias, 1 drivers
v00000262afcd5060_0 .net "Wrong_prediction", 0 0, L_00000262afd2d180;  alias, 1 drivers
v00000262afcd5560_0 .net "ZF", 0 0, L_00000262afd2b430;  1 drivers
L_00000262afd30ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000262afcd5600_0 .net/2u *"_ivl_0", 31 0, L_00000262afd30ce8;  1 drivers
v00000262afcd56a0_0 .net *"_ivl_11", 0 0, L_00000262afd2d110;  1 drivers
v00000262afcd5100_0 .net *"_ivl_2", 31 0, L_00000262afd0bd80;  1 drivers
v00000262afcd54c0_0 .net *"_ivl_6", 0 0, L_00000262afd2bac0;  1 drivers
v00000262afcd51a0_0 .net *"_ivl_8", 0 0, L_00000262afd2d0a0;  1 drivers
v00000262afcd5740_0 .net "alu_out", 31 0, L_00000262afd0d860;  alias, 1 drivers
v00000262afcd4480_0 .net "alu_outw", 31 0, v00000262afcd3ee0_0;  1 drivers
v00000262afcd45c0_0 .net "is_beq", 0 0, v00000262afce1470_0;  alias, 1 drivers
v00000262afcd52e0_0 .net "is_bne", 0 0, v00000262afce0cf0_0;  alias, 1 drivers
v00000262afcd57e0_0 .net "is_jal", 0 0, v00000262afce0f70_0;  alias, 1 drivers
v00000262afcd4b60_0 .net "oper1", 31 0, v00000262afce0c50_0;  alias, 1 drivers
v00000262afcd47a0_0 .net "oper2", 31 0, v00000262afce1330_0;  alias, 1 drivers
v00000262afcd48e0_0 .net "pc", 31 0, v00000262afce13d0_0;  alias, 1 drivers
v00000262afcd5380_0 .net "predicted", 0 0, v00000262afce1790_0;  alias, 1 drivers
v00000262afcd5420_0 .net "rst", 0 0, v00000262afd0e3a0_0;  alias, 1 drivers
L_00000262afd0bd80 .arith/sum 32, v00000262afce13d0_0, L_00000262afd30ce8;
L_00000262afd0d860 .functor MUXZ 32, v00000262afcd3ee0_0, L_00000262afd0bd80, v00000262afce0f70_0, C4<>;
S_00000262afae0140 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000262afa99c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000262afd2b660 .functor AND 1, v00000262afce1470_0, L_00000262afd2b900, C4<1>, C4<1>;
L_00000262afd2b7b0 .functor NOT 1, L_00000262afd2b900, C4<0>, C4<0>, C4<0>;
L_00000262afd2c690 .functor AND 1, v00000262afce0cf0_0, L_00000262afd2b7b0, C4<1>, C4<1>;
L_00000262afd2b820 .functor OR 1, L_00000262afd2b660, L_00000262afd2c690, C4<0>, C4<0>;
v00000262afcd42a0_0 .net "BranchDecision", 0 0, L_00000262afd2b820;  alias, 1 drivers
v00000262afcd4020_0 .net *"_ivl_2", 0 0, L_00000262afd2b7b0;  1 drivers
v00000262afcd2ae0_0 .net "is_beq", 0 0, v00000262afce1470_0;  alias, 1 drivers
v00000262afcd27c0_0 .net "is_beq_taken", 0 0, L_00000262afd2b660;  1 drivers
v00000262afcd2b80_0 .net "is_bne", 0 0, v00000262afce0cf0_0;  alias, 1 drivers
v00000262afcd2180_0 .net "is_bne_taken", 0 0, L_00000262afd2c690;  1 drivers
v00000262afcd1be0_0 .net "is_eq", 0 0, L_00000262afd2b900;  1 drivers
v00000262afcd2040_0 .net "oper1", 31 0, v00000262afce0c50_0;  alias, 1 drivers
v00000262afcd3c60_0 .net "oper2", 31 0, v00000262afce1330_0;  alias, 1 drivers
S_00000262afae02d0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000262afae0140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000262afd2c070 .functor XOR 1, L_00000262afd0bce0, L_00000262afd0d680, C4<0>, C4<0>;
L_00000262afd2b890 .functor XOR 1, L_00000262afd0d720, L_00000262afd0dc20, C4<0>, C4<0>;
L_00000262afd2bc80 .functor XOR 1, L_00000262afd0bec0, L_00000262afd0dea0, C4<0>, C4<0>;
L_00000262afd2cb60 .functor XOR 1, L_00000262afd0df40, L_00000262afd0ba60, C4<0>, C4<0>;
L_00000262afd2bcf0 .functor XOR 1, L_00000262afd0bb00, L_00000262afd0bc40, C4<0>, C4<0>;
L_00000262afd2ccb0 .functor XOR 1, L_00000262afd0bf60, L_00000262afd0c320, C4<0>, C4<0>;
L_00000262afd2be40 .functor XOR 1, L_00000262afd86cf0, L_00000262afd85ad0, C4<0>, C4<0>;
L_00000262afd2bd60 .functor XOR 1, L_00000262afd873d0, L_00000262afd86070, C4<0>, C4<0>;
L_00000262afd2b4a0 .functor XOR 1, L_00000262afd85210, L_00000262afd86b10, C4<0>, C4<0>;
L_00000262afd2bf20 .functor XOR 1, L_00000262afd85cb0, L_00000262afd85850, C4<0>, C4<0>;
L_00000262afd2beb0 .functor XOR 1, L_00000262afd852b0, L_00000262afd86f70, C4<0>, C4<0>;
L_00000262afd2ca80 .functor XOR 1, L_00000262afd855d0, L_00000262afd86610, C4<0>, C4<0>;
L_00000262afd2c0e0 .functor XOR 1, L_00000262afd86390, L_00000262afd85a30, C4<0>, C4<0>;
L_00000262afd2bf90 .functor XOR 1, L_00000262afd86890, L_00000262afd86570, C4<0>, C4<0>;
L_00000262afd2b350 .functor XOR 1, L_00000262afd86250, L_00000262afd870b0, C4<0>, C4<0>;
L_00000262afd2c8c0 .functor XOR 1, L_00000262afd862f0, L_00000262afd876f0, C4<0>, C4<0>;
L_00000262afd2b970 .functor XOR 1, L_00000262afd86930, L_00000262afd85df0, C4<0>, C4<0>;
L_00000262afd2ba50 .functor XOR 1, L_00000262afd85c10, L_00000262afd869d0, C4<0>, C4<0>;
L_00000262afd2c380 .functor XOR 1, L_00000262afd85990, L_00000262afd864d0, C4<0>, C4<0>;
L_00000262afd2caf0 .functor XOR 1, L_00000262afd866b0, L_00000262afd86430, C4<0>, C4<0>;
L_00000262afd2cee0 .functor XOR 1, L_00000262afd85b70, L_00000262afd86a70, C4<0>, C4<0>;
L_00000262afd2c000 .functor XOR 1, L_00000262afd84f90, L_00000262afd86bb0, C4<0>, C4<0>;
L_00000262afd2c3f0 .functor XOR 1, L_00000262afd858f0, L_00000262afd867f0, C4<0>, C4<0>;
L_00000262afd2c460 .functor XOR 1, L_00000262afd85670, L_00000262afd86e30, C4<0>, C4<0>;
L_00000262afd2b510 .functor XOR 1, L_00000262afd85d50, L_00000262afd87010, C4<0>, C4<0>;
L_00000262afd2b580 .functor XOR 1, L_00000262afd86750, L_00000262afd86c50, C4<0>, C4<0>;
L_00000262afd2c540 .functor XOR 1, L_00000262afd86d90, L_00000262afd85030, C4<0>, C4<0>;
L_00000262afd2c4d0 .functor XOR 1, L_00000262afd853f0, L_00000262afd86ed0, C4<0>, C4<0>;
L_00000262afd2cbd0 .functor XOR 1, L_00000262afd87150, L_00000262afd85e90, C4<0>, C4<0>;
L_00000262afd2cc40 .functor XOR 1, L_00000262afd871f0, L_00000262afd86110, C4<0>, C4<0>;
L_00000262afd2c5b0 .functor XOR 1, L_00000262afd87290, L_00000262afd850d0, C4<0>, C4<0>;
L_00000262afd2c620 .functor XOR 1, L_00000262afd87330, L_00000262afd85f30, C4<0>, C4<0>;
L_00000262afd2b900/0/0 .functor OR 1, L_00000262afd87470, L_00000262afd861b0, L_00000262afd87510, L_00000262afd85170;
L_00000262afd2b900/0/4 .functor OR 1, L_00000262afd875b0, L_00000262afd85fd0, L_00000262afd87650, L_00000262afd85350;
L_00000262afd2b900/0/8 .functor OR 1, L_00000262afd85530, L_00000262afd85710, L_00000262afd857b0, L_00000262afd87d30;
L_00000262afd2b900/0/12 .functor OR 1, L_00000262afd878d0, L_00000262afd87ab0, L_00000262afd87dd0, L_00000262afd87bf0;
L_00000262afd2b900/0/16 .functor OR 1, L_00000262afd87c90, L_00000262afd87e70, L_00000262afd87b50, L_00000262afd87790;
L_00000262afd2b900/0/20 .functor OR 1, L_00000262afd87830, L_00000262afd87970, L_00000262afd87a10, L_00000262afd82470;
L_00000262afd2b900/0/24 .functor OR 1, L_00000262afd817f0, L_00000262afd81390, L_00000262afd81890, L_00000262afd7ff90;
L_00000262afd2b900/0/28 .functor OR 1, L_00000262afd821f0, L_00000262afd82510, L_00000262afd814d0, L_00000262afd80df0;
L_00000262afd2b900/1/0 .functor OR 1, L_00000262afd2b900/0/0, L_00000262afd2b900/0/4, L_00000262afd2b900/0/8, L_00000262afd2b900/0/12;
L_00000262afd2b900/1/4 .functor OR 1, L_00000262afd2b900/0/16, L_00000262afd2b900/0/20, L_00000262afd2b900/0/24, L_00000262afd2b900/0/28;
L_00000262afd2b900 .functor NOR 1, L_00000262afd2b900/1/0, L_00000262afd2b900/1/4, C4<0>, C4<0>;
v00000262afcce210_0 .net *"_ivl_0", 0 0, L_00000262afd2c070;  1 drivers
v00000262afcce8f0_0 .net *"_ivl_101", 0 0, L_00000262afd85df0;  1 drivers
v00000262afccf4d0_0 .net *"_ivl_102", 0 0, L_00000262afd2ba50;  1 drivers
v00000262afccdb30_0 .net *"_ivl_105", 0 0, L_00000262afd85c10;  1 drivers
v00000262afccedf0_0 .net *"_ivl_107", 0 0, L_00000262afd869d0;  1 drivers
v00000262afccf250_0 .net *"_ivl_108", 0 0, L_00000262afd2c380;  1 drivers
v00000262afccf930_0 .net *"_ivl_11", 0 0, L_00000262afd0dc20;  1 drivers
v00000262afccfcf0_0 .net *"_ivl_111", 0 0, L_00000262afd85990;  1 drivers
v00000262afcce5d0_0 .net *"_ivl_113", 0 0, L_00000262afd864d0;  1 drivers
v00000262afccfe30_0 .net *"_ivl_114", 0 0, L_00000262afd2caf0;  1 drivers
v00000262afcce2b0_0 .net *"_ivl_117", 0 0, L_00000262afd866b0;  1 drivers
v00000262afccdef0_0 .net *"_ivl_119", 0 0, L_00000262afd86430;  1 drivers
v00000262afccfa70_0 .net *"_ivl_12", 0 0, L_00000262afd2bc80;  1 drivers
v00000262afcce350_0 .net *"_ivl_120", 0 0, L_00000262afd2cee0;  1 drivers
v00000262afccdf90_0 .net *"_ivl_123", 0 0, L_00000262afd85b70;  1 drivers
v00000262afccfed0_0 .net *"_ivl_125", 0 0, L_00000262afd86a70;  1 drivers
v00000262afccfbb0_0 .net *"_ivl_126", 0 0, L_00000262afd2c000;  1 drivers
v00000262afccde50_0 .net *"_ivl_129", 0 0, L_00000262afd84f90;  1 drivers
v00000262afccee90_0 .net *"_ivl_131", 0 0, L_00000262afd86bb0;  1 drivers
v00000262afcce3f0_0 .net *"_ivl_132", 0 0, L_00000262afd2c3f0;  1 drivers
v00000262afcce530_0 .net *"_ivl_135", 0 0, L_00000262afd858f0;  1 drivers
v00000262afccefd0_0 .net *"_ivl_137", 0 0, L_00000262afd867f0;  1 drivers
v00000262afccf750_0 .net *"_ivl_138", 0 0, L_00000262afd2c460;  1 drivers
v00000262afccf570_0 .net *"_ivl_141", 0 0, L_00000262afd85670;  1 drivers
v00000262afccea30_0 .net *"_ivl_143", 0 0, L_00000262afd86e30;  1 drivers
v00000262afcd00b0_0 .net *"_ivl_144", 0 0, L_00000262afd2b510;  1 drivers
v00000262afcd0150_0 .net *"_ivl_147", 0 0, L_00000262afd85d50;  1 drivers
v00000262afcce990_0 .net *"_ivl_149", 0 0, L_00000262afd87010;  1 drivers
v00000262afccfc50_0 .net *"_ivl_15", 0 0, L_00000262afd0bec0;  1 drivers
v00000262afcd01f0_0 .net *"_ivl_150", 0 0, L_00000262afd2b580;  1 drivers
v00000262afccf110_0 .net *"_ivl_153", 0 0, L_00000262afd86750;  1 drivers
v00000262afccdc70_0 .net *"_ivl_155", 0 0, L_00000262afd86c50;  1 drivers
v00000262afcced50_0 .net *"_ivl_156", 0 0, L_00000262afd2c540;  1 drivers
v00000262afccfb10_0 .net *"_ivl_159", 0 0, L_00000262afd86d90;  1 drivers
v00000262afcd0290_0 .net *"_ivl_161", 0 0, L_00000262afd85030;  1 drivers
v00000262afccdd10_0 .net *"_ivl_162", 0 0, L_00000262afd2c4d0;  1 drivers
v00000262afccf1b0_0 .net *"_ivl_165", 0 0, L_00000262afd853f0;  1 drivers
v00000262afccddb0_0 .net *"_ivl_167", 0 0, L_00000262afd86ed0;  1 drivers
v00000262afccf610_0 .net *"_ivl_168", 0 0, L_00000262afd2cbd0;  1 drivers
v00000262afcce0d0_0 .net *"_ivl_17", 0 0, L_00000262afd0dea0;  1 drivers
v00000262afcce170_0 .net *"_ivl_171", 0 0, L_00000262afd87150;  1 drivers
v00000262afcce490_0 .net *"_ivl_173", 0 0, L_00000262afd85e90;  1 drivers
v00000262afcce670_0 .net *"_ivl_174", 0 0, L_00000262afd2cc40;  1 drivers
v00000262afccead0_0 .net *"_ivl_177", 0 0, L_00000262afd871f0;  1 drivers
v00000262afcce710_0 .net *"_ivl_179", 0 0, L_00000262afd86110;  1 drivers
v00000262afccf390_0 .net *"_ivl_18", 0 0, L_00000262afd2cb60;  1 drivers
v00000262afcce7b0_0 .net *"_ivl_180", 0 0, L_00000262afd2c5b0;  1 drivers
v00000262afcceb70_0 .net *"_ivl_183", 0 0, L_00000262afd87290;  1 drivers
v00000262afccec10_0 .net *"_ivl_185", 0 0, L_00000262afd850d0;  1 drivers
v00000262afcd0f10_0 .net *"_ivl_186", 0 0, L_00000262afd2c620;  1 drivers
v00000262afcd1690_0 .net *"_ivl_190", 0 0, L_00000262afd87330;  1 drivers
v00000262afcd06f0_0 .net *"_ivl_192", 0 0, L_00000262afd85f30;  1 drivers
v00000262afcd08d0_0 .net *"_ivl_194", 0 0, L_00000262afd87470;  1 drivers
v00000262afcd0fb0_0 .net *"_ivl_196", 0 0, L_00000262afd861b0;  1 drivers
v00000262afcd0970_0 .net *"_ivl_198", 0 0, L_00000262afd87510;  1 drivers
v00000262afcd1370_0 .net *"_ivl_200", 0 0, L_00000262afd85170;  1 drivers
v00000262afcd0ab0_0 .net *"_ivl_202", 0 0, L_00000262afd875b0;  1 drivers
v00000262afcd0c90_0 .net *"_ivl_204", 0 0, L_00000262afd85fd0;  1 drivers
v00000262afcd0d30_0 .net *"_ivl_206", 0 0, L_00000262afd87650;  1 drivers
v00000262afcd0790_0 .net *"_ivl_208", 0 0, L_00000262afd85350;  1 drivers
v00000262afcd1410_0 .net *"_ivl_21", 0 0, L_00000262afd0df40;  1 drivers
v00000262afcd12d0_0 .net *"_ivl_210", 0 0, L_00000262afd85530;  1 drivers
v00000262afcd0330_0 .net *"_ivl_212", 0 0, L_00000262afd85710;  1 drivers
v00000262afcd17d0_0 .net *"_ivl_214", 0 0, L_00000262afd857b0;  1 drivers
v00000262afcd1730_0 .net *"_ivl_216", 0 0, L_00000262afd87d30;  1 drivers
v00000262afcd1870_0 .net *"_ivl_218", 0 0, L_00000262afd878d0;  1 drivers
v00000262afcd0dd0_0 .net *"_ivl_220", 0 0, L_00000262afd87ab0;  1 drivers
v00000262afcd0e70_0 .net *"_ivl_222", 0 0, L_00000262afd87dd0;  1 drivers
v00000262afcd0a10_0 .net *"_ivl_224", 0 0, L_00000262afd87bf0;  1 drivers
v00000262afcd03d0_0 .net *"_ivl_226", 0 0, L_00000262afd87c90;  1 drivers
v00000262afcd1050_0 .net *"_ivl_228", 0 0, L_00000262afd87e70;  1 drivers
v00000262afcd0830_0 .net *"_ivl_23", 0 0, L_00000262afd0ba60;  1 drivers
v00000262afcd1910_0 .net *"_ivl_230", 0 0, L_00000262afd87b50;  1 drivers
v00000262afcd19b0_0 .net *"_ivl_232", 0 0, L_00000262afd87790;  1 drivers
v00000262afcd0470_0 .net *"_ivl_234", 0 0, L_00000262afd87830;  1 drivers
v00000262afcd15f0_0 .net *"_ivl_236", 0 0, L_00000262afd87970;  1 drivers
v00000262afcd0510_0 .net *"_ivl_238", 0 0, L_00000262afd87a10;  1 drivers
v00000262afcd0b50_0 .net *"_ivl_24", 0 0, L_00000262afd2bcf0;  1 drivers
v00000262afcd0bf0_0 .net *"_ivl_240", 0 0, L_00000262afd82470;  1 drivers
v00000262afcd10f0_0 .net *"_ivl_242", 0 0, L_00000262afd817f0;  1 drivers
v00000262afcd1190_0 .net *"_ivl_244", 0 0, L_00000262afd81390;  1 drivers
v00000262afcd05b0_0 .net *"_ivl_246", 0 0, L_00000262afd81890;  1 drivers
v00000262afcd1230_0 .net *"_ivl_248", 0 0, L_00000262afd7ff90;  1 drivers
v00000262afcd14b0_0 .net *"_ivl_250", 0 0, L_00000262afd821f0;  1 drivers
v00000262afcd1550_0 .net *"_ivl_252", 0 0, L_00000262afd82510;  1 drivers
v00000262afcd0650_0 .net *"_ivl_254", 0 0, L_00000262afd814d0;  1 drivers
v00000262afbf2e90_0 .net *"_ivl_256", 0 0, L_00000262afd80df0;  1 drivers
v00000262afcd22c0_0 .net *"_ivl_27", 0 0, L_00000262afd0bb00;  1 drivers
v00000262afcd3440_0 .net *"_ivl_29", 0 0, L_00000262afd0bc40;  1 drivers
v00000262afcd3940_0 .net *"_ivl_3", 0 0, L_00000262afd0bce0;  1 drivers
v00000262afcd3b20_0 .net *"_ivl_30", 0 0, L_00000262afd2ccb0;  1 drivers
v00000262afcd3800_0 .net *"_ivl_33", 0 0, L_00000262afd0bf60;  1 drivers
v00000262afcd2e00_0 .net *"_ivl_35", 0 0, L_00000262afd0c320;  1 drivers
v00000262afcd2ea0_0 .net *"_ivl_36", 0 0, L_00000262afd2be40;  1 drivers
v00000262afcd1f00_0 .net *"_ivl_39", 0 0, L_00000262afd86cf0;  1 drivers
v00000262afcd3580_0 .net *"_ivl_41", 0 0, L_00000262afd85ad0;  1 drivers
v00000262afcd2860_0 .net *"_ivl_42", 0 0, L_00000262afd2bd60;  1 drivers
v00000262afcd2400_0 .net *"_ivl_45", 0 0, L_00000262afd873d0;  1 drivers
v00000262afcd2900_0 .net *"_ivl_47", 0 0, L_00000262afd86070;  1 drivers
v00000262afcd29a0_0 .net *"_ivl_48", 0 0, L_00000262afd2b4a0;  1 drivers
v00000262afcd1e60_0 .net *"_ivl_5", 0 0, L_00000262afd0d680;  1 drivers
v00000262afcd3bc0_0 .net *"_ivl_51", 0 0, L_00000262afd85210;  1 drivers
v00000262afcd24a0_0 .net *"_ivl_53", 0 0, L_00000262afd86b10;  1 drivers
v00000262afcd2540_0 .net *"_ivl_54", 0 0, L_00000262afd2bf20;  1 drivers
v00000262afcd33a0_0 .net *"_ivl_57", 0 0, L_00000262afd85cb0;  1 drivers
v00000262afcd2f40_0 .net *"_ivl_59", 0 0, L_00000262afd85850;  1 drivers
v00000262afcd2fe0_0 .net *"_ivl_6", 0 0, L_00000262afd2b890;  1 drivers
v00000262afcd3080_0 .net *"_ivl_60", 0 0, L_00000262afd2beb0;  1 drivers
v00000262afcd3300_0 .net *"_ivl_63", 0 0, L_00000262afd852b0;  1 drivers
v00000262afcd2a40_0 .net *"_ivl_65", 0 0, L_00000262afd86f70;  1 drivers
v00000262afcd34e0_0 .net *"_ivl_66", 0 0, L_00000262afd2ca80;  1 drivers
v00000262afcd3120_0 .net *"_ivl_69", 0 0, L_00000262afd855d0;  1 drivers
v00000262afcd20e0_0 .net *"_ivl_71", 0 0, L_00000262afd86610;  1 drivers
v00000262afcd25e0_0 .net *"_ivl_72", 0 0, L_00000262afd2c0e0;  1 drivers
v00000262afcd3260_0 .net *"_ivl_75", 0 0, L_00000262afd86390;  1 drivers
v00000262afcd39e0_0 .net *"_ivl_77", 0 0, L_00000262afd85a30;  1 drivers
v00000262afcd3d00_0 .net *"_ivl_78", 0 0, L_00000262afd2bf90;  1 drivers
v00000262afcd2680_0 .net *"_ivl_81", 0 0, L_00000262afd86890;  1 drivers
v00000262afcd1fa0_0 .net *"_ivl_83", 0 0, L_00000262afd86570;  1 drivers
v00000262afcd2720_0 .net *"_ivl_84", 0 0, L_00000262afd2b350;  1 drivers
v00000262afcd31c0_0 .net *"_ivl_87", 0 0, L_00000262afd86250;  1 drivers
v00000262afcd1b40_0 .net *"_ivl_89", 0 0, L_00000262afd870b0;  1 drivers
v00000262afcd3620_0 .net *"_ivl_9", 0 0, L_00000262afd0d720;  1 drivers
v00000262afcd40c0_0 .net *"_ivl_90", 0 0, L_00000262afd2c8c0;  1 drivers
v00000262afcd2cc0_0 .net *"_ivl_93", 0 0, L_00000262afd862f0;  1 drivers
v00000262afcd1c80_0 .net *"_ivl_95", 0 0, L_00000262afd876f0;  1 drivers
v00000262afcd3e40_0 .net *"_ivl_96", 0 0, L_00000262afd2b970;  1 drivers
v00000262afcd3760_0 .net *"_ivl_99", 0 0, L_00000262afd86930;  1 drivers
v00000262afcd36c0_0 .net "a", 31 0, v00000262afce0c50_0;  alias, 1 drivers
v00000262afcd3f80_0 .net "b", 31 0, v00000262afce1330_0;  alias, 1 drivers
v00000262afcd38a0_0 .net "out", 0 0, L_00000262afd2b900;  alias, 1 drivers
v00000262afcd3a80_0 .net "temp", 31 0, L_00000262afd85490;  1 drivers
L_00000262afd0bce0 .part v00000262afce0c50_0, 0, 1;
L_00000262afd0d680 .part v00000262afce1330_0, 0, 1;
L_00000262afd0d720 .part v00000262afce0c50_0, 1, 1;
L_00000262afd0dc20 .part v00000262afce1330_0, 1, 1;
L_00000262afd0bec0 .part v00000262afce0c50_0, 2, 1;
L_00000262afd0dea0 .part v00000262afce1330_0, 2, 1;
L_00000262afd0df40 .part v00000262afce0c50_0, 3, 1;
L_00000262afd0ba60 .part v00000262afce1330_0, 3, 1;
L_00000262afd0bb00 .part v00000262afce0c50_0, 4, 1;
L_00000262afd0bc40 .part v00000262afce1330_0, 4, 1;
L_00000262afd0bf60 .part v00000262afce0c50_0, 5, 1;
L_00000262afd0c320 .part v00000262afce1330_0, 5, 1;
L_00000262afd86cf0 .part v00000262afce0c50_0, 6, 1;
L_00000262afd85ad0 .part v00000262afce1330_0, 6, 1;
L_00000262afd873d0 .part v00000262afce0c50_0, 7, 1;
L_00000262afd86070 .part v00000262afce1330_0, 7, 1;
L_00000262afd85210 .part v00000262afce0c50_0, 8, 1;
L_00000262afd86b10 .part v00000262afce1330_0, 8, 1;
L_00000262afd85cb0 .part v00000262afce0c50_0, 9, 1;
L_00000262afd85850 .part v00000262afce1330_0, 9, 1;
L_00000262afd852b0 .part v00000262afce0c50_0, 10, 1;
L_00000262afd86f70 .part v00000262afce1330_0, 10, 1;
L_00000262afd855d0 .part v00000262afce0c50_0, 11, 1;
L_00000262afd86610 .part v00000262afce1330_0, 11, 1;
L_00000262afd86390 .part v00000262afce0c50_0, 12, 1;
L_00000262afd85a30 .part v00000262afce1330_0, 12, 1;
L_00000262afd86890 .part v00000262afce0c50_0, 13, 1;
L_00000262afd86570 .part v00000262afce1330_0, 13, 1;
L_00000262afd86250 .part v00000262afce0c50_0, 14, 1;
L_00000262afd870b0 .part v00000262afce1330_0, 14, 1;
L_00000262afd862f0 .part v00000262afce0c50_0, 15, 1;
L_00000262afd876f0 .part v00000262afce1330_0, 15, 1;
L_00000262afd86930 .part v00000262afce0c50_0, 16, 1;
L_00000262afd85df0 .part v00000262afce1330_0, 16, 1;
L_00000262afd85c10 .part v00000262afce0c50_0, 17, 1;
L_00000262afd869d0 .part v00000262afce1330_0, 17, 1;
L_00000262afd85990 .part v00000262afce0c50_0, 18, 1;
L_00000262afd864d0 .part v00000262afce1330_0, 18, 1;
L_00000262afd866b0 .part v00000262afce0c50_0, 19, 1;
L_00000262afd86430 .part v00000262afce1330_0, 19, 1;
L_00000262afd85b70 .part v00000262afce0c50_0, 20, 1;
L_00000262afd86a70 .part v00000262afce1330_0, 20, 1;
L_00000262afd84f90 .part v00000262afce0c50_0, 21, 1;
L_00000262afd86bb0 .part v00000262afce1330_0, 21, 1;
L_00000262afd858f0 .part v00000262afce0c50_0, 22, 1;
L_00000262afd867f0 .part v00000262afce1330_0, 22, 1;
L_00000262afd85670 .part v00000262afce0c50_0, 23, 1;
L_00000262afd86e30 .part v00000262afce1330_0, 23, 1;
L_00000262afd85d50 .part v00000262afce0c50_0, 24, 1;
L_00000262afd87010 .part v00000262afce1330_0, 24, 1;
L_00000262afd86750 .part v00000262afce0c50_0, 25, 1;
L_00000262afd86c50 .part v00000262afce1330_0, 25, 1;
L_00000262afd86d90 .part v00000262afce0c50_0, 26, 1;
L_00000262afd85030 .part v00000262afce1330_0, 26, 1;
L_00000262afd853f0 .part v00000262afce0c50_0, 27, 1;
L_00000262afd86ed0 .part v00000262afce1330_0, 27, 1;
L_00000262afd87150 .part v00000262afce0c50_0, 28, 1;
L_00000262afd85e90 .part v00000262afce1330_0, 28, 1;
L_00000262afd871f0 .part v00000262afce0c50_0, 29, 1;
L_00000262afd86110 .part v00000262afce1330_0, 29, 1;
L_00000262afd87290 .part v00000262afce0c50_0, 30, 1;
L_00000262afd850d0 .part v00000262afce1330_0, 30, 1;
LS_00000262afd85490_0_0 .concat8 [ 1 1 1 1], L_00000262afd2c070, L_00000262afd2b890, L_00000262afd2bc80, L_00000262afd2cb60;
LS_00000262afd85490_0_4 .concat8 [ 1 1 1 1], L_00000262afd2bcf0, L_00000262afd2ccb0, L_00000262afd2be40, L_00000262afd2bd60;
LS_00000262afd85490_0_8 .concat8 [ 1 1 1 1], L_00000262afd2b4a0, L_00000262afd2bf20, L_00000262afd2beb0, L_00000262afd2ca80;
LS_00000262afd85490_0_12 .concat8 [ 1 1 1 1], L_00000262afd2c0e0, L_00000262afd2bf90, L_00000262afd2b350, L_00000262afd2c8c0;
LS_00000262afd85490_0_16 .concat8 [ 1 1 1 1], L_00000262afd2b970, L_00000262afd2ba50, L_00000262afd2c380, L_00000262afd2caf0;
LS_00000262afd85490_0_20 .concat8 [ 1 1 1 1], L_00000262afd2cee0, L_00000262afd2c000, L_00000262afd2c3f0, L_00000262afd2c460;
LS_00000262afd85490_0_24 .concat8 [ 1 1 1 1], L_00000262afd2b510, L_00000262afd2b580, L_00000262afd2c540, L_00000262afd2c4d0;
LS_00000262afd85490_0_28 .concat8 [ 1 1 1 1], L_00000262afd2cbd0, L_00000262afd2cc40, L_00000262afd2c5b0, L_00000262afd2c620;
LS_00000262afd85490_1_0 .concat8 [ 4 4 4 4], LS_00000262afd85490_0_0, LS_00000262afd85490_0_4, LS_00000262afd85490_0_8, LS_00000262afd85490_0_12;
LS_00000262afd85490_1_4 .concat8 [ 4 4 4 4], LS_00000262afd85490_0_16, LS_00000262afd85490_0_20, LS_00000262afd85490_0_24, LS_00000262afd85490_0_28;
L_00000262afd85490 .concat8 [ 16 16 0 0], LS_00000262afd85490_1_0, LS_00000262afd85490_1_4;
L_00000262afd87330 .part v00000262afce0c50_0, 31, 1;
L_00000262afd85f30 .part v00000262afce1330_0, 31, 1;
L_00000262afd87470 .part L_00000262afd85490, 0, 1;
L_00000262afd861b0 .part L_00000262afd85490, 1, 1;
L_00000262afd87510 .part L_00000262afd85490, 2, 1;
L_00000262afd85170 .part L_00000262afd85490, 3, 1;
L_00000262afd875b0 .part L_00000262afd85490, 4, 1;
L_00000262afd85fd0 .part L_00000262afd85490, 5, 1;
L_00000262afd87650 .part L_00000262afd85490, 6, 1;
L_00000262afd85350 .part L_00000262afd85490, 7, 1;
L_00000262afd85530 .part L_00000262afd85490, 8, 1;
L_00000262afd85710 .part L_00000262afd85490, 9, 1;
L_00000262afd857b0 .part L_00000262afd85490, 10, 1;
L_00000262afd87d30 .part L_00000262afd85490, 11, 1;
L_00000262afd878d0 .part L_00000262afd85490, 12, 1;
L_00000262afd87ab0 .part L_00000262afd85490, 13, 1;
L_00000262afd87dd0 .part L_00000262afd85490, 14, 1;
L_00000262afd87bf0 .part L_00000262afd85490, 15, 1;
L_00000262afd87c90 .part L_00000262afd85490, 16, 1;
L_00000262afd87e70 .part L_00000262afd85490, 17, 1;
L_00000262afd87b50 .part L_00000262afd85490, 18, 1;
L_00000262afd87790 .part L_00000262afd85490, 19, 1;
L_00000262afd87830 .part L_00000262afd85490, 20, 1;
L_00000262afd87970 .part L_00000262afd85490, 21, 1;
L_00000262afd87a10 .part L_00000262afd85490, 22, 1;
L_00000262afd82470 .part L_00000262afd85490, 23, 1;
L_00000262afd817f0 .part L_00000262afd85490, 24, 1;
L_00000262afd81390 .part L_00000262afd85490, 25, 1;
L_00000262afd81890 .part L_00000262afd85490, 26, 1;
L_00000262afd7ff90 .part L_00000262afd85490, 27, 1;
L_00000262afd821f0 .part L_00000262afd85490, 28, 1;
L_00000262afd82510 .part L_00000262afd85490, 29, 1;
L_00000262afd814d0 .part L_00000262afd85490, 30, 1;
L_00000262afd80df0 .part L_00000262afd85490, 31, 1;
S_00000262afa98200 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000262afa99c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000262afc6a4f0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000262afd2b430 .functor NOT 1, L_00000262afd0d540, C4<0>, C4<0>, C4<0>;
v00000262afcd2c20_0 .net "A", 31 0, v00000262afce0c50_0;  alias, 1 drivers
v00000262afcd4160_0 .net "ALUOP", 3 0, v00000262afcd4200_0;  alias, 1 drivers
v00000262afcd2d60_0 .net "B", 31 0, v00000262afce1330_0;  alias, 1 drivers
v00000262afcd1d20_0 .var "CF", 0 0;
v00000262afcd2220_0 .net "ZF", 0 0, L_00000262afd2b430;  alias, 1 drivers
v00000262afcd3da0_0 .net *"_ivl_1", 0 0, L_00000262afd0d540;  1 drivers
v00000262afcd3ee0_0 .var "res", 31 0;
E_00000262afc6a7f0 .event anyedge, v00000262afcd4160_0, v00000262afcd36c0_0, v00000262afcd3f80_0, v00000262afcd1d20_0;
L_00000262afd0d540 .reduce/or v00000262afcd3ee0_0;
S_00000262afa98390 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000262afa99c30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000262afcd6300 .param/l "add" 0 9 6, C4<000000100000>;
P_00000262afcd6338 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000262afcd6370 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000262afcd63a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000262afcd63e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000262afcd6418 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000262afcd6450 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000262afcd6488 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000262afcd64c0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000262afcd64f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000262afcd6530 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000262afcd6568 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000262afcd65a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000262afcd65d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000262afcd6610 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000262afcd6648 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000262afcd6680 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000262afcd66b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000262afcd66f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000262afcd6728 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000262afcd6760 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000262afcd6798 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000262afcd67d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000262afcd6808 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000262afcd6840 .param/l "xori" 0 9 12, C4<001110000000>;
v00000262afcd4200_0 .var "ALU_OP", 3 0;
v00000262afcd1dc0_0 .net "opcode", 11 0, v00000262afce11f0_0;  alias, 1 drivers
E_00000262afc6a770 .event anyedge, v00000262afbcdc90_0;
S_00000262afadd8a0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000262afa2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000262afcddeb0_0 .net "EX1_forward_to_B", 31 0, v00000262afcdeb30_0;  alias, 1 drivers
v00000262afcdee50_0 .net "EX_PFC", 31 0, v00000262afcdf210_0;  alias, 1 drivers
v00000262afcdfb70_0 .net "EX_PFC_to_IF", 31 0, L_00000262afd0db80;  alias, 1 drivers
v00000262afcdffd0_0 .net "alu_selA", 1 0, L_00000262afd0e620;  alias, 1 drivers
v00000262afcddc30_0 .net "alu_selB", 1 0, L_00000262afd10880;  alias, 1 drivers
v00000262afcdf3f0_0 .net "ex_haz", 31 0, v00000262afccfd90_0;  alias, 1 drivers
v00000262afcdfcb0_0 .net "id_haz", 31 0, L_00000262afd0d860;  alias, 1 drivers
v00000262afcde310_0 .net "is_jr", 0 0, v00000262afcded10_0;  alias, 1 drivers
v00000262afcde9f0_0 .net "mem_haz", 31 0, L_00000262afd90fd0;  alias, 1 drivers
v00000262afcddaf0_0 .net "oper1", 31 0, L_00000262afd16600;  alias, 1 drivers
v00000262afcde1d0_0 .net "oper2", 31 0, L_00000262afd2ca10;  alias, 1 drivers
v00000262afcddb90_0 .net "pc", 31 0, v00000262afcdf350_0;  alias, 1 drivers
v00000262afcdf490_0 .net "rs1", 31 0, v00000262afcdf2b0_0;  alias, 1 drivers
v00000262afcdea90_0 .net "rs2_in", 31 0, v00000262afcdeef0_0;  alias, 1 drivers
v00000262afcddf50_0 .net "rs2_out", 31 0, L_00000262afd2c1c0;  alias, 1 drivers
v00000262afcde630_0 .net "store_rs2_forward", 1 0, L_00000262afd10ba0;  alias, 1 drivers
L_00000262afd0db80 .functor MUXZ 32, v00000262afcdf210_0, L_00000262afd16600, v00000262afcded10_0, C4<>;
S_00000262afadda30 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000262afadd8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000262afc69ab0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000262afd15330 .functor NOT 1, L_00000262afd0c000, C4<0>, C4<0>, C4<0>;
L_00000262afd154f0 .functor NOT 1, L_00000262afd0c3c0, C4<0>, C4<0>, C4<0>;
L_00000262afd16830 .functor NOT 1, L_00000262afd0dae0, C4<0>, C4<0>, C4<0>;
L_00000262afd15c60 .functor NOT 1, L_00000262afd0c140, C4<0>, C4<0>, C4<0>;
L_00000262afd16590 .functor AND 32, L_00000262afd169f0, v00000262afcdf2b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000262afd155d0 .functor AND 32, L_00000262afd15560, L_00000262afd90fd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000262afd163d0 .functor OR 32, L_00000262afd16590, L_00000262afd155d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000262afd16440 .functor AND 32, L_00000262afd15bf0, v00000262afccfd90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000262afd164b0 .functor OR 32, L_00000262afd163d0, L_00000262afd16440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000262afd16520 .functor AND 32, L_00000262afd15800, L_00000262afd0d860, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000262afd16600 .functor OR 32, L_00000262afd164b0, L_00000262afd16520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000262afcd4980_0 .net *"_ivl_1", 0 0, L_00000262afd0c000;  1 drivers
v00000262afcd4ca0_0 .net *"_ivl_13", 0 0, L_00000262afd0dae0;  1 drivers
v00000262afcd4c00_0 .net *"_ivl_14", 0 0, L_00000262afd16830;  1 drivers
v00000262afcd4d40_0 .net *"_ivl_19", 0 0, L_00000262afd0dcc0;  1 drivers
v00000262afcd4de0_0 .net *"_ivl_2", 0 0, L_00000262afd15330;  1 drivers
v00000262afcd8890_0 .net *"_ivl_23", 0 0, L_00000262afd0bba0;  1 drivers
v00000262afcd7e90_0 .net *"_ivl_27", 0 0, L_00000262afd0c140;  1 drivers
v00000262afcd98d0_0 .net *"_ivl_28", 0 0, L_00000262afd15c60;  1 drivers
v00000262afcd95b0_0 .net *"_ivl_33", 0 0, L_00000262afd0d0e0;  1 drivers
v00000262afcd9fb0_0 .net *"_ivl_37", 0 0, L_00000262afd0da40;  1 drivers
v00000262afcd9f10_0 .net *"_ivl_40", 31 0, L_00000262afd16590;  1 drivers
v00000262afcd93d0_0 .net *"_ivl_42", 31 0, L_00000262afd155d0;  1 drivers
v00000262afcd84d0_0 .net *"_ivl_44", 31 0, L_00000262afd163d0;  1 drivers
v00000262afcd9830_0 .net *"_ivl_46", 31 0, L_00000262afd16440;  1 drivers
v00000262afcd8750_0 .net *"_ivl_48", 31 0, L_00000262afd164b0;  1 drivers
v00000262afcd8e30_0 .net *"_ivl_50", 31 0, L_00000262afd16520;  1 drivers
v00000262afcd7990_0 .net *"_ivl_7", 0 0, L_00000262afd0c3c0;  1 drivers
v00000262afcd9970_0 .net *"_ivl_8", 0 0, L_00000262afd154f0;  1 drivers
v00000262afcda050_0 .net "ina", 31 0, v00000262afcdf2b0_0;  alias, 1 drivers
v00000262afcd7b70_0 .net "inb", 31 0, L_00000262afd90fd0;  alias, 1 drivers
v00000262afcd9650_0 .net "inc", 31 0, v00000262afccfd90_0;  alias, 1 drivers
v00000262afcd7d50_0 .net "ind", 31 0, L_00000262afd0d860;  alias, 1 drivers
v00000262afcd89d0_0 .net "out", 31 0, L_00000262afd16600;  alias, 1 drivers
v00000262afcd8d90_0 .net "s0", 31 0, L_00000262afd169f0;  1 drivers
v00000262afcd7a30_0 .net "s1", 31 0, L_00000262afd15560;  1 drivers
v00000262afcd8b10_0 .net "s2", 31 0, L_00000262afd15bf0;  1 drivers
v00000262afcd9790_0 .net "s3", 31 0, L_00000262afd15800;  1 drivers
v00000262afcd9a10_0 .net "sel", 1 0, L_00000262afd0e620;  alias, 1 drivers
L_00000262afd0c000 .part L_00000262afd0e620, 1, 1;
LS_00000262afd0c640_0_0 .concat [ 1 1 1 1], L_00000262afd15330, L_00000262afd15330, L_00000262afd15330, L_00000262afd15330;
LS_00000262afd0c640_0_4 .concat [ 1 1 1 1], L_00000262afd15330, L_00000262afd15330, L_00000262afd15330, L_00000262afd15330;
LS_00000262afd0c640_0_8 .concat [ 1 1 1 1], L_00000262afd15330, L_00000262afd15330, L_00000262afd15330, L_00000262afd15330;
LS_00000262afd0c640_0_12 .concat [ 1 1 1 1], L_00000262afd15330, L_00000262afd15330, L_00000262afd15330, L_00000262afd15330;
LS_00000262afd0c640_0_16 .concat [ 1 1 1 1], L_00000262afd15330, L_00000262afd15330, L_00000262afd15330, L_00000262afd15330;
LS_00000262afd0c640_0_20 .concat [ 1 1 1 1], L_00000262afd15330, L_00000262afd15330, L_00000262afd15330, L_00000262afd15330;
LS_00000262afd0c640_0_24 .concat [ 1 1 1 1], L_00000262afd15330, L_00000262afd15330, L_00000262afd15330, L_00000262afd15330;
LS_00000262afd0c640_0_28 .concat [ 1 1 1 1], L_00000262afd15330, L_00000262afd15330, L_00000262afd15330, L_00000262afd15330;
LS_00000262afd0c640_1_0 .concat [ 4 4 4 4], LS_00000262afd0c640_0_0, LS_00000262afd0c640_0_4, LS_00000262afd0c640_0_8, LS_00000262afd0c640_0_12;
LS_00000262afd0c640_1_4 .concat [ 4 4 4 4], LS_00000262afd0c640_0_16, LS_00000262afd0c640_0_20, LS_00000262afd0c640_0_24, LS_00000262afd0c640_0_28;
L_00000262afd0c640 .concat [ 16 16 0 0], LS_00000262afd0c640_1_0, LS_00000262afd0c640_1_4;
L_00000262afd0c3c0 .part L_00000262afd0e620, 0, 1;
LS_00000262afd0c460_0_0 .concat [ 1 1 1 1], L_00000262afd154f0, L_00000262afd154f0, L_00000262afd154f0, L_00000262afd154f0;
LS_00000262afd0c460_0_4 .concat [ 1 1 1 1], L_00000262afd154f0, L_00000262afd154f0, L_00000262afd154f0, L_00000262afd154f0;
LS_00000262afd0c460_0_8 .concat [ 1 1 1 1], L_00000262afd154f0, L_00000262afd154f0, L_00000262afd154f0, L_00000262afd154f0;
LS_00000262afd0c460_0_12 .concat [ 1 1 1 1], L_00000262afd154f0, L_00000262afd154f0, L_00000262afd154f0, L_00000262afd154f0;
LS_00000262afd0c460_0_16 .concat [ 1 1 1 1], L_00000262afd154f0, L_00000262afd154f0, L_00000262afd154f0, L_00000262afd154f0;
LS_00000262afd0c460_0_20 .concat [ 1 1 1 1], L_00000262afd154f0, L_00000262afd154f0, L_00000262afd154f0, L_00000262afd154f0;
LS_00000262afd0c460_0_24 .concat [ 1 1 1 1], L_00000262afd154f0, L_00000262afd154f0, L_00000262afd154f0, L_00000262afd154f0;
LS_00000262afd0c460_0_28 .concat [ 1 1 1 1], L_00000262afd154f0, L_00000262afd154f0, L_00000262afd154f0, L_00000262afd154f0;
LS_00000262afd0c460_1_0 .concat [ 4 4 4 4], LS_00000262afd0c460_0_0, LS_00000262afd0c460_0_4, LS_00000262afd0c460_0_8, LS_00000262afd0c460_0_12;
LS_00000262afd0c460_1_4 .concat [ 4 4 4 4], LS_00000262afd0c460_0_16, LS_00000262afd0c460_0_20, LS_00000262afd0c460_0_24, LS_00000262afd0c460_0_28;
L_00000262afd0c460 .concat [ 16 16 0 0], LS_00000262afd0c460_1_0, LS_00000262afd0c460_1_4;
L_00000262afd0dae0 .part L_00000262afd0e620, 1, 1;
LS_00000262afd0d040_0_0 .concat [ 1 1 1 1], L_00000262afd16830, L_00000262afd16830, L_00000262afd16830, L_00000262afd16830;
LS_00000262afd0d040_0_4 .concat [ 1 1 1 1], L_00000262afd16830, L_00000262afd16830, L_00000262afd16830, L_00000262afd16830;
LS_00000262afd0d040_0_8 .concat [ 1 1 1 1], L_00000262afd16830, L_00000262afd16830, L_00000262afd16830, L_00000262afd16830;
LS_00000262afd0d040_0_12 .concat [ 1 1 1 1], L_00000262afd16830, L_00000262afd16830, L_00000262afd16830, L_00000262afd16830;
LS_00000262afd0d040_0_16 .concat [ 1 1 1 1], L_00000262afd16830, L_00000262afd16830, L_00000262afd16830, L_00000262afd16830;
LS_00000262afd0d040_0_20 .concat [ 1 1 1 1], L_00000262afd16830, L_00000262afd16830, L_00000262afd16830, L_00000262afd16830;
LS_00000262afd0d040_0_24 .concat [ 1 1 1 1], L_00000262afd16830, L_00000262afd16830, L_00000262afd16830, L_00000262afd16830;
LS_00000262afd0d040_0_28 .concat [ 1 1 1 1], L_00000262afd16830, L_00000262afd16830, L_00000262afd16830, L_00000262afd16830;
LS_00000262afd0d040_1_0 .concat [ 4 4 4 4], LS_00000262afd0d040_0_0, LS_00000262afd0d040_0_4, LS_00000262afd0d040_0_8, LS_00000262afd0d040_0_12;
LS_00000262afd0d040_1_4 .concat [ 4 4 4 4], LS_00000262afd0d040_0_16, LS_00000262afd0d040_0_20, LS_00000262afd0d040_0_24, LS_00000262afd0d040_0_28;
L_00000262afd0d040 .concat [ 16 16 0 0], LS_00000262afd0d040_1_0, LS_00000262afd0d040_1_4;
L_00000262afd0dcc0 .part L_00000262afd0e620, 0, 1;
LS_00000262afd0cb40_0_0 .concat [ 1 1 1 1], L_00000262afd0dcc0, L_00000262afd0dcc0, L_00000262afd0dcc0, L_00000262afd0dcc0;
LS_00000262afd0cb40_0_4 .concat [ 1 1 1 1], L_00000262afd0dcc0, L_00000262afd0dcc0, L_00000262afd0dcc0, L_00000262afd0dcc0;
LS_00000262afd0cb40_0_8 .concat [ 1 1 1 1], L_00000262afd0dcc0, L_00000262afd0dcc0, L_00000262afd0dcc0, L_00000262afd0dcc0;
LS_00000262afd0cb40_0_12 .concat [ 1 1 1 1], L_00000262afd0dcc0, L_00000262afd0dcc0, L_00000262afd0dcc0, L_00000262afd0dcc0;
LS_00000262afd0cb40_0_16 .concat [ 1 1 1 1], L_00000262afd0dcc0, L_00000262afd0dcc0, L_00000262afd0dcc0, L_00000262afd0dcc0;
LS_00000262afd0cb40_0_20 .concat [ 1 1 1 1], L_00000262afd0dcc0, L_00000262afd0dcc0, L_00000262afd0dcc0, L_00000262afd0dcc0;
LS_00000262afd0cb40_0_24 .concat [ 1 1 1 1], L_00000262afd0dcc0, L_00000262afd0dcc0, L_00000262afd0dcc0, L_00000262afd0dcc0;
LS_00000262afd0cb40_0_28 .concat [ 1 1 1 1], L_00000262afd0dcc0, L_00000262afd0dcc0, L_00000262afd0dcc0, L_00000262afd0dcc0;
LS_00000262afd0cb40_1_0 .concat [ 4 4 4 4], LS_00000262afd0cb40_0_0, LS_00000262afd0cb40_0_4, LS_00000262afd0cb40_0_8, LS_00000262afd0cb40_0_12;
LS_00000262afd0cb40_1_4 .concat [ 4 4 4 4], LS_00000262afd0cb40_0_16, LS_00000262afd0cb40_0_20, LS_00000262afd0cb40_0_24, LS_00000262afd0cb40_0_28;
L_00000262afd0cb40 .concat [ 16 16 0 0], LS_00000262afd0cb40_1_0, LS_00000262afd0cb40_1_4;
L_00000262afd0bba0 .part L_00000262afd0e620, 1, 1;
LS_00000262afd0dd60_0_0 .concat [ 1 1 1 1], L_00000262afd0bba0, L_00000262afd0bba0, L_00000262afd0bba0, L_00000262afd0bba0;
LS_00000262afd0dd60_0_4 .concat [ 1 1 1 1], L_00000262afd0bba0, L_00000262afd0bba0, L_00000262afd0bba0, L_00000262afd0bba0;
LS_00000262afd0dd60_0_8 .concat [ 1 1 1 1], L_00000262afd0bba0, L_00000262afd0bba0, L_00000262afd0bba0, L_00000262afd0bba0;
LS_00000262afd0dd60_0_12 .concat [ 1 1 1 1], L_00000262afd0bba0, L_00000262afd0bba0, L_00000262afd0bba0, L_00000262afd0bba0;
LS_00000262afd0dd60_0_16 .concat [ 1 1 1 1], L_00000262afd0bba0, L_00000262afd0bba0, L_00000262afd0bba0, L_00000262afd0bba0;
LS_00000262afd0dd60_0_20 .concat [ 1 1 1 1], L_00000262afd0bba0, L_00000262afd0bba0, L_00000262afd0bba0, L_00000262afd0bba0;
LS_00000262afd0dd60_0_24 .concat [ 1 1 1 1], L_00000262afd0bba0, L_00000262afd0bba0, L_00000262afd0bba0, L_00000262afd0bba0;
LS_00000262afd0dd60_0_28 .concat [ 1 1 1 1], L_00000262afd0bba0, L_00000262afd0bba0, L_00000262afd0bba0, L_00000262afd0bba0;
LS_00000262afd0dd60_1_0 .concat [ 4 4 4 4], LS_00000262afd0dd60_0_0, LS_00000262afd0dd60_0_4, LS_00000262afd0dd60_0_8, LS_00000262afd0dd60_0_12;
LS_00000262afd0dd60_1_4 .concat [ 4 4 4 4], LS_00000262afd0dd60_0_16, LS_00000262afd0dd60_0_20, LS_00000262afd0dd60_0_24, LS_00000262afd0dd60_0_28;
L_00000262afd0dd60 .concat [ 16 16 0 0], LS_00000262afd0dd60_1_0, LS_00000262afd0dd60_1_4;
L_00000262afd0c140 .part L_00000262afd0e620, 0, 1;
LS_00000262afd0ce60_0_0 .concat [ 1 1 1 1], L_00000262afd15c60, L_00000262afd15c60, L_00000262afd15c60, L_00000262afd15c60;
LS_00000262afd0ce60_0_4 .concat [ 1 1 1 1], L_00000262afd15c60, L_00000262afd15c60, L_00000262afd15c60, L_00000262afd15c60;
LS_00000262afd0ce60_0_8 .concat [ 1 1 1 1], L_00000262afd15c60, L_00000262afd15c60, L_00000262afd15c60, L_00000262afd15c60;
LS_00000262afd0ce60_0_12 .concat [ 1 1 1 1], L_00000262afd15c60, L_00000262afd15c60, L_00000262afd15c60, L_00000262afd15c60;
LS_00000262afd0ce60_0_16 .concat [ 1 1 1 1], L_00000262afd15c60, L_00000262afd15c60, L_00000262afd15c60, L_00000262afd15c60;
LS_00000262afd0ce60_0_20 .concat [ 1 1 1 1], L_00000262afd15c60, L_00000262afd15c60, L_00000262afd15c60, L_00000262afd15c60;
LS_00000262afd0ce60_0_24 .concat [ 1 1 1 1], L_00000262afd15c60, L_00000262afd15c60, L_00000262afd15c60, L_00000262afd15c60;
LS_00000262afd0ce60_0_28 .concat [ 1 1 1 1], L_00000262afd15c60, L_00000262afd15c60, L_00000262afd15c60, L_00000262afd15c60;
LS_00000262afd0ce60_1_0 .concat [ 4 4 4 4], LS_00000262afd0ce60_0_0, LS_00000262afd0ce60_0_4, LS_00000262afd0ce60_0_8, LS_00000262afd0ce60_0_12;
LS_00000262afd0ce60_1_4 .concat [ 4 4 4 4], LS_00000262afd0ce60_0_16, LS_00000262afd0ce60_0_20, LS_00000262afd0ce60_0_24, LS_00000262afd0ce60_0_28;
L_00000262afd0ce60 .concat [ 16 16 0 0], LS_00000262afd0ce60_1_0, LS_00000262afd0ce60_1_4;
L_00000262afd0d0e0 .part L_00000262afd0e620, 1, 1;
LS_00000262afd0cbe0_0_0 .concat [ 1 1 1 1], L_00000262afd0d0e0, L_00000262afd0d0e0, L_00000262afd0d0e0, L_00000262afd0d0e0;
LS_00000262afd0cbe0_0_4 .concat [ 1 1 1 1], L_00000262afd0d0e0, L_00000262afd0d0e0, L_00000262afd0d0e0, L_00000262afd0d0e0;
LS_00000262afd0cbe0_0_8 .concat [ 1 1 1 1], L_00000262afd0d0e0, L_00000262afd0d0e0, L_00000262afd0d0e0, L_00000262afd0d0e0;
LS_00000262afd0cbe0_0_12 .concat [ 1 1 1 1], L_00000262afd0d0e0, L_00000262afd0d0e0, L_00000262afd0d0e0, L_00000262afd0d0e0;
LS_00000262afd0cbe0_0_16 .concat [ 1 1 1 1], L_00000262afd0d0e0, L_00000262afd0d0e0, L_00000262afd0d0e0, L_00000262afd0d0e0;
LS_00000262afd0cbe0_0_20 .concat [ 1 1 1 1], L_00000262afd0d0e0, L_00000262afd0d0e0, L_00000262afd0d0e0, L_00000262afd0d0e0;
LS_00000262afd0cbe0_0_24 .concat [ 1 1 1 1], L_00000262afd0d0e0, L_00000262afd0d0e0, L_00000262afd0d0e0, L_00000262afd0d0e0;
LS_00000262afd0cbe0_0_28 .concat [ 1 1 1 1], L_00000262afd0d0e0, L_00000262afd0d0e0, L_00000262afd0d0e0, L_00000262afd0d0e0;
LS_00000262afd0cbe0_1_0 .concat [ 4 4 4 4], LS_00000262afd0cbe0_0_0, LS_00000262afd0cbe0_0_4, LS_00000262afd0cbe0_0_8, LS_00000262afd0cbe0_0_12;
LS_00000262afd0cbe0_1_4 .concat [ 4 4 4 4], LS_00000262afd0cbe0_0_16, LS_00000262afd0cbe0_0_20, LS_00000262afd0cbe0_0_24, LS_00000262afd0cbe0_0_28;
L_00000262afd0cbe0 .concat [ 16 16 0 0], LS_00000262afd0cbe0_1_0, LS_00000262afd0cbe0_1_4;
L_00000262afd0da40 .part L_00000262afd0e620, 0, 1;
LS_00000262afd0c780_0_0 .concat [ 1 1 1 1], L_00000262afd0da40, L_00000262afd0da40, L_00000262afd0da40, L_00000262afd0da40;
LS_00000262afd0c780_0_4 .concat [ 1 1 1 1], L_00000262afd0da40, L_00000262afd0da40, L_00000262afd0da40, L_00000262afd0da40;
LS_00000262afd0c780_0_8 .concat [ 1 1 1 1], L_00000262afd0da40, L_00000262afd0da40, L_00000262afd0da40, L_00000262afd0da40;
LS_00000262afd0c780_0_12 .concat [ 1 1 1 1], L_00000262afd0da40, L_00000262afd0da40, L_00000262afd0da40, L_00000262afd0da40;
LS_00000262afd0c780_0_16 .concat [ 1 1 1 1], L_00000262afd0da40, L_00000262afd0da40, L_00000262afd0da40, L_00000262afd0da40;
LS_00000262afd0c780_0_20 .concat [ 1 1 1 1], L_00000262afd0da40, L_00000262afd0da40, L_00000262afd0da40, L_00000262afd0da40;
LS_00000262afd0c780_0_24 .concat [ 1 1 1 1], L_00000262afd0da40, L_00000262afd0da40, L_00000262afd0da40, L_00000262afd0da40;
LS_00000262afd0c780_0_28 .concat [ 1 1 1 1], L_00000262afd0da40, L_00000262afd0da40, L_00000262afd0da40, L_00000262afd0da40;
LS_00000262afd0c780_1_0 .concat [ 4 4 4 4], LS_00000262afd0c780_0_0, LS_00000262afd0c780_0_4, LS_00000262afd0c780_0_8, LS_00000262afd0c780_0_12;
LS_00000262afd0c780_1_4 .concat [ 4 4 4 4], LS_00000262afd0c780_0_16, LS_00000262afd0c780_0_20, LS_00000262afd0c780_0_24, LS_00000262afd0c780_0_28;
L_00000262afd0c780 .concat [ 16 16 0 0], LS_00000262afd0c780_1_0, LS_00000262afd0c780_1_4;
S_00000262afad0940 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000262afadda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000262afd169f0 .functor AND 32, L_00000262afd0c640, L_00000262afd0c460, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000262afcd4ac0_0 .net "in1", 31 0, L_00000262afd0c640;  1 drivers
v00000262afcd4840_0 .net "in2", 31 0, L_00000262afd0c460;  1 drivers
v00000262afcd5880_0 .net "out", 31 0, L_00000262afd169f0;  alias, 1 drivers
S_00000262afad0ad0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000262afadda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000262afd15560 .functor AND 32, L_00000262afd0d040, L_00000262afd0cb40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000262afcd4520_0 .net "in1", 31 0, L_00000262afd0d040;  1 drivers
v00000262afcd5920_0 .net "in2", 31 0, L_00000262afd0cb40;  1 drivers
v00000262afcd4a20_0 .net "out", 31 0, L_00000262afd15560;  alias, 1 drivers
S_00000262afa7c4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000262afadda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000262afd15bf0 .functor AND 32, L_00000262afd0dd60, L_00000262afd0ce60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000262afcd4f20_0 .net "in1", 31 0, L_00000262afd0dd60;  1 drivers
v00000262afcd4340_0 .net "in2", 31 0, L_00000262afd0ce60;  1 drivers
v00000262afcd59c0_0 .net "out", 31 0, L_00000262afd15bf0;  alias, 1 drivers
S_00000262afcd68d0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000262afadda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000262afd15800 .functor AND 32, L_00000262afd0cbe0, L_00000262afd0c780, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000262afcd43e0_0 .net "in1", 31 0, L_00000262afd0cbe0;  1 drivers
v00000262afcd4660_0 .net "in2", 31 0, L_00000262afd0c780;  1 drivers
v00000262afcd4700_0 .net "out", 31 0, L_00000262afd15800;  alias, 1 drivers
S_00000262afcd76e0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000262afadd8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000262afc69c70 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000262afd16ad0 .functor NOT 1, L_00000262afd0c5a0, C4<0>, C4<0>, C4<0>;
L_00000262afd15640 .functor NOT 1, L_00000262afd0d400, C4<0>, C4<0>, C4<0>;
L_00000262afd16c20 .functor NOT 1, L_00000262afd0d5e0, C4<0>, C4<0>, C4<0>;
L_00000262afd2cd90 .functor NOT 1, L_00000262afd0de00, C4<0>, C4<0>, C4<0>;
L_00000262afd2bba0 .functor AND 32, L_00000262afd16670, v00000262afcdeb30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000262afd2bb30 .functor AND 32, L_00000262afd16bb0, L_00000262afd90fd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000262afd2c310 .functor OR 32, L_00000262afd2bba0, L_00000262afd2bb30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000262afd2cd20 .functor AND 32, L_00000262afc4d050, v00000262afccfd90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000262afd2bdd0 .functor OR 32, L_00000262afd2c310, L_00000262afd2cd20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000262afd2b6d0 .functor AND 32, L_00000262afd2c230, L_00000262afd0d860, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000262afd2ca10 .functor OR 32, L_00000262afd2bdd0, L_00000262afd2b6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000262afcd8390_0 .net *"_ivl_1", 0 0, L_00000262afd0c5a0;  1 drivers
v00000262afcd8f70_0 .net *"_ivl_13", 0 0, L_00000262afd0d5e0;  1 drivers
v00000262afcd7cb0_0 .net *"_ivl_14", 0 0, L_00000262afd16c20;  1 drivers
v00000262afcd9b50_0 .net *"_ivl_19", 0 0, L_00000262afd0be20;  1 drivers
v00000262afcd9bf0_0 .net *"_ivl_2", 0 0, L_00000262afd16ad0;  1 drivers
v00000262afcd9150_0 .net *"_ivl_23", 0 0, L_00000262afd0c960;  1 drivers
v00000262afcd87f0_0 .net *"_ivl_27", 0 0, L_00000262afd0de00;  1 drivers
v00000262afcd9010_0 .net *"_ivl_28", 0 0, L_00000262afd2cd90;  1 drivers
v00000262afcd9d30_0 .net *"_ivl_33", 0 0, L_00000262afd0d360;  1 drivers
v00000262afcd86b0_0 .net *"_ivl_37", 0 0, L_00000262afd0d900;  1 drivers
v00000262afcd7df0_0 .net *"_ivl_40", 31 0, L_00000262afd2bba0;  1 drivers
v00000262afcd90b0_0 .net *"_ivl_42", 31 0, L_00000262afd2bb30;  1 drivers
v00000262afcd8930_0 .net *"_ivl_44", 31 0, L_00000262afd2c310;  1 drivers
v00000262afcd8bb0_0 .net *"_ivl_46", 31 0, L_00000262afd2cd20;  1 drivers
v00000262afcd7f30_0 .net *"_ivl_48", 31 0, L_00000262afd2bdd0;  1 drivers
v00000262afcd9290_0 .net *"_ivl_50", 31 0, L_00000262afd2b6d0;  1 drivers
v00000262afcd9470_0 .net *"_ivl_7", 0 0, L_00000262afd0d400;  1 drivers
v00000262afcd9dd0_0 .net *"_ivl_8", 0 0, L_00000262afd15640;  1 drivers
v00000262afcd7fd0_0 .net "ina", 31 0, v00000262afcdeb30_0;  alias, 1 drivers
v00000262afcd8070_0 .net "inb", 31 0, L_00000262afd90fd0;  alias, 1 drivers
v00000262afcd96f0_0 .net "inc", 31 0, v00000262afccfd90_0;  alias, 1 drivers
v00000262afcd9330_0 .net "ind", 31 0, L_00000262afd0d860;  alias, 1 drivers
v00000262afcd9c90_0 .net "out", 31 0, L_00000262afd2ca10;  alias, 1 drivers
v00000262afcd8110_0 .net "s0", 31 0, L_00000262afd16670;  1 drivers
v00000262afcd81b0_0 .net "s1", 31 0, L_00000262afd16bb0;  1 drivers
v00000262afcd9e70_0 .net "s2", 31 0, L_00000262afc4d050;  1 drivers
v00000262afcd8a70_0 .net "s3", 31 0, L_00000262afd2c230;  1 drivers
v00000262afcd8430_0 .net "sel", 1 0, L_00000262afd10880;  alias, 1 drivers
L_00000262afd0c5a0 .part L_00000262afd10880, 1, 1;
LS_00000262afd0c8c0_0_0 .concat [ 1 1 1 1], L_00000262afd16ad0, L_00000262afd16ad0, L_00000262afd16ad0, L_00000262afd16ad0;
LS_00000262afd0c8c0_0_4 .concat [ 1 1 1 1], L_00000262afd16ad0, L_00000262afd16ad0, L_00000262afd16ad0, L_00000262afd16ad0;
LS_00000262afd0c8c0_0_8 .concat [ 1 1 1 1], L_00000262afd16ad0, L_00000262afd16ad0, L_00000262afd16ad0, L_00000262afd16ad0;
LS_00000262afd0c8c0_0_12 .concat [ 1 1 1 1], L_00000262afd16ad0, L_00000262afd16ad0, L_00000262afd16ad0, L_00000262afd16ad0;
LS_00000262afd0c8c0_0_16 .concat [ 1 1 1 1], L_00000262afd16ad0, L_00000262afd16ad0, L_00000262afd16ad0, L_00000262afd16ad0;
LS_00000262afd0c8c0_0_20 .concat [ 1 1 1 1], L_00000262afd16ad0, L_00000262afd16ad0, L_00000262afd16ad0, L_00000262afd16ad0;
LS_00000262afd0c8c0_0_24 .concat [ 1 1 1 1], L_00000262afd16ad0, L_00000262afd16ad0, L_00000262afd16ad0, L_00000262afd16ad0;
LS_00000262afd0c8c0_0_28 .concat [ 1 1 1 1], L_00000262afd16ad0, L_00000262afd16ad0, L_00000262afd16ad0, L_00000262afd16ad0;
LS_00000262afd0c8c0_1_0 .concat [ 4 4 4 4], LS_00000262afd0c8c0_0_0, LS_00000262afd0c8c0_0_4, LS_00000262afd0c8c0_0_8, LS_00000262afd0c8c0_0_12;
LS_00000262afd0c8c0_1_4 .concat [ 4 4 4 4], LS_00000262afd0c8c0_0_16, LS_00000262afd0c8c0_0_20, LS_00000262afd0c8c0_0_24, LS_00000262afd0c8c0_0_28;
L_00000262afd0c8c0 .concat [ 16 16 0 0], LS_00000262afd0c8c0_1_0, LS_00000262afd0c8c0_1_4;
L_00000262afd0d400 .part L_00000262afd10880, 0, 1;
LS_00000262afd0d180_0_0 .concat [ 1 1 1 1], L_00000262afd15640, L_00000262afd15640, L_00000262afd15640, L_00000262afd15640;
LS_00000262afd0d180_0_4 .concat [ 1 1 1 1], L_00000262afd15640, L_00000262afd15640, L_00000262afd15640, L_00000262afd15640;
LS_00000262afd0d180_0_8 .concat [ 1 1 1 1], L_00000262afd15640, L_00000262afd15640, L_00000262afd15640, L_00000262afd15640;
LS_00000262afd0d180_0_12 .concat [ 1 1 1 1], L_00000262afd15640, L_00000262afd15640, L_00000262afd15640, L_00000262afd15640;
LS_00000262afd0d180_0_16 .concat [ 1 1 1 1], L_00000262afd15640, L_00000262afd15640, L_00000262afd15640, L_00000262afd15640;
LS_00000262afd0d180_0_20 .concat [ 1 1 1 1], L_00000262afd15640, L_00000262afd15640, L_00000262afd15640, L_00000262afd15640;
LS_00000262afd0d180_0_24 .concat [ 1 1 1 1], L_00000262afd15640, L_00000262afd15640, L_00000262afd15640, L_00000262afd15640;
LS_00000262afd0d180_0_28 .concat [ 1 1 1 1], L_00000262afd15640, L_00000262afd15640, L_00000262afd15640, L_00000262afd15640;
LS_00000262afd0d180_1_0 .concat [ 4 4 4 4], LS_00000262afd0d180_0_0, LS_00000262afd0d180_0_4, LS_00000262afd0d180_0_8, LS_00000262afd0d180_0_12;
LS_00000262afd0d180_1_4 .concat [ 4 4 4 4], LS_00000262afd0d180_0_16, LS_00000262afd0d180_0_20, LS_00000262afd0d180_0_24, LS_00000262afd0d180_0_28;
L_00000262afd0d180 .concat [ 16 16 0 0], LS_00000262afd0d180_1_0, LS_00000262afd0d180_1_4;
L_00000262afd0d5e0 .part L_00000262afd10880, 1, 1;
LS_00000262afd0b880_0_0 .concat [ 1 1 1 1], L_00000262afd16c20, L_00000262afd16c20, L_00000262afd16c20, L_00000262afd16c20;
LS_00000262afd0b880_0_4 .concat [ 1 1 1 1], L_00000262afd16c20, L_00000262afd16c20, L_00000262afd16c20, L_00000262afd16c20;
LS_00000262afd0b880_0_8 .concat [ 1 1 1 1], L_00000262afd16c20, L_00000262afd16c20, L_00000262afd16c20, L_00000262afd16c20;
LS_00000262afd0b880_0_12 .concat [ 1 1 1 1], L_00000262afd16c20, L_00000262afd16c20, L_00000262afd16c20, L_00000262afd16c20;
LS_00000262afd0b880_0_16 .concat [ 1 1 1 1], L_00000262afd16c20, L_00000262afd16c20, L_00000262afd16c20, L_00000262afd16c20;
LS_00000262afd0b880_0_20 .concat [ 1 1 1 1], L_00000262afd16c20, L_00000262afd16c20, L_00000262afd16c20, L_00000262afd16c20;
LS_00000262afd0b880_0_24 .concat [ 1 1 1 1], L_00000262afd16c20, L_00000262afd16c20, L_00000262afd16c20, L_00000262afd16c20;
LS_00000262afd0b880_0_28 .concat [ 1 1 1 1], L_00000262afd16c20, L_00000262afd16c20, L_00000262afd16c20, L_00000262afd16c20;
LS_00000262afd0b880_1_0 .concat [ 4 4 4 4], LS_00000262afd0b880_0_0, LS_00000262afd0b880_0_4, LS_00000262afd0b880_0_8, LS_00000262afd0b880_0_12;
LS_00000262afd0b880_1_4 .concat [ 4 4 4 4], LS_00000262afd0b880_0_16, LS_00000262afd0b880_0_20, LS_00000262afd0b880_0_24, LS_00000262afd0b880_0_28;
L_00000262afd0b880 .concat [ 16 16 0 0], LS_00000262afd0b880_1_0, LS_00000262afd0b880_1_4;
L_00000262afd0be20 .part L_00000262afd10880, 0, 1;
LS_00000262afd0c500_0_0 .concat [ 1 1 1 1], L_00000262afd0be20, L_00000262afd0be20, L_00000262afd0be20, L_00000262afd0be20;
LS_00000262afd0c500_0_4 .concat [ 1 1 1 1], L_00000262afd0be20, L_00000262afd0be20, L_00000262afd0be20, L_00000262afd0be20;
LS_00000262afd0c500_0_8 .concat [ 1 1 1 1], L_00000262afd0be20, L_00000262afd0be20, L_00000262afd0be20, L_00000262afd0be20;
LS_00000262afd0c500_0_12 .concat [ 1 1 1 1], L_00000262afd0be20, L_00000262afd0be20, L_00000262afd0be20, L_00000262afd0be20;
LS_00000262afd0c500_0_16 .concat [ 1 1 1 1], L_00000262afd0be20, L_00000262afd0be20, L_00000262afd0be20, L_00000262afd0be20;
LS_00000262afd0c500_0_20 .concat [ 1 1 1 1], L_00000262afd0be20, L_00000262afd0be20, L_00000262afd0be20, L_00000262afd0be20;
LS_00000262afd0c500_0_24 .concat [ 1 1 1 1], L_00000262afd0be20, L_00000262afd0be20, L_00000262afd0be20, L_00000262afd0be20;
LS_00000262afd0c500_0_28 .concat [ 1 1 1 1], L_00000262afd0be20, L_00000262afd0be20, L_00000262afd0be20, L_00000262afd0be20;
LS_00000262afd0c500_1_0 .concat [ 4 4 4 4], LS_00000262afd0c500_0_0, LS_00000262afd0c500_0_4, LS_00000262afd0c500_0_8, LS_00000262afd0c500_0_12;
LS_00000262afd0c500_1_4 .concat [ 4 4 4 4], LS_00000262afd0c500_0_16, LS_00000262afd0c500_0_20, LS_00000262afd0c500_0_24, LS_00000262afd0c500_0_28;
L_00000262afd0c500 .concat [ 16 16 0 0], LS_00000262afd0c500_1_0, LS_00000262afd0c500_1_4;
L_00000262afd0c960 .part L_00000262afd10880, 1, 1;
LS_00000262afd0d220_0_0 .concat [ 1 1 1 1], L_00000262afd0c960, L_00000262afd0c960, L_00000262afd0c960, L_00000262afd0c960;
LS_00000262afd0d220_0_4 .concat [ 1 1 1 1], L_00000262afd0c960, L_00000262afd0c960, L_00000262afd0c960, L_00000262afd0c960;
LS_00000262afd0d220_0_8 .concat [ 1 1 1 1], L_00000262afd0c960, L_00000262afd0c960, L_00000262afd0c960, L_00000262afd0c960;
LS_00000262afd0d220_0_12 .concat [ 1 1 1 1], L_00000262afd0c960, L_00000262afd0c960, L_00000262afd0c960, L_00000262afd0c960;
LS_00000262afd0d220_0_16 .concat [ 1 1 1 1], L_00000262afd0c960, L_00000262afd0c960, L_00000262afd0c960, L_00000262afd0c960;
LS_00000262afd0d220_0_20 .concat [ 1 1 1 1], L_00000262afd0c960, L_00000262afd0c960, L_00000262afd0c960, L_00000262afd0c960;
LS_00000262afd0d220_0_24 .concat [ 1 1 1 1], L_00000262afd0c960, L_00000262afd0c960, L_00000262afd0c960, L_00000262afd0c960;
LS_00000262afd0d220_0_28 .concat [ 1 1 1 1], L_00000262afd0c960, L_00000262afd0c960, L_00000262afd0c960, L_00000262afd0c960;
LS_00000262afd0d220_1_0 .concat [ 4 4 4 4], LS_00000262afd0d220_0_0, LS_00000262afd0d220_0_4, LS_00000262afd0d220_0_8, LS_00000262afd0d220_0_12;
LS_00000262afd0d220_1_4 .concat [ 4 4 4 4], LS_00000262afd0d220_0_16, LS_00000262afd0d220_0_20, LS_00000262afd0d220_0_24, LS_00000262afd0d220_0_28;
L_00000262afd0d220 .concat [ 16 16 0 0], LS_00000262afd0d220_1_0, LS_00000262afd0d220_1_4;
L_00000262afd0de00 .part L_00000262afd10880, 0, 1;
LS_00000262afd0d2c0_0_0 .concat [ 1 1 1 1], L_00000262afd2cd90, L_00000262afd2cd90, L_00000262afd2cd90, L_00000262afd2cd90;
LS_00000262afd0d2c0_0_4 .concat [ 1 1 1 1], L_00000262afd2cd90, L_00000262afd2cd90, L_00000262afd2cd90, L_00000262afd2cd90;
LS_00000262afd0d2c0_0_8 .concat [ 1 1 1 1], L_00000262afd2cd90, L_00000262afd2cd90, L_00000262afd2cd90, L_00000262afd2cd90;
LS_00000262afd0d2c0_0_12 .concat [ 1 1 1 1], L_00000262afd2cd90, L_00000262afd2cd90, L_00000262afd2cd90, L_00000262afd2cd90;
LS_00000262afd0d2c0_0_16 .concat [ 1 1 1 1], L_00000262afd2cd90, L_00000262afd2cd90, L_00000262afd2cd90, L_00000262afd2cd90;
LS_00000262afd0d2c0_0_20 .concat [ 1 1 1 1], L_00000262afd2cd90, L_00000262afd2cd90, L_00000262afd2cd90, L_00000262afd2cd90;
LS_00000262afd0d2c0_0_24 .concat [ 1 1 1 1], L_00000262afd2cd90, L_00000262afd2cd90, L_00000262afd2cd90, L_00000262afd2cd90;
LS_00000262afd0d2c0_0_28 .concat [ 1 1 1 1], L_00000262afd2cd90, L_00000262afd2cd90, L_00000262afd2cd90, L_00000262afd2cd90;
LS_00000262afd0d2c0_1_0 .concat [ 4 4 4 4], LS_00000262afd0d2c0_0_0, LS_00000262afd0d2c0_0_4, LS_00000262afd0d2c0_0_8, LS_00000262afd0d2c0_0_12;
LS_00000262afd0d2c0_1_4 .concat [ 4 4 4 4], LS_00000262afd0d2c0_0_16, LS_00000262afd0d2c0_0_20, LS_00000262afd0d2c0_0_24, LS_00000262afd0d2c0_0_28;
L_00000262afd0d2c0 .concat [ 16 16 0 0], LS_00000262afd0d2c0_1_0, LS_00000262afd0d2c0_1_4;
L_00000262afd0d360 .part L_00000262afd10880, 1, 1;
LS_00000262afd0cdc0_0_0 .concat [ 1 1 1 1], L_00000262afd0d360, L_00000262afd0d360, L_00000262afd0d360, L_00000262afd0d360;
LS_00000262afd0cdc0_0_4 .concat [ 1 1 1 1], L_00000262afd0d360, L_00000262afd0d360, L_00000262afd0d360, L_00000262afd0d360;
LS_00000262afd0cdc0_0_8 .concat [ 1 1 1 1], L_00000262afd0d360, L_00000262afd0d360, L_00000262afd0d360, L_00000262afd0d360;
LS_00000262afd0cdc0_0_12 .concat [ 1 1 1 1], L_00000262afd0d360, L_00000262afd0d360, L_00000262afd0d360, L_00000262afd0d360;
LS_00000262afd0cdc0_0_16 .concat [ 1 1 1 1], L_00000262afd0d360, L_00000262afd0d360, L_00000262afd0d360, L_00000262afd0d360;
LS_00000262afd0cdc0_0_20 .concat [ 1 1 1 1], L_00000262afd0d360, L_00000262afd0d360, L_00000262afd0d360, L_00000262afd0d360;
LS_00000262afd0cdc0_0_24 .concat [ 1 1 1 1], L_00000262afd0d360, L_00000262afd0d360, L_00000262afd0d360, L_00000262afd0d360;
LS_00000262afd0cdc0_0_28 .concat [ 1 1 1 1], L_00000262afd0d360, L_00000262afd0d360, L_00000262afd0d360, L_00000262afd0d360;
LS_00000262afd0cdc0_1_0 .concat [ 4 4 4 4], LS_00000262afd0cdc0_0_0, LS_00000262afd0cdc0_0_4, LS_00000262afd0cdc0_0_8, LS_00000262afd0cdc0_0_12;
LS_00000262afd0cdc0_1_4 .concat [ 4 4 4 4], LS_00000262afd0cdc0_0_16, LS_00000262afd0cdc0_0_20, LS_00000262afd0cdc0_0_24, LS_00000262afd0cdc0_0_28;
L_00000262afd0cdc0 .concat [ 16 16 0 0], LS_00000262afd0cdc0_1_0, LS_00000262afd0cdc0_1_4;
L_00000262afd0d900 .part L_00000262afd10880, 0, 1;
LS_00000262afd0d7c0_0_0 .concat [ 1 1 1 1], L_00000262afd0d900, L_00000262afd0d900, L_00000262afd0d900, L_00000262afd0d900;
LS_00000262afd0d7c0_0_4 .concat [ 1 1 1 1], L_00000262afd0d900, L_00000262afd0d900, L_00000262afd0d900, L_00000262afd0d900;
LS_00000262afd0d7c0_0_8 .concat [ 1 1 1 1], L_00000262afd0d900, L_00000262afd0d900, L_00000262afd0d900, L_00000262afd0d900;
LS_00000262afd0d7c0_0_12 .concat [ 1 1 1 1], L_00000262afd0d900, L_00000262afd0d900, L_00000262afd0d900, L_00000262afd0d900;
LS_00000262afd0d7c0_0_16 .concat [ 1 1 1 1], L_00000262afd0d900, L_00000262afd0d900, L_00000262afd0d900, L_00000262afd0d900;
LS_00000262afd0d7c0_0_20 .concat [ 1 1 1 1], L_00000262afd0d900, L_00000262afd0d900, L_00000262afd0d900, L_00000262afd0d900;
LS_00000262afd0d7c0_0_24 .concat [ 1 1 1 1], L_00000262afd0d900, L_00000262afd0d900, L_00000262afd0d900, L_00000262afd0d900;
LS_00000262afd0d7c0_0_28 .concat [ 1 1 1 1], L_00000262afd0d900, L_00000262afd0d900, L_00000262afd0d900, L_00000262afd0d900;
LS_00000262afd0d7c0_1_0 .concat [ 4 4 4 4], LS_00000262afd0d7c0_0_0, LS_00000262afd0d7c0_0_4, LS_00000262afd0d7c0_0_8, LS_00000262afd0d7c0_0_12;
LS_00000262afd0d7c0_1_4 .concat [ 4 4 4 4], LS_00000262afd0d7c0_0_16, LS_00000262afd0d7c0_0_20, LS_00000262afd0d7c0_0_24, LS_00000262afd0d7c0_0_28;
L_00000262afd0d7c0 .concat [ 16 16 0 0], LS_00000262afd0d7c0_1_0, LS_00000262afd0d7c0_1_4;
S_00000262afcd73c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000262afcd76e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000262afd16670 .functor AND 32, L_00000262afd0c8c0, L_00000262afd0d180, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000262afcd91f0_0 .net "in1", 31 0, L_00000262afd0c8c0;  1 drivers
v00000262afcd78f0_0 .net "in2", 31 0, L_00000262afd0d180;  1 drivers
v00000262afcd82f0_0 .net "out", 31 0, L_00000262afd16670;  alias, 1 drivers
S_00000262afcd6a60 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000262afcd76e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000262afd16bb0 .functor AND 32, L_00000262afd0b880, L_00000262afd0c500, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000262afcd8ed0_0 .net "in1", 31 0, L_00000262afd0b880;  1 drivers
v00000262afcd7ad0_0 .net "in2", 31 0, L_00000262afd0c500;  1 drivers
v00000262afcd8cf0_0 .net "out", 31 0, L_00000262afd16bb0;  alias, 1 drivers
S_00000262afcd6d80 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000262afcd76e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000262afc4d050 .functor AND 32, L_00000262afd0d220, L_00000262afd0d2c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000262afcd8610_0 .net "in1", 31 0, L_00000262afd0d220;  1 drivers
v00000262afcd8250_0 .net "in2", 31 0, L_00000262afd0d2c0;  1 drivers
v00000262afcd9510_0 .net "out", 31 0, L_00000262afc4d050;  alias, 1 drivers
S_00000262afcd70a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000262afcd76e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000262afd2c230 .functor AND 32, L_00000262afd0cdc0, L_00000262afd0d7c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000262afcd7c10_0 .net "in1", 31 0, L_00000262afd0cdc0;  1 drivers
v00000262afcd9ab0_0 .net "in2", 31 0, L_00000262afd0d7c0;  1 drivers
v00000262afcd8570_0 .net "out", 31 0, L_00000262afd2c230;  alias, 1 drivers
S_00000262afcd6bf0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000262afadd8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000262afc6b570 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000262afd2c9a0 .functor NOT 1, L_00000262afd0c820, C4<0>, C4<0>, C4<0>;
L_00000262afd2b5f0 .functor NOT 1, L_00000262afd0c0a0, C4<0>, C4<0>, C4<0>;
L_00000262afd2bc10 .functor NOT 1, L_00000262afd0d4a0, C4<0>, C4<0>, C4<0>;
L_00000262afd2c930 .functor NOT 1, L_00000262afd0cfa0, C4<0>, C4<0>, C4<0>;
L_00000262afd2c700 .functor AND 32, L_00000262afd2b9e0, v00000262afcdeef0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000262afd2c770 .functor AND 32, L_00000262afd2c7e0, L_00000262afd90fd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000262afd2b3c0 .functor OR 32, L_00000262afd2c700, L_00000262afd2c770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000262afd2ce00 .functor AND 32, L_00000262afd2b740, v00000262afccfd90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000262afd2c850 .functor OR 32, L_00000262afd2b3c0, L_00000262afd2ce00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000262afd2ce70 .functor AND 32, L_00000262afd2c150, L_00000262afd0d860, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000262afd2c1c0 .functor OR 32, L_00000262afd2c850, L_00000262afd2ce70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000262afcdb590_0 .net *"_ivl_1", 0 0, L_00000262afd0c820;  1 drivers
v00000262afcda550_0 .net *"_ivl_13", 0 0, L_00000262afd0d4a0;  1 drivers
v00000262afcda7d0_0 .net *"_ivl_14", 0 0, L_00000262afd2bc10;  1 drivers
v00000262afcda190_0 .net *"_ivl_19", 0 0, L_00000262afd0c1e0;  1 drivers
v00000262afcdacd0_0 .net *"_ivl_2", 0 0, L_00000262afd2c9a0;  1 drivers
v00000262afcda230_0 .net *"_ivl_23", 0 0, L_00000262afd0c280;  1 drivers
v00000262afcdb6d0_0 .net *"_ivl_27", 0 0, L_00000262afd0cfa0;  1 drivers
v00000262afcdac30_0 .net *"_ivl_28", 0 0, L_00000262afd2c930;  1 drivers
v00000262afcdb1d0_0 .net *"_ivl_33", 0 0, L_00000262afd0cc80;  1 drivers
v00000262afcdaaf0_0 .net *"_ivl_37", 0 0, L_00000262afd0b920;  1 drivers
v00000262afcdb3b0_0 .net *"_ivl_40", 31 0, L_00000262afd2c700;  1 drivers
v00000262afcdb270_0 .net *"_ivl_42", 31 0, L_00000262afd2c770;  1 drivers
v00000262afcdab90_0 .net *"_ivl_44", 31 0, L_00000262afd2b3c0;  1 drivers
v00000262afcda4b0_0 .net *"_ivl_46", 31 0, L_00000262afd2ce00;  1 drivers
v00000262afcdaf50_0 .net *"_ivl_48", 31 0, L_00000262afd2c850;  1 drivers
v00000262afcdad70_0 .net *"_ivl_50", 31 0, L_00000262afd2ce70;  1 drivers
v00000262afcdae10_0 .net *"_ivl_7", 0 0, L_00000262afd0c0a0;  1 drivers
v00000262afcda690_0 .net *"_ivl_8", 0 0, L_00000262afd2b5f0;  1 drivers
v00000262afcdaff0_0 .net "ina", 31 0, v00000262afcdeef0_0;  alias, 1 drivers
v00000262afcda370_0 .net "inb", 31 0, L_00000262afd90fd0;  alias, 1 drivers
v00000262afcda410_0 .net "inc", 31 0, v00000262afccfd90_0;  alias, 1 drivers
v00000262afcda910_0 .net "ind", 31 0, L_00000262afd0d860;  alias, 1 drivers
v00000262afcdb770_0 .net "out", 31 0, L_00000262afd2c1c0;  alias, 1 drivers
v00000262afcda9b0_0 .net "s0", 31 0, L_00000262afd2b9e0;  1 drivers
v00000262afcdb450_0 .net "s1", 31 0, L_00000262afd2c7e0;  1 drivers
v00000262afcda5f0_0 .net "s2", 31 0, L_00000262afd2b740;  1 drivers
v00000262afcde450_0 .net "s3", 31 0, L_00000262afd2c150;  1 drivers
v00000262afcdd910_0 .net "sel", 1 0, L_00000262afd10ba0;  alias, 1 drivers
L_00000262afd0c820 .part L_00000262afd10ba0, 1, 1;
LS_00000262afd0b9c0_0_0 .concat [ 1 1 1 1], L_00000262afd2c9a0, L_00000262afd2c9a0, L_00000262afd2c9a0, L_00000262afd2c9a0;
LS_00000262afd0b9c0_0_4 .concat [ 1 1 1 1], L_00000262afd2c9a0, L_00000262afd2c9a0, L_00000262afd2c9a0, L_00000262afd2c9a0;
LS_00000262afd0b9c0_0_8 .concat [ 1 1 1 1], L_00000262afd2c9a0, L_00000262afd2c9a0, L_00000262afd2c9a0, L_00000262afd2c9a0;
LS_00000262afd0b9c0_0_12 .concat [ 1 1 1 1], L_00000262afd2c9a0, L_00000262afd2c9a0, L_00000262afd2c9a0, L_00000262afd2c9a0;
LS_00000262afd0b9c0_0_16 .concat [ 1 1 1 1], L_00000262afd2c9a0, L_00000262afd2c9a0, L_00000262afd2c9a0, L_00000262afd2c9a0;
LS_00000262afd0b9c0_0_20 .concat [ 1 1 1 1], L_00000262afd2c9a0, L_00000262afd2c9a0, L_00000262afd2c9a0, L_00000262afd2c9a0;
LS_00000262afd0b9c0_0_24 .concat [ 1 1 1 1], L_00000262afd2c9a0, L_00000262afd2c9a0, L_00000262afd2c9a0, L_00000262afd2c9a0;
LS_00000262afd0b9c0_0_28 .concat [ 1 1 1 1], L_00000262afd2c9a0, L_00000262afd2c9a0, L_00000262afd2c9a0, L_00000262afd2c9a0;
LS_00000262afd0b9c0_1_0 .concat [ 4 4 4 4], LS_00000262afd0b9c0_0_0, LS_00000262afd0b9c0_0_4, LS_00000262afd0b9c0_0_8, LS_00000262afd0b9c0_0_12;
LS_00000262afd0b9c0_1_4 .concat [ 4 4 4 4], LS_00000262afd0b9c0_0_16, LS_00000262afd0b9c0_0_20, LS_00000262afd0b9c0_0_24, LS_00000262afd0b9c0_0_28;
L_00000262afd0b9c0 .concat [ 16 16 0 0], LS_00000262afd0b9c0_1_0, LS_00000262afd0b9c0_1_4;
L_00000262afd0c0a0 .part L_00000262afd10ba0, 0, 1;
LS_00000262afd0c6e0_0_0 .concat [ 1 1 1 1], L_00000262afd2b5f0, L_00000262afd2b5f0, L_00000262afd2b5f0, L_00000262afd2b5f0;
LS_00000262afd0c6e0_0_4 .concat [ 1 1 1 1], L_00000262afd2b5f0, L_00000262afd2b5f0, L_00000262afd2b5f0, L_00000262afd2b5f0;
LS_00000262afd0c6e0_0_8 .concat [ 1 1 1 1], L_00000262afd2b5f0, L_00000262afd2b5f0, L_00000262afd2b5f0, L_00000262afd2b5f0;
LS_00000262afd0c6e0_0_12 .concat [ 1 1 1 1], L_00000262afd2b5f0, L_00000262afd2b5f0, L_00000262afd2b5f0, L_00000262afd2b5f0;
LS_00000262afd0c6e0_0_16 .concat [ 1 1 1 1], L_00000262afd2b5f0, L_00000262afd2b5f0, L_00000262afd2b5f0, L_00000262afd2b5f0;
LS_00000262afd0c6e0_0_20 .concat [ 1 1 1 1], L_00000262afd2b5f0, L_00000262afd2b5f0, L_00000262afd2b5f0, L_00000262afd2b5f0;
LS_00000262afd0c6e0_0_24 .concat [ 1 1 1 1], L_00000262afd2b5f0, L_00000262afd2b5f0, L_00000262afd2b5f0, L_00000262afd2b5f0;
LS_00000262afd0c6e0_0_28 .concat [ 1 1 1 1], L_00000262afd2b5f0, L_00000262afd2b5f0, L_00000262afd2b5f0, L_00000262afd2b5f0;
LS_00000262afd0c6e0_1_0 .concat [ 4 4 4 4], LS_00000262afd0c6e0_0_0, LS_00000262afd0c6e0_0_4, LS_00000262afd0c6e0_0_8, LS_00000262afd0c6e0_0_12;
LS_00000262afd0c6e0_1_4 .concat [ 4 4 4 4], LS_00000262afd0c6e0_0_16, LS_00000262afd0c6e0_0_20, LS_00000262afd0c6e0_0_24, LS_00000262afd0c6e0_0_28;
L_00000262afd0c6e0 .concat [ 16 16 0 0], LS_00000262afd0c6e0_1_0, LS_00000262afd0c6e0_1_4;
L_00000262afd0d4a0 .part L_00000262afd10ba0, 1, 1;
LS_00000262afd0dfe0_0_0 .concat [ 1 1 1 1], L_00000262afd2bc10, L_00000262afd2bc10, L_00000262afd2bc10, L_00000262afd2bc10;
LS_00000262afd0dfe0_0_4 .concat [ 1 1 1 1], L_00000262afd2bc10, L_00000262afd2bc10, L_00000262afd2bc10, L_00000262afd2bc10;
LS_00000262afd0dfe0_0_8 .concat [ 1 1 1 1], L_00000262afd2bc10, L_00000262afd2bc10, L_00000262afd2bc10, L_00000262afd2bc10;
LS_00000262afd0dfe0_0_12 .concat [ 1 1 1 1], L_00000262afd2bc10, L_00000262afd2bc10, L_00000262afd2bc10, L_00000262afd2bc10;
LS_00000262afd0dfe0_0_16 .concat [ 1 1 1 1], L_00000262afd2bc10, L_00000262afd2bc10, L_00000262afd2bc10, L_00000262afd2bc10;
LS_00000262afd0dfe0_0_20 .concat [ 1 1 1 1], L_00000262afd2bc10, L_00000262afd2bc10, L_00000262afd2bc10, L_00000262afd2bc10;
LS_00000262afd0dfe0_0_24 .concat [ 1 1 1 1], L_00000262afd2bc10, L_00000262afd2bc10, L_00000262afd2bc10, L_00000262afd2bc10;
LS_00000262afd0dfe0_0_28 .concat [ 1 1 1 1], L_00000262afd2bc10, L_00000262afd2bc10, L_00000262afd2bc10, L_00000262afd2bc10;
LS_00000262afd0dfe0_1_0 .concat [ 4 4 4 4], LS_00000262afd0dfe0_0_0, LS_00000262afd0dfe0_0_4, LS_00000262afd0dfe0_0_8, LS_00000262afd0dfe0_0_12;
LS_00000262afd0dfe0_1_4 .concat [ 4 4 4 4], LS_00000262afd0dfe0_0_16, LS_00000262afd0dfe0_0_20, LS_00000262afd0dfe0_0_24, LS_00000262afd0dfe0_0_28;
L_00000262afd0dfe0 .concat [ 16 16 0 0], LS_00000262afd0dfe0_1_0, LS_00000262afd0dfe0_1_4;
L_00000262afd0c1e0 .part L_00000262afd10ba0, 0, 1;
LS_00000262afd0ca00_0_0 .concat [ 1 1 1 1], L_00000262afd0c1e0, L_00000262afd0c1e0, L_00000262afd0c1e0, L_00000262afd0c1e0;
LS_00000262afd0ca00_0_4 .concat [ 1 1 1 1], L_00000262afd0c1e0, L_00000262afd0c1e0, L_00000262afd0c1e0, L_00000262afd0c1e0;
LS_00000262afd0ca00_0_8 .concat [ 1 1 1 1], L_00000262afd0c1e0, L_00000262afd0c1e0, L_00000262afd0c1e0, L_00000262afd0c1e0;
LS_00000262afd0ca00_0_12 .concat [ 1 1 1 1], L_00000262afd0c1e0, L_00000262afd0c1e0, L_00000262afd0c1e0, L_00000262afd0c1e0;
LS_00000262afd0ca00_0_16 .concat [ 1 1 1 1], L_00000262afd0c1e0, L_00000262afd0c1e0, L_00000262afd0c1e0, L_00000262afd0c1e0;
LS_00000262afd0ca00_0_20 .concat [ 1 1 1 1], L_00000262afd0c1e0, L_00000262afd0c1e0, L_00000262afd0c1e0, L_00000262afd0c1e0;
LS_00000262afd0ca00_0_24 .concat [ 1 1 1 1], L_00000262afd0c1e0, L_00000262afd0c1e0, L_00000262afd0c1e0, L_00000262afd0c1e0;
LS_00000262afd0ca00_0_28 .concat [ 1 1 1 1], L_00000262afd0c1e0, L_00000262afd0c1e0, L_00000262afd0c1e0, L_00000262afd0c1e0;
LS_00000262afd0ca00_1_0 .concat [ 4 4 4 4], LS_00000262afd0ca00_0_0, LS_00000262afd0ca00_0_4, LS_00000262afd0ca00_0_8, LS_00000262afd0ca00_0_12;
LS_00000262afd0ca00_1_4 .concat [ 4 4 4 4], LS_00000262afd0ca00_0_16, LS_00000262afd0ca00_0_20, LS_00000262afd0ca00_0_24, LS_00000262afd0ca00_0_28;
L_00000262afd0ca00 .concat [ 16 16 0 0], LS_00000262afd0ca00_1_0, LS_00000262afd0ca00_1_4;
L_00000262afd0c280 .part L_00000262afd10ba0, 1, 1;
LS_00000262afd0caa0_0_0 .concat [ 1 1 1 1], L_00000262afd0c280, L_00000262afd0c280, L_00000262afd0c280, L_00000262afd0c280;
LS_00000262afd0caa0_0_4 .concat [ 1 1 1 1], L_00000262afd0c280, L_00000262afd0c280, L_00000262afd0c280, L_00000262afd0c280;
LS_00000262afd0caa0_0_8 .concat [ 1 1 1 1], L_00000262afd0c280, L_00000262afd0c280, L_00000262afd0c280, L_00000262afd0c280;
LS_00000262afd0caa0_0_12 .concat [ 1 1 1 1], L_00000262afd0c280, L_00000262afd0c280, L_00000262afd0c280, L_00000262afd0c280;
LS_00000262afd0caa0_0_16 .concat [ 1 1 1 1], L_00000262afd0c280, L_00000262afd0c280, L_00000262afd0c280, L_00000262afd0c280;
LS_00000262afd0caa0_0_20 .concat [ 1 1 1 1], L_00000262afd0c280, L_00000262afd0c280, L_00000262afd0c280, L_00000262afd0c280;
LS_00000262afd0caa0_0_24 .concat [ 1 1 1 1], L_00000262afd0c280, L_00000262afd0c280, L_00000262afd0c280, L_00000262afd0c280;
LS_00000262afd0caa0_0_28 .concat [ 1 1 1 1], L_00000262afd0c280, L_00000262afd0c280, L_00000262afd0c280, L_00000262afd0c280;
LS_00000262afd0caa0_1_0 .concat [ 4 4 4 4], LS_00000262afd0caa0_0_0, LS_00000262afd0caa0_0_4, LS_00000262afd0caa0_0_8, LS_00000262afd0caa0_0_12;
LS_00000262afd0caa0_1_4 .concat [ 4 4 4 4], LS_00000262afd0caa0_0_16, LS_00000262afd0caa0_0_20, LS_00000262afd0caa0_0_24, LS_00000262afd0caa0_0_28;
L_00000262afd0caa0 .concat [ 16 16 0 0], LS_00000262afd0caa0_1_0, LS_00000262afd0caa0_1_4;
L_00000262afd0cfa0 .part L_00000262afd10ba0, 0, 1;
LS_00000262afd0d9a0_0_0 .concat [ 1 1 1 1], L_00000262afd2c930, L_00000262afd2c930, L_00000262afd2c930, L_00000262afd2c930;
LS_00000262afd0d9a0_0_4 .concat [ 1 1 1 1], L_00000262afd2c930, L_00000262afd2c930, L_00000262afd2c930, L_00000262afd2c930;
LS_00000262afd0d9a0_0_8 .concat [ 1 1 1 1], L_00000262afd2c930, L_00000262afd2c930, L_00000262afd2c930, L_00000262afd2c930;
LS_00000262afd0d9a0_0_12 .concat [ 1 1 1 1], L_00000262afd2c930, L_00000262afd2c930, L_00000262afd2c930, L_00000262afd2c930;
LS_00000262afd0d9a0_0_16 .concat [ 1 1 1 1], L_00000262afd2c930, L_00000262afd2c930, L_00000262afd2c930, L_00000262afd2c930;
LS_00000262afd0d9a0_0_20 .concat [ 1 1 1 1], L_00000262afd2c930, L_00000262afd2c930, L_00000262afd2c930, L_00000262afd2c930;
LS_00000262afd0d9a0_0_24 .concat [ 1 1 1 1], L_00000262afd2c930, L_00000262afd2c930, L_00000262afd2c930, L_00000262afd2c930;
LS_00000262afd0d9a0_0_28 .concat [ 1 1 1 1], L_00000262afd2c930, L_00000262afd2c930, L_00000262afd2c930, L_00000262afd2c930;
LS_00000262afd0d9a0_1_0 .concat [ 4 4 4 4], LS_00000262afd0d9a0_0_0, LS_00000262afd0d9a0_0_4, LS_00000262afd0d9a0_0_8, LS_00000262afd0d9a0_0_12;
LS_00000262afd0d9a0_1_4 .concat [ 4 4 4 4], LS_00000262afd0d9a0_0_16, LS_00000262afd0d9a0_0_20, LS_00000262afd0d9a0_0_24, LS_00000262afd0d9a0_0_28;
L_00000262afd0d9a0 .concat [ 16 16 0 0], LS_00000262afd0d9a0_1_0, LS_00000262afd0d9a0_1_4;
L_00000262afd0cc80 .part L_00000262afd10ba0, 1, 1;
LS_00000262afd0cd20_0_0 .concat [ 1 1 1 1], L_00000262afd0cc80, L_00000262afd0cc80, L_00000262afd0cc80, L_00000262afd0cc80;
LS_00000262afd0cd20_0_4 .concat [ 1 1 1 1], L_00000262afd0cc80, L_00000262afd0cc80, L_00000262afd0cc80, L_00000262afd0cc80;
LS_00000262afd0cd20_0_8 .concat [ 1 1 1 1], L_00000262afd0cc80, L_00000262afd0cc80, L_00000262afd0cc80, L_00000262afd0cc80;
LS_00000262afd0cd20_0_12 .concat [ 1 1 1 1], L_00000262afd0cc80, L_00000262afd0cc80, L_00000262afd0cc80, L_00000262afd0cc80;
LS_00000262afd0cd20_0_16 .concat [ 1 1 1 1], L_00000262afd0cc80, L_00000262afd0cc80, L_00000262afd0cc80, L_00000262afd0cc80;
LS_00000262afd0cd20_0_20 .concat [ 1 1 1 1], L_00000262afd0cc80, L_00000262afd0cc80, L_00000262afd0cc80, L_00000262afd0cc80;
LS_00000262afd0cd20_0_24 .concat [ 1 1 1 1], L_00000262afd0cc80, L_00000262afd0cc80, L_00000262afd0cc80, L_00000262afd0cc80;
LS_00000262afd0cd20_0_28 .concat [ 1 1 1 1], L_00000262afd0cc80, L_00000262afd0cc80, L_00000262afd0cc80, L_00000262afd0cc80;
LS_00000262afd0cd20_1_0 .concat [ 4 4 4 4], LS_00000262afd0cd20_0_0, LS_00000262afd0cd20_0_4, LS_00000262afd0cd20_0_8, LS_00000262afd0cd20_0_12;
LS_00000262afd0cd20_1_4 .concat [ 4 4 4 4], LS_00000262afd0cd20_0_16, LS_00000262afd0cd20_0_20, LS_00000262afd0cd20_0_24, LS_00000262afd0cd20_0_28;
L_00000262afd0cd20 .concat [ 16 16 0 0], LS_00000262afd0cd20_1_0, LS_00000262afd0cd20_1_4;
L_00000262afd0b920 .part L_00000262afd10ba0, 0, 1;
LS_00000262afd0cf00_0_0 .concat [ 1 1 1 1], L_00000262afd0b920, L_00000262afd0b920, L_00000262afd0b920, L_00000262afd0b920;
LS_00000262afd0cf00_0_4 .concat [ 1 1 1 1], L_00000262afd0b920, L_00000262afd0b920, L_00000262afd0b920, L_00000262afd0b920;
LS_00000262afd0cf00_0_8 .concat [ 1 1 1 1], L_00000262afd0b920, L_00000262afd0b920, L_00000262afd0b920, L_00000262afd0b920;
LS_00000262afd0cf00_0_12 .concat [ 1 1 1 1], L_00000262afd0b920, L_00000262afd0b920, L_00000262afd0b920, L_00000262afd0b920;
LS_00000262afd0cf00_0_16 .concat [ 1 1 1 1], L_00000262afd0b920, L_00000262afd0b920, L_00000262afd0b920, L_00000262afd0b920;
LS_00000262afd0cf00_0_20 .concat [ 1 1 1 1], L_00000262afd0b920, L_00000262afd0b920, L_00000262afd0b920, L_00000262afd0b920;
LS_00000262afd0cf00_0_24 .concat [ 1 1 1 1], L_00000262afd0b920, L_00000262afd0b920, L_00000262afd0b920, L_00000262afd0b920;
LS_00000262afd0cf00_0_28 .concat [ 1 1 1 1], L_00000262afd0b920, L_00000262afd0b920, L_00000262afd0b920, L_00000262afd0b920;
LS_00000262afd0cf00_1_0 .concat [ 4 4 4 4], LS_00000262afd0cf00_0_0, LS_00000262afd0cf00_0_4, LS_00000262afd0cf00_0_8, LS_00000262afd0cf00_0_12;
LS_00000262afd0cf00_1_4 .concat [ 4 4 4 4], LS_00000262afd0cf00_0_16, LS_00000262afd0cf00_0_20, LS_00000262afd0cf00_0_24, LS_00000262afd0cf00_0_28;
L_00000262afd0cf00 .concat [ 16 16 0 0], LS_00000262afd0cf00_1_0, LS_00000262afd0cf00_1_4;
S_00000262afcd6f10 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000262afcd6bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000262afd2b9e0 .functor AND 32, L_00000262afd0b9c0, L_00000262afd0c6e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000262afcd8c50_0 .net "in1", 31 0, L_00000262afd0b9c0;  1 drivers
v00000262afcdaa50_0 .net "in2", 31 0, L_00000262afd0c6e0;  1 drivers
v00000262afcdb090_0 .net "out", 31 0, L_00000262afd2b9e0;  alias, 1 drivers
S_00000262afcd7230 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000262afcd6bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000262afd2c7e0 .functor AND 32, L_00000262afd0dfe0, L_00000262afd0ca00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000262afcdb630_0 .net "in1", 31 0, L_00000262afd0dfe0;  1 drivers
v00000262afcda870_0 .net "in2", 31 0, L_00000262afd0ca00;  1 drivers
v00000262afcdb4f0_0 .net "out", 31 0, L_00000262afd2c7e0;  alias, 1 drivers
S_00000262afcd7550 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000262afcd6bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000262afd2b740 .functor AND 32, L_00000262afd0caa0, L_00000262afd0d9a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000262afcda0f0_0 .net "in1", 31 0, L_00000262afd0caa0;  1 drivers
v00000262afcda730_0 .net "in2", 31 0, L_00000262afd0d9a0;  1 drivers
v00000262afcda2d0_0 .net "out", 31 0, L_00000262afd2b740;  alias, 1 drivers
S_00000262afcdcbb0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000262afcd6bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000262afd2c150 .functor AND 32, L_00000262afd0cd20, L_00000262afd0cf00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000262afcdaeb0_0 .net "in1", 31 0, L_00000262afd0cd20;  1 drivers
v00000262afcdb130_0 .net "in2", 31 0, L_00000262afd0cf00;  1 drivers
v00000262afcdb310_0 .net "out", 31 0, L_00000262afd2c150;  alias, 1 drivers
S_00000262afcdc700 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000262afa2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000262afce18c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000262afce18f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000262afce1930 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000262afce1968 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000262afce19a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000262afce19d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000262afce1a10 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000262afce1a48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000262afce1a80 .param/l "j" 0 9 19, C4<000010000000>;
P_00000262afce1ab8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000262afce1af0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000262afce1b28 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000262afce1b60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000262afce1b98 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000262afce1bd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000262afce1c08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000262afce1c40 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000262afce1c78 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000262afce1cb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000262afce1ce8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000262afce1d20 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000262afce1d58 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000262afce1d90 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000262afce1dc8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000262afce1e00 .param/l "xori" 0 9 12, C4<001110000000>;
v00000262afcdf350_0 .var "EX1_PC", 31 0;
v00000262afcdf210_0 .var "EX1_PFC", 31 0;
v00000262afcdeb30_0 .var "EX1_forward_to_B", 31 0;
v00000262afcde770_0 .var "EX1_is_beq", 0 0;
v00000262afcde6d0_0 .var "EX1_is_bne", 0 0;
v00000262afcde270_0 .var "EX1_is_jal", 0 0;
v00000262afcded10_0 .var "EX1_is_jr", 0 0;
v00000262afcdedb0_0 .var "EX1_is_oper2_immed", 0 0;
v00000262afcde810_0 .var "EX1_memread", 0 0;
v00000262afcddcd0_0 .var "EX1_memwrite", 0 0;
v00000262afcdf030_0 .var "EX1_opcode", 11 0;
v00000262afcdf850_0 .var "EX1_predicted", 0 0;
v00000262afcdf8f0_0 .var "EX1_rd_ind", 4 0;
v00000262afcdfa30_0 .var "EX1_rd_indzero", 0 0;
v00000262afcdf170_0 .var "EX1_regwrite", 0 0;
v00000262afcdf2b0_0 .var "EX1_rs1", 31 0;
v00000262afcdfad0_0 .var "EX1_rs1_ind", 4 0;
v00000262afcdeef0_0 .var "EX1_rs2", 31 0;
v00000262afcdf0d0_0 .var "EX1_rs2_ind", 4 0;
v00000262afcde8b0_0 .net "FLUSH", 0 0, v00000262afce3f00_0;  alias, 1 drivers
v00000262afcde3b0_0 .net "ID_PC", 31 0, v00000262afcea120_0;  alias, 1 drivers
v00000262afcdf710_0 .net "ID_PFC_to_EX", 31 0, L_00000262afd09ee0;  alias, 1 drivers
v00000262afcdd9b0_0 .net "ID_forward_to_B", 31 0, L_00000262afd09940;  alias, 1 drivers
v00000262afcdebd0_0 .net "ID_is_beq", 0 0, L_00000262afd0a5c0;  alias, 1 drivers
v00000262afcdec70_0 .net "ID_is_bne", 0 0, L_00000262afd0ae80;  alias, 1 drivers
v00000262afcdf530_0 .net "ID_is_jal", 0 0, L_00000262afd096c0;  alias, 1 drivers
v00000262afcdf5d0_0 .net "ID_is_jr", 0 0, L_00000262afd0ade0;  alias, 1 drivers
v00000262afcdf670_0 .net "ID_is_oper2_immed", 0 0, L_00000262afd152c0;  alias, 1 drivers
v00000262afcdfc10_0 .net "ID_memread", 0 0, L_00000262afd09b20;  alias, 1 drivers
v00000262afcdfd50_0 .net "ID_memwrite", 0 0, L_00000262afd09bc0;  alias, 1 drivers
v00000262afcdef90_0 .net "ID_opcode", 11 0, v00000262afcfb170_0;  alias, 1 drivers
v00000262afcdfdf0_0 .net "ID_predicted", 0 0, v00000262afce2560_0;  alias, 1 drivers
v00000262afcde4f0_0 .net "ID_rd_ind", 4 0, v00000262afcfa6d0_0;  alias, 1 drivers
v00000262afcdf7b0_0 .net "ID_rd_indzero", 0 0, L_00000262afd0b740;  1 drivers
v00000262afce0070_0 .net "ID_regwrite", 0 0, L_00000262afd098a0;  alias, 1 drivers
v00000262afcdf990_0 .net "ID_rs1", 31 0, v00000262afce9900_0;  alias, 1 drivers
v00000262afcde590_0 .net "ID_rs1_ind", 4 0, v00000262afcfa090_0;  alias, 1 drivers
v00000262afcdfe90_0 .net "ID_rs2", 31 0, v00000262afce8140_0;  alias, 1 drivers
v00000262afcde950_0 .net "ID_rs2_ind", 4 0, v00000262afcf9410_0;  alias, 1 drivers
v00000262afcdff30_0 .net "clk", 0 0, L_00000262afd15f00;  1 drivers
v00000262afcdda50_0 .net "rst", 0 0, v00000262afd0e3a0_0;  alias, 1 drivers
E_00000262afc6b370 .event posedge, v00000262afccf2f0_0, v00000262afcdff30_0;
S_00000262afcdd1f0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000262afa2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000262afce1e40 .param/l "add" 0 9 6, C4<000000100000>;
P_00000262afce1e78 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000262afce1eb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000262afce1ee8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000262afce1f20 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000262afce1f58 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000262afce1f90 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000262afce1fc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000262afce2000 .param/l "j" 0 9 19, C4<000010000000>;
P_00000262afce2038 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000262afce2070 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000262afce20a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000262afce20e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000262afce2118 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000262afce2150 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000262afce2188 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000262afce21c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000262afce21f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000262afce2230 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000262afce2268 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000262afce22a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000262afce22d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000262afce2310 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000262afce2348 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000262afce2380 .param/l "xori" 0 9 12, C4<001110000000>;
v00000262afcddd70_0 .net "EX1_ALU_OPER1", 31 0, L_00000262afd16600;  alias, 1 drivers
v00000262afcdde10_0 .net "EX1_ALU_OPER2", 31 0, L_00000262afd2ca10;  alias, 1 drivers
v00000262afcddff0_0 .net "EX1_PC", 31 0, v00000262afcdf350_0;  alias, 1 drivers
v00000262afcde090_0 .net "EX1_PFC_to_IF", 31 0, L_00000262afd0db80;  alias, 1 drivers
v00000262afcde130_0 .net "EX1_forward_to_B", 31 0, v00000262afcdeb30_0;  alias, 1 drivers
v00000262afce04d0_0 .net "EX1_is_beq", 0 0, v00000262afcde770_0;  alias, 1 drivers
v00000262afce0390_0 .net "EX1_is_bne", 0 0, v00000262afcde6d0_0;  alias, 1 drivers
v00000262afce0890_0 .net "EX1_is_jal", 0 0, v00000262afcde270_0;  alias, 1 drivers
v00000262afce0bb0_0 .net "EX1_is_jr", 0 0, v00000262afcded10_0;  alias, 1 drivers
v00000262afce10b0_0 .net "EX1_is_oper2_immed", 0 0, v00000262afcdedb0_0;  alias, 1 drivers
v00000262afce0610_0 .net "EX1_memread", 0 0, v00000262afcde810_0;  alias, 1 drivers
v00000262afce0a70_0 .net "EX1_memwrite", 0 0, v00000262afcddcd0_0;  alias, 1 drivers
v00000262afce09d0_0 .net "EX1_opcode", 11 0, v00000262afcdf030_0;  alias, 1 drivers
v00000262afce1510_0 .net "EX1_predicted", 0 0, v00000262afcdf850_0;  alias, 1 drivers
v00000262afce0b10_0 .net "EX1_rd_ind", 4 0, v00000262afcdf8f0_0;  alias, 1 drivers
v00000262afce0430_0 .net "EX1_rd_indzero", 0 0, v00000262afcdfa30_0;  alias, 1 drivers
v00000262afce0110_0 .net "EX1_regwrite", 0 0, v00000262afcdf170_0;  alias, 1 drivers
v00000262afce0ed0_0 .net "EX1_rs1", 31 0, v00000262afcdf2b0_0;  alias, 1 drivers
v00000262afce15b0_0 .net "EX1_rs1_ind", 4 0, v00000262afcdfad0_0;  alias, 1 drivers
v00000262afce0d90_0 .net "EX1_rs2_ind", 4 0, v00000262afcdf0d0_0;  alias, 1 drivers
v00000262afce0250_0 .net "EX1_rs2_out", 31 0, L_00000262afd2c1c0;  alias, 1 drivers
v00000262afce0c50_0 .var "EX2_ALU_OPER1", 31 0;
v00000262afce1330_0 .var "EX2_ALU_OPER2", 31 0;
v00000262afce13d0_0 .var "EX2_PC", 31 0;
v00000262afce1650_0 .var "EX2_PFC_to_IF", 31 0;
v00000262afce0e30_0 .var "EX2_forward_to_B", 31 0;
v00000262afce1470_0 .var "EX2_is_beq", 0 0;
v00000262afce0cf0_0 .var "EX2_is_bne", 0 0;
v00000262afce0f70_0 .var "EX2_is_jal", 0 0;
v00000262afce16f0_0 .var "EX2_is_jr", 0 0;
v00000262afce1010_0 .var "EX2_is_oper2_immed", 0 0;
v00000262afce1150_0 .var "EX2_memread", 0 0;
v00000262afce0570_0 .var "EX2_memwrite", 0 0;
v00000262afce11f0_0 .var "EX2_opcode", 11 0;
v00000262afce1790_0 .var "EX2_predicted", 0 0;
v00000262afce1290_0 .var "EX2_rd_ind", 4 0;
v00000262afce06b0_0 .var "EX2_rd_indzero", 0 0;
v00000262afce0750_0 .var "EX2_regwrite", 0 0;
v00000262afce01b0_0 .var "EX2_rs1", 31 0;
v00000262afce02f0_0 .var "EX2_rs1_ind", 4 0;
v00000262afce07f0_0 .var "EX2_rs2_ind", 4 0;
v00000262afce0930_0 .var "EX2_rs2_out", 31 0;
v00000262afce3820_0 .net "FLUSH", 0 0, v00000262afce40e0_0;  alias, 1 drivers
v00000262afce4ae0_0 .net "clk", 0 0, L_00000262afd2c2a0;  1 drivers
v00000262afce2ba0_0 .net "rst", 0 0, v00000262afd0e3a0_0;  alias, 1 drivers
E_00000262afc6aab0 .event posedge, v00000262afccf2f0_0, v00000262afce4ae0_0;
S_00000262afcdbda0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000262afa2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000262afcea3d0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000262afcea408 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000262afcea440 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000262afcea478 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000262afcea4b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000262afcea4e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000262afcea520 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000262afcea558 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000262afcea590 .param/l "j" 0 9 19, C4<000010000000>;
P_00000262afcea5c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000262afcea600 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000262afcea638 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000262afcea670 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000262afcea6a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000262afcea6e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000262afcea718 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000262afcea750 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000262afcea788 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000262afcea7c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000262afcea7f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000262afcea830 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000262afcea868 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000262afcea8a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000262afcea8d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000262afcea910 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000262afd16750 .functor OR 1, L_00000262afd0a5c0, L_00000262afd0ae80, C4<0>, C4<0>;
L_00000262afd15720 .functor AND 1, L_00000262afd16750, L_00000262afd15870, C4<1>, C4<1>;
L_00000262afd15170 .functor OR 1, L_00000262afd0a5c0, L_00000262afd0ae80, C4<0>, C4<0>;
L_00000262afd166e0 .functor AND 1, L_00000262afd15170, L_00000262afd15870, C4<1>, C4<1>;
L_00000262afd15a30 .functor OR 1, L_00000262afd0a5c0, L_00000262afd0ae80, C4<0>, C4<0>;
L_00000262afd15790 .functor AND 1, L_00000262afd15a30, v00000262afce2560_0, C4<1>, C4<1>;
v00000262afce81e0_0 .net "EX1_memread", 0 0, v00000262afcde810_0;  alias, 1 drivers
v00000262afce7d80_0 .net "EX1_opcode", 11 0, v00000262afcdf030_0;  alias, 1 drivers
v00000262afce9220_0 .net "EX1_rd_ind", 4 0, v00000262afcdf8f0_0;  alias, 1 drivers
v00000262afce7420_0 .net "EX1_rd_indzero", 0 0, v00000262afcdfa30_0;  alias, 1 drivers
v00000262afce79c0_0 .net "EX2_memread", 0 0, v00000262afce1150_0;  alias, 1 drivers
v00000262afce86e0_0 .net "EX2_opcode", 11 0, v00000262afce11f0_0;  alias, 1 drivers
v00000262afce8820_0 .net "EX2_rd_ind", 4 0, v00000262afce1290_0;  alias, 1 drivers
v00000262afce8b40_0 .net "EX2_rd_indzero", 0 0, v00000262afce06b0_0;  alias, 1 drivers
v00000262afce8dc0_0 .net "ID_EX1_flush", 0 0, v00000262afce3f00_0;  alias, 1 drivers
v00000262afce8280_0 .net "ID_EX2_flush", 0 0, v00000262afce40e0_0;  alias, 1 drivers
v00000262afce76a0_0 .net "ID_is_beq", 0 0, L_00000262afd0a5c0;  alias, 1 drivers
v00000262afce9860_0 .net "ID_is_bne", 0 0, L_00000262afd0ae80;  alias, 1 drivers
v00000262afce88c0_0 .net "ID_is_j", 0 0, L_00000262afd0a2a0;  alias, 1 drivers
v00000262afce8c80_0 .net "ID_is_jal", 0 0, L_00000262afd096c0;  alias, 1 drivers
v00000262afce8be0_0 .net "ID_is_jr", 0 0, L_00000262afd0ade0;  alias, 1 drivers
v00000262afce83c0_0 .net "ID_opcode", 11 0, v00000262afcfb170_0;  alias, 1 drivers
v00000262afce8aa0_0 .net "ID_rs1_ind", 4 0, v00000262afcfa090_0;  alias, 1 drivers
v00000262afce8f00_0 .net "ID_rs2_ind", 4 0, v00000262afcf9410_0;  alias, 1 drivers
v00000262afce8fa0_0 .net "IF_ID_flush", 0 0, v00000262afce6ac0_0;  alias, 1 drivers
v00000262afce7920_0 .net "IF_ID_write", 0 0, v00000262afce62a0_0;  alias, 1 drivers
v00000262afce9040_0 .net "PC_src", 2 0, L_00000262afd09800;  alias, 1 drivers
v00000262afce8320_0 .net "PFC_to_EX", 31 0, L_00000262afd09ee0;  alias, 1 drivers
v00000262afce8460_0 .net "PFC_to_IF", 31 0, L_00000262afd09e40;  alias, 1 drivers
v00000262afce8960_0 .net "WB_rd_ind", 4 0, v00000262afcfdb50_0;  alias, 1 drivers
v00000262afce90e0_0 .net "Wrong_prediction", 0 0, L_00000262afd2d180;  alias, 1 drivers
v00000262afce9180_0 .net *"_ivl_11", 0 0, L_00000262afd166e0;  1 drivers
v00000262afce74c0_0 .net *"_ivl_13", 9 0, L_00000262afd0a3e0;  1 drivers
v00000262afce8500_0 .net *"_ivl_15", 9 0, L_00000262afd09580;  1 drivers
v00000262afce94a0_0 .net *"_ivl_16", 9 0, L_00000262afd0ad40;  1 drivers
v00000262afce8000_0 .net *"_ivl_19", 9 0, L_00000262afd0b060;  1 drivers
v00000262afce7560_0 .net *"_ivl_20", 9 0, L_00000262afd09760;  1 drivers
v00000262afce80a0_0 .net *"_ivl_25", 0 0, L_00000262afd15a30;  1 drivers
v00000262afce85a0_0 .net *"_ivl_27", 0 0, L_00000262afd15790;  1 drivers
v00000262afce8640_0 .net *"_ivl_29", 9 0, L_00000262afd0b420;  1 drivers
v00000262afce7f60_0 .net *"_ivl_3", 0 0, L_00000262afd16750;  1 drivers
L_00000262afd301f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000262afce7740_0 .net/2u *"_ivl_30", 9 0, L_00000262afd301f0;  1 drivers
v00000262afce95e0_0 .net *"_ivl_32", 9 0, L_00000262afd09080;  1 drivers
v00000262afce7600_0 .net *"_ivl_35", 9 0, L_00000262afd0aa20;  1 drivers
v00000262afce9a40_0 .net *"_ivl_37", 9 0, L_00000262afd0a160;  1 drivers
v00000262afce9720_0 .net *"_ivl_38", 9 0, L_00000262afd0a200;  1 drivers
v00000262afce99a0_0 .net *"_ivl_40", 9 0, L_00000262afd093a0;  1 drivers
L_00000262afd30238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262afce9ae0_0 .net/2s *"_ivl_45", 21 0, L_00000262afd30238;  1 drivers
L_00000262afd30280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262afce9b80_0 .net/2s *"_ivl_50", 21 0, L_00000262afd30280;  1 drivers
v00000262afce77e0_0 .net *"_ivl_9", 0 0, L_00000262afd15170;  1 drivers
v00000262afce7880_0 .net "clk", 0 0, L_00000262afc4e160;  alias, 1 drivers
v00000262afce7a60_0 .net "forward_to_B", 31 0, L_00000262afd09940;  alias, 1 drivers
v00000262afce7b00_0 .net "imm", 31 0, v00000262afce60c0_0;  1 drivers
v00000262afce7ba0_0 .net "inst", 31 0, v00000262afce9f40_0;  alias, 1 drivers
v00000262afce7c40_0 .net "is_branch_and_taken", 0 0, L_00000262afd15720;  alias, 1 drivers
v00000262afce7ce0_0 .net "is_oper2_immed", 0 0, L_00000262afd152c0;  alias, 1 drivers
v00000262afce7e20_0 .net "mem_read", 0 0, L_00000262afd09b20;  alias, 1 drivers
v00000262afce7ec0_0 .net "mem_write", 0 0, L_00000262afd09bc0;  alias, 1 drivers
v00000262afce9c20_0 .net "pc", 31 0, v00000262afcea120_0;  alias, 1 drivers
v00000262afce9d60_0 .net "pc_write", 0 0, v00000262afce6b60_0;  alias, 1 drivers
v00000262afcea080_0 .net "predicted", 0 0, L_00000262afd15870;  1 drivers
v00000262afcea260_0 .net "predicted_to_EX", 0 0, v00000262afce2560_0;  alias, 1 drivers
v00000262afcea1c0_0 .net "reg_write", 0 0, L_00000262afd098a0;  alias, 1 drivers
v00000262afcea300_0 .net "reg_write_from_wb", 0 0, v00000262afcfcbb0_0;  alias, 1 drivers
v00000262afce9cc0_0 .net "rs1", 31 0, v00000262afce9900_0;  alias, 1 drivers
v00000262afce9e00_0 .net "rs2", 31 0, v00000262afce8140_0;  alias, 1 drivers
v00000262afce9ea0_0 .net "rst", 0 0, v00000262afd0e3a0_0;  alias, 1 drivers
v00000262afce9fe0_0 .net "wr_reg_data", 31 0, L_00000262afd90fd0;  alias, 1 drivers
L_00000262afd09940 .functor MUXZ 32, v00000262afce8140_0, v00000262afce60c0_0, L_00000262afd152c0, C4<>;
L_00000262afd0a3e0 .part v00000262afcea120_0, 0, 10;
L_00000262afd09580 .part v00000262afce9f40_0, 0, 10;
L_00000262afd0ad40 .arith/sum 10, L_00000262afd0a3e0, L_00000262afd09580;
L_00000262afd0b060 .part v00000262afce9f40_0, 0, 10;
L_00000262afd09760 .functor MUXZ 10, L_00000262afd0b060, L_00000262afd0ad40, L_00000262afd166e0, C4<>;
L_00000262afd0b420 .part v00000262afcea120_0, 0, 10;
L_00000262afd09080 .arith/sum 10, L_00000262afd0b420, L_00000262afd301f0;
L_00000262afd0aa20 .part v00000262afcea120_0, 0, 10;
L_00000262afd0a160 .part v00000262afce9f40_0, 0, 10;
L_00000262afd0a200 .arith/sum 10, L_00000262afd0aa20, L_00000262afd0a160;
L_00000262afd093a0 .functor MUXZ 10, L_00000262afd0a200, L_00000262afd09080, L_00000262afd15790, C4<>;
L_00000262afd09e40 .concat8 [ 10 22 0 0], L_00000262afd09760, L_00000262afd30238;
L_00000262afd09ee0 .concat8 [ 10 22 0 0], L_00000262afd093a0, L_00000262afd30280;
S_00000262afcdc890 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000262afcdbda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000262afcea950 .param/l "add" 0 9 6, C4<000000100000>;
P_00000262afcea988 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000262afcea9c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000262afcea9f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000262afceaa30 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000262afceaa68 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000262afceaaa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000262afceaad8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000262afceab10 .param/l "j" 0 9 19, C4<000010000000>;
P_00000262afceab48 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000262afceab80 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000262afceabb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000262afceabf0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000262afceac28 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000262afceac60 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000262afceac98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000262afceacd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000262afcead08 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000262afcead40 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000262afcead78 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000262afceadb0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000262afceade8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000262afceae20 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000262afceae58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000262afceae90 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000262afd15aa0 .functor OR 1, L_00000262afd15870, L_00000262afd09620, C4<0>, C4<0>;
L_00000262afd168a0 .functor OR 1, L_00000262afd15aa0, L_00000262afd0b560, C4<0>, C4<0>;
v00000262afce24c0_0 .net "EX1_opcode", 11 0, v00000262afcdf030_0;  alias, 1 drivers
v00000262afce30a0_0 .net "EX2_opcode", 11 0, v00000262afce11f0_0;  alias, 1 drivers
v00000262afce26a0_0 .net "ID_opcode", 11 0, v00000262afcfb170_0;  alias, 1 drivers
v00000262afce49a0_0 .net "PC_src", 2 0, L_00000262afd09800;  alias, 1 drivers
v00000262afce3280_0 .net "Wrong_prediction", 0 0, L_00000262afd2d180;  alias, 1 drivers
L_00000262afd303e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000262afce2f60_0 .net/2u *"_ivl_0", 2 0, L_00000262afd303e8;  1 drivers
v00000262afce3320_0 .net *"_ivl_10", 0 0, L_00000262afd0a020;  1 drivers
L_00000262afd30508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000262afce3be0_0 .net/2u *"_ivl_12", 2 0, L_00000262afd30508;  1 drivers
L_00000262afd30550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000262afce2740_0 .net/2u *"_ivl_14", 11 0, L_00000262afd30550;  1 drivers
v00000262afce3c80_0 .net *"_ivl_16", 0 0, L_00000262afd09620;  1 drivers
v00000262afce42c0_0 .net *"_ivl_19", 0 0, L_00000262afd15aa0;  1 drivers
L_00000262afd30430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000262afce4360_0 .net/2u *"_ivl_2", 11 0, L_00000262afd30430;  1 drivers
L_00000262afd30598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000262afce36e0_0 .net/2u *"_ivl_20", 11 0, L_00000262afd30598;  1 drivers
v00000262afce38c0_0 .net *"_ivl_22", 0 0, L_00000262afd0b560;  1 drivers
v00000262afce4180_0 .net *"_ivl_25", 0 0, L_00000262afd168a0;  1 drivers
L_00000262afd305e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000262afce47c0_0 .net/2u *"_ivl_26", 2 0, L_00000262afd305e0;  1 drivers
L_00000262afd30628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000262afce33c0_0 .net/2u *"_ivl_28", 2 0, L_00000262afd30628;  1 drivers
v00000262afce27e0_0 .net *"_ivl_30", 2 0, L_00000262afd0ab60;  1 drivers
v00000262afce2ce0_0 .net *"_ivl_32", 2 0, L_00000262afd09120;  1 drivers
v00000262afce2880_0 .net *"_ivl_34", 2 0, L_00000262afd09c60;  1 drivers
v00000262afce3fa0_0 .net *"_ivl_4", 0 0, L_00000262afd0aac0;  1 drivers
L_00000262afd30478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000262afce2b00_0 .net/2u *"_ivl_6", 2 0, L_00000262afd30478;  1 drivers
L_00000262afd304c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000262afce4a40_0 .net/2u *"_ivl_8", 11 0, L_00000262afd304c0;  1 drivers
v00000262afce2c40_0 .net "clk", 0 0, L_00000262afc4e160;  alias, 1 drivers
v00000262afce4680_0 .net "predicted", 0 0, L_00000262afd15870;  alias, 1 drivers
v00000262afce3460_0 .net "predicted_to_EX", 0 0, v00000262afce2560_0;  alias, 1 drivers
v00000262afce3d20_0 .net "rst", 0 0, v00000262afd0e3a0_0;  alias, 1 drivers
v00000262afce3500_0 .net "state", 1 0, v00000262afce3960_0;  1 drivers
L_00000262afd0aac0 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd30430;
L_00000262afd0a020 .cmp/eq 12, v00000262afcdf030_0, L_00000262afd304c0;
L_00000262afd09620 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd30550;
L_00000262afd0b560 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd30598;
L_00000262afd0ab60 .functor MUXZ 3, L_00000262afd30628, L_00000262afd305e0, L_00000262afd168a0, C4<>;
L_00000262afd09120 .functor MUXZ 3, L_00000262afd0ab60, L_00000262afd30508, L_00000262afd0a020, C4<>;
L_00000262afd09c60 .functor MUXZ 3, L_00000262afd09120, L_00000262afd30478, L_00000262afd0aac0, C4<>;
L_00000262afd09800 .functor MUXZ 3, L_00000262afd09c60, L_00000262afd303e8, L_00000262afd2d180, C4<>;
S_00000262afcdc3e0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000262afcdc890;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000262afceaed0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000262afceaf08 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000262afceaf40 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000262afceaf78 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000262afceafb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000262afceafe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000262afceb020 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000262afceb058 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000262afceb090 .param/l "j" 0 9 19, C4<000010000000>;
P_00000262afceb0c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000262afceb100 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000262afceb138 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000262afceb170 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000262afceb1a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000262afceb1e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000262afceb218 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000262afceb250 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000262afceb288 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000262afceb2c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000262afceb2f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000262afceb330 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000262afceb368 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000262afceb3a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000262afceb3d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000262afceb410 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000262afd151e0 .functor OR 1, L_00000262afd0a980, L_00000262afd0b100, C4<0>, C4<0>;
L_00000262afd15d40 .functor OR 1, L_00000262afd0b4c0, L_00000262afd09f80, C4<0>, C4<0>;
L_00000262afd167c0 .functor AND 1, L_00000262afd151e0, L_00000262afd15d40, C4<1>, C4<1>;
L_00000262afd15e90 .functor NOT 1, L_00000262afd167c0, C4<0>, C4<0>, C4<0>;
L_00000262afd159c0 .functor OR 1, v00000262afd0e3a0_0, L_00000262afd15e90, C4<0>, C4<0>;
L_00000262afd15870 .functor NOT 1, L_00000262afd159c0, C4<0>, C4<0>, C4<0>;
v00000262afce2600_0 .net "EX_opcode", 11 0, v00000262afce11f0_0;  alias, 1 drivers
v00000262afce2d80_0 .net "ID_opcode", 11 0, v00000262afcfb170_0;  alias, 1 drivers
v00000262afce3a00_0 .net "Wrong_prediction", 0 0, L_00000262afd2d180;  alias, 1 drivers
L_00000262afd302c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000262afce2a60_0 .net/2u *"_ivl_0", 11 0, L_00000262afd302c8;  1 drivers
L_00000262afd30358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000262afce2e20_0 .net/2u *"_ivl_10", 1 0, L_00000262afd30358;  1 drivers
v00000262afce4540_0 .net *"_ivl_12", 0 0, L_00000262afd0b4c0;  1 drivers
L_00000262afd303a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000262afce4220_0 .net/2u *"_ivl_14", 1 0, L_00000262afd303a0;  1 drivers
v00000262afce31e0_0 .net *"_ivl_16", 0 0, L_00000262afd09f80;  1 drivers
v00000262afce4900_0 .net *"_ivl_19", 0 0, L_00000262afd15d40;  1 drivers
v00000262afce3780_0 .net *"_ivl_2", 0 0, L_00000262afd0a980;  1 drivers
v00000262afce45e0_0 .net *"_ivl_21", 0 0, L_00000262afd167c0;  1 drivers
v00000262afce3000_0 .net *"_ivl_22", 0 0, L_00000262afd15e90;  1 drivers
v00000262afce3aa0_0 .net *"_ivl_25", 0 0, L_00000262afd159c0;  1 drivers
L_00000262afd30310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000262afce2420_0 .net/2u *"_ivl_4", 11 0, L_00000262afd30310;  1 drivers
v00000262afce3b40_0 .net *"_ivl_6", 0 0, L_00000262afd0b100;  1 drivers
v00000262afce2920_0 .net *"_ivl_9", 0 0, L_00000262afd151e0;  1 drivers
v00000262afce4040_0 .net "clk", 0 0, L_00000262afc4e160;  alias, 1 drivers
v00000262afce3140_0 .net "predicted", 0 0, L_00000262afd15870;  alias, 1 drivers
v00000262afce2560_0 .var "predicted_to_EX", 0 0;
v00000262afce2ec0_0 .net "rst", 0 0, v00000262afd0e3a0_0;  alias, 1 drivers
v00000262afce3960_0 .var "state", 1 0;
E_00000262afc6b630 .event posedge, v00000262afce4040_0, v00000262afccf2f0_0;
L_00000262afd0a980 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd302c8;
L_00000262afd0b100 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd30310;
L_00000262afd0b4c0 .cmp/eq 2, v00000262afce3960_0, L_00000262afd30358;
L_00000262afd09f80 .cmp/eq 2, v00000262afce3960_0, L_00000262afd303a0;
S_00000262afcdd060 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000262afcdbda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000262afced460 .param/l "add" 0 9 6, C4<000000100000>;
P_00000262afced498 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000262afced4d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000262afced508 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000262afced540 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000262afced578 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000262afced5b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000262afced5e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000262afced620 .param/l "j" 0 9 19, C4<000010000000>;
P_00000262afced658 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000262afced690 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000262afced6c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000262afced700 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000262afced738 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000262afced770 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000262afced7a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000262afced7e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000262afced818 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000262afced850 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000262afced888 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000262afced8c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000262afced8f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000262afced930 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000262afced968 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000262afced9a0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000262afce35a0_0 .net "EX1_memread", 0 0, v00000262afcde810_0;  alias, 1 drivers
v00000262afce4400_0 .net "EX1_rd_ind", 4 0, v00000262afcdf8f0_0;  alias, 1 drivers
v00000262afce3dc0_0 .net "EX1_rd_indzero", 0 0, v00000262afcdfa30_0;  alias, 1 drivers
v00000262afce4b80_0 .net "EX2_memread", 0 0, v00000262afce1150_0;  alias, 1 drivers
v00000262afce3640_0 .net "EX2_rd_ind", 4 0, v00000262afce1290_0;  alias, 1 drivers
v00000262afce3e60_0 .net "EX2_rd_indzero", 0 0, v00000262afce06b0_0;  alias, 1 drivers
v00000262afce3f00_0 .var "ID_EX1_flush", 0 0;
v00000262afce40e0_0 .var "ID_EX2_flush", 0 0;
v00000262afce44a0_0 .net "ID_opcode", 11 0, v00000262afcfb170_0;  alias, 1 drivers
v00000262afce4720_0 .net "ID_rs1_ind", 4 0, v00000262afcfa090_0;  alias, 1 drivers
v00000262afce4860_0 .net "ID_rs2_ind", 4 0, v00000262afcf9410_0;  alias, 1 drivers
v00000262afce62a0_0 .var "IF_ID_Write", 0 0;
v00000262afce6ac0_0 .var "IF_ID_flush", 0 0;
v00000262afce6b60_0 .var "PC_Write", 0 0;
v00000262afce5440_0 .net "Wrong_prediction", 0 0, L_00000262afd2d180;  alias, 1 drivers
E_00000262afc6a870/0 .event anyedge, v00000262afcd5060_0, v00000262afcde810_0, v00000262afcdfa30_0, v00000262afcde590_0;
E_00000262afc6a870/1 .event anyedge, v00000262afcdf8f0_0, v00000262afcde950_0, v00000262afbf3430_0, v00000262afce06b0_0;
E_00000262afc6a870/2 .event anyedge, v00000262afccff70_0, v00000262afcdef90_0;
E_00000262afc6a870 .event/or E_00000262afc6a870/0, E_00000262afc6a870/1, E_00000262afc6a870/2;
S_00000262afcdcd40 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000262afcdbda0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000262afced9e0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000262afceda18 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000262afceda50 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000262afceda88 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000262afcedac0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000262afcedaf8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000262afcedb30 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000262afcedb68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000262afcedba0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000262afcedbd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000262afcedc10 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000262afcedc48 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000262afcedc80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000262afcedcb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000262afcedcf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000262afcedd28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000262afcedd60 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000262afcedd98 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000262afceddd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000262afcede08 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000262afcede40 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000262afcede78 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000262afcedeb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000262afcedee8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000262afcedf20 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000262afd15250 .functor OR 1, L_00000262afd0b600, L_00000262afd099e0, C4<0>, C4<0>;
L_00000262afd16360 .functor OR 1, L_00000262afd15250, L_00000262afd0b7e0, C4<0>, C4<0>;
L_00000262afd16980 .functor OR 1, L_00000262afd16360, L_00000262afd09300, C4<0>, C4<0>;
L_00000262afd156b0 .functor OR 1, L_00000262afd16980, L_00000262afd09260, C4<0>, C4<0>;
L_00000262afd16130 .functor OR 1, L_00000262afd156b0, L_00000262afd09440, C4<0>, C4<0>;
L_00000262afd16050 .functor OR 1, L_00000262afd16130, L_00000262afd09a80, C4<0>, C4<0>;
L_00000262afd15b80 .functor OR 1, L_00000262afd16050, L_00000262afd0a520, C4<0>, C4<0>;
L_00000262afd152c0 .functor OR 1, L_00000262afd15b80, L_00000262afd0aca0, C4<0>, C4<0>;
L_00000262afd15cd0 .functor OR 1, L_00000262afd0a660, L_00000262afd094e0, C4<0>, C4<0>;
L_00000262afd15410 .functor OR 1, L_00000262afd15cd0, L_00000262afd0af20, C4<0>, C4<0>;
L_00000262afd16910 .functor OR 1, L_00000262afd15410, L_00000262afd0b1a0, C4<0>, C4<0>;
L_00000262afd16210 .functor OR 1, L_00000262afd16910, L_00000262afd0b6a0, C4<0>, C4<0>;
v00000262afce58a0_0 .net "ID_opcode", 11 0, v00000262afcfb170_0;  alias, 1 drivers
L_00000262afd30670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000262afce59e0_0 .net/2u *"_ivl_0", 11 0, L_00000262afd30670;  1 drivers
L_00000262afd30700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000262afce5e40_0 .net/2u *"_ivl_10", 11 0, L_00000262afd30700;  1 drivers
L_00000262afd30bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000262afce7240_0 .net/2u *"_ivl_102", 11 0, L_00000262afd30bc8;  1 drivers
L_00000262afd30c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000262afce6c00_0 .net/2u *"_ivl_106", 11 0, L_00000262afd30c10;  1 drivers
v00000262afce54e0_0 .net *"_ivl_12", 0 0, L_00000262afd0b7e0;  1 drivers
v00000262afce6480_0 .net *"_ivl_15", 0 0, L_00000262afd16360;  1 drivers
L_00000262afd30748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000262afce4d60_0 .net/2u *"_ivl_16", 11 0, L_00000262afd30748;  1 drivers
v00000262afce5080_0 .net *"_ivl_18", 0 0, L_00000262afd09300;  1 drivers
v00000262afce5260_0 .net *"_ivl_2", 0 0, L_00000262afd0b600;  1 drivers
v00000262afce6700_0 .net *"_ivl_21", 0 0, L_00000262afd16980;  1 drivers
L_00000262afd30790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000262afce4e00_0 .net/2u *"_ivl_22", 11 0, L_00000262afd30790;  1 drivers
v00000262afce4ea0_0 .net *"_ivl_24", 0 0, L_00000262afd09260;  1 drivers
v00000262afce7100_0 .net *"_ivl_27", 0 0, L_00000262afd156b0;  1 drivers
L_00000262afd307d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000262afce6e80_0 .net/2u *"_ivl_28", 11 0, L_00000262afd307d8;  1 drivers
v00000262afce5940_0 .net *"_ivl_30", 0 0, L_00000262afd09440;  1 drivers
v00000262afce5ee0_0 .net *"_ivl_33", 0 0, L_00000262afd16130;  1 drivers
L_00000262afd30820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000262afce5120_0 .net/2u *"_ivl_34", 11 0, L_00000262afd30820;  1 drivers
v00000262afce6160_0 .net *"_ivl_36", 0 0, L_00000262afd09a80;  1 drivers
v00000262afce6ca0_0 .net *"_ivl_39", 0 0, L_00000262afd16050;  1 drivers
L_00000262afd306b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000262afce7060_0 .net/2u *"_ivl_4", 11 0, L_00000262afd306b8;  1 drivers
L_00000262afd30868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000262afce71a0_0 .net/2u *"_ivl_40", 11 0, L_00000262afd30868;  1 drivers
v00000262afce72e0_0 .net *"_ivl_42", 0 0, L_00000262afd0a520;  1 drivers
v00000262afce68e0_0 .net *"_ivl_45", 0 0, L_00000262afd15b80;  1 drivers
L_00000262afd308b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000262afce51c0_0 .net/2u *"_ivl_46", 11 0, L_00000262afd308b0;  1 drivers
v00000262afce6d40_0 .net *"_ivl_48", 0 0, L_00000262afd0aca0;  1 drivers
L_00000262afd308f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000262afce65c0_0 .net/2u *"_ivl_52", 11 0, L_00000262afd308f8;  1 drivers
L_00000262afd30940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000262afce4f40_0 .net/2u *"_ivl_56", 11 0, L_00000262afd30940;  1 drivers
v00000262afce5760_0 .net *"_ivl_6", 0 0, L_00000262afd099e0;  1 drivers
L_00000262afd30988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000262afce5300_0 .net/2u *"_ivl_60", 11 0, L_00000262afd30988;  1 drivers
L_00000262afd309d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000262afce6340_0 .net/2u *"_ivl_64", 11 0, L_00000262afd309d0;  1 drivers
L_00000262afd30a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000262afce5800_0 .net/2u *"_ivl_68", 11 0, L_00000262afd30a18;  1 drivers
L_00000262afd30a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000262afce6de0_0 .net/2u *"_ivl_72", 11 0, L_00000262afd30a60;  1 drivers
v00000262afce5a80_0 .net *"_ivl_74", 0 0, L_00000262afd0a660;  1 drivers
L_00000262afd30aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000262afce6f20_0 .net/2u *"_ivl_76", 11 0, L_00000262afd30aa8;  1 drivers
v00000262afce4fe0_0 .net *"_ivl_78", 0 0, L_00000262afd094e0;  1 drivers
v00000262afce6fc0_0 .net *"_ivl_81", 0 0, L_00000262afd15cd0;  1 drivers
L_00000262afd30af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000262afce6980_0 .net/2u *"_ivl_82", 11 0, L_00000262afd30af0;  1 drivers
v00000262afce5580_0 .net *"_ivl_84", 0 0, L_00000262afd0af20;  1 drivers
v00000262afce53a0_0 .net *"_ivl_87", 0 0, L_00000262afd15410;  1 drivers
L_00000262afd30b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000262afce5620_0 .net/2u *"_ivl_88", 11 0, L_00000262afd30b38;  1 drivers
v00000262afce6a20_0 .net *"_ivl_9", 0 0, L_00000262afd15250;  1 drivers
v00000262afce7380_0 .net *"_ivl_90", 0 0, L_00000262afd0b1a0;  1 drivers
v00000262afce56c0_0 .net *"_ivl_93", 0 0, L_00000262afd16910;  1 drivers
L_00000262afd30b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000262afce5d00_0 .net/2u *"_ivl_94", 11 0, L_00000262afd30b80;  1 drivers
v00000262afce5b20_0 .net *"_ivl_96", 0 0, L_00000262afd0b6a0;  1 drivers
v00000262afce5da0_0 .net *"_ivl_99", 0 0, L_00000262afd16210;  1 drivers
v00000262afce6660_0 .net "is_beq", 0 0, L_00000262afd0a5c0;  alias, 1 drivers
v00000262afce5bc0_0 .net "is_bne", 0 0, L_00000262afd0ae80;  alias, 1 drivers
v00000262afce6520_0 .net "is_j", 0 0, L_00000262afd0a2a0;  alias, 1 drivers
v00000262afce4c20_0 .net "is_jal", 0 0, L_00000262afd096c0;  alias, 1 drivers
v00000262afce5f80_0 .net "is_jr", 0 0, L_00000262afd0ade0;  alias, 1 drivers
v00000262afce4cc0_0 .net "is_oper2_immed", 0 0, L_00000262afd152c0;  alias, 1 drivers
v00000262afce5c60_0 .net "memread", 0 0, L_00000262afd09b20;  alias, 1 drivers
v00000262afce6020_0 .net "memwrite", 0 0, L_00000262afd09bc0;  alias, 1 drivers
v00000262afce63e0_0 .net "regwrite", 0 0, L_00000262afd098a0;  alias, 1 drivers
L_00000262afd0b600 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd30670;
L_00000262afd099e0 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd306b8;
L_00000262afd0b7e0 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd30700;
L_00000262afd09300 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd30748;
L_00000262afd09260 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd30790;
L_00000262afd09440 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd307d8;
L_00000262afd09a80 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd30820;
L_00000262afd0a520 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd30868;
L_00000262afd0aca0 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd308b0;
L_00000262afd0a5c0 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd308f8;
L_00000262afd0ae80 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd30940;
L_00000262afd0ade0 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd30988;
L_00000262afd096c0 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd309d0;
L_00000262afd0a2a0 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd30a18;
L_00000262afd0a660 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd30a60;
L_00000262afd094e0 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd30aa8;
L_00000262afd0af20 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd30af0;
L_00000262afd0b1a0 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd30b38;
L_00000262afd0b6a0 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd30b80;
L_00000262afd098a0 .reduce/nor L_00000262afd16210;
L_00000262afd09b20 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd30bc8;
L_00000262afd09bc0 .cmp/eq 12, v00000262afcfb170_0, L_00000262afd30c10;
S_00000262afcdd380 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000262afcdbda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000262afcf5f70 .param/l "add" 0 9 6, C4<000000100000>;
P_00000262afcf5fa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000262afcf5fe0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000262afcf6018 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000262afcf6050 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000262afcf6088 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000262afcf60c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000262afcf60f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000262afcf6130 .param/l "j" 0 9 19, C4<000010000000>;
P_00000262afcf6168 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000262afcf61a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000262afcf61d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000262afcf6210 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000262afcf6248 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000262afcf6280 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000262afcf62b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000262afcf62f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000262afcf6328 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000262afcf6360 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000262afcf6398 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000262afcf63d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000262afcf6408 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000262afcf6440 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000262afcf6478 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000262afcf64b0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000262afce60c0_0 .var "Immed", 31 0;
v00000262afce6200_0 .net "Inst", 31 0, v00000262afce9f40_0;  alias, 1 drivers
v00000262afce67a0_0 .net "opcode", 11 0, v00000262afcfb170_0;  alias, 1 drivers
E_00000262afc6b430 .event anyedge, v00000262afcdef90_0, v00000262afce6200_0;
S_00000262afcdced0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000262afcdbda0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000262afce9900_0 .var "Read_data1", 31 0;
v00000262afce8140_0 .var "Read_data2", 31 0;
v00000262afce9680_0 .net "Read_reg1", 4 0, v00000262afcfa090_0;  alias, 1 drivers
v00000262afce8e60_0 .net "Read_reg2", 4 0, v00000262afcf9410_0;  alias, 1 drivers
v00000262afce8a00_0 .net "Write_data", 31 0, L_00000262afd90fd0;  alias, 1 drivers
v00000262afce9400_0 .net "Write_en", 0 0, v00000262afcfcbb0_0;  alias, 1 drivers
v00000262afce9360_0 .net "Write_reg", 4 0, v00000262afcfdb50_0;  alias, 1 drivers
v00000262afce8780_0 .net "clk", 0 0, L_00000262afc4e160;  alias, 1 drivers
v00000262afce9540_0 .var/i "i", 31 0;
v00000262afce8d20 .array "reg_file", 0 31, 31 0;
v00000262afce92c0_0 .net "rst", 0 0, v00000262afd0e3a0_0;  alias, 1 drivers
E_00000262afc6b2f0 .event posedge, v00000262afce4040_0;
S_00000262afcdc570 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000262afcdced0;
 .timescale 0 0;
v00000262afce97c0_0 .var/i "i", 31 0;
S_00000262afcdd510 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000262afa2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000262afcf64f0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000262afcf6528 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000262afcf6560 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000262afcf6598 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000262afcf65d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000262afcf6608 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000262afcf6640 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000262afcf6678 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000262afcf66b0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000262afcf66e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000262afcf6720 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000262afcf6758 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000262afcf6790 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000262afcf67c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000262afcf6800 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000262afcf6838 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000262afcf6870 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000262afcf68a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000262afcf68e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000262afcf6918 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000262afcf6950 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000262afcf6988 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000262afcf69c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000262afcf69f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000262afcf6a30 .param/l "xori" 0 9 12, C4<001110000000>;
v00000262afce9f40_0 .var "ID_INST", 31 0;
v00000262afcea120_0 .var "ID_PC", 31 0;
v00000262afcfb170_0 .var "ID_opcode", 11 0;
v00000262afcfa6d0_0 .var "ID_rd_ind", 4 0;
v00000262afcfa090_0 .var "ID_rs1_ind", 4 0;
v00000262afcf9410_0 .var "ID_rs2_ind", 4 0;
v00000262afcf9e10_0 .net "IF_FLUSH", 0 0, v00000262afce6ac0_0;  alias, 1 drivers
v00000262afcf97d0_0 .net "IF_INST", 31 0, L_00000262afd16a60;  alias, 1 drivers
v00000262afcfa950_0 .net "IF_PC", 31 0, v00000262afcfab30_0;  alias, 1 drivers
v00000262afcf9690_0 .net "clk", 0 0, L_00000262afd15950;  1 drivers
v00000262afcfb210_0 .net "if_id_Write", 0 0, v00000262afce62a0_0;  alias, 1 drivers
v00000262afcf9870_0 .net "rst", 0 0, v00000262afd0e3a0_0;  alias, 1 drivers
E_00000262afc6b0f0 .event posedge, v00000262afccf2f0_0, v00000262afcf9690_0;
S_00000262afcdba80 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000262afa2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000262afcfddd0_0 .net "EX1_PFC", 31 0, L_00000262afd0db80;  alias, 1 drivers
v00000262afcfbc10_0 .net "EX2_PFC", 31 0, v00000262afce1650_0;  alias, 1 drivers
v00000262afcfd830_0 .net "ID_PFC", 31 0, L_00000262afd09e40;  alias, 1 drivers
v00000262afcfe190_0 .net "PC_src", 2 0, L_00000262afd09800;  alias, 1 drivers
v00000262afcfd290_0 .net "PC_write", 0 0, v00000262afce6b60_0;  alias, 1 drivers
L_00000262afd30088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000262afcfcd90_0 .net/2u *"_ivl_0", 31 0, L_00000262afd30088;  1 drivers
v00000262afcfc2f0_0 .net "clk", 0 0, L_00000262afc4e160;  alias, 1 drivers
v00000262afcfde70_0 .net "inst", 31 0, L_00000262afd16a60;  alias, 1 drivers
v00000262afcfc7f0_0 .net "inst_mem_in", 31 0, v00000262afcfab30_0;  alias, 1 drivers
v00000262afcfbcb0_0 .net "pc_reg_in", 31 0, L_00000262afd15f70;  1 drivers
v00000262afcfc390_0 .net "rst", 0 0, v00000262afd0e3a0_0;  alias, 1 drivers
L_00000262afd0a700 .arith/sum 32, v00000262afcfab30_0, L_00000262afd30088;
S_00000262afcdd6a0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000262afcdba80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000262afd16a60 .functor BUFZ 32, L_00000262afd091c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000262afcf9cd0_0 .net "Data_Out", 31 0, L_00000262afd16a60;  alias, 1 drivers
v00000262afcfac70 .array "InstMem", 0 1023, 31 0;
v00000262afcfa3b0_0 .net *"_ivl_0", 31 0, L_00000262afd091c0;  1 drivers
v00000262afcf9550_0 .net *"_ivl_3", 9 0, L_00000262afd0a480;  1 drivers
v00000262afcfae50_0 .net *"_ivl_4", 11 0, L_00000262afd0b380;  1 drivers
L_00000262afd301a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000262afcfb710_0 .net *"_ivl_7", 1 0, L_00000262afd301a8;  1 drivers
v00000262afcfa130_0 .net "addr", 31 0, v00000262afcfab30_0;  alias, 1 drivers
v00000262afcfb3f0_0 .net "clk", 0 0, L_00000262afc4e160;  alias, 1 drivers
v00000262afcf9b90_0 .var/i "i", 31 0;
L_00000262afd091c0 .array/port v00000262afcfac70, L_00000262afd0b380;
L_00000262afd0a480 .part v00000262afcfab30_0, 0, 10;
L_00000262afd0b380 .concat [ 10 2 0 0], L_00000262afd0a480, L_00000262afd301a8;
S_00000262afcdca20 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000262afcdba80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000262afc6b1b0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000262afcfa630_0 .net "DataIn", 31 0, L_00000262afd15f70;  alias, 1 drivers
v00000262afcfab30_0 .var "DataOut", 31 0;
v00000262afcfb2b0_0 .net "PC_Write", 0 0, v00000262afce6b60_0;  alias, 1 drivers
v00000262afcfad10_0 .net "clk", 0 0, L_00000262afc4e160;  alias, 1 drivers
v00000262afcfa770_0 .net "rst", 0 0, v00000262afd0e3a0_0;  alias, 1 drivers
S_00000262afcdbc10 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000262afcdba80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000262afc6b270 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000262afc4e400 .functor NOT 1, L_00000262afd10c40, C4<0>, C4<0>, C4<0>;
L_00000262afc4e630 .functor NOT 1, L_00000262afd10920, C4<0>, C4<0>, C4<0>;
L_00000262afc4e6a0 .functor AND 1, L_00000262afc4e400, L_00000262afc4e630, C4<1>, C4<1>;
L_00000262afbec140 .functor NOT 1, L_00000262afd10ce0, C4<0>, C4<0>, C4<0>;
L_00000262afbecd10 .functor AND 1, L_00000262afc4e6a0, L_00000262afbec140, C4<1>, C4<1>;
L_00000262afbec3e0 .functor AND 32, L_00000262afd10f60, L_00000262afd0a700, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000262afbec1b0 .functor NOT 1, L_00000262afd109c0, C4<0>, C4<0>, C4<0>;
L_00000262afd16ec0 .functor NOT 1, L_00000262afd10d80, C4<0>, C4<0>, C4<0>;
L_00000262afd16f30 .functor AND 1, L_00000262afbec1b0, L_00000262afd16ec0, C4<1>, C4<1>;
L_00000262afd16fa0 .functor AND 1, L_00000262afd16f30, L_00000262afd10e20, C4<1>, C4<1>;
L_00000262afd16e50 .functor AND 32, L_00000262afd10ec0, L_00000262afd09e40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000262afd16c90 .functor OR 32, L_00000262afbec3e0, L_00000262afd16e50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000262afd16d70 .functor NOT 1, L_00000262afd10a60, C4<0>, C4<0>, C4<0>;
L_00000262afd16d00 .functor AND 1, L_00000262afd16d70, L_00000262afd10b00, C4<1>, C4<1>;
L_00000262afd16de0 .functor NOT 1, L_00000262afd0b240, C4<0>, C4<0>, C4<0>;
L_00000262afd160c0 .functor AND 1, L_00000262afd16d00, L_00000262afd16de0, C4<1>, C4<1>;
L_00000262afd16280 .functor AND 32, L_00000262afd0a8e0, v00000262afcfab30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000262afd15b10 .functor OR 32, L_00000262afd16c90, L_00000262afd16280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000262afd15fe0 .functor NOT 1, L_00000262afd0a7a0, C4<0>, C4<0>, C4<0>;
L_00000262afd15db0 .functor AND 1, L_00000262afd15fe0, L_00000262afd0a340, C4<1>, C4<1>;
L_00000262afd15e20 .functor AND 1, L_00000262afd15db0, L_00000262afd0afc0, C4<1>, C4<1>;
L_00000262afd16b40 .functor AND 32, L_00000262afd0a840, L_00000262afd0db80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000262afd15090 .functor OR 32, L_00000262afd15b10, L_00000262afd16b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000262afd161a0 .functor NOT 1, L_00000262afd0a0c0, C4<0>, C4<0>, C4<0>;
L_00000262afd153a0 .functor AND 1, L_00000262afd09da0, L_00000262afd161a0, C4<1>, C4<1>;
L_00000262afd15100 .functor NOT 1, L_00000262afd0ac00, C4<0>, C4<0>, C4<0>;
L_00000262afd158e0 .functor AND 1, L_00000262afd153a0, L_00000262afd15100, C4<1>, C4<1>;
L_00000262afd162f0 .functor AND 32, L_00000262afd0b2e0, v00000262afce1650_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000262afd15f70 .functor OR 32, L_00000262afd15090, L_00000262afd162f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000262afcf9af0_0 .net *"_ivl_1", 0 0, L_00000262afd10c40;  1 drivers
v00000262afcfa810_0 .net *"_ivl_11", 0 0, L_00000262afd10ce0;  1 drivers
v00000262afcfb0d0_0 .net *"_ivl_12", 0 0, L_00000262afbec140;  1 drivers
v00000262afcf95f0_0 .net *"_ivl_14", 0 0, L_00000262afbecd10;  1 drivers
v00000262afcf9730_0 .net *"_ivl_16", 31 0, L_00000262afd10f60;  1 drivers
v00000262afcfb350_0 .net *"_ivl_18", 31 0, L_00000262afbec3e0;  1 drivers
v00000262afcfa270_0 .net *"_ivl_2", 0 0, L_00000262afc4e400;  1 drivers
v00000262afcfaf90_0 .net *"_ivl_21", 0 0, L_00000262afd109c0;  1 drivers
v00000262afcfa8b0_0 .net *"_ivl_22", 0 0, L_00000262afbec1b0;  1 drivers
v00000262afcfb850_0 .net *"_ivl_25", 0 0, L_00000262afd10d80;  1 drivers
v00000262afcfa450_0 .net *"_ivl_26", 0 0, L_00000262afd16ec0;  1 drivers
v00000262afcf94b0_0 .net *"_ivl_28", 0 0, L_00000262afd16f30;  1 drivers
v00000262afcfb5d0_0 .net *"_ivl_31", 0 0, L_00000262afd10e20;  1 drivers
v00000262afcf9910_0 .net *"_ivl_32", 0 0, L_00000262afd16fa0;  1 drivers
v00000262afcfa9f0_0 .net *"_ivl_34", 31 0, L_00000262afd10ec0;  1 drivers
v00000262afcfa310_0 .net *"_ivl_36", 31 0, L_00000262afd16e50;  1 drivers
v00000262afcfb030_0 .net *"_ivl_38", 31 0, L_00000262afd16c90;  1 drivers
v00000262afcfa4f0_0 .net *"_ivl_41", 0 0, L_00000262afd10a60;  1 drivers
v00000262afcf92d0_0 .net *"_ivl_42", 0 0, L_00000262afd16d70;  1 drivers
v00000262afcf9ff0_0 .net *"_ivl_45", 0 0, L_00000262afd10b00;  1 drivers
v00000262afcfaa90_0 .net *"_ivl_46", 0 0, L_00000262afd16d00;  1 drivers
v00000262afcfabd0_0 .net *"_ivl_49", 0 0, L_00000262afd0b240;  1 drivers
v00000262afcfb490_0 .net *"_ivl_5", 0 0, L_00000262afd10920;  1 drivers
v00000262afcf9c30_0 .net *"_ivl_50", 0 0, L_00000262afd16de0;  1 drivers
v00000262afcfaef0_0 .net *"_ivl_52", 0 0, L_00000262afd160c0;  1 drivers
v00000262afcf9370_0 .net *"_ivl_54", 31 0, L_00000262afd0a8e0;  1 drivers
v00000262afcfb530_0 .net *"_ivl_56", 31 0, L_00000262afd16280;  1 drivers
v00000262afcfb670_0 .net *"_ivl_58", 31 0, L_00000262afd15b10;  1 drivers
v00000262afcfb7b0_0 .net *"_ivl_6", 0 0, L_00000262afc4e630;  1 drivers
v00000262afcfadb0_0 .net *"_ivl_61", 0 0, L_00000262afd0a7a0;  1 drivers
v00000262afcfa1d0_0 .net *"_ivl_62", 0 0, L_00000262afd15fe0;  1 drivers
v00000262afcf9d70_0 .net *"_ivl_65", 0 0, L_00000262afd0a340;  1 drivers
v00000262afcf99b0_0 .net *"_ivl_66", 0 0, L_00000262afd15db0;  1 drivers
v00000262afcfb8f0_0 .net *"_ivl_69", 0 0, L_00000262afd0afc0;  1 drivers
v00000262afcf9a50_0 .net *"_ivl_70", 0 0, L_00000262afd15e20;  1 drivers
v00000262afcfb990_0 .net *"_ivl_72", 31 0, L_00000262afd0a840;  1 drivers
v00000262afcfba30_0 .net *"_ivl_74", 31 0, L_00000262afd16b40;  1 drivers
v00000262afcf9eb0_0 .net *"_ivl_76", 31 0, L_00000262afd15090;  1 drivers
v00000262afcf9f50_0 .net *"_ivl_79", 0 0, L_00000262afd09da0;  1 drivers
v00000262afcfbf30_0 .net *"_ivl_8", 0 0, L_00000262afc4e6a0;  1 drivers
v00000262afcfc610_0 .net *"_ivl_81", 0 0, L_00000262afd0a0c0;  1 drivers
v00000262afcfc250_0 .net *"_ivl_82", 0 0, L_00000262afd161a0;  1 drivers
v00000262afcfc110_0 .net *"_ivl_84", 0 0, L_00000262afd153a0;  1 drivers
v00000262afcfcc50_0 .net *"_ivl_87", 0 0, L_00000262afd0ac00;  1 drivers
v00000262afcfdd30_0 .net *"_ivl_88", 0 0, L_00000262afd15100;  1 drivers
v00000262afcfc750_0 .net *"_ivl_90", 0 0, L_00000262afd158e0;  1 drivers
v00000262afcfbb70_0 .net *"_ivl_92", 31 0, L_00000262afd0b2e0;  1 drivers
v00000262afcfc1b0_0 .net *"_ivl_94", 31 0, L_00000262afd162f0;  1 drivers
v00000262afcfc890_0 .net "ina", 31 0, L_00000262afd0a700;  1 drivers
v00000262afcfdf10_0 .net "inb", 31 0, L_00000262afd09e40;  alias, 1 drivers
v00000262afcfdfb0_0 .net "inc", 31 0, v00000262afcfab30_0;  alias, 1 drivers
v00000262afcfbdf0_0 .net "ind", 31 0, L_00000262afd0db80;  alias, 1 drivers
v00000262afcfd970_0 .net "ine", 31 0, v00000262afce1650_0;  alias, 1 drivers
L_00000262afd300d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262afcfced0_0 .net "inf", 31 0, L_00000262afd300d0;  1 drivers
L_00000262afd30118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262afcfc930_0 .net "ing", 31 0, L_00000262afd30118;  1 drivers
L_00000262afd30160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262afcfd330_0 .net "inh", 31 0, L_00000262afd30160;  1 drivers
v00000262afcfd0b0_0 .net "out", 31 0, L_00000262afd15f70;  alias, 1 drivers
v00000262afcfbfd0_0 .net "sel", 2 0, L_00000262afd09800;  alias, 1 drivers
L_00000262afd10c40 .part L_00000262afd09800, 2, 1;
L_00000262afd10920 .part L_00000262afd09800, 1, 1;
L_00000262afd10ce0 .part L_00000262afd09800, 0, 1;
LS_00000262afd10f60_0_0 .concat [ 1 1 1 1], L_00000262afbecd10, L_00000262afbecd10, L_00000262afbecd10, L_00000262afbecd10;
LS_00000262afd10f60_0_4 .concat [ 1 1 1 1], L_00000262afbecd10, L_00000262afbecd10, L_00000262afbecd10, L_00000262afbecd10;
LS_00000262afd10f60_0_8 .concat [ 1 1 1 1], L_00000262afbecd10, L_00000262afbecd10, L_00000262afbecd10, L_00000262afbecd10;
LS_00000262afd10f60_0_12 .concat [ 1 1 1 1], L_00000262afbecd10, L_00000262afbecd10, L_00000262afbecd10, L_00000262afbecd10;
LS_00000262afd10f60_0_16 .concat [ 1 1 1 1], L_00000262afbecd10, L_00000262afbecd10, L_00000262afbecd10, L_00000262afbecd10;
LS_00000262afd10f60_0_20 .concat [ 1 1 1 1], L_00000262afbecd10, L_00000262afbecd10, L_00000262afbecd10, L_00000262afbecd10;
LS_00000262afd10f60_0_24 .concat [ 1 1 1 1], L_00000262afbecd10, L_00000262afbecd10, L_00000262afbecd10, L_00000262afbecd10;
LS_00000262afd10f60_0_28 .concat [ 1 1 1 1], L_00000262afbecd10, L_00000262afbecd10, L_00000262afbecd10, L_00000262afbecd10;
LS_00000262afd10f60_1_0 .concat [ 4 4 4 4], LS_00000262afd10f60_0_0, LS_00000262afd10f60_0_4, LS_00000262afd10f60_0_8, LS_00000262afd10f60_0_12;
LS_00000262afd10f60_1_4 .concat [ 4 4 4 4], LS_00000262afd10f60_0_16, LS_00000262afd10f60_0_20, LS_00000262afd10f60_0_24, LS_00000262afd10f60_0_28;
L_00000262afd10f60 .concat [ 16 16 0 0], LS_00000262afd10f60_1_0, LS_00000262afd10f60_1_4;
L_00000262afd109c0 .part L_00000262afd09800, 2, 1;
L_00000262afd10d80 .part L_00000262afd09800, 1, 1;
L_00000262afd10e20 .part L_00000262afd09800, 0, 1;
LS_00000262afd10ec0_0_0 .concat [ 1 1 1 1], L_00000262afd16fa0, L_00000262afd16fa0, L_00000262afd16fa0, L_00000262afd16fa0;
LS_00000262afd10ec0_0_4 .concat [ 1 1 1 1], L_00000262afd16fa0, L_00000262afd16fa0, L_00000262afd16fa0, L_00000262afd16fa0;
LS_00000262afd10ec0_0_8 .concat [ 1 1 1 1], L_00000262afd16fa0, L_00000262afd16fa0, L_00000262afd16fa0, L_00000262afd16fa0;
LS_00000262afd10ec0_0_12 .concat [ 1 1 1 1], L_00000262afd16fa0, L_00000262afd16fa0, L_00000262afd16fa0, L_00000262afd16fa0;
LS_00000262afd10ec0_0_16 .concat [ 1 1 1 1], L_00000262afd16fa0, L_00000262afd16fa0, L_00000262afd16fa0, L_00000262afd16fa0;
LS_00000262afd10ec0_0_20 .concat [ 1 1 1 1], L_00000262afd16fa0, L_00000262afd16fa0, L_00000262afd16fa0, L_00000262afd16fa0;
LS_00000262afd10ec0_0_24 .concat [ 1 1 1 1], L_00000262afd16fa0, L_00000262afd16fa0, L_00000262afd16fa0, L_00000262afd16fa0;
LS_00000262afd10ec0_0_28 .concat [ 1 1 1 1], L_00000262afd16fa0, L_00000262afd16fa0, L_00000262afd16fa0, L_00000262afd16fa0;
LS_00000262afd10ec0_1_0 .concat [ 4 4 4 4], LS_00000262afd10ec0_0_0, LS_00000262afd10ec0_0_4, LS_00000262afd10ec0_0_8, LS_00000262afd10ec0_0_12;
LS_00000262afd10ec0_1_4 .concat [ 4 4 4 4], LS_00000262afd10ec0_0_16, LS_00000262afd10ec0_0_20, LS_00000262afd10ec0_0_24, LS_00000262afd10ec0_0_28;
L_00000262afd10ec0 .concat [ 16 16 0 0], LS_00000262afd10ec0_1_0, LS_00000262afd10ec0_1_4;
L_00000262afd10a60 .part L_00000262afd09800, 2, 1;
L_00000262afd10b00 .part L_00000262afd09800, 1, 1;
L_00000262afd0b240 .part L_00000262afd09800, 0, 1;
LS_00000262afd0a8e0_0_0 .concat [ 1 1 1 1], L_00000262afd160c0, L_00000262afd160c0, L_00000262afd160c0, L_00000262afd160c0;
LS_00000262afd0a8e0_0_4 .concat [ 1 1 1 1], L_00000262afd160c0, L_00000262afd160c0, L_00000262afd160c0, L_00000262afd160c0;
LS_00000262afd0a8e0_0_8 .concat [ 1 1 1 1], L_00000262afd160c0, L_00000262afd160c0, L_00000262afd160c0, L_00000262afd160c0;
LS_00000262afd0a8e0_0_12 .concat [ 1 1 1 1], L_00000262afd160c0, L_00000262afd160c0, L_00000262afd160c0, L_00000262afd160c0;
LS_00000262afd0a8e0_0_16 .concat [ 1 1 1 1], L_00000262afd160c0, L_00000262afd160c0, L_00000262afd160c0, L_00000262afd160c0;
LS_00000262afd0a8e0_0_20 .concat [ 1 1 1 1], L_00000262afd160c0, L_00000262afd160c0, L_00000262afd160c0, L_00000262afd160c0;
LS_00000262afd0a8e0_0_24 .concat [ 1 1 1 1], L_00000262afd160c0, L_00000262afd160c0, L_00000262afd160c0, L_00000262afd160c0;
LS_00000262afd0a8e0_0_28 .concat [ 1 1 1 1], L_00000262afd160c0, L_00000262afd160c0, L_00000262afd160c0, L_00000262afd160c0;
LS_00000262afd0a8e0_1_0 .concat [ 4 4 4 4], LS_00000262afd0a8e0_0_0, LS_00000262afd0a8e0_0_4, LS_00000262afd0a8e0_0_8, LS_00000262afd0a8e0_0_12;
LS_00000262afd0a8e0_1_4 .concat [ 4 4 4 4], LS_00000262afd0a8e0_0_16, LS_00000262afd0a8e0_0_20, LS_00000262afd0a8e0_0_24, LS_00000262afd0a8e0_0_28;
L_00000262afd0a8e0 .concat [ 16 16 0 0], LS_00000262afd0a8e0_1_0, LS_00000262afd0a8e0_1_4;
L_00000262afd0a7a0 .part L_00000262afd09800, 2, 1;
L_00000262afd0a340 .part L_00000262afd09800, 1, 1;
L_00000262afd0afc0 .part L_00000262afd09800, 0, 1;
LS_00000262afd0a840_0_0 .concat [ 1 1 1 1], L_00000262afd15e20, L_00000262afd15e20, L_00000262afd15e20, L_00000262afd15e20;
LS_00000262afd0a840_0_4 .concat [ 1 1 1 1], L_00000262afd15e20, L_00000262afd15e20, L_00000262afd15e20, L_00000262afd15e20;
LS_00000262afd0a840_0_8 .concat [ 1 1 1 1], L_00000262afd15e20, L_00000262afd15e20, L_00000262afd15e20, L_00000262afd15e20;
LS_00000262afd0a840_0_12 .concat [ 1 1 1 1], L_00000262afd15e20, L_00000262afd15e20, L_00000262afd15e20, L_00000262afd15e20;
LS_00000262afd0a840_0_16 .concat [ 1 1 1 1], L_00000262afd15e20, L_00000262afd15e20, L_00000262afd15e20, L_00000262afd15e20;
LS_00000262afd0a840_0_20 .concat [ 1 1 1 1], L_00000262afd15e20, L_00000262afd15e20, L_00000262afd15e20, L_00000262afd15e20;
LS_00000262afd0a840_0_24 .concat [ 1 1 1 1], L_00000262afd15e20, L_00000262afd15e20, L_00000262afd15e20, L_00000262afd15e20;
LS_00000262afd0a840_0_28 .concat [ 1 1 1 1], L_00000262afd15e20, L_00000262afd15e20, L_00000262afd15e20, L_00000262afd15e20;
LS_00000262afd0a840_1_0 .concat [ 4 4 4 4], LS_00000262afd0a840_0_0, LS_00000262afd0a840_0_4, LS_00000262afd0a840_0_8, LS_00000262afd0a840_0_12;
LS_00000262afd0a840_1_4 .concat [ 4 4 4 4], LS_00000262afd0a840_0_16, LS_00000262afd0a840_0_20, LS_00000262afd0a840_0_24, LS_00000262afd0a840_0_28;
L_00000262afd0a840 .concat [ 16 16 0 0], LS_00000262afd0a840_1_0, LS_00000262afd0a840_1_4;
L_00000262afd09da0 .part L_00000262afd09800, 2, 1;
L_00000262afd0a0c0 .part L_00000262afd09800, 1, 1;
L_00000262afd0ac00 .part L_00000262afd09800, 0, 1;
LS_00000262afd0b2e0_0_0 .concat [ 1 1 1 1], L_00000262afd158e0, L_00000262afd158e0, L_00000262afd158e0, L_00000262afd158e0;
LS_00000262afd0b2e0_0_4 .concat [ 1 1 1 1], L_00000262afd158e0, L_00000262afd158e0, L_00000262afd158e0, L_00000262afd158e0;
LS_00000262afd0b2e0_0_8 .concat [ 1 1 1 1], L_00000262afd158e0, L_00000262afd158e0, L_00000262afd158e0, L_00000262afd158e0;
LS_00000262afd0b2e0_0_12 .concat [ 1 1 1 1], L_00000262afd158e0, L_00000262afd158e0, L_00000262afd158e0, L_00000262afd158e0;
LS_00000262afd0b2e0_0_16 .concat [ 1 1 1 1], L_00000262afd158e0, L_00000262afd158e0, L_00000262afd158e0, L_00000262afd158e0;
LS_00000262afd0b2e0_0_20 .concat [ 1 1 1 1], L_00000262afd158e0, L_00000262afd158e0, L_00000262afd158e0, L_00000262afd158e0;
LS_00000262afd0b2e0_0_24 .concat [ 1 1 1 1], L_00000262afd158e0, L_00000262afd158e0, L_00000262afd158e0, L_00000262afd158e0;
LS_00000262afd0b2e0_0_28 .concat [ 1 1 1 1], L_00000262afd158e0, L_00000262afd158e0, L_00000262afd158e0, L_00000262afd158e0;
LS_00000262afd0b2e0_1_0 .concat [ 4 4 4 4], LS_00000262afd0b2e0_0_0, LS_00000262afd0b2e0_0_4, LS_00000262afd0b2e0_0_8, LS_00000262afd0b2e0_0_12;
LS_00000262afd0b2e0_1_4 .concat [ 4 4 4 4], LS_00000262afd0b2e0_0_16, LS_00000262afd0b2e0_0_20, LS_00000262afd0b2e0_0_24, LS_00000262afd0b2e0_0_28;
L_00000262afd0b2e0 .concat [ 16 16 0 0], LS_00000262afd0b2e0_1_0, LS_00000262afd0b2e0_1_4;
S_00000262afcdb8f0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_00000262afa2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000262afcfd470_0 .net "Write_Data", 31 0, v00000262afcd0010_0;  alias, 1 drivers
v00000262afcfc570_0 .net "addr", 31 0, v00000262afccfd90_0;  alias, 1 drivers
v00000262afcfd5b0_0 .net "clk", 0 0, L_00000262afc4e160;  alias, 1 drivers
v00000262afcfd1f0_0 .net "mem_out", 31 0, v00000262afcfbe90_0;  alias, 1 drivers
v00000262afcfd150_0 .net "mem_read", 0 0, v00000262afccef30_0;  alias, 1 drivers
v00000262afcfc070_0 .net "mem_write", 0 0, v00000262afccdbd0_0;  alias, 1 drivers
S_00000262afcdbf30 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000262afcdb8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000262afcfcf70 .array "DataMem", 1023 0, 31 0;
v00000262afcfd510_0 .net "Data_In", 31 0, v00000262afcd0010_0;  alias, 1 drivers
v00000262afcfbe90_0 .var "Data_Out", 31 0;
v00000262afcfda10_0 .net "Write_en", 0 0, v00000262afccdbd0_0;  alias, 1 drivers
v00000262afcfc430_0 .net "addr", 31 0, v00000262afccfd90_0;  alias, 1 drivers
v00000262afcfc4d0_0 .net "clk", 0 0, L_00000262afc4e160;  alias, 1 drivers
v00000262afcfdbf0_0 .var/i "i", 31 0;
S_00000262afcdc0c0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_00000262afa2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000262afd00a90 .param/l "add" 0 9 6, C4<000000100000>;
P_00000262afd00ac8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000262afd00b00 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000262afd00b38 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000262afd00b70 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000262afd00ba8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000262afd00be0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000262afd00c18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000262afd00c50 .param/l "j" 0 9 19, C4<000010000000>;
P_00000262afd00c88 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000262afd00cc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000262afd00cf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000262afd00d30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000262afd00d68 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000262afd00da0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000262afd00dd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000262afd00e10 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000262afd00e48 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000262afd00e80 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000262afd00eb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000262afd00ef0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000262afd00f28 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000262afd00f60 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000262afd00f98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000262afd00fd0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000262afcfc9d0_0 .net "MEM_ALU_OUT", 31 0, v00000262afccfd90_0;  alias, 1 drivers
v00000262afcfd3d0_0 .net "MEM_Data_mem_out", 31 0, v00000262afcfbe90_0;  alias, 1 drivers
v00000262afcfc6b0_0 .net "MEM_memread", 0 0, v00000262afccef30_0;  alias, 1 drivers
v00000262afcfbad0_0 .net "MEM_opcode", 11 0, v00000262afcce030_0;  alias, 1 drivers
v00000262afcfd790_0 .net "MEM_rd_ind", 4 0, v00000262afccf070_0;  alias, 1 drivers
v00000262afcfd8d0_0 .net "MEM_rd_indzero", 0 0, v00000262afccf6b0_0;  alias, 1 drivers
v00000262afcfdab0_0 .net "MEM_regwrite", 0 0, v00000262afccf7f0_0;  alias, 1 drivers
v00000262afcfca70_0 .var "WB_ALU_OUT", 31 0;
v00000262afcfd010_0 .var "WB_Data_mem_out", 31 0;
v00000262afcfe050_0 .var "WB_memread", 0 0;
v00000262afcfdb50_0 .var "WB_rd_ind", 4 0;
v00000262afcfcb10_0 .var "WB_rd_indzero", 0 0;
v00000262afcfcbb0_0 .var "WB_regwrite", 0 0;
v00000262afcfbd50_0 .net "clk", 0 0, L_00000262afd2d260;  1 drivers
v00000262afcfd650_0 .var "hlt", 0 0;
v00000262afcfccf0_0 .net "rst", 0 0, v00000262afd0e3a0_0;  alias, 1 drivers
E_00000262afc6b170 .event posedge, v00000262afccf2f0_0, v00000262afcfbd50_0;
S_00000262afcdc250 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_00000262afa2d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000262afd2cf50 .functor AND 32, v00000262afcfd010_0, L_00000262afd80710, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000262afd2cfc0 .functor NOT 1, v00000262afcfe050_0, C4<0>, C4<0>, C4<0>;
L_00000262afd2d030 .functor AND 32, v00000262afcfca70_0, L_00000262afd81250, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000262afd90fd0 .functor OR 32, L_00000262afd2cf50, L_00000262afd2d030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000262afcfe0f0_0 .net "Write_Data_RegFile", 31 0, L_00000262afd90fd0;  alias, 1 drivers
v00000262afcfce30_0 .net *"_ivl_0", 31 0, L_00000262afd80710;  1 drivers
v00000262afcfd6f0_0 .net *"_ivl_2", 31 0, L_00000262afd2cf50;  1 drivers
v00000262afcfdc90_0 .net *"_ivl_4", 0 0, L_00000262afd2cfc0;  1 drivers
v00000262afcfe230_0 .net *"_ivl_6", 31 0, L_00000262afd81250;  1 drivers
v00000262afcfe690_0 .net *"_ivl_8", 31 0, L_00000262afd2d030;  1 drivers
v00000262afcfe870_0 .net "alu_out", 31 0, v00000262afcfca70_0;  alias, 1 drivers
v00000262afcfe5f0_0 .net "mem_out", 31 0, v00000262afcfd010_0;  alias, 1 drivers
v00000262afcfe370_0 .net "mem_read", 0 0, v00000262afcfe050_0;  alias, 1 drivers
LS_00000262afd80710_0_0 .concat [ 1 1 1 1], v00000262afcfe050_0, v00000262afcfe050_0, v00000262afcfe050_0, v00000262afcfe050_0;
LS_00000262afd80710_0_4 .concat [ 1 1 1 1], v00000262afcfe050_0, v00000262afcfe050_0, v00000262afcfe050_0, v00000262afcfe050_0;
LS_00000262afd80710_0_8 .concat [ 1 1 1 1], v00000262afcfe050_0, v00000262afcfe050_0, v00000262afcfe050_0, v00000262afcfe050_0;
LS_00000262afd80710_0_12 .concat [ 1 1 1 1], v00000262afcfe050_0, v00000262afcfe050_0, v00000262afcfe050_0, v00000262afcfe050_0;
LS_00000262afd80710_0_16 .concat [ 1 1 1 1], v00000262afcfe050_0, v00000262afcfe050_0, v00000262afcfe050_0, v00000262afcfe050_0;
LS_00000262afd80710_0_20 .concat [ 1 1 1 1], v00000262afcfe050_0, v00000262afcfe050_0, v00000262afcfe050_0, v00000262afcfe050_0;
LS_00000262afd80710_0_24 .concat [ 1 1 1 1], v00000262afcfe050_0, v00000262afcfe050_0, v00000262afcfe050_0, v00000262afcfe050_0;
LS_00000262afd80710_0_28 .concat [ 1 1 1 1], v00000262afcfe050_0, v00000262afcfe050_0, v00000262afcfe050_0, v00000262afcfe050_0;
LS_00000262afd80710_1_0 .concat [ 4 4 4 4], LS_00000262afd80710_0_0, LS_00000262afd80710_0_4, LS_00000262afd80710_0_8, LS_00000262afd80710_0_12;
LS_00000262afd80710_1_4 .concat [ 4 4 4 4], LS_00000262afd80710_0_16, LS_00000262afd80710_0_20, LS_00000262afd80710_0_24, LS_00000262afd80710_0_28;
L_00000262afd80710 .concat [ 16 16 0 0], LS_00000262afd80710_1_0, LS_00000262afd80710_1_4;
LS_00000262afd81250_0_0 .concat [ 1 1 1 1], L_00000262afd2cfc0, L_00000262afd2cfc0, L_00000262afd2cfc0, L_00000262afd2cfc0;
LS_00000262afd81250_0_4 .concat [ 1 1 1 1], L_00000262afd2cfc0, L_00000262afd2cfc0, L_00000262afd2cfc0, L_00000262afd2cfc0;
LS_00000262afd81250_0_8 .concat [ 1 1 1 1], L_00000262afd2cfc0, L_00000262afd2cfc0, L_00000262afd2cfc0, L_00000262afd2cfc0;
LS_00000262afd81250_0_12 .concat [ 1 1 1 1], L_00000262afd2cfc0, L_00000262afd2cfc0, L_00000262afd2cfc0, L_00000262afd2cfc0;
LS_00000262afd81250_0_16 .concat [ 1 1 1 1], L_00000262afd2cfc0, L_00000262afd2cfc0, L_00000262afd2cfc0, L_00000262afd2cfc0;
LS_00000262afd81250_0_20 .concat [ 1 1 1 1], L_00000262afd2cfc0, L_00000262afd2cfc0, L_00000262afd2cfc0, L_00000262afd2cfc0;
LS_00000262afd81250_0_24 .concat [ 1 1 1 1], L_00000262afd2cfc0, L_00000262afd2cfc0, L_00000262afd2cfc0, L_00000262afd2cfc0;
LS_00000262afd81250_0_28 .concat [ 1 1 1 1], L_00000262afd2cfc0, L_00000262afd2cfc0, L_00000262afd2cfc0, L_00000262afd2cfc0;
LS_00000262afd81250_1_0 .concat [ 4 4 4 4], LS_00000262afd81250_0_0, LS_00000262afd81250_0_4, LS_00000262afd81250_0_8, LS_00000262afd81250_0_12;
LS_00000262afd81250_1_4 .concat [ 4 4 4 4], LS_00000262afd81250_0_16, LS_00000262afd81250_0_20, LS_00000262afd81250_0_24, LS_00000262afd81250_0_28;
L_00000262afd81250 .concat [ 16 16 0 0], LS_00000262afd81250_1_0, LS_00000262afd81250_1_4;
    .scope S_00000262afcdca20;
T_0 ;
    %wait E_00000262afc6b630;
    %load/vec4 v00000262afcfa770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000262afcfab30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000262afcfb2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000262afcfa630_0;
    %assign/vec4 v00000262afcfab30_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000262afcdd6a0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262afcf9b90_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000262afcf9b90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000262afcf9b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262afcfac70, 0, 4;
    %load/vec4 v00000262afcf9b90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262afcf9b90_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262afcfac70, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262afcfac70, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262afcfac70, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262afcfac70, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262afcfac70, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262afcfac70, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262afcfac70, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262afcfac70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262afcfac70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262afcfac70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262afcfac70, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262afcfac70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262afcfac70, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000262afcdd510;
T_2 ;
    %wait E_00000262afc6b0f0;
    %load/vec4 v00000262afcf9870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000262afcea120_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afce9f40_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000262afcfa6d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000262afcf9410_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000262afcfa090_0, 0;
    %assign/vec4 v00000262afcfb170_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000262afcfb210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000262afcf9e10_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000262afcea120_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afce9f40_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000262afcfa6d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000262afcf9410_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000262afcfa090_0, 0;
    %assign/vec4 v00000262afcfb170_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000262afcfb210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000262afcf97d0_0;
    %assign/vec4 v00000262afce9f40_0, 0;
    %load/vec4 v00000262afcfa950_0;
    %assign/vec4 v00000262afcea120_0, 0;
    %load/vec4 v00000262afcf97d0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000262afcf9410_0, 0;
    %load/vec4 v00000262afcf97d0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000262afcfb170_0, 4, 5;
    %load/vec4 v00000262afcf97d0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000262afcf97d0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000262afcfb170_0, 4, 5;
    %load/vec4 v00000262afcf97d0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000262afcf97d0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000262afcf97d0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000262afcf97d0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000262afcf97d0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000262afcf97d0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000262afcfa090_0, 0;
    %load/vec4 v00000262afcf97d0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000262afcf97d0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000262afcfa6d0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000262afcf97d0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000262afcfa6d0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000262afcf97d0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000262afcfa6d0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000262afcdced0;
T_3 ;
    %wait E_00000262afc6b630;
    %load/vec4 v00000262afce92c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262afce9540_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000262afce9540_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000262afce9540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262afce8d20, 0, 4;
    %load/vec4 v00000262afce9540_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262afce9540_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000262afce9360_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000262afce9400_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000262afce8a00_0;
    %load/vec4 v00000262afce9360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262afce8d20, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262afce8d20, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000262afcdced0;
T_4 ;
    %wait E_00000262afc6b2f0;
    %load/vec4 v00000262afce9360_0;
    %load/vec4 v00000262afce9680_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000262afce9360_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000262afce9400_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000262afce8a00_0;
    %assign/vec4 v00000262afce9900_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000262afce9680_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000262afce8d20, 4;
    %assign/vec4 v00000262afce9900_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000262afcdced0;
T_5 ;
    %wait E_00000262afc6b2f0;
    %load/vec4 v00000262afce9360_0;
    %load/vec4 v00000262afce8e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000262afce9360_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000262afce9400_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000262afce8a00_0;
    %assign/vec4 v00000262afce8140_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000262afce8e60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000262afce8d20, 4;
    %assign/vec4 v00000262afce8140_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000262afcdced0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000262afcdc570;
    %jmp t_0;
    .scope S_00000262afcdc570;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262afce97c0_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000262afce97c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000262afce97c0_0;
    %ix/getv/s 4, v00000262afce97c0_0;
    %load/vec4a v00000262afce8d20, 4;
    %ix/getv/s 4, v00000262afce97c0_0;
    %load/vec4a v00000262afce8d20, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000262afce97c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262afce97c0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000262afcdced0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000262afcdd380;
T_7 ;
    %wait E_00000262afc6b430;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262afce60c0_0, 0, 32;
    %load/vec4 v00000262afce67a0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000262afce67a0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000262afce6200_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000262afce60c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000262afce67a0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000262afce67a0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000262afce67a0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000262afce6200_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000262afce60c0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000262afce67a0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000262afce67a0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000262afce67a0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000262afce67a0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000262afce67a0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000262afce67a0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v00000262afce6200_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000262afce6200_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000262afce60c0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000262afcdc3e0;
T_8 ;
    %wait E_00000262afc6b630;
    %load/vec4 v00000262afce2ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000262afce3960_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000262afce2600_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000262afce2600_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000262afce3960_0;
    %load/vec4 v00000262afce3a00_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000262afce3960_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000262afce3960_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000262afce3960_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000262afce3960_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000262afce3960_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000262afce3960_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000262afcdc3e0;
T_9 ;
    %wait E_00000262afc6b630;
    %load/vec4 v00000262afce2ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262afce2560_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000262afce3140_0;
    %assign/vec4 v00000262afce2560_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000262afcdd060;
T_10 ;
    %wait E_00000262afc6a870;
    %load/vec4 v00000262afce5440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262afce6b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262afce62a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262afce6ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262afce3f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262afce40e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000262afce35a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000262afce3dc0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000262afce4720_0;
    %load/vec4 v00000262afce4400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000262afce4860_0;
    %load/vec4 v00000262afce4400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000262afce4b80_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000262afce3e60_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000262afce4720_0;
    %load/vec4 v00000262afce3640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000262afce4860_0;
    %load/vec4 v00000262afce3640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262afce6b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262afce62a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262afce6ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262afce3f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262afce40e0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000262afce44a0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262afce6b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262afce62a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262afce6ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262afce3f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262afce40e0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262afce6b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262afce62a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262afce6ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262afce3f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262afce40e0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000262afcdc700;
T_11 ;
    %wait E_00000262afc6b370;
    %load/vec4 v00000262afcdda50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000262afcdfa30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afcdeb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcde270_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcded10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcde6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcde770_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcdedb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcdf850_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afcdf210_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcddcd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcde810_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcdf170_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afcdeef0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afcdf2b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afcdf350_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000262afcdf8f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000262afcdf0d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000262afcdfad0_0, 0;
    %assign/vec4 v00000262afcdf030_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000262afcde8b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000262afcdef90_0;
    %assign/vec4 v00000262afcdf030_0, 0;
    %load/vec4 v00000262afcde590_0;
    %assign/vec4 v00000262afcdfad0_0, 0;
    %load/vec4 v00000262afcde950_0;
    %assign/vec4 v00000262afcdf0d0_0, 0;
    %load/vec4 v00000262afcde4f0_0;
    %assign/vec4 v00000262afcdf8f0_0, 0;
    %load/vec4 v00000262afcde3b0_0;
    %assign/vec4 v00000262afcdf350_0, 0;
    %load/vec4 v00000262afcdf990_0;
    %assign/vec4 v00000262afcdf2b0_0, 0;
    %load/vec4 v00000262afcdfe90_0;
    %assign/vec4 v00000262afcdeef0_0, 0;
    %load/vec4 v00000262afce0070_0;
    %assign/vec4 v00000262afcdf170_0, 0;
    %load/vec4 v00000262afcdfc10_0;
    %assign/vec4 v00000262afcde810_0, 0;
    %load/vec4 v00000262afcdfd50_0;
    %assign/vec4 v00000262afcddcd0_0, 0;
    %load/vec4 v00000262afcdf710_0;
    %assign/vec4 v00000262afcdf210_0, 0;
    %load/vec4 v00000262afcdfdf0_0;
    %assign/vec4 v00000262afcdf850_0, 0;
    %load/vec4 v00000262afcdf670_0;
    %assign/vec4 v00000262afcdedb0_0, 0;
    %load/vec4 v00000262afcdebd0_0;
    %assign/vec4 v00000262afcde770_0, 0;
    %load/vec4 v00000262afcdec70_0;
    %assign/vec4 v00000262afcde6d0_0, 0;
    %load/vec4 v00000262afcdf5d0_0;
    %assign/vec4 v00000262afcded10_0, 0;
    %load/vec4 v00000262afcdf530_0;
    %assign/vec4 v00000262afcde270_0, 0;
    %load/vec4 v00000262afcdd9b0_0;
    %assign/vec4 v00000262afcdeb30_0, 0;
    %load/vec4 v00000262afcdf7b0_0;
    %assign/vec4 v00000262afcdfa30_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000262afcdfa30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afcdeb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcde270_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcded10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcde6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcde770_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcdedb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcdf850_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afcdf210_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcddcd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcde810_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcdf170_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afcdeef0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afcdf2b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afcdf350_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000262afcdf8f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000262afcdf0d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000262afcdfad0_0, 0;
    %assign/vec4 v00000262afcdf030_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000262afcdd1f0;
T_12 ;
    %wait E_00000262afc6aab0;
    %load/vec4 v00000262afce2ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000262afce06b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afce1650_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afce0e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afce0f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afce16f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afce0cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afce1470_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afce1010_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afce1790_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afce0570_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afce1150_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afce0750_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afce0930_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afce01b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afce13d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000262afce1290_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000262afce07f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000262afce02f0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000262afce11f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afce1330_0, 0;
    %assign/vec4 v00000262afce0c50_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000262afce3820_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000262afcddd70_0;
    %assign/vec4 v00000262afce0c50_0, 0;
    %load/vec4 v00000262afcdde10_0;
    %assign/vec4 v00000262afce1330_0, 0;
    %load/vec4 v00000262afce09d0_0;
    %assign/vec4 v00000262afce11f0_0, 0;
    %load/vec4 v00000262afce15b0_0;
    %assign/vec4 v00000262afce02f0_0, 0;
    %load/vec4 v00000262afce0d90_0;
    %assign/vec4 v00000262afce07f0_0, 0;
    %load/vec4 v00000262afce0b10_0;
    %assign/vec4 v00000262afce1290_0, 0;
    %load/vec4 v00000262afcddff0_0;
    %assign/vec4 v00000262afce13d0_0, 0;
    %load/vec4 v00000262afce0ed0_0;
    %assign/vec4 v00000262afce01b0_0, 0;
    %load/vec4 v00000262afce0250_0;
    %assign/vec4 v00000262afce0930_0, 0;
    %load/vec4 v00000262afce0110_0;
    %assign/vec4 v00000262afce0750_0, 0;
    %load/vec4 v00000262afce0610_0;
    %assign/vec4 v00000262afce1150_0, 0;
    %load/vec4 v00000262afce0a70_0;
    %assign/vec4 v00000262afce0570_0, 0;
    %load/vec4 v00000262afce1510_0;
    %assign/vec4 v00000262afce1790_0, 0;
    %load/vec4 v00000262afce10b0_0;
    %assign/vec4 v00000262afce1010_0, 0;
    %load/vec4 v00000262afce04d0_0;
    %assign/vec4 v00000262afce1470_0, 0;
    %load/vec4 v00000262afce0390_0;
    %assign/vec4 v00000262afce0cf0_0, 0;
    %load/vec4 v00000262afce0bb0_0;
    %assign/vec4 v00000262afce16f0_0, 0;
    %load/vec4 v00000262afce0890_0;
    %assign/vec4 v00000262afce0f70_0, 0;
    %load/vec4 v00000262afcde130_0;
    %assign/vec4 v00000262afce0e30_0, 0;
    %load/vec4 v00000262afcde090_0;
    %assign/vec4 v00000262afce1650_0, 0;
    %load/vec4 v00000262afce0430_0;
    %assign/vec4 v00000262afce06b0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000262afce06b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afce1650_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afce0e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afce0f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afce16f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afce0cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afce1470_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afce1010_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afce1790_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afce0570_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afce1150_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afce0750_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afce0930_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afce01b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afce13d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000262afce1290_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000262afce07f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000262afce02f0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000262afce11f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afce1330_0, 0;
    %assign/vec4 v00000262afce0c50_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000262afa98390;
T_13 ;
    %wait E_00000262afc6a770;
    %load/vec4 v00000262afcd1dc0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000262afcd4200_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000262afa98200;
T_14 ;
    %wait E_00000262afc6a7f0;
    %load/vec4 v00000262afcd4160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000262afcd2c20_0;
    %pad/u 33;
    %load/vec4 v00000262afcd2d60_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000262afcd3ee0_0, 0;
    %assign/vec4 v00000262afcd1d20_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000262afcd2c20_0;
    %pad/u 33;
    %load/vec4 v00000262afcd2d60_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000262afcd3ee0_0, 0;
    %assign/vec4 v00000262afcd1d20_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000262afcd2c20_0;
    %pad/u 33;
    %load/vec4 v00000262afcd2d60_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000262afcd3ee0_0, 0;
    %assign/vec4 v00000262afcd1d20_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000262afcd2c20_0;
    %pad/u 33;
    %load/vec4 v00000262afcd2d60_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000262afcd3ee0_0, 0;
    %assign/vec4 v00000262afcd1d20_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000262afcd2c20_0;
    %pad/u 33;
    %load/vec4 v00000262afcd2d60_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000262afcd3ee0_0, 0;
    %assign/vec4 v00000262afcd1d20_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000262afcd2c20_0;
    %pad/u 33;
    %load/vec4 v00000262afcd2d60_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000262afcd3ee0_0, 0;
    %assign/vec4 v00000262afcd1d20_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000262afcd2d60_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000262afcd1d20_0;
    %load/vec4 v00000262afcd2d60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000262afcd2c20_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000262afcd2d60_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000262afcd2d60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000262afcd1d20_0, 0;
    %load/vec4 v00000262afcd2c20_0;
    %ix/getv 4, v00000262afcd2d60_0;
    %shiftl 4;
    %assign/vec4 v00000262afcd3ee0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000262afcd2d60_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000262afcd1d20_0;
    %load/vec4 v00000262afcd2d60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000262afcd2c20_0;
    %load/vec4 v00000262afcd2d60_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000262afcd2d60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000262afcd1d20_0, 0;
    %load/vec4 v00000262afcd2c20_0;
    %ix/getv 4, v00000262afcd2d60_0;
    %shiftr 4;
    %assign/vec4 v00000262afcd3ee0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262afcd1d20_0, 0;
    %load/vec4 v00000262afcd2c20_0;
    %load/vec4 v00000262afcd2d60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000262afcd3ee0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262afcd1d20_0, 0;
    %load/vec4 v00000262afcd2d60_0;
    %load/vec4 v00000262afcd2c20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000262afcd3ee0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000262afa99aa0;
T_15 ;
    %wait E_00000262afc6a230;
    %load/vec4 v00000262afccf2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000262afccf6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afccf7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afccdbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afccef30_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000262afcce030_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000262afccf070_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afcd0010_0, 0;
    %assign/vec4 v00000262afccfd90_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000262afbf3390_0;
    %assign/vec4 v00000262afccfd90_0, 0;
    %load/vec4 v00000262afccecb0_0;
    %assign/vec4 v00000262afcd0010_0, 0;
    %load/vec4 v00000262afccff70_0;
    %assign/vec4 v00000262afccf070_0, 0;
    %load/vec4 v00000262afbcdc90_0;
    %assign/vec4 v00000262afcce030_0, 0;
    %load/vec4 v00000262afbf3430_0;
    %assign/vec4 v00000262afccef30_0, 0;
    %load/vec4 v00000262afbcdbf0_0;
    %assign/vec4 v00000262afccdbd0_0, 0;
    %load/vec4 v00000262afccf430_0;
    %assign/vec4 v00000262afccf7f0_0, 0;
    %load/vec4 v00000262afcce850_0;
    %assign/vec4 v00000262afccf6b0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000262afcdbf30;
T_16 ;
    %wait E_00000262afc6b2f0;
    %load/vec4 v00000262afcfda10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000262afcfd510_0;
    %load/vec4 v00000262afcfc430_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262afcfcf70, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000262afcdbf30;
T_17 ;
    %wait E_00000262afc6b2f0;
    %load/vec4 v00000262afcfc430_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000262afcfcf70, 4;
    %assign/vec4 v00000262afcfbe90_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000262afcdbf30;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262afcfdbf0_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000262afcfdbf0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000262afcfdbf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262afcfcf70, 0, 4;
    %load/vec4 v00000262afcfdbf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262afcfdbf0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_00000262afcdbf30;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262afcfdbf0_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000262afcfdbf0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000262afcfdbf0_0;
    %load/vec4a v00000262afcfcf70, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000262afcfdbf0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000262afcfdbf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262afcfdbf0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000262afcdc0c0;
T_20 ;
    %wait E_00000262afc6b170;
    %load/vec4 v00000262afcfccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000262afcfcb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcfd650_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcfcbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000262afcfe050_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000262afcfdb50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000262afcfd010_0, 0;
    %assign/vec4 v00000262afcfca70_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000262afcfc9d0_0;
    %assign/vec4 v00000262afcfca70_0, 0;
    %load/vec4 v00000262afcfd3d0_0;
    %assign/vec4 v00000262afcfd010_0, 0;
    %load/vec4 v00000262afcfc6b0_0;
    %assign/vec4 v00000262afcfe050_0, 0;
    %load/vec4 v00000262afcfd790_0;
    %assign/vec4 v00000262afcfdb50_0, 0;
    %load/vec4 v00000262afcfdab0_0;
    %assign/vec4 v00000262afcfcbb0_0, 0;
    %load/vec4 v00000262afcfd8d0_0;
    %assign/vec4 v00000262afcfcb10_0, 0;
    %load/vec4 v00000262afcfbad0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000262afcfd650_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000262afa2d800;
T_21 ;
    %wait E_00000262afc6a430;
    %load/vec4 v00000262afd0fac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000262afd0fd40_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000262afd0fd40_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000262afd0fd40_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000262afaa9f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262afd10740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262afd0e3a0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000262afaa9f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000262afd10740_0;
    %inv;
    %assign/vec4 v00000262afd10740_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000262afaa9f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SumOfNumbers/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262afd0e3a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262afd0e3a0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000262afd10420_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
