{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 19:11:06 2020 " "Info: Processing started: Wed Dec 09 19:11:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cache -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cache -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "main.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/main.v" 6 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register main_mem:u0\|data_out\[168\] register cache_mem:u1\|dataOut\[8\] 132.21 MHz 7.564 ns Internal " "Info: Clock \"clk\" has Internal fmax of 132.21 MHz between source register \"main_mem:u0\|data_out\[168\]\" and destination register \"cache_mem:u1\|dataOut\[8\]\" (period= 7.564 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.395 ns + Longest register register " "Info: + Longest register to register delay is 7.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns main_mem:u0\|data_out\[168\] 1 REG LCFF_X29_Y15_N1 283 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y15_N1; Fanout = 283; REG Node = 'main_mem:u0\|data_out\[168\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_mem:u0|data_out[168] } "NODE_NAME" } } { "main_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/main_mem.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.648 ns) + CELL(0.366 ns) 2.014 ns cache_mem:u1\|cache~623201 2 COMB LCCOMB_X39_Y8_N22 2 " "Info: 2: + IC(1.648 ns) + CELL(0.366 ns) = 2.014 ns; Loc. = LCCOMB_X39_Y8_N22; Fanout = 2; COMB Node = 'cache_mem:u1\|cache~623201'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.014 ns" { main_mem:u0|data_out[168] cache_mem:u1|cache~623201 } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.154 ns) 2.926 ns cache_mem:u1\|Mux8215~1434 3 COMB LCCOMB_X34_Y10_N28 1 " "Info: 3: + IC(0.758 ns) + CELL(0.154 ns) = 2.926 ns; Loc. = LCCOMB_X34_Y10_N28; Fanout = 1; COMB Node = 'cache_mem:u1\|Mux8215~1434'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { cache_mem:u1|cache~623201 cache_mem:u1|Mux8215~1434 } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.693 ns) + CELL(0.053 ns) 4.672 ns cache_mem:u1\|Mux8215~1436 4 COMB LCCOMB_X25_Y22_N30 1 " "Info: 4: + IC(1.693 ns) + CELL(0.053 ns) = 4.672 ns; Loc. = LCCOMB_X25_Y22_N30; Fanout = 1; COMB Node = 'cache_mem:u1\|Mux8215~1436'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { cache_mem:u1|Mux8215~1434 cache_mem:u1|Mux8215~1436 } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.053 ns) 5.686 ns cache_mem:u1\|Mux8215~1442 5 COMB LCCOMB_X34_Y21_N14 1 " "Info: 5: + IC(0.961 ns) + CELL(0.053 ns) = 5.686 ns; Loc. = LCCOMB_X34_Y21_N14; Fanout = 1; COMB Node = 'cache_mem:u1\|Mux8215~1442'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { cache_mem:u1|Mux8215~1436 cache_mem:u1|Mux8215~1442 } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.053 ns) 7.240 ns cache_mem:u1\|Mux8215~1443 6 COMB LCCOMB_X27_Y11_N18 1 " "Info: 6: + IC(1.501 ns) + CELL(0.053 ns) = 7.240 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 1; COMB Node = 'cache_mem:u1\|Mux8215~1443'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { cache_mem:u1|Mux8215~1442 cache_mem:u1|Mux8215~1443 } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.395 ns cache_mem:u1\|dataOut\[8\] 7 REG LCFF_X27_Y11_N19 1 " "Info: 7: + IC(0.000 ns) + CELL(0.155 ns) = 7.395 ns; Loc. = LCFF_X27_Y11_N19; Fanout = 1; REG Node = 'cache_mem:u1\|dataOut\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { cache_mem:u1|Mux8215~1443 cache_mem:u1|dataOut[8] } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.834 ns ( 11.28 % ) " "Info: Total cell delay = 0.834 ns ( 11.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.561 ns ( 88.72 % ) " "Info: Total interconnect delay = 6.561 ns ( 88.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.395 ns" { main_mem:u0|data_out[168] cache_mem:u1|cache~623201 cache_mem:u1|Mux8215~1434 cache_mem:u1|Mux8215~1436 cache_mem:u1|Mux8215~1442 cache_mem:u1|Mux8215~1443 cache_mem:u1|dataOut[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.395 ns" { main_mem:u0|data_out[168] {} cache_mem:u1|cache~623201 {} cache_mem:u1|Mux8215~1434 {} cache_mem:u1|Mux8215~1436 {} cache_mem:u1|Mux8215~1442 {} cache_mem:u1|Mux8215~1443 {} cache_mem:u1|dataOut[8] {} } { 0.000ns 1.648ns 0.758ns 1.693ns 0.961ns 1.501ns 0.000ns } { 0.000ns 0.366ns 0.154ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.015 ns - Smallest " "Info: - Smallest clock skew is 0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.489 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/main.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 7233 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7233; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/main.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns cache_mem:u1\|dataOut\[8\] 3 REG LCFF_X27_Y11_N19 1 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X27_Y11_N19; Fanout = 1; REG Node = 'cache_mem:u1\|dataOut\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { clk~clkctrl cache_mem:u1|dataOut[8] } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl cache_mem:u1|dataOut[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} cache_mem:u1|dataOut[8] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.474 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/main.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 7233 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7233; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/main.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns main_mem:u0\|data_out\[168\] 3 REG LCFF_X29_Y15_N1 283 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X29_Y15_N1; Fanout = 283; REG Node = 'main_mem:u0\|data_out\[168\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl main_mem:u0|data_out[168] } "NODE_NAME" } } { "main_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/main_mem.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl main_mem:u0|data_out[168] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} main_mem:u0|data_out[168] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl cache_mem:u1|dataOut[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} cache_mem:u1|dataOut[8] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl main_mem:u0|data_out[168] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} main_mem:u0|data_out[168] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "main_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/main_mem.v" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.395 ns" { main_mem:u0|data_out[168] cache_mem:u1|cache~623201 cache_mem:u1|Mux8215~1434 cache_mem:u1|Mux8215~1436 cache_mem:u1|Mux8215~1442 cache_mem:u1|Mux8215~1443 cache_mem:u1|dataOut[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.395 ns" { main_mem:u0|data_out[168] {} cache_mem:u1|cache~623201 {} cache_mem:u1|Mux8215~1434 {} cache_mem:u1|Mux8215~1436 {} cache_mem:u1|Mux8215~1442 {} cache_mem:u1|Mux8215~1443 {} cache_mem:u1|dataOut[8] {} } { 0.000ns 1.648ns 0.758ns 1.693ns 0.961ns 1.501ns 0.000ns } { 0.000ns 0.366ns 0.154ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl cache_mem:u1|dataOut[8] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} cache_mem:u1|dataOut[8] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl main_mem:u0|data_out[168] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} main_mem:u0|data_out[168] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "cache_mem:u1\|dataOut\[25\] address\[7\] clk 18.506 ns register " "Info: tsu for register \"cache_mem:u1\|dataOut\[25\]\" (data pin = \"address\[7\]\", clock pin = \"clk\") is 18.506 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.902 ns + Longest pin register " "Info: + Longest pin to register delay is 20.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns address\[7\] 1 PIN PIN_J8 967 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_J8; Fanout = 967; PIN Node = 'address\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } } { "main.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/main.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.600 ns) + CELL(0.366 ns) 8.746 ns cache_mem:u1\|Decoder0~3296 2 COMB LCCOMB_X3_Y3_N22 42 " "Info: 2: + IC(7.600 ns) + CELL(0.366 ns) = 8.746 ns; Loc. = LCCOMB_X3_Y3_N22; Fanout = 42; COMB Node = 'cache_mem:u1\|Decoder0~3296'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.966 ns" { address[7] cache_mem:u1|Decoder0~3296 } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.167 ns) + CELL(0.346 ns) 13.259 ns cache_mem:u1\|Decoder0~3404 3 COMB LCCOMB_X33_Y14_N12 28 " "Info: 3: + IC(4.167 ns) + CELL(0.346 ns) = 13.259 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 28; COMB Node = 'cache_mem:u1\|Decoder0~3404'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.513 ns" { cache_mem:u1|Decoder0~3296 cache_mem:u1|Decoder0~3404 } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.421 ns) + CELL(0.228 ns) 16.908 ns cache_mem:u1\|cache~619156 4 COMB LCCOMB_X14_Y25_N26 2 " "Info: 4: + IC(3.421 ns) + CELL(0.228 ns) = 16.908 ns; Loc. = LCCOMB_X14_Y25_N26; Fanout = 2; COMB Node = 'cache_mem:u1\|cache~619156'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.649 ns" { cache_mem:u1|Decoder0~3404 cache_mem:u1|cache~619156 } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.053 ns) 17.165 ns cache_mem:u1\|Mux8198~1340 5 COMB LCCOMB_X14_Y25_N8 1 " "Info: 5: + IC(0.204 ns) + CELL(0.053 ns) = 17.165 ns; Loc. = LCCOMB_X14_Y25_N8; Fanout = 1; COMB Node = 'cache_mem:u1\|Mux8198~1340'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { cache_mem:u1|cache~619156 cache_mem:u1|Mux8198~1340 } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.357 ns) 19.074 ns cache_mem:u1\|Mux8198~1343 6 COMB LCCOMB_X18_Y8_N2 1 " "Info: 6: + IC(1.552 ns) + CELL(0.357 ns) = 19.074 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 1; COMB Node = 'cache_mem:u1\|Mux8198~1343'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.909 ns" { cache_mem:u1|Mux8198~1340 cache_mem:u1|Mux8198~1343 } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.154 ns) 19.453 ns cache_mem:u1\|Mux8198~1354 7 COMB LCCOMB_X18_Y8_N28 1 " "Info: 7: + IC(0.225 ns) + CELL(0.154 ns) = 19.453 ns; Loc. = LCCOMB_X18_Y8_N28; Fanout = 1; COMB Node = 'cache_mem:u1\|Mux8198~1354'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.379 ns" { cache_mem:u1|Mux8198~1343 cache_mem:u1|Mux8198~1354 } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.154 ns) 20.747 ns cache_mem:u1\|Mux8198~1429 8 COMB LCCOMB_X23_Y13_N2 1 " "Info: 8: + IC(1.140 ns) + CELL(0.154 ns) = 20.747 ns; Loc. = LCCOMB_X23_Y13_N2; Fanout = 1; COMB Node = 'cache_mem:u1\|Mux8198~1429'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { cache_mem:u1|Mux8198~1354 cache_mem:u1|Mux8198~1429 } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 20.902 ns cache_mem:u1\|dataOut\[25\] 9 REG LCFF_X23_Y13_N3 1 " "Info: 9: + IC(0.000 ns) + CELL(0.155 ns) = 20.902 ns; Loc. = LCFF_X23_Y13_N3; Fanout = 1; REG Node = 'cache_mem:u1\|dataOut\[25\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { cache_mem:u1|Mux8198~1429 cache_mem:u1|dataOut[25] } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.593 ns ( 12.41 % ) " "Info: Total cell delay = 2.593 ns ( 12.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "18.309 ns ( 87.59 % ) " "Info: Total interconnect delay = 18.309 ns ( 87.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.902 ns" { address[7] cache_mem:u1|Decoder0~3296 cache_mem:u1|Decoder0~3404 cache_mem:u1|cache~619156 cache_mem:u1|Mux8198~1340 cache_mem:u1|Mux8198~1343 cache_mem:u1|Mux8198~1354 cache_mem:u1|Mux8198~1429 cache_mem:u1|dataOut[25] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.902 ns" { address[7] {} address[7]~combout {} cache_mem:u1|Decoder0~3296 {} cache_mem:u1|Decoder0~3404 {} cache_mem:u1|cache~619156 {} cache_mem:u1|Mux8198~1340 {} cache_mem:u1|Mux8198~1343 {} cache_mem:u1|Mux8198~1354 {} cache_mem:u1|Mux8198~1429 {} cache_mem:u1|dataOut[25] {} } { 0.000ns 0.000ns 7.600ns 4.167ns 3.421ns 0.204ns 1.552ns 0.225ns 1.140ns 0.000ns } { 0.000ns 0.780ns 0.366ns 0.346ns 0.228ns 0.053ns 0.357ns 0.154ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.486 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/main.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 7233 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7233; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/main.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns cache_mem:u1\|dataOut\[25\] 3 REG LCFF_X23_Y13_N3 1 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X23_Y13_N3; Fanout = 1; REG Node = 'cache_mem:u1\|dataOut\[25\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl cache_mem:u1|dataOut[25] } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl cache_mem:u1|dataOut[25] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} cache_mem:u1|dataOut[25] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.902 ns" { address[7] cache_mem:u1|Decoder0~3296 cache_mem:u1|Decoder0~3404 cache_mem:u1|cache~619156 cache_mem:u1|Mux8198~1340 cache_mem:u1|Mux8198~1343 cache_mem:u1|Mux8198~1354 cache_mem:u1|Mux8198~1429 cache_mem:u1|dataOut[25] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.902 ns" { address[7] {} address[7]~combout {} cache_mem:u1|Decoder0~3296 {} cache_mem:u1|Decoder0~3404 {} cache_mem:u1|cache~619156 {} cache_mem:u1|Mux8198~1340 {} cache_mem:u1|Mux8198~1343 {} cache_mem:u1|Mux8198~1354 {} cache_mem:u1|Mux8198~1429 {} cache_mem:u1|dataOut[25] {} } { 0.000ns 0.000ns 7.600ns 4.167ns 3.421ns 0.204ns 1.552ns 0.225ns 1.140ns 0.000ns } { 0.000ns 0.780ns 0.366ns 0.346ns 0.228ns 0.053ns 0.357ns 0.154ns 0.154ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl cache_mem:u1|dataOut[25] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} cache_mem:u1|dataOut[25] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dataOut\[30\] cache_mem:u1\|dataOut\[30\] 6.857 ns register " "Info: tco from clock \"clk\" to destination pin \"dataOut\[30\]\" through register \"cache_mem:u1\|dataOut\[30\]\" is 6.857 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.463 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/main.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 7233 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7233; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/main.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns cache_mem:u1\|dataOut\[30\] 3 REG LCFF_X18_Y15_N19 1 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X18_Y15_N19; Fanout = 1; REG Node = 'cache_mem:u1\|dataOut\[30\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clk~clkctrl cache_mem:u1|dataOut[30] } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl cache_mem:u1|dataOut[30] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} cache_mem:u1|dataOut[30] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.300 ns + Longest register pin " "Info: + Longest register to pin delay is 4.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cache_mem:u1\|dataOut\[30\] 1 REG LCFF_X18_Y15_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N19; Fanout = 1; REG Node = 'cache_mem:u1\|dataOut\[30\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_mem:u1|dataOut[30] } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.156 ns) + CELL(2.144 ns) 4.300 ns dataOut\[30\] 2 PIN PIN_N1 0 " "Info: 2: + IC(2.156 ns) + CELL(2.144 ns) = 4.300 ns; Loc. = PIN_N1; Fanout = 0; PIN Node = 'dataOut\[30\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { cache_mem:u1|dataOut[30] dataOut[30] } "NODE_NAME" } } { "main.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/main.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 49.86 % ) " "Info: Total cell delay = 2.144 ns ( 49.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.156 ns ( 50.14 % ) " "Info: Total interconnect delay = 2.156 ns ( 50.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { cache_mem:u1|dataOut[30] dataOut[30] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.300 ns" { cache_mem:u1|dataOut[30] {} dataOut[30] {} } { 0.000ns 2.156ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl cache_mem:u1|dataOut[30] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} cache_mem:u1|dataOut[30] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { cache_mem:u1|dataOut[30] dataOut[30] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.300 ns" { cache_mem:u1|dataOut[30] {} dataOut[30] {} } { 0.000ns 2.156ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "cache_mem:u1\|cache\[84\]\[34\] address\[4\] clk -2.344 ns register " "Info: th for register \"cache_mem:u1\|cache\[84\]\[34\]\" (data pin = \"address\[4\]\", clock pin = \"clk\") is -2.344 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.487 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/main.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 7233 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7233; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/main.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns cache_mem:u1\|cache\[84\]\[34\] 3 REG LCFF_X29_Y1_N1 1 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X29_Y1_N1; Fanout = 1; REG Node = 'cache_mem:u1\|cache\[84\]\[34\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clk~clkctrl cache_mem:u1|cache[84][34] } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl cache_mem:u1|cache[84][34] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} cache_mem:u1|cache[84][34] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.980 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns address\[4\] 1 PIN PIN_W4 3417 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W4; Fanout = 3417; PIN Node = 'address\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "main.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/main.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.952 ns) + CELL(0.053 ns) 4.825 ns cache_mem:u1\|cache~622088 2 COMB LCCOMB_X29_Y1_N0 2 " "Info: 2: + IC(3.952 ns) + CELL(0.053 ns) = 4.825 ns; Loc. = LCCOMB_X29_Y1_N0; Fanout = 2; COMB Node = 'cache_mem:u1\|cache~622088'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.005 ns" { address[4] cache_mem:u1|cache~622088 } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.980 ns cache_mem:u1\|cache\[84\]\[34\] 3 REG LCFF_X29_Y1_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.980 ns; Loc. = LCFF_X29_Y1_N1; Fanout = 1; REG Node = 'cache_mem:u1\|cache\[84\]\[34\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { cache_mem:u1|cache~622088 cache_mem:u1|cache[84][34] } "NODE_NAME" } } { "cache_mem.v" "" { Text "C:/4-2/VLSI/Lab/project/codes/cache_project/cache_mem.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.028 ns ( 20.64 % ) " "Info: Total cell delay = 1.028 ns ( 20.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.952 ns ( 79.36 % ) " "Info: Total interconnect delay = 3.952 ns ( 79.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.980 ns" { address[4] cache_mem:u1|cache~622088 cache_mem:u1|cache[84][34] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.980 ns" { address[4] {} address[4]~combout {} cache_mem:u1|cache~622088 {} cache_mem:u1|cache[84][34] {} } { 0.000ns 0.000ns 3.952ns 0.000ns } { 0.000ns 0.820ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl cache_mem:u1|cache[84][34] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} cache_mem:u1|cache[84][34] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.980 ns" { address[4] cache_mem:u1|cache~622088 cache_mem:u1|cache[84][34] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.980 ns" { address[4] {} address[4]~combout {} cache_mem:u1|cache~622088 {} cache_mem:u1|cache[84][34] {} } { 0.000ns 0.000ns 3.952ns 0.000ns } { 0.000ns 0.820ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Info: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 19:11:09 2020 " "Info: Processing ended: Wed Dec 09 19:11:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
