#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct 17 22:03:21 2021
# Process ID: 54806
# Current directory: /home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.runs/synth_1
# Command line: vivado -log main_sum.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_sum.tcl
# Log file: /home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.runs/synth_1/main_sum.vds
# Journal file: /home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source main_sum.tcl -notrace
Command: synth_design -top main_sum -part xc7a100tcsg324-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 54832 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1671.160 ; gain = 152.719 ; free physical = 5745 ; free virtual = 12900
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_sum' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.srcs/sources_1/new/main_sum.vhd:21]
INFO: [Synth 8-638] synthesizing module 'sumator_8' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.srcs/sources_1/new/sumator_8.vhd:20]
INFO: [Synth 8-3491] module 'sumator_2' declared at '/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.srcs/sources_1/new/sumator_2.vhd:12' bound to instance 'SUMX' of component 'sumator_2' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.srcs/sources_1/new/sumator_8.vhd:42]
INFO: [Synth 8-638] synthesizing module 'sumator_2' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.srcs/sources_1/new/sumator_2.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'sumator_2' (1#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.srcs/sources_1/new/sumator_2.vhd:21]
INFO: [Synth 8-3491] module 'sumator_2' declared at '/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.srcs/sources_1/new/sumator_2.vhd:12' bound to instance 'SUMX' of component 'sumator_2' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.srcs/sources_1/new/sumator_8.vhd:42]
INFO: [Synth 8-3491] module 'sumator_2' declared at '/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.srcs/sources_1/new/sumator_2.vhd:12' bound to instance 'SUMX' of component 'sumator_2' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.srcs/sources_1/new/sumator_8.vhd:42]
INFO: [Synth 8-3491] module 'sumator_2' declared at '/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.srcs/sources_1/new/sumator_2.vhd:12' bound to instance 'SUMX' of component 'sumator_2' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.srcs/sources_1/new/sumator_8.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'sumator_8' (2#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.srcs/sources_1/new/sumator_8.vhd:20]
INFO: [Synth 8-638] synthesizing module 'displ7seg' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.srcs/sources_1/imports/new/displ7seg.vhd:35]
INFO: [Synth 8-226] default block is never used [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.srcs/sources_1/imports/new/displ7seg.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'displ7seg' (3#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.srcs/sources_1/imports/new/displ7seg.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'main_sum' (4#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.srcs/sources_1/new/main_sum.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1724.910 ; gain = 206.469 ; free physical = 5769 ; free virtual = 12925
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1730.848 ; gain = 212.406 ; free physical = 5766 ; free virtual = 12922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1730.848 ; gain = 212.406 ; free physical = 5766 ; free virtual = 12922
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.srcs/constrs_1/imports/SSC/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.srcs/constrs_1/imports/SSC/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.srcs/constrs_1/imports/SSC/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_sum_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_sum_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1888.535 ; gain = 0.000 ; free physical = 5673 ; free virtual = 12829
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1888.535 ; gain = 0.000 ; free physical = 5673 ; free virtual = 12829
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1888.535 ; gain = 370.094 ; free physical = 5744 ; free virtual = 12900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1888.535 ; gain = 370.094 ; free physical = 5744 ; free virtual = 12900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1888.535 ; gain = 370.094 ; free physical = 5744 ; free virtual = 12900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1888.535 ; gain = 370.094 ; free physical = 5736 ; free virtual = 12892
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 8     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sumator_2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
Module displ7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1888.535 ; gain = 370.094 ; free physical = 5722 ; free virtual = 12883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1888.535 ; gain = 370.094 ; free physical = 5595 ; free virtual = 12763
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1888.535 ; gain = 370.094 ; free physical = 5592 ; free virtual = 12760
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1888.535 ; gain = 370.094 ; free physical = 5592 ; free virtual = 12760
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1888.535 ; gain = 370.094 ; free physical = 5592 ; free virtual = 12760
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1888.535 ; gain = 370.094 ; free physical = 5592 ; free virtual = 12760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT2   |    22|
|4     |LUT3   |    12|
|5     |LUT4   |    18|
|6     |LUT5   |     5|
|7     |LUT6   |    10|
|8     |MUXF7  |     1|
|9     |FDRE   |    20|
|10    |IBUF   |    18|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-------------+------+
|      |Instance              |Module       |Cells |
+------+----------------------+-------------+------+
|1     |top                   |             |   128|
|2     |  sum_8               |sumator_8    |    19|
|3     |    \GEN_SUM[0].SUMX  |sumator_2__1 |     3|
|4     |    \GEN_SUM[1].SUMX  |sumator_2__2 |     4|
|5     |    \GEN_SUM[2].SUMX  |sumator_2__3 |     4|
|6     |    \GEN_SUM[3].SUMX  |sumator_2    |     4|
|7     |  mux_disp            |displ7seg    |    74|
+------+----------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1888.535 ; gain = 370.094 ; free physical = 5592 ; free virtual = 12760
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1888.535 ; gain = 212.406 ; free physical = 5643 ; free virtual = 12811
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1888.535 ; gain = 370.094 ; free physical = 5643 ; free virtual = 12811
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.473 ; gain = 0.000 ; free physical = 5592 ; free virtual = 12760
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1895.473 ; gain = 505.344 ; free physical = 5690 ; free virtual = 12858
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.473 ; gain = 0.000 ; free physical = 5690 ; free virtual = 12858
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/sumator_4_2/sumator_4_2.runs/synth_1/main_sum.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_sum_utilization_synth.rpt -pb main_sum_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 17 22:03:43 2021...
