# RISCâ€‘V Reference SoC Tapeout Program- Week 1

This repository covers the basics of Verilog simulation using Icarus Verilog, and introduces RTL synthesis with Yosys. It includes tasks such as writing simple Verilog designs and testbenches, running simulations, analyzing waveforms, and synthesizing designs into gate-level netlists.






