-- VHDL for IBM SMS ALD page 39.50.70.1
-- Title: CHAR SEL ERR GATE AND B RESET-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/22/2020 1:34:06 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_39_50_70_1_CHAR_SEL_ERR_GATE_AND_B_RESET_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PY_CHAR_SEL_ERROR_CHK_1:	 in STD_LOGIC;
		MY_CHAR_SEL_ERROR_CHK_1_STAR_2_STAR:	 in STD_LOGIC;
		PY_CHAR_SEL_ERROR_CHK_2:	 in STD_LOGIC;
		MY_CHAR_SEL_ERROR_CHK_2_STAR_2_STAR:	 in STD_LOGIC;
		MY_MEM_AR_TTHP4B:	 in STD_LOGIC;
		MY_MEM_AR_NOT_TTHP4B:	 in STD_LOGIC;
		PY_B_DATA_REG_RESET_1:	 in STD_LOGIC;
		PS_CHAR_SEL_ERROR_CHK_1:	 out STD_LOGIC;
		PS_CHAR_SEL_ERROR_CHK_2:	 out STD_LOGIC;
		PS_B_DATA_REG_RESET:	 out STD_LOGIC);
end ALD_39_50_70_1_CHAR_SEL_ERR_GATE_AND_B_RESET_ACC;

architecture behavioral of ALD_39_50_70_1_CHAR_SEL_ERR_GATE_AND_B_RESET_ACC is 

	signal OUT_3A_F: STD_LOGIC;
	signal OUT_4B_G: STD_LOGIC;
	signal OUT_3B_G: STD_LOGIC;
	signal OUT_4C_C: STD_LOGIC;
	signal OUT_3C_C: STD_LOGIC;
	signal OUT_3D_R: STD_LOGIC;
	signal OUT_4F_G: STD_LOGIC;
	signal OUT_3F_G: STD_LOGIC;
	signal OUT_DOT_1A: STD_LOGIC;
	signal OUT_DOT_1C: STD_LOGIC;

begin

	OUT_3A_F <= NOT(MY_CHAR_SEL_ERROR_CHK_1_STAR_2_STAR OR MY_MEM_AR_TTHP4B );
	OUT_4B_G <= NOT(PY_CHAR_SEL_ERROR_CHK_1 );
	OUT_3B_G <= NOT(OUT_4B_G OR MY_MEM_AR_NOT_TTHP4B );
	OUT_4C_C <= NOT(PY_CHAR_SEL_ERROR_CHK_2 );
	OUT_3C_C <= NOT(OUT_4C_C OR MY_MEM_AR_NOT_TTHP4B );
	OUT_3D_R <= NOT(MY_CHAR_SEL_ERROR_CHK_2_STAR_2_STAR OR MY_MEM_AR_TTHP4B );
	OUT_4F_G <= NOT(PY_B_DATA_REG_RESET_1 );
	OUT_3F_G <= NOT(OUT_4F_G );
	OUT_DOT_1A <= OUT_3A_F OR OUT_3B_G;
	OUT_DOT_1C <= OUT_3C_C OR OUT_3D_R;

	PS_B_DATA_REG_RESET <= OUT_3F_G;
	PS_CHAR_SEL_ERROR_CHK_1 <= OUT_DOT_1A;
	PS_CHAR_SEL_ERROR_CHK_2 <= OUT_DOT_1C;


end;
