Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 54ffa8bfc07d4a7dad421e3c24a0a0a9 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_multicycle_tb_behav xil_defaultlib.cpu_multicycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'a' [D:/VivadoProject/COD/Lab4/Multicycle_CPU/Multicycle_CPU.srcs/sources_1/new/cpu_multicycle.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'dpra' [D:/VivadoProject/COD/Lab4/Multicycle_CPU/Multicycle_CPU.srcs/sources_1/new/cpu_multicycle.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'dbu_ra' [D:/VivadoProject/COD/Lab4/Multicycle_CPU/Multicycle_CPU.srcs/sources_1/new/cpu_multicycle.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/VivadoProject/COD/Lab4/Multicycle_CPU/Multicycle_CPU.srcs/sources_1/new/cpu_multicycle.v:105]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [D:/VivadoProject/COD/Lab4/Multicycle_CPU/Multicycle_CPU.srcs/sources_1/new/cpu_multicycle.v:114]
WARNING: [VRFC 10-5021] port 'dbu_mem_rf_addr' is not connected on this instance [D:/VivadoProject/COD/Lab4/Multicycle_CPU/Multicycle_CPU.srcs/sim_1/new/cpu_multicycle_tb.v:29]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
