$date
	Wed Oct 23 19:33:26 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module riscv0 $end
$var wire 2 # KEY [1:0] $end
$var wire 11 $ signals [10:0] $end
$var wire 7 % opcode [6:0] $end
$var wire 32 & immGenOut [31:0] $end
$var wire 32 ' imemAddr [31:0] $end
$var wire 32 ( dmemOut [31:0] $end
$var wire 32 ) dataB [31:0] $end
$var wire 32 * dataA [31:0] $end
$var wire 1 + clock $end
$var wire 1 , clear $end
$var wire 1 - branchFromAlu $end
$var wire 32 . aluResult [31:0] $end
$var wire 5 / Rs2 [4:0] $end
$var wire 5 0 Rs1 [4:0] $end
$var wire 5 1 Rd [4:0] $end
$var wire 10 2 LEDR [9:0] $end
$var wire 32 3 I [31:0] $end
$var reg 32 4 aluB [31:0] $end
$var reg 32 5 dataD [31:0] $end
$var reg 32 6 pcIn [31:0] $end
$scope module CU $end
$var wire 7 7 opcode [6:0] $end
$var reg 11 8 signals [10:0] $end
$upscope $end
$scope module alu $end
$var wire 3 9 aluOp [2:0] $end
$var wire 32 : andd [31:0] $end
$var wire 32 ; dataB [31:0] $end
$var wire 4 < func [3:0] $end
$var wire 32 = orr [31:0] $end
$var wire 32 > xorr [31:0] $end
$var wire 32 ? sub [31:0] $end
$var wire 1 @ func7 $end
$var wire 3 A func3 [2:0] $end
$var wire 32 B dataA [31:0] $end
$var wire 32 C add [31:0] $end
$var reg 32 D aluResult [31:0] $end
$var reg 1 - branchFromAlu $end
$upscope $end
$scope module dmem $end
$var wire 8 E ADDR [7:0] $end
$var wire 1 , clear $end
$var wire 1 + clk $end
$var wire 1 F wren $end
$var wire 32 G DOUT [31:0] $end
$var wire 32 H DIN [31:0] $end
$var integer 32 I i [31:0] $end
$upscope $end
$scope module imem $end
$var wire 8 J ADDR [7:0] $end
$var wire 32 K DIN [31:0] $end
$var wire 1 , clear $end
$var wire 1 + clk $end
$var wire 1 L wren $end
$var wire 32 M DOUT [31:0] $end
$var integer 32 N i [31:0] $end
$upscope $end
$scope module immGen $end
$var wire 32 O I [31:0] $end
$var wire 2 P immSel [1:0] $end
$var reg 32 Q imm [31:0] $end
$var integer 32 R i [31:0] $end
$upscope $end
$scope module pc $end
$var wire 1 , clear $end
$var wire 1 S clock $end
$var wire 32 T data [31:0] $end
$var wire 1 U enable $end
$var reg 32 V out [31:0] $end
$upscope $end
$scope module rf $end
$var wire 5 W addrA [4:0] $end
$var wire 5 X addrB [4:0] $end
$var wire 5 Y addrD [4:0] $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 [ dataD [31:0] $end
$var wire 1 \ regWriteEnable $end
$var reg 32 ] Rin [31:0] $end
$var reg 32 ^ dataA [31:0] $end
$var reg 32 _ dataB [31:0] $end
$scope begin r[1] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 ` data [31:0] $end
$var wire 1 a enable $end
$var reg 32 b out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[2] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 c data [31:0] $end
$var wire 1 d enable $end
$var reg 32 e out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[3] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 f data [31:0] $end
$var wire 1 g enable $end
$var reg 32 h out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[4] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 i data [31:0] $end
$var wire 1 j enable $end
$var reg 32 k out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[5] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 l data [31:0] $end
$var wire 1 m enable $end
$var reg 32 n out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[6] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 o data [31:0] $end
$var wire 1 p enable $end
$var reg 32 q out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[7] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 r data [31:0] $end
$var wire 1 s enable $end
$var reg 32 t out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[8] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 u data [31:0] $end
$var wire 1 v enable $end
$var reg 32 w out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[9] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 x data [31:0] $end
$var wire 1 y enable $end
$var reg 32 z out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[10] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 { data [31:0] $end
$var wire 1 | enable $end
$var reg 32 } out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[11] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 ~ data [31:0] $end
$var wire 1 !" enable $end
$var reg 32 "" out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[12] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 #" data [31:0] $end
$var wire 1 $" enable $end
$var reg 32 %" out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[13] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 &" data [31:0] $end
$var wire 1 '" enable $end
$var reg 32 (" out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[14] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 )" data [31:0] $end
$var wire 1 *" enable $end
$var reg 32 +" out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[15] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 ," data [31:0] $end
$var wire 1 -" enable $end
$var reg 32 ." out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[16] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 /" data [31:0] $end
$var wire 1 0" enable $end
$var reg 32 1" out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[17] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 2" data [31:0] $end
$var wire 1 3" enable $end
$var reg 32 4" out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[18] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 5" data [31:0] $end
$var wire 1 6" enable $end
$var reg 32 7" out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[19] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 8" data [31:0] $end
$var wire 1 9" enable $end
$var reg 32 :" out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[20] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 ;" data [31:0] $end
$var wire 1 <" enable $end
$var reg 32 =" out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[21] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 >" data [31:0] $end
$var wire 1 ?" enable $end
$var reg 32 @" out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[22] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 A" data [31:0] $end
$var wire 1 B" enable $end
$var reg 32 C" out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[23] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 D" data [31:0] $end
$var wire 1 E" enable $end
$var reg 32 F" out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[24] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 G" data [31:0] $end
$var wire 1 H" enable $end
$var reg 32 I" out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[25] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 J" data [31:0] $end
$var wire 1 K" enable $end
$var reg 32 L" out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[26] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 M" data [31:0] $end
$var wire 1 N" enable $end
$var reg 32 O" out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[27] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 P" data [31:0] $end
$var wire 1 Q" enable $end
$var reg 32 R" out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[28] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 S" data [31:0] $end
$var wire 1 T" enable $end
$var reg 32 U" out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[29] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 V" data [31:0] $end
$var wire 1 W" enable $end
$var reg 32 X" out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[30] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 Y" data [31:0] $end
$var wire 1 Z" enable $end
$var reg 32 [" out [31:0] $end
$upscope $end
$upscope $end
$scope begin r[31] $end
$scope module r $end
$var wire 1 , clear $end
$var wire 1 Z clock $end
$var wire 32 \" data [31:0] $end
$var wire 1 ]" enable $end
$var reg 32 ^" out [31:0] $end
$upscope $end
$upscope $end
$scope module r0 $end
$var wire 1 _" clear $end
$var wire 1 Z clock $end
$var wire 32 `" data [31:0] $end
$var wire 1 a" enable $end
$var reg 32 b" out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 b"
xa"
bx `"
0_"
bx ^"
x]"
bx \"
bx ["
xZ"
bx Y"
bx X"
xW"
bx V"
bx U"
xT"
bx S"
bx R"
xQ"
bx P"
bx O"
xN"
bx M"
bx L"
xK"
bx J"
bx I"
xH"
bx G"
bx F"
xE"
bx D"
bx C"
xB"
bx A"
bx @"
x?"
bx >"
bx ="
x<"
bx ;"
bx :"
x9"
bx 8"
bx 7"
x6"
bx 5"
bx 4"
x3"
bx 2"
bx 1"
x0"
bx /"
bx ."
x-"
bx ,"
bx +"
x*"
bx )"
bx ("
x'"
bx &"
bx %"
x$"
bx #"
bx ""
x!"
bx ~
bx }
x|
bx {
bx z
xy
bx x
bx w
xv
bx u
bx t
xs
bx r
bx q
xp
bx o
bx n
xm
bx l
bx k
xj
bx i
bx h
xg
bx f
bx e
xd
bx c
bx b
xa
bx `
bx _
bx ^
bx ]
x\
bx [
1Z
bx Y
bx X
bx W
bx V
1U
bx T
1S
b0 R
bx Q
bx P
bx O
b11111111 N
bx M
0L
bz K
bx J
b11111111 I
bx H
bx G
xF
bx E
bx D
bx C
bx B
bx A
x@
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
x-
1,
0+
bx *
bx )
bx (
bx '
bx &
bx %
bx $
b10 #
1"
0!
$end
#1
1a
b0 (
b0 G
b1000 E
b1000 2
b1000 5
b1000 [
b1000 `
b1000 c
b1000 f
b1000 i
b1000 l
b1000 o
b1000 r
b1000 u
b1000 x
b1000 {
b1000 ~
b1000 #"
b1000 &"
b1000 )"
b1000 ,"
b1000 /"
b1000 2"
b1000 5"
b1000 8"
b1000 ;"
b1000 >"
b1000 A"
b1000 D"
b1000 G"
b1000 J"
b1000 M"
b1000 P"
b1000 S"
b1000 V"
b1000 Y"
b1000 \"
b1000 `"
b100000 R
0d
0g
0j
0m
0p
0s
0v
0y
0|
0!"
0$"
0'"
0*"
0-"
00"
03"
06"
09"
0<"
0?"
0B"
0E"
0H"
0K"
0N"
0Q"
0T"
0W"
0Z"
0]"
0a"
b1000 >
b1000 =
b0 :
0-
b1000 .
b1000 D
0F
b10 9
b0 P
1\
b1000 C
b11111111111111111111111111111000 ?
b1000 4
b1000 ;
0@
b0 A
b10 ]
b0 )
b0 H
b0 _
b0 *
b0 B
b0 ^
b1000010100 $
b1000010100 8
b1000 /
b1000 X
b0 <
b0 0
b0 W
b1 1
b1 Y
b10011 %
b10011 7
b1000 &
b1000 Q
b100000000000000010010011 3
b100000000000000010010011 M
b100000000000000010010011 O
b0 J
b100 6
b100 T
b0 '
b0 V
b0 ^"
b0 ["
b0 X"
b0 U"
b0 R"
b0 O"
b0 L"
b0 I"
b0 F"
b0 C"
b0 @"
b0 ="
b0 :"
b0 7"
b0 4"
b0 1"
b0 ."
b0 +"
b0 ("
b0 %"
b0 ""
b0 }
b0 z
b0 w
b0 t
b0 q
b0 n
b0 k
b0 h
b0 e
b0 b
0,
b0 #
0"
#2
1,
b10 #
1"
#4
0Z
0S
1+
b11 #
1!
#5
b110001 E
b110001 2
b110001 5
b110001 [
b110001 `
b110001 c
b110001 f
b110001 i
b110001 l
b110001 o
b110001 r
b110001 u
b110001 x
b110001 {
b110001 ~
b110001 #"
b110001 &"
b110001 )"
b110001 ,"
b110001 /"
b110001 2"
b110001 5"
b110001 8"
b110001 ;"
b110001 >"
b110001 A"
b110001 D"
b110001 G"
b110001 J"
b110001 M"
b110001 P"
b110001 S"
b110001 V"
b110001 Y"
b110001 \"
b110001 `"
0a
1m
b110001 =
b110001 >
b110001 .
b110001 D
b100000 ]
b110001 C
b11111111111111111111111111001111 ?
b110001 4
b110001 ;
b10001 /
b10001 X
b101 1
b101 Y
b100000 R
b110001 &
b110001 Q
b11000100000000001010010011 3
b11000100000000001010010011 M
b11000100000000001010010011 O
b100 J
b1000 6
b1000 T
b1000 b
b100 '
b100 V
1Z
1S
0+
b10 #
0!
#6
0Z
0S
1+
b11 #
1!
#7
b110001 E
b110001 2
0m
1p
b110001 5
b110001 [
b110001 `
b110001 c
b110001 f
b110001 i
b110001 l
b110001 o
b110001 r
b110001 u
b110001 x
b110001 {
b110001 ~
b110001 #"
b110001 &"
b110001 )"
b110001 ,"
b110001 /"
b110001 2"
b110001 5"
b110001 8"
b110001 ;"
b110001 >"
b110001 A"
b110001 D"
b110001 G"
b110001 J"
b110001 M"
b110001 P"
b110001 S"
b110001 V"
b110001 Y"
b110001 \"
b110001 `"
b110001 =
b110001 >
b110001 .
b110001 D
b1000000 ]
b110001 )
b110001 H
b110001 _
b1000010000 $
b1000010000 8
b110001 C
b11111111111111111111111111001111 ?
b110001 4
b110001 ;
b101 /
b101 X
b110 1
b110 Y
b110011 %
b110011 7
b100000 R
b101 &
b101 Q
b10100000000001100110011 3
b10100000000001100110011 M
b10100000000001100110011 O
b1000 J
b1100 6
b1100 T
b110001 n
b1000 '
b1000 V
1Z
1S
0+
b10 #
0!
#8
0Z
0S
1+
b11 #
1!
#9
b1 E
b1 2
b1 5
b1 [
b1 `
b1 c
b1 f
b1 i
b1 l
b1 o
b1 r
b1 u
b1 x
b1 {
b1 ~
b1 #"
b1 &"
b1 )"
b1 ,"
b1 /"
b1 2"
b1 5"
b1 8"
b1 ;"
b1 >"
b1 A"
b1 D"
b1 G"
b1 J"
b1 M"
b1 P"
b1 S"
b1 V"
b1 Y"
b1 \"
b1 `"
b1 =
b1 >
b1 .
b1 D
1j
0p
b1 C
b11111111111111111111111111111111 ?
b1 4
b1 ;
b10000 ]
b1000 )
b1000 H
b1000 _
b1000010100 $
b1000010100 8
b1 /
b1 X
b100 0
b100 W
b100 1
b100 Y
b10011 %
b10011 7
b100000 R
b1 &
b1 Q
b100100000001000010011 3
b100100000001000010011 M
b100100000001000010011 O
b1100 J
b10000 6
b10000 T
b110001 q
b1100 '
b1100 V
1Z
1S
0+
b10 #
0!
#10
0Z
0S
1+
b11 #
1!
#11
0j
0K"
b100 9
b10 P
0\
b1 =
b0 E
b0 2
b0 5
b0 [
b0 `
b0 c
b0 f
b0 i
b0 l
b0 o
b0 r
b0 u
b0 x
b0 {
b0 ~
b0 #"
b0 &"
b0 )"
b0 ,"
b0 /"
b0 2"
b0 5"
b0 8"
b0 ;"
b0 >"
b0 A"
b0 D"
b0 G"
b0 J"
b0 M"
b0 P"
b0 S"
b0 V"
b0 Y"
b0 \"
b0 `"
1@
b101 A
b0 ]
b1 )
b1 H
b1 _
b10010000010 $
b10010000010 8
b1 4
b1 ;
b1 >
b0 :
0-
b0 .
b0 D
b100 /
b100 X
b10 0
b10 W
b1101 <
b11001 1
b11001 Y
b1100011 %
b1100011 7
b100000 R
b11111111111111111111111111111000 &
b11111111111111111111111111111000 Q
b11111111111111111111111111111111 ?
b1 C
b0 *
b0 B
b0 ^
b11111110010000010101110011100011 3
b11111110010000010101110011100011 M
b11111110010000010101110011100011 O
b10000 J
b10100 6
b10100 T
b1 k
b10000 '
b10000 V
1Z
1S
0+
b10 #
0!
#12
0Z
0S
1+
b11 #
1!
#13
1-
1j
b0 E
b0 2
b0 5
b0 [
b0 `
b0 c
b0 f
b0 i
b0 l
b0 o
b0 r
b0 u
b0 x
b0 {
b0 ~
b0 #"
b0 &"
b0 )"
b0 ,"
b0 /"
b0 2"
b0 5"
b0 8"
b0 ;"
b0 >"
b0 A"
b0 D"
b0 G"
b0 J"
b0 M"
b0 P"
b0 S"
b0 V"
b0 Y"
b0 \"
b0 `"
b10000 ]
b0 =
b0 >
b0 .
b0 D
b10 9
b0 P
1\
b0 C
b0 ?
b0 4
b0 ;
0@
b0 A
b0 )
b0 H
b0 _
b1000010100 $
b1000010100 8
b0 /
b0 X
b0 0
b0 W
b0 <
b100 1
b100 Y
b10011 %
b10011 7
b100000 R
b0 &
b0 Q
b1000010011 3
b1000010011 M
b1000010011 O
b10100 J
b11000 6
b11000 T
b10100 '
b10100 V
1Z
1S
0+
b10 #
0!
#14
0Z
0S
1+
b11 #
1!
#15
b110010 E
b110010 2
b110010 5
b110010 [
b110010 `
b110010 c
b110010 f
b110010 i
b110010 l
b110010 o
b110010 r
b110010 u
b110010 x
b110010 {
b110010 ~
b110010 #"
b110010 &"
b110010 )"
b110010 ,"
b110010 /"
b110010 2"
b110010 5"
b110010 8"
b110010 ;"
b110010 >"
b110010 A"
b110010 D"
b110010 G"
b110010 J"
b110010 M"
b110010 P"
b110010 S"
b110010 V"
b110010 Y"
b110010 \"
b110010 `"
0j
1m
b1 :
b110001 =
b110000 >
0-
b110010 .
b110010 D
b100000 ]
b1000 )
b1000 H
b1000 _
b110001 *
b110001 B
b110001 ^
b110010 C
b110000 ?
b1 4
b1 ;
b1 /
b1 X
b101 0
b101 W
b101 1
b101 Y
b100000 R
b1 &
b1 Q
b100101000001010010011 3
b100101000001010010011 M
b100101000001010010011 O
b11000 J
b11100 6
b11100 T
b0 k
b11000 '
b11000 V
1Z
1S
0+
b10 #
0!
#16
0Z
0S
1+
b11 #
1!
#17
1d
0m
b1 E
b1 2
b1 5
b1 [
b1 `
b1 c
b1 f
b1 i
b1 l
b1 o
b1 r
b1 u
b1 x
b1 {
b1 ~
b1 #"
b1 &"
b1 )"
b1 ,"
b1 /"
b1 2"
b1 5"
b1 8"
b1 ;"
b1 >"
b1 A"
b1 D"
b1 G"
b1 J"
b1 M"
b1 P"
b1 S"
b1 V"
b1 Y"
b1 \"
b1 `"
b100 ]
b1 >
b1 =
b0 :
b1 .
b1 D
b10 0
b10 W
b10 1
b10 Y
b100000 R
b11111111111111111111111111111111 ?
b1 C
b0 *
b0 B
b0 ^
b100010000000100010011 3
b100010000000100010011 M
b100010000000100010011 O
b11100 J
b100000 6
b100000 T
b110010 n
b11100 '
b11100 V
1Z
1S
0+
b10 #
0!
#18
0Z
0S
1+
b11 #
1!
#19
0d
0y
b100 9
b10 P
0\
b1001 =
b0 E
b0 2
b0 5
b0 [
b0 `
b0 c
b0 f
b0 i
b0 l
b0 o
b0 r
b0 u
b0 x
b0 {
b0 ~
b0 #"
b0 &"
b0 )"
b0 ,"
b0 /"
b0 2"
b0 5"
b0 8"
b0 ;"
b0 >"
b0 A"
b0 D"
b0 G"
b0 J"
b0 M"
b0 P"
b0 S"
b0 V"
b0 Y"
b0 \"
b0 `"
1@
b101 A
b0 ]
b1 )
b1 H
b1 _
b10010000010 $
b10010000010 8
b1 4
b1 ;
b1001 >
b0 :
1-
b0 .
b0 D
b10 /
b10 X
b1101 <
b1 0
b1 W
b1001 1
b1001 Y
b1100011 %
b1100011 7
b100000 R
b11111111111111111111111111101000 &
b11111111111111111111111111101000 Q
b111 ?
b1001 C
b1000 *
b1000 B
b1000 ^
b11111110001000001101010011100011 3
b11111110001000001101010011100011 M
b11111110001000001101010011100011 O
b100000 J
b1000 6
b1000 T
b1 e
b100000 '
b100000 V
1Z
1S
0+
b10 #
0!
#20
0Z
0S
1+
b11 #
1!
#21
1p
b110010 E
b110010 2
b110010 5
b110010 [
b110010 `
b110010 c
b110010 f
b110010 i
b110010 l
b110010 o
b110010 r
b110010 u
b110010 x
b110010 {
b110010 ~
b110010 #"
b110010 &"
b110010 )"
b110010 ,"
b110010 /"
b110010 2"
b110010 5"
b110010 8"
b110010 ;"
b110010 >"
b110010 A"
b110010 D"
b110010 G"
b110010 J"
b110010 M"
b110010 P"
b110010 S"
b110010 V"
b110010 Y"
b110010 \"
b110010 `"
b1000000 ]
b110010 >
b110010 =
0-
b110010 .
b110010 D
b10 9
b0 P
1\
b110010 4
b110010 ;
0@
b0 A
b110010 )
b110010 H
b110010 _
b11111111111111111111111111001110 ?
b110010 C
b0 *
b0 B
b0 ^
b1000010000 $
b1000010000 8
b101 /
b101 X
b0 <
b0 0
b0 W
b110 1
b110 Y
b110011 %
b110011 7
b100000 R
b101 &
b101 Q
b10100000000001100110011 3
b10100000000001100110011 M
b10100000000001100110011 O
b1000 J
b1100 6
b1100 T
b1000 '
b1000 V
1Z
1S
0+
b10 #
0!
#22
0Z
0S
1+
b11 #
1!
#23
b1 E
b1 2
b1 5
b1 [
b1 `
b1 c
b1 f
b1 i
b1 l
b1 o
b1 r
b1 u
b1 x
b1 {
b1 ~
b1 #"
b1 &"
b1 )"
b1 ,"
b1 /"
b1 2"
b1 5"
b1 8"
b1 ;"
b1 >"
b1 A"
b1 D"
b1 G"
b1 J"
b1 M"
b1 P"
b1 S"
b1 V"
b1 Y"
b1 \"
b1 `"
b1 =
b1 >
b1 .
b1 D
1j
0p
b1 C
b11111111111111111111111111111111 ?
b1 4
b1 ;
b10000 ]
b1000 )
b1000 H
b1000 _
b1000010100 $
b1000010100 8
b1 /
b1 X
b100 0
b100 W
b100 1
b100 Y
b10011 %
b10011 7
b100000 R
b1 &
b1 Q
b100100000001000010011 3
b100100000001000010011 M
b100100000001000010011 O
b1100 J
b10000 6
b10000 T
b110010 q
b1100 '
b1100 V
1Z
1S
0+
b10 #
0!
#24
0Z
0S
1+
b11 #
1!
#25
0j
0K"
b100 9
b10 P
0\
b1 =
b0 E
b0 2
b0 5
b0 [
b0 `
b0 c
b0 f
b0 i
b0 l
b0 o
b0 r
b0 u
b0 x
b0 {
b0 ~
b0 #"
b0 &"
b0 )"
b0 ,"
b0 /"
b0 2"
b0 5"
b0 8"
b0 ;"
b0 >"
b0 A"
b0 D"
b0 G"
b0 J"
b0 M"
b0 P"
b0 S"
b0 V"
b0 Y"
b0 \"
b0 `"
1@
b101 A
b0 ]
b1 )
b1 H
b1 _
b10010000010 $
b10010000010 8
b1 4
b1 ;
b0 >
b1 :
1-
b0 .
b0 D
b100 /
b100 X
b10 0
b10 W
b1101 <
b11001 1
b11001 Y
b1100011 %
b1100011 7
b100000 R
b11111111111111111111111111111000 &
b11111111111111111111111111111000 Q
b0 ?
b10 C
b1 *
b1 B
b1 ^
b11111110010000010101110011100011 3
b11111110010000010101110011100011 M
b11111110010000010101110011100011 O
b10000 J
b1000 6
b1000 T
b1 k
b10000 '
b10000 V
1Z
1S
0+
b10 #
0!
#26
0Z
0S
1+
b11 #
1!
#27
1p
b110010 E
b110010 2
b110010 5
b110010 [
b110010 `
b110010 c
b110010 f
b110010 i
b110010 l
b110010 o
b110010 r
b110010 u
b110010 x
b110010 {
b110010 ~
b110010 #"
b110010 &"
b110010 )"
b110010 ,"
b110010 /"
b110010 2"
b110010 5"
b110010 8"
b110010 ;"
b110010 >"
b110010 A"
b110010 D"
b110010 G"
b110010 J"
b110010 M"
b110010 P"
b110010 S"
b110010 V"
b110010 Y"
b110010 \"
b110010 `"
b1000000 ]
b110010 >
b110010 =
b0 :
0-
b110010 .
b110010 D
b10 9
b0 P
1\
b110010 4
b110010 ;
0@
b0 A
b110010 )
b110010 H
b110010 _
b11111111111111111111111111001110 ?
b110010 C
b0 *
b0 B
b0 ^
b1000010000 $
b1000010000 8
b101 /
b101 X
b0 0
b0 W
b0 <
b110 1
b110 Y
b110011 %
b110011 7
b100000 R
b101 &
b101 Q
b10100000000001100110011 3
b10100000000001100110011 M
b10100000000001100110011 O
b1000 J
b1100 6
b1100 T
b1000 '
b1000 V
1Z
1S
0+
b10 #
0!
#28
0Z
0S
1+
b11 #
1!
#29
b10 E
b10 2
b10 5
b10 [
b10 `
b10 c
b10 f
b10 i
b10 l
b10 o
b10 r
b10 u
b10 x
b10 {
b10 ~
b10 #"
b10 &"
b10 )"
b10 ,"
b10 /"
b10 2"
b10 5"
b10 8"
b10 ;"
b10 >"
b10 A"
b10 D"
b10 G"
b10 J"
b10 M"
b10 P"
b10 S"
b10 V"
b10 Y"
b10 \"
b10 `"
1j
0p
b0 >
b1 =
b1 :
1-
b10 .
b10 D
b1 4
b1 ;
b10000 ]
b1000 )
b1000 H
b1000 _
b0 ?
b10 C
b1 *
b1 B
b1 ^
b1000010100 $
b1000010100 8
b1 /
b1 X
b100 0
b100 W
b100 1
b100 Y
b10011 %
b10011 7
b100000 R
b1 &
b1 Q
b100100000001000010011 3
b100100000001000010011 M
b100100000001000010011 O
b1100 J
b10000 6
b10000 T
b1100 '
b1100 V
1Z
1S
0+
b10 #
0!
#30
0Z
0S
1+
b11 #
1!
#31
0j
0K"
b100 9
b10 P
0\
b0 E
b0 2
b0 5
b0 [
b0 `
b0 c
b0 f
b0 i
b0 l
b0 o
b0 r
b0 u
b0 x
b0 {
b0 ~
b0 #"
b0 &"
b0 )"
b0 ,"
b0 /"
b0 2"
b0 5"
b0 8"
b0 ;"
b0 >"
b0 A"
b0 D"
b0 G"
b0 J"
b0 M"
b0 P"
b0 S"
b0 V"
b0 Y"
b0 \"
b0 `"
1@
b101 A
b0 ]
b10 )
b10 H
b10 _
b10010000010 $
b10010000010 8
b10 4
b10 ;
b11 >
b11 =
b0 :
0-
b0 .
b0 D
b100 /
b100 X
b10 0
b10 W
b1101 <
b11001 1
b11001 Y
b1100011 %
b1100011 7
b100000 R
b11111111111111111111111111111000 &
b11111111111111111111111111111000 Q
b11111111111111111111111111111111 ?
b11 C
b1 *
b1 B
b1 ^
b11111110010000010101110011100011 3
b11111110010000010101110011100011 M
b11111110010000010101110011100011 O
b10000 J
b10100 6
b10100 T
b10 k
b10000 '
b10000 V
1Z
1S
0+
b10 #
0!
#32
0Z
0S
1+
b11 #
1!
#33
1-
1j
b0 E
b0 2
b0 5
b0 [
b0 `
b0 c
b0 f
b0 i
b0 l
b0 o
b0 r
b0 u
b0 x
b0 {
b0 ~
b0 #"
b0 &"
b0 )"
b0 ,"
b0 /"
b0 2"
b0 5"
b0 8"
b0 ;"
b0 >"
b0 A"
b0 D"
b0 G"
b0 J"
b0 M"
b0 P"
b0 S"
b0 V"
b0 Y"
b0 \"
b0 `"
b10000 ]
b0 >
b0 =
b0 .
b0 D
b10 9
b0 P
1\
b0 4
b0 ;
0@
b0 A
b0 )
b0 H
b0 _
b0 ?
b0 C
b0 *
b0 B
b0 ^
b1000010100 $
b1000010100 8
b0 /
b0 X
b0 0
b0 W
b0 <
b100 1
b100 Y
b10011 %
b10011 7
b100000 R
b0 &
b0 Q
b1000010011 3
b1000010011 M
b1000010011 O
b10100 J
b11000 6
b11000 T
b10100 '
b10100 V
1Z
1S
0+
b10 #
0!
#34
0Z
0S
1+
b11 #
1!
#35
b110011 E
b110011 2
b110011 5
b110011 [
b110011 `
b110011 c
b110011 f
b110011 i
b110011 l
b110011 o
b110011 r
b110011 u
b110011 x
b110011 {
b110011 ~
b110011 #"
b110011 &"
b110011 )"
b110011 ,"
b110011 /"
b110011 2"
b110011 5"
b110011 8"
b110011 ;"
b110011 >"
b110011 A"
b110011 D"
b110011 G"
b110011 J"
b110011 M"
b110011 P"
b110011 S"
b110011 V"
b110011 Y"
b110011 \"
b110011 `"
0j
1m
b110011 =
b110011 >
0-
b110011 .
b110011 D
b100000 ]
b1000 )
b1000 H
b1000 _
b110010 *
b110010 B
b110010 ^
b110011 C
b110001 ?
b1 4
b1 ;
b1 /
b1 X
b101 0
b101 W
b101 1
b101 Y
b100000 R
b1 &
b1 Q
b100101000001010010011 3
b100101000001010010011 M
b100101000001010010011 O
b11000 J
b11100 6
b11100 T
b0 k
b11000 '
b11000 V
1Z
1S
0+
b10 #
0!
#36
0Z
0S
1+
b11 #
1!
#37
1d
0m
b1 =
1-
b10 E
b10 2
b10 5
b10 [
b10 `
b10 c
b10 f
b10 i
b10 l
b10 o
b10 r
b10 u
b10 x
b10 {
b10 ~
b10 #"
b10 &"
b10 )"
b10 ,"
b10 /"
b10 2"
b10 5"
b10 8"
b10 ;"
b10 >"
b10 A"
b10 D"
b10 G"
b10 J"
b10 M"
b10 P"
b10 S"
b10 V"
b10 Y"
b10 \"
b10 `"
b100 ]
b0 >
b1 :
b10 .
b10 D
b10 0
b10 W
b10 1
b10 Y
b100000 R
b0 ?
b10 C
b1 *
b1 B
b1 ^
b100010000000100010011 3
b100010000000100010011 M
b100010000000100010011 O
b11100 J
b100000 6
b100000 T
b110011 n
b11100 '
b11100 V
1Z
1S
0+
b10 #
0!
#38
0Z
0S
1+
b11 #
1!
#39
0d
0y
b100 9
b10 P
0\
b0 E
b0 2
b0 5
b0 [
b0 `
b0 c
b0 f
b0 i
b0 l
b0 o
b0 r
b0 u
b0 x
b0 {
b0 ~
b0 #"
b0 &"
b0 )"
b0 ,"
b0 /"
b0 2"
b0 5"
b0 8"
b0 ;"
b0 >"
b0 A"
b0 D"
b0 G"
b0 J"
b0 M"
b0 P"
b0 S"
b0 V"
b0 Y"
b0 \"
b0 `"
1@
b101 A
b0 ]
b10 )
b10 H
b10 _
b10010000010 $
b10010000010 8
b10 4
b10 ;
b1010 >
b1010 =
b0 :
1-
b0 .
b0 D
b10 /
b10 X
b1101 <
b1 0
b1 W
b1001 1
b1001 Y
b1100011 %
b1100011 7
b100000 R
b11111111111111111111111111101000 &
b11111111111111111111111111101000 Q
b110 ?
b1010 C
b1000 *
b1000 B
b1000 ^
b11111110001000001101010011100011 3
b11111110001000001101010011100011 M
b11111110001000001101010011100011 O
b100000 J
b1000 6
b1000 T
b10 e
b100000 '
b100000 V
1Z
1S
0+
b10 #
0!
#40
0Z
0S
1+
b11 #
1!
#41
1p
b110011 E
b110011 2
b110011 5
b110011 [
b110011 `
b110011 c
b110011 f
b110011 i
b110011 l
b110011 o
b110011 r
b110011 u
b110011 x
b110011 {
b110011 ~
b110011 #"
b110011 &"
b110011 )"
b110011 ,"
b110011 /"
b110011 2"
b110011 5"
b110011 8"
b110011 ;"
b110011 >"
b110011 A"
b110011 D"
b110011 G"
b110011 J"
b110011 M"
b110011 P"
b110011 S"
b110011 V"
b110011 Y"
b110011 \"
b110011 `"
b1000000 ]
b110011 >
b110011 =
0-
b110011 .
b110011 D
b10 9
b0 P
1\
b110011 4
b110011 ;
0@
b0 A
b110011 )
b110011 H
b110011 _
b11111111111111111111111111001101 ?
b110011 C
b0 *
b0 B
b0 ^
b1000010000 $
b1000010000 8
b101 /
b101 X
b0 <
b0 0
b0 W
b110 1
b110 Y
b110011 %
b110011 7
b100000 R
b101 &
b101 Q
b10100000000001100110011 3
b10100000000001100110011 M
b10100000000001100110011 O
b1000 J
b1100 6
b1100 T
b1000 '
b1000 V
1Z
1S
0+
b10 #
0!
#42
0Z
0S
1+
b11 #
1!
#43
b1 E
b1 2
b1 5
b1 [
b1 `
b1 c
b1 f
b1 i
b1 l
b1 o
b1 r
b1 u
b1 x
b1 {
b1 ~
b1 #"
b1 &"
b1 )"
b1 ,"
b1 /"
b1 2"
b1 5"
b1 8"
b1 ;"
b1 >"
b1 A"
b1 D"
b1 G"
b1 J"
b1 M"
b1 P"
b1 S"
b1 V"
b1 Y"
b1 \"
b1 `"
b1 =
b1 >
b1 .
b1 D
1j
0p
b1 C
b11111111111111111111111111111111 ?
b1 4
b1 ;
b10000 ]
b1000 )
b1000 H
b1000 _
b1000010100 $
b1000010100 8
b1 /
b1 X
b100 0
b100 W
b100 1
b100 Y
b10011 %
b10011 7
b100000 R
b1 &
b1 Q
b100100000001000010011 3
b100100000001000010011 M
b100100000001000010011 O
b1100 J
b10000 6
b10000 T
b110011 q
b1100 '
b1100 V
1Z
1S
0+
b10 #
0!
#44
0Z
0S
1+
b11 #
1!
#45
0j
0K"
b100 9
b10 P
0\
b11 =
b0 E
b0 2
b0 5
b0 [
b0 `
b0 c
b0 f
b0 i
b0 l
b0 o
b0 r
b0 u
b0 x
b0 {
b0 ~
b0 #"
b0 &"
b0 )"
b0 ,"
b0 /"
b0 2"
b0 5"
b0 8"
b0 ;"
b0 >"
b0 A"
b0 D"
b0 G"
b0 J"
b0 M"
b0 P"
b0 S"
b0 V"
b0 Y"
b0 \"
b0 `"
1@
b101 A
b0 ]
b1 )
b1 H
b1 _
b10010000010 $
b10010000010 8
b1 4
b1 ;
b11 >
b0 :
1-
b0 .
b0 D
b100 /
b100 X
b10 0
b10 W
b1101 <
b11001 1
b11001 Y
b1100011 %
b1100011 7
b100000 R
b11111111111111111111111111111000 &
b11111111111111111111111111111000 Q
b1 ?
b11 C
b10 *
b10 B
b10 ^
b11111110010000010101110011100011 3
b11111110010000010101110011100011 M
b11111110010000010101110011100011 O
b10000 J
b1000 6
b1000 T
b1 k
b10000 '
b10000 V
1Z
1S
0+
b10 #
0!
#46
0Z
0S
1+
b11 #
1!
#47
1p
b110011 E
b110011 2
b110011 5
b110011 [
b110011 `
b110011 c
b110011 f
b110011 i
b110011 l
b110011 o
b110011 r
b110011 u
b110011 x
b110011 {
b110011 ~
b110011 #"
b110011 &"
b110011 )"
b110011 ,"
b110011 /"
b110011 2"
b110011 5"
b110011 8"
b110011 ;"
b110011 >"
b110011 A"
b110011 D"
b110011 G"
b110011 J"
b110011 M"
b110011 P"
b110011 S"
b110011 V"
b110011 Y"
b110011 \"
b110011 `"
b1000000 ]
b110011 >
b110011 =
0-
b110011 .
b110011 D
b10 9
b0 P
1\
b110011 4
b110011 ;
0@
b0 A
b110011 )
b110011 H
b110011 _
b11111111111111111111111111001101 ?
b110011 C
b0 *
b0 B
b0 ^
b1000010000 $
b1000010000 8
b101 /
b101 X
b0 0
b0 W
b0 <
b110 1
b110 Y
b110011 %
b110011 7
b100000 R
b101 &
b101 Q
b10100000000001100110011 3
b10100000000001100110011 M
b10100000000001100110011 O
b1000 J
b1100 6
b1100 T
b1000 '
b1000 V
1Z
1S
0+
b10 #
0!
