// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// xbar_cov_excl.el generated by `tlgen.py` tool

ANNOTATION: "[UNSUPPORTED]"
MODULE: prim_fifo_sync
Branch 2 "2323268504" "(!rst_ni)" (1) "(!rst_ni) 0,1,-,-"
Branch 3 "3736627057" "(!rst_ni)" (1) "(!rst_ni) 0,1,-,-"

ANNOTATION: "[UNR]"
MODULE: prim_arbiter_ppc ( parameter N=2,DW=102,EnDataPort=1,EnReqStabA=0 ) 
Condition 2 "175047464" "(valid_o && ((!ready_i))) 1 -1" (2 "10")
ANNOTATION: "[UNR]"
MODULE: prim_arbiter_ppc ( parameter N=3,DW=102,EnDataPort=1,EnReqStabA=0 ) 
Condition 2 "175047464" "(valid_o && ((!ready_i))) 1 -1" (2 "10")
ANNOTATION: "[NON_RTL]"
MODULE: uvm_pkg
Assert \uvm_reg_map::do_write .unnamed$$_0.unnamed$$_1 "assertion"
Assert \uvm_reg_map::do_read .unnamed$$_0.unnamed$$_1 "assertion"

INSTANCE: tb.dut
ANNOTATION: "[UNSUPPORTED]"
Block 1 "0" "assign unused_scanmode = scanmode_i;"

ANNOTATION: "[UNSUPPORTED]"
Toggle scanmode_i

ANNOTATION: "[UNR] these device address bits are always 0"
Toggle tl_rom_o.a_address [14]
Toggle tl_rom_o.a_address [16]
Toggle tl_rom_o.a_address [17]
Toggle tl_rom_o.a_address [18]
Toggle tl_rom_o.a_address [19]
Toggle tl_rom_o.a_address [20]
Toggle tl_rom_o.a_address [21]
Toggle tl_rom_o.a_address [22]
Toggle tl_rom_o.a_address [23]
Toggle tl_rom_o.a_address [24]
Toggle tl_rom_o.a_address [25]
Toggle tl_rom_o.a_address [26]
Toggle tl_rom_o.a_address [27]
Toggle tl_rom_o.a_address [28]
Toggle tl_rom_o.a_address [29]
Toggle tl_rom_o.a_address [30]
Toggle tl_rom_o.a_address [31]
Toggle tl_debug_mem_o.a_address [12]
Toggle tl_debug_mem_o.a_address [13]
Toggle tl_debug_mem_o.a_address [14]
Toggle tl_debug_mem_o.a_address [15]
Toggle tl_debug_mem_o.a_address [17]
Toggle tl_debug_mem_o.a_address [18]
Toggle tl_debug_mem_o.a_address [19]
Toggle tl_debug_mem_o.a_address [21]
Toggle tl_debug_mem_o.a_address [22]
Toggle tl_debug_mem_o.a_address [23]
Toggle tl_debug_mem_o.a_address [24]
Toggle tl_debug_mem_o.a_address [26]
Toggle tl_debug_mem_o.a_address [29]
Toggle tl_debug_mem_o.a_address [30]
Toggle tl_debug_mem_o.a_address [31]
Toggle tl_ram_main_o.a_address [16]
Toggle tl_ram_main_o.a_address [17]
Toggle tl_ram_main_o.a_address [18]
Toggle tl_ram_main_o.a_address [19]
Toggle tl_ram_main_o.a_address [20]
Toggle tl_ram_main_o.a_address [21]
Toggle tl_ram_main_o.a_address [22]
Toggle tl_ram_main_o.a_address [23]
Toggle tl_ram_main_o.a_address [24]
Toggle tl_ram_main_o.a_address [25]
Toggle tl_ram_main_o.a_address [26]
Toggle tl_ram_main_o.a_address [27]
Toggle tl_ram_main_o.a_address [29]
Toggle tl_ram_main_o.a_address [30]
Toggle tl_ram_main_o.a_address [31]
Toggle tl_eflash_o.a_address [19]
Toggle tl_eflash_o.a_address [20]
Toggle tl_eflash_o.a_address [21]
Toggle tl_eflash_o.a_address [22]
Toggle tl_eflash_o.a_address [23]
Toggle tl_eflash_o.a_address [24]
Toggle tl_eflash_o.a_address [25]
Toggle tl_eflash_o.a_address [26]
Toggle tl_eflash_o.a_address [27]
Toggle tl_eflash_o.a_address [28]
Toggle tl_eflash_o.a_address [30]
Toggle tl_eflash_o.a_address [31]
Toggle tl_peri_o.a_address [14]
Toggle tl_peri_o.a_address [15]
Toggle tl_peri_o.a_address [18]
Toggle tl_peri_o.a_address [21]
Toggle tl_peri_o.a_address [22]
Toggle tl_peri_o.a_address [23]
Toggle tl_peri_o.a_address [24]
Toggle tl_peri_o.a_address [25]
Toggle tl_peri_o.a_address [26]
Toggle tl_peri_o.a_address [29]
Toggle tl_peri_o.a_address [30]
Toggle tl_peri_o.a_address [31]
Toggle tl_flash_ctrl_o.a_address [12]
Toggle tl_flash_ctrl_o.a_address [13]
Toggle tl_flash_ctrl_o.a_address [14]
Toggle tl_flash_ctrl_o.a_address [15]
Toggle tl_flash_ctrl_o.a_address [18]
Toggle tl_flash_ctrl_o.a_address [19]
Toggle tl_flash_ctrl_o.a_address [20]
Toggle tl_flash_ctrl_o.a_address [21]
Toggle tl_flash_ctrl_o.a_address [22]
Toggle tl_flash_ctrl_o.a_address [23]
Toggle tl_flash_ctrl_o.a_address [24]
Toggle tl_flash_ctrl_o.a_address [25]
Toggle tl_flash_ctrl_o.a_address [26]
Toggle tl_flash_ctrl_o.a_address [27]
Toggle tl_flash_ctrl_o.a_address [28]
Toggle tl_flash_ctrl_o.a_address [29]
Toggle tl_flash_ctrl_o.a_address [31]
Toggle tl_hmac_o.a_address [12]
Toggle tl_hmac_o.a_address [13]
Toggle tl_hmac_o.a_address [14]
Toggle tl_hmac_o.a_address [15]
Toggle tl_hmac_o.a_address [16]
Toggle tl_hmac_o.a_address [18]
Toggle tl_hmac_o.a_address [19]
Toggle tl_hmac_o.a_address [21]
Toggle tl_hmac_o.a_address [22]
Toggle tl_hmac_o.a_address [23]
Toggle tl_hmac_o.a_address [24]
Toggle tl_hmac_o.a_address [25]
Toggle tl_hmac_o.a_address [26]
Toggle tl_hmac_o.a_address [27]
Toggle tl_hmac_o.a_address [28]
Toggle tl_hmac_o.a_address [29]
Toggle tl_hmac_o.a_address [31]
Toggle tl_aes_o.a_address [12]
Toggle tl_aes_o.a_address [13]
Toggle tl_aes_o.a_address [14]
Toggle tl_aes_o.a_address [15]
Toggle tl_aes_o.a_address [17]
Toggle tl_aes_o.a_address [18]
Toggle tl_aes_o.a_address [19]
Toggle tl_aes_o.a_address [21]
Toggle tl_aes_o.a_address [22]
Toggle tl_aes_o.a_address [23]
Toggle tl_aes_o.a_address [24]
Toggle tl_aes_o.a_address [25]
Toggle tl_aes_o.a_address [26]
Toggle tl_aes_o.a_address [27]
Toggle tl_aes_o.a_address [28]
Toggle tl_aes_o.a_address [29]
Toggle tl_aes_o.a_address [31]
Toggle tl_rv_plic_o.a_address [12]
Toggle tl_rv_plic_o.a_address [13]
Toggle tl_rv_plic_o.a_address [14]
Toggle tl_rv_plic_o.a_address [15]
Toggle tl_rv_plic_o.a_address [17]
Toggle tl_rv_plic_o.a_address [18]
Toggle tl_rv_plic_o.a_address [20]
Toggle tl_rv_plic_o.a_address [21]
Toggle tl_rv_plic_o.a_address [22]
Toggle tl_rv_plic_o.a_address [23]
Toggle tl_rv_plic_o.a_address [24]
Toggle tl_rv_plic_o.a_address [25]
Toggle tl_rv_plic_o.a_address [26]
Toggle tl_rv_plic_o.a_address [27]
Toggle tl_rv_plic_o.a_address [28]
Toggle tl_rv_plic_o.a_address [29]
Toggle tl_rv_plic_o.a_address [31]
Toggle tl_pinmux_o.a_address [12]
Toggle tl_pinmux_o.a_address [13]
Toggle tl_pinmux_o.a_address [14]
Toggle tl_pinmux_o.a_address [15]
Toggle tl_pinmux_o.a_address [19]
Toggle tl_pinmux_o.a_address [20]
Toggle tl_pinmux_o.a_address [21]
Toggle tl_pinmux_o.a_address [22]
Toggle tl_pinmux_o.a_address [23]
Toggle tl_pinmux_o.a_address [24]
Toggle tl_pinmux_o.a_address [25]
Toggle tl_pinmux_o.a_address [26]
Toggle tl_pinmux_o.a_address [27]
Toggle tl_pinmux_o.a_address [28]
Toggle tl_pinmux_o.a_address [29]
Toggle tl_pinmux_o.a_address [31]
Toggle tl_padctrl_o.a_address [12]
Toggle tl_padctrl_o.a_address [13]
Toggle tl_padctrl_o.a_address [14]
Toggle tl_padctrl_o.a_address [15]
Toggle tl_padctrl_o.a_address [16]
Toggle tl_padctrl_o.a_address [19]
Toggle tl_padctrl_o.a_address [21]
Toggle tl_padctrl_o.a_address [22]
Toggle tl_padctrl_o.a_address [23]
Toggle tl_padctrl_o.a_address [24]
Toggle tl_padctrl_o.a_address [25]
Toggle tl_padctrl_o.a_address [26]
Toggle tl_padctrl_o.a_address [27]
Toggle tl_padctrl_o.a_address [28]
Toggle tl_padctrl_o.a_address [29]
Toggle tl_padctrl_o.a_address [31]
Toggle tl_alert_handler_o.a_address [12]
Toggle tl_alert_handler_o.a_address [13]
Toggle tl_alert_handler_o.a_address [14]
Toggle tl_alert_handler_o.a_address [15]
Toggle tl_alert_handler_o.a_address [18]
Toggle tl_alert_handler_o.a_address [19]
Toggle tl_alert_handler_o.a_address [21]
Toggle tl_alert_handler_o.a_address [22]
Toggle tl_alert_handler_o.a_address [23]
Toggle tl_alert_handler_o.a_address [24]
Toggle tl_alert_handler_o.a_address [25]
Toggle tl_alert_handler_o.a_address [26]
Toggle tl_alert_handler_o.a_address [27]
Toggle tl_alert_handler_o.a_address [28]
Toggle tl_alert_handler_o.a_address [29]
Toggle tl_alert_handler_o.a_address [31]
Toggle tl_nmi_gen_o.a_address [12]
Toggle tl_nmi_gen_o.a_address [13]
Toggle tl_nmi_gen_o.a_address [14]
Toggle tl_nmi_gen_o.a_address [15]
Toggle tl_nmi_gen_o.a_address [16]
Toggle tl_nmi_gen_o.a_address [17]
Toggle tl_nmi_gen_o.a_address [19]
Toggle tl_nmi_gen_o.a_address [21]
Toggle tl_nmi_gen_o.a_address [22]
Toggle tl_nmi_gen_o.a_address [23]
Toggle tl_nmi_gen_o.a_address [24]
Toggle tl_nmi_gen_o.a_address [25]
Toggle tl_nmi_gen_o.a_address [26]
Toggle tl_nmi_gen_o.a_address [27]
Toggle tl_nmi_gen_o.a_address [28]
Toggle tl_nmi_gen_o.a_address [29]
Toggle tl_nmi_gen_o.a_address [31]
Toggle tl_otbn_o.a_address [22]
Toggle tl_otbn_o.a_address [23]
Toggle tl_otbn_o.a_address [24]
Toggle tl_otbn_o.a_address [25]
Toggle tl_otbn_o.a_address [26]
Toggle tl_otbn_o.a_address [27]
Toggle tl_otbn_o.a_address [29]
Toggle tl_otbn_o.a_address [31]
Toggle tl_keymgr_o.a_address [12]
Toggle tl_keymgr_o.a_address [13]
Toggle tl_keymgr_o.a_address [14]
Toggle tl_keymgr_o.a_address [15]
Toggle tl_keymgr_o.a_address [16]
Toggle tl_keymgr_o.a_address [18]
Toggle tl_keymgr_o.a_address [21]
Toggle tl_keymgr_o.a_address [22]
Toggle tl_keymgr_o.a_address [23]
Toggle tl_keymgr_o.a_address [24]
Toggle tl_keymgr_o.a_address [25]
Toggle tl_keymgr_o.a_address [26]
Toggle tl_keymgr_o.a_address [27]
Toggle tl_keymgr_o.a_address [28]
Toggle tl_keymgr_o.a_address [29]
Toggle tl_keymgr_o.a_address [31]

Toggle tl_corei_i.a_source [7]
Toggle tl_corei_o.d_source [7]
Toggle tl_cored_i.a_source [7]
Toggle tl_cored_o.d_source [7]
Toggle tl_dm_sba_i.a_source [7]
Toggle tl_dm_sba_o.d_source [7]
Toggle tl_rom_o.a_source [7]
Toggle tl_rom_i.d_source [7]
Toggle tl_debug_mem_o.a_source [7]
Toggle tl_debug_mem_i.d_source [7]
Toggle tl_ram_main_o.a_source [7]
Toggle tl_ram_main_i.d_source [7]
Toggle tl_eflash_o.a_source [7]
Toggle tl_eflash_i.d_source [7]
Toggle tl_peri_o.a_source [7]
Toggle tl_peri_i.d_source [7]
Toggle tl_flash_ctrl_o.a_source [7]
Toggle tl_flash_ctrl_i.d_source [7]
Toggle tl_hmac_o.a_source [7]
Toggle tl_hmac_i.d_source [7]
Toggle tl_aes_o.a_source [7]
Toggle tl_aes_i.d_source [7]
Toggle tl_rv_plic_o.a_source [7]
Toggle tl_rv_plic_i.d_source [7]
Toggle tl_pinmux_o.a_source [7]
Toggle tl_pinmux_i.d_source [7]
Toggle tl_padctrl_o.a_source [7]
Toggle tl_padctrl_i.d_source [7]
Toggle tl_alert_handler_o.a_source [7]
Toggle tl_alert_handler_i.d_source [7]
Toggle tl_nmi_gen_o.a_source [7]
Toggle tl_nmi_gen_i.d_source [7]
Toggle tl_otbn_o.a_source [7]
Toggle tl_otbn_i.d_source [7]
Toggle tl_keymgr_o.a_source [7]
Toggle tl_keymgr_i.d_source [7]
Toggle tl_corei_i.a_source [6]
Toggle tl_corei_o.d_source [6]
Toggle tl_cored_i.a_source [6]
Toggle tl_cored_o.d_source [6]
Toggle tl_dm_sba_i.a_source [6]
Toggle tl_dm_sba_o.d_source [6]
Toggle tl_rom_o.a_source [6]
Toggle tl_rom_i.d_source [6]
Toggle tl_debug_mem_o.a_source [6]
Toggle tl_debug_mem_i.d_source [6]
Toggle tl_ram_main_o.a_source [6]
Toggle tl_ram_main_i.d_source [6]
Toggle tl_eflash_o.a_source [6]
Toggle tl_eflash_i.d_source [6]
Toggle tl_peri_o.a_source [6]
Toggle tl_peri_i.d_source [6]
Toggle tl_flash_ctrl_o.a_source [6]
Toggle tl_flash_ctrl_i.d_source [6]
Toggle tl_hmac_o.a_source [6]
Toggle tl_hmac_i.d_source [6]
Toggle tl_aes_o.a_source [6]
Toggle tl_aes_i.d_source [6]
Toggle tl_rv_plic_o.a_source [6]
Toggle tl_rv_plic_i.d_source [6]
Toggle tl_pinmux_o.a_source [6]
Toggle tl_pinmux_i.d_source [6]
Toggle tl_padctrl_o.a_source [6]
Toggle tl_padctrl_i.d_source [6]
Toggle tl_alert_handler_o.a_source [6]
Toggle tl_alert_handler_i.d_source [6]
Toggle tl_nmi_gen_o.a_source [6]
Toggle tl_nmi_gen_i.d_source [6]
Toggle tl_otbn_o.a_source [6]
Toggle tl_otbn_i.d_source [6]
Toggle tl_keymgr_o.a_source [6]
Toggle tl_keymgr_i.d_source [6]

Toggle tl_corei_i.a_param
Toggle tl_corei_o.d_param

Toggle tl_corei_o.d_user
Toggle tl_corei_i.a_user.rsvd1
Toggle tl_corei_i.a_user.parity
Toggle tl_corei_i.a_user.parity_en

Toggle tl_corei_o.d_opcode [2:1]
Toggle tl_cored_i.a_param
Toggle tl_cored_o.d_param

Toggle tl_cored_o.d_user
Toggle tl_cored_i.a_user.rsvd1
Toggle tl_cored_i.a_user.parity
Toggle tl_cored_i.a_user.parity_en

Toggle tl_cored_o.d_opcode [2:1]
Toggle tl_dm_sba_i.a_param
Toggle tl_dm_sba_o.d_param

Toggle tl_dm_sba_o.d_user
Toggle tl_dm_sba_i.a_user.rsvd1
Toggle tl_dm_sba_i.a_user.parity
Toggle tl_dm_sba_i.a_user.parity_en

Toggle tl_dm_sba_o.d_opcode [2:1]
Toggle tl_rom_o.a_param
Toggle tl_rom_i.d_param

Toggle tl_rom_i.d_user
Toggle tl_rom_o.a_user.rsvd1
Toggle tl_rom_o.a_user.parity
Toggle tl_rom_o.a_user.parity_en

Toggle tl_rom_i.d_opcode [2:1]
Toggle tl_debug_mem_o.a_param
Toggle tl_debug_mem_i.d_param

Toggle tl_debug_mem_i.d_user
Toggle tl_debug_mem_o.a_user.rsvd1
Toggle tl_debug_mem_o.a_user.parity
Toggle tl_debug_mem_o.a_user.parity_en

Toggle tl_debug_mem_i.d_opcode [2:1]
Toggle tl_ram_main_o.a_param
Toggle tl_ram_main_i.d_param

Toggle tl_ram_main_i.d_user
Toggle tl_ram_main_o.a_user.rsvd1
Toggle tl_ram_main_o.a_user.parity
Toggle tl_ram_main_o.a_user.parity_en

Toggle tl_ram_main_i.d_opcode [2:1]
Toggle tl_eflash_o.a_param
Toggle tl_eflash_i.d_param

Toggle tl_eflash_i.d_user
Toggle tl_eflash_o.a_user.rsvd1
Toggle tl_eflash_o.a_user.parity
Toggle tl_eflash_o.a_user.parity_en

Toggle tl_eflash_i.d_opcode [2:1]
Toggle tl_peri_o.a_param
Toggle tl_peri_i.d_param

Toggle tl_peri_i.d_user
Toggle tl_peri_o.a_user.rsvd1
Toggle tl_peri_o.a_user.parity
Toggle tl_peri_o.a_user.parity_en

Toggle tl_peri_i.d_opcode [2:1]
Toggle tl_flash_ctrl_o.a_param
Toggle tl_flash_ctrl_i.d_param

Toggle tl_flash_ctrl_i.d_user
Toggle tl_flash_ctrl_o.a_user.rsvd1
Toggle tl_flash_ctrl_o.a_user.parity
Toggle tl_flash_ctrl_o.a_user.parity_en

Toggle tl_flash_ctrl_i.d_opcode [2:1]
Toggle tl_hmac_o.a_param
Toggle tl_hmac_i.d_param

Toggle tl_hmac_i.d_user
Toggle tl_hmac_o.a_user.rsvd1
Toggle tl_hmac_o.a_user.parity
Toggle tl_hmac_o.a_user.parity_en

Toggle tl_hmac_i.d_opcode [2:1]
Toggle tl_aes_o.a_param
Toggle tl_aes_i.d_param

Toggle tl_aes_i.d_user
Toggle tl_aes_o.a_user.rsvd1
Toggle tl_aes_o.a_user.parity
Toggle tl_aes_o.a_user.parity_en

Toggle tl_aes_i.d_opcode [2:1]
Toggle tl_rv_plic_o.a_param
Toggle tl_rv_plic_i.d_param

Toggle tl_rv_plic_i.d_user
Toggle tl_rv_plic_o.a_user.rsvd1
Toggle tl_rv_plic_o.a_user.parity
Toggle tl_rv_plic_o.a_user.parity_en

Toggle tl_rv_plic_i.d_opcode [2:1]
Toggle tl_pinmux_o.a_param
Toggle tl_pinmux_i.d_param

Toggle tl_pinmux_i.d_user
Toggle tl_pinmux_o.a_user.rsvd1
Toggle tl_pinmux_o.a_user.parity
Toggle tl_pinmux_o.a_user.parity_en

Toggle tl_pinmux_i.d_opcode [2:1]
Toggle tl_padctrl_o.a_param
Toggle tl_padctrl_i.d_param

Toggle tl_padctrl_i.d_user
Toggle tl_padctrl_o.a_user.rsvd1
Toggle tl_padctrl_o.a_user.parity
Toggle tl_padctrl_o.a_user.parity_en

Toggle tl_padctrl_i.d_opcode [2:1]
Toggle tl_alert_handler_o.a_param
Toggle tl_alert_handler_i.d_param

Toggle tl_alert_handler_i.d_user
Toggle tl_alert_handler_o.a_user.rsvd1
Toggle tl_alert_handler_o.a_user.parity
Toggle tl_alert_handler_o.a_user.parity_en

Toggle tl_alert_handler_i.d_opcode [2:1]
Toggle tl_nmi_gen_o.a_param
Toggle tl_nmi_gen_i.d_param

Toggle tl_nmi_gen_i.d_user
Toggle tl_nmi_gen_o.a_user.rsvd1
Toggle tl_nmi_gen_o.a_user.parity
Toggle tl_nmi_gen_o.a_user.parity_en

Toggle tl_nmi_gen_i.d_opcode [2:1]
Toggle tl_otbn_o.a_param
Toggle tl_otbn_i.d_param

Toggle tl_otbn_i.d_user
Toggle tl_otbn_o.a_user.rsvd1
Toggle tl_otbn_o.a_user.parity
Toggle tl_otbn_o.a_user.parity_en

Toggle tl_otbn_i.d_opcode [2:1]
Toggle tl_keymgr_o.a_param
Toggle tl_keymgr_i.d_param

Toggle tl_keymgr_i.d_user
Toggle tl_keymgr_o.a_user.rsvd1
Toggle tl_keymgr_o.a_user.parity
Toggle tl_keymgr_o.a_user.parity_en

Toggle tl_keymgr_i.d_opcode [2:1]
