#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x129f05780 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x129f2aa90_0 .var "En", 0 0;
v0x129f2ab30_0 .net "Q", 3 0, L_0x129f2d030;  1 drivers
v0x129f2abd0_0 .var "SEL1", 0 0;
v0x129f2aca0_0 .var "SEL2", 0 0;
v0x129f2ad50_0 .var "clk", 0 0;
v0x129f2ae20_0 .var "preset", 3 0;
v0x129f2aeb0_0 .var "rstn", 0 0;
S_0x129f058f0 .scope module, "count" "counter" 2 7, 3 1 0, S_0x129f05780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "En";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 4 "preset";
    .port_info 4 /INPUT 1 "SEL1";
    .port_info 5 /INPUT 1 "SEL2";
    .port_info 6 /OUTPUT 4 "Q";
L_0x129f2af60 .functor NAND 1, L_0x129f2b0e0, L_0x129f2b200, v0x129f2aca0_0, v0x129f2abd0_0;
L_0x129f2b2e0/0/0 .functor AND 1, L_0x129f2b3b0, L_0x129f2b510, L_0x129f2b5b0, L_0x129f2b6c0;
L_0x129f2b2e0/0/4 .functor AND 1, L_0x129f2b7a0, v0x129f2aca0_0, C4<1>, C4<1>;
L_0x129f2b2e0 .functor NAND 1, L_0x129f2b2e0/0/0, L_0x129f2b2e0/0/4, C4<1>, C4<1>;
L_0x129f2b7a0 .functor NOT 1, v0x129f2abd0_0, C4<0>, C4<0>, C4<0>;
L_0x129f2b850 .functor AND 1, L_0x129f2af60, v0x129f2aeb0_0, C4<1>, C4<1>;
L_0x129f2ba20 .functor AND 1, L_0x129f2b940, L_0x129f2b2e0, C4<1>, C4<1>;
L_0x129f2bb10 .functor XNOR 1, v0x129f09740_0, v0x129f2abd0_0, C4<0>, C4<0>;
L_0x129f2bc80 .functor AND 1, L_0x129f2af60, v0x129f2aeb0_0, C4<1>, C4<1>;
L_0x129f2bcf0 .functor AND 1, L_0x129f2bc80, L_0x129f2b2e0, C4<1>, C4<1>;
L_0x129f2be40 .functor AND 1, v0x129f27de0_0, v0x129f09740_0, v0x129f2abd0_0, C4<1>;
L_0x129f2bf60 .functor AND 1, L_0x129f2c010, L_0x129f2c120, L_0x129f2c250, C4<1>;
L_0x129f2c010 .functor NOT 1, v0x129f27de0_0, C4<0>, C4<0>, C4<0>;
L_0x129f2c120 .functor NOT 1, v0x129f09740_0, C4<0>, C4<0>, C4<0>;
L_0x129f2c250 .functor NOT 1, v0x129f2abd0_0, C4<0>, C4<0>, C4<0>;
L_0x129f2c330 .functor OR 1, L_0x129f2be40, L_0x129f2bf60, C4<0>, C4<0>;
L_0x129f2c3a0 .functor AND 1, L_0x129f2af60, v0x129f2aeb0_0, C4<1>, C4<1>;
L_0x129f2c2c0 .functor AND 1, L_0x129f2c3a0, L_0x129f2b2e0, C4<1>, C4<1>;
L_0x129f2c780 .functor AND 1, v0x129f28470_0, v0x129f27de0_0, v0x129f09740_0, v0x129f2abd0_0;
L_0x129f2c900 .functor AND 1, L_0x129f2c510, L_0x129f2ca50, L_0x129f2c870, L_0x129f2cbf0;
L_0x129f2c510 .functor NOT 1, v0x129f28470_0, C4<0>, C4<0>, C4<0>;
L_0x129f2ca50 .functor NOT 1, v0x129f27de0_0, C4<0>, C4<0>, C4<0>;
L_0x129f2c870 .functor NOT 1, v0x129f09740_0, C4<0>, C4<0>, C4<0>;
L_0x129f2cbf0 .functor NOT 1, v0x129f2abd0_0, C4<0>, C4<0>, C4<0>;
L_0x129f2c9b0 .functor OR 1, L_0x129f2c780, L_0x129f2c900, C4<0>, C4<0>;
L_0x129f2ce20 .functor AND 1, L_0x129f2af60, v0x129f2aeb0_0, C4<1>, C4<1>;
L_0x129f2ce90 .functor AND 1, L_0x129f2cb40, L_0x129f2b2e0, C4<1>, C4<1>;
v0x129f28f00_0 .net "En", 0 0, v0x129f2aa90_0;  1 drivers
v0x129f28fb0_0 .net "Q", 3 0, L_0x129f2d030;  alias, 1 drivers
v0x129f29040_0 .net "SEL1", 0 0, v0x129f2abd0_0;  1 drivers
v0x129f290d0_0 .net "SEL2", 0 0, v0x129f2aca0_0;  1 drivers
v0x129f29160_0 .net *"_ivl_11", 0 0, L_0x129f2b5b0;  1 drivers
v0x129f29250_0 .net *"_ivl_13", 0 0, L_0x129f2b6c0;  1 drivers
v0x129f29300_0 .net *"_ivl_14", 0 0, L_0x129f2b7a0;  1 drivers
v0x129f293b0_0 .net *"_ivl_19", 0 0, L_0x129f2b940;  1 drivers
v0x129f29460_0 .net *"_ivl_2", 0 0, L_0x129f2b0e0;  1 drivers
v0x129f29570_0 .net *"_ivl_23", 0 0, L_0x129f2bc80;  1 drivers
v0x129f29620_0 .net *"_ivl_31", 0 0, L_0x129f2c010;  1 drivers
v0x129f296d0_0 .net *"_ivl_33", 0 0, L_0x129f2c120;  1 drivers
v0x129f29780_0 .net *"_ivl_35", 0 0, L_0x129f2c250;  1 drivers
v0x129f29830_0 .net *"_ivl_38", 0 0, L_0x129f2c3a0;  1 drivers
v0x129f298e0_0 .net *"_ivl_4", 0 0, L_0x129f2b200;  1 drivers
v0x129f29990_0 .net *"_ivl_46", 0 0, L_0x129f2c510;  1 drivers
v0x129f29a40_0 .net *"_ivl_48", 0 0, L_0x129f2ca50;  1 drivers
v0x129f29bd0_0 .net *"_ivl_50", 0 0, L_0x129f2c870;  1 drivers
v0x129f29c60_0 .net *"_ivl_52", 0 0, L_0x129f2cbf0;  1 drivers
v0x129f29d10_0 .net *"_ivl_58", 0 0, L_0x129f2cb40;  1 drivers
v0x129f29dc0_0 .net *"_ivl_7", 0 0, L_0x129f2b3b0;  1 drivers
v0x129f29e70_0 .net *"_ivl_9", 0 0, L_0x129f2b510;  1 drivers
v0x129f29f20_0 .net "clk", 0 0, v0x129f2ad50_0;  1 drivers
v0x129f29fb0_0 .net "new_preset", 0 0, L_0x129f2b2e0;  1 drivers
v0x129f2a050_0 .net "new_rstn", 0 0, L_0x129f2af60;  1 drivers
v0x129f2a0f0_0 .net "preset", 3 0, v0x129f2ae20_0;  1 drivers
v0x129f2a1a0_0 .net "q1", 0 0, v0x129f09740_0;  1 drivers
v0x129f2a250_0 .net "q2", 0 0, v0x129f27de0_0;  1 drivers
v0x129f2a2e0_0 .net "q3", 0 0, v0x129f28470_0;  1 drivers
v0x129f2a370_0 .net "q4", 0 0, v0x129f28b20_0;  1 drivers
v0x129f2a420_0 .net "rstn", 0 0, v0x129f2aeb0_0;  1 drivers
v0x129f2a4b0_0 .net "t2", 0 0, L_0x129f2bb10;  1 drivers
v0x129f2a560_0 .net "t3", 0 0, L_0x129f2c330;  1 drivers
v0x129f29af0_0 .net "t4", 0 0, L_0x129f2c9b0;  1 drivers
v0x129f2a7f0_0 .net "temp1_0", 0 0, L_0x129f2be40;  1 drivers
v0x129f2a880_0 .net "temp1_1", 0 0, L_0x129f2bf60;  1 drivers
v0x129f2a910_0 .net "temp2_0", 0 0, L_0x129f2c780;  1 drivers
v0x129f2a9a0_0 .net "temp2_1", 0 0, L_0x129f2c900;  1 drivers
L_0x129f2b0e0 .part L_0x129f2d030, 1, 1;
L_0x129f2b200 .part L_0x129f2d030, 3, 1;
L_0x129f2b3b0 .part L_0x129f2d030, 0, 1;
L_0x129f2b510 .part L_0x129f2d030, 1, 1;
L_0x129f2b5b0 .part L_0x129f2d030, 2, 1;
L_0x129f2b6c0 .part L_0x129f2d030, 3, 1;
L_0x129f2b940 .part v0x129f2ae20_0, 0, 1;
L_0x129f2bda0 .part v0x129f2ae20_0, 1, 1;
L_0x129f2c610 .part v0x129f2ae20_0, 2, 1;
L_0x129f2cb40 .part v0x129f2ae20_0, 3, 1;
L_0x129f2d030 .concat [ 1 1 1 1], v0x129f09740_0, v0x129f27de0_0, v0x129f28470_0, v0x129f28b20_0;
S_0x129f0db90 .scope module, "T1" "tff" 3 51, 4 1 0, S_0x129f058f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "Q";
v0x129f09740_0 .var "Q", 0 0;
v0x129f277f0_0 .net "T", 0 0, v0x129f2aa90_0;  alias, 1 drivers
v0x129f27890_0 .net "clk", 0 0, v0x129f2ad50_0;  alias, 1 drivers
v0x129f27940_0 .net "preset", 0 0, L_0x129f2ba20;  1 drivers
v0x129f279e0_0 .net "rstn", 0 0, L_0x129f2b850;  1 drivers
E_0x129f18910/0 .event negedge, v0x129f27940_0, v0x129f279e0_0;
E_0x129f18910/1 .event posedge, v0x129f27890_0;
E_0x129f18910 .event/or E_0x129f18910/0, E_0x129f18910/1;
S_0x129f27b40 .scope module, "T2" "tff" 3 54, 4 1 0, S_0x129f058f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "Q";
v0x129f27de0_0 .var "Q", 0 0;
v0x129f27e80_0 .net "T", 0 0, L_0x129f2bb10;  alias, 1 drivers
v0x129f27f20_0 .net "clk", 0 0, v0x129f2ad50_0;  alias, 1 drivers
v0x129f27ff0_0 .net "preset", 0 0, L_0x129f2bda0;  1 drivers
v0x129f28080_0 .net "rstn", 0 0, L_0x129f2bcf0;  1 drivers
E_0x129f27d80/0 .event negedge, v0x129f27ff0_0, v0x129f28080_0;
E_0x129f27d80/1 .event posedge, v0x129f27890_0;
E_0x129f27d80 .event/or E_0x129f27d80/0, E_0x129f27d80/1;
S_0x129f281d0 .scope module, "T3" "tff" 3 59, 4 1 0, S_0x129f058f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "Q";
v0x129f28470_0 .var "Q", 0 0;
v0x129f28520_0 .net "T", 0 0, L_0x129f2c330;  alias, 1 drivers
v0x129f285c0_0 .net "clk", 0 0, v0x129f2ad50_0;  alias, 1 drivers
v0x129f286b0_0 .net "preset", 0 0, L_0x129f2c610;  1 drivers
v0x129f28740_0 .net "rstn", 0 0, L_0x129f2c2c0;  1 drivers
E_0x129f28410/0 .event negedge, v0x129f286b0_0, v0x129f28740_0;
E_0x129f28410/1 .event posedge, v0x129f27890_0;
E_0x129f28410 .event/or E_0x129f28410/0, E_0x129f28410/1;
S_0x129f28880 .scope module, "T4" "tff" 3 64, 4 1 0, S_0x129f058f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "Q";
v0x129f28b20_0 .var "Q", 0 0;
v0x129f28bc0_0 .net "T", 0 0, L_0x129f2c9b0;  alias, 1 drivers
v0x129f28c60_0 .net "clk", 0 0, v0x129f2ad50_0;  alias, 1 drivers
v0x129f28d10_0 .net "preset", 0 0, L_0x129f2ce90;  1 drivers
v0x129f28da0_0 .net "rstn", 0 0, L_0x129f2ce20;  1 drivers
E_0x129f28ac0/0 .event negedge, v0x129f28d10_0, v0x129f28da0_0;
E_0x129f28ac0/1 .event posedge, v0x129f27890_0;
E_0x129f28ac0 .event/or E_0x129f28ac0/0, E_0x129f28ac0/1;
    .scope S_0x129f0db90;
T_0 ;
    %wait E_0x129f18910;
    %load/vec4 v0x129f279e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129f09740_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x129f27940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x129f09740_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x129f277f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %load/vec4 v0x129f09740_0;
    %inv;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0x129f09740_0;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %assign/vec4 v0x129f09740_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x129f27b40;
T_1 ;
    %wait E_0x129f27d80;
    %load/vec4 v0x129f28080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129f27de0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x129f27ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x129f27de0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x129f27e80_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %load/vec4 v0x129f27de0_0;
    %inv;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x129f27de0_0;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %assign/vec4 v0x129f27de0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x129f281d0;
T_2 ;
    %wait E_0x129f28410;
    %load/vec4 v0x129f28740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129f28470_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x129f286b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x129f28470_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x129f28520_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0x129f28470_0;
    %inv;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v0x129f28470_0;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %assign/vec4 v0x129f28470_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x129f28880;
T_3 ;
    %wait E_0x129f28ac0;
    %load/vec4 v0x129f28da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129f28b20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x129f28d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x129f28b20_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x129f28bc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %load/vec4 v0x129f28b20_0;
    %inv;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %load/vec4 v0x129f28b20_0;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %assign/vec4 v0x129f28b20_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x129f05780;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x129f2ad50_0;
    %inv;
    %store/vec4 v0x129f2ad50_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x129f05780;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129f2aeb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129f2abd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129f2aca0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x129f2ae20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129f2ad50_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129f2aa90_0, 0, 1;
    %vpi_call 2 25 "$monitor", $time, " MODE = %b%b, Q4Q3Q2Q1 = %b%b%b%b, Q = %d", v0x129f2abd0_0, v0x129f2aca0_0, &PV<v0x129f2ab30_0, 3, 1>, &PV<v0x129f2ab30_0, 2, 1>, &PV<v0x129f2ab30_0, 1, 1>, &PV<v0x129f2ab30_0, 0, 1>, v0x129f2ab30_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x129f2aeb0_0, 0;
    %delay 398, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129f2abd0_0, 0, 1;
    %delay 398, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129f2abd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129f2aca0_0, 0, 1;
    %delay 398, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129f2abd0_0, 0, 1;
    %delay 398, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Counter-Test.v";
    "CounterUD.v";
    "tff.v";
