V 51
K 373642712000 m16e_bus
Y 0
D 0 0 1700 1100
Z 1
i 290
I 271 virtex2p:M2_1E 1 530 920 0 1 '
L 600 945 10 0 3 0 1 0 M01
C 245 2 3 0
C 3 4 2 0
C 267 4 1 0
C 10 6 5 0
C 10 1 4 0
I 272 virtex2p:M2_1E 1 530 800 0 1 '
L 600 825 10 0 3 0 1 0 M23
C 245 1 3 0
C 7 1 2 0
C 267 3 1 0
C 10 2 5 0
C 10 4 4 0
N 3
J 730 920 2
J 660 920 3
J 660 980 3
J 630 980 2
S 2 3
S 2 1
L 660 920 10 0 3 0 1 0 M01
S 4 3
N 7
J 630 860 2
J 730 880 2
J 650 880 3
J 650 860 3
S 1 4
S 3 2
L 660 880 10 0 3 0 1 0 M23
S 4 3
I 2 virtex2p:MUXF5_L 1 730 850 0 1 '
L 790 860 10 0 3 0 1 0 M03
C 290 2 18 0
C 3 1 14 0
C 180 2 17 0
C 7 2 15 0
T 30 40 10 0 3 drawn by KS
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 1550 30 10 0 3 A
T 1550 50 10 0 3 1
T 1310 50 10 0 3 29th September 2003
T 1610 100 10 0 9 VIRTEX Family Fast M16E Macro
T 1587 129 20 0 3 JRG
Q 14 0 0
N 290
J 915 910 1
J 830 910 2
S 2 1
L 890 910 10 0 3 0 1 0 O
N 10
J 530 990 2
J 530 850 2
J 330 850 9
J 530 870 2
J 330 870 11
J 530 970 2
J 330 970 11
J 330 990 11
J 330 1010 9
J 265 1010 7
S 8 1
L 340 990 10 0 3 0 1 0 D0
S 3 2
L 340 850 10 0 3 0 1 0 D3
B 3 5
S 5 4
L 340 870 10 0 3 0 1 0 D2
B 5 7
S 7 6
L 340 970 10 0 3 0 1 0 D1
B 7 8
B 8 9
B 10 9
L 265 1015 20 0 3 0 1 0 D[3:0]
N 180
J 330 170 1
J 730 860 2
J 700 860 3
J 700 170 3
S 3 2
S 4 3
S 1 4
L 340 170 10 0 3 0 1 0 S1
N 267
J 330 195 1
J 510 195 3
J 530 810 2
J 530 930 2
J 510 930 3
J 510 810 5
S 5 4
S 6 5
S 2 6
S 6 3
S 1 2
L 340 195 10 0 3 0 1 0 E
N 245
J 530 830 2
J 530 950 2
J 500 950 3
J 500 830 5
J 500 220 3
J 330 220 1
S 3 2
S 4 3
S 5 4
S 4 1
S 6 5
L 340 220 10 0 3 0 1 0 S0
I 206 virtex2p:BSHEETL 1 1260 0 0 1 '
T 1350 80 10 0 3 FAST 4-to-1 Multiplexer with Enable, bussed D input
E
