#!/bin/bash

iverilog -g2001 -osimv -s wire_assign_bench /home/debjitjdv/Work/GoldMine/RunTime/goldmine.out/wire_assign/wire_assign_bench.v /home/debjitjdv/Work/NYU/LLM-Verilog-Synthesis/evaluation/all_results_codegen_16B_ft_n15/basic1/examples-code-gen-16B-tmp_0.7/example2.v 