`timescale 1 ns / 1 ns module Ey6KeeQxR1b7XqdXWSWHHC (l0E5U5ysrwNYFWhaD6aOTT, z2UJNE6Z3dXlstgbJ1NhIFE, rTuZ5V8eNhP7SOBVsxm9PB, y8FAyPlObdypDxkjMEWaNhG, u8xFhPk8cT8cwnJ2rbVtbtH, OJTPuKD8PcTyBbdCzBR3XB, uOn8xptjPn4oXI20C97JlF, SiYGzH7UMm33KK50aqTAhB); input l0E5U5ysrwNYFWhaD6aOTT; input z2UJNE6Z3dXlstgbJ1NhIFE; input rTuZ5V8eNhP7SOBVsxm9PB; input y8FAyPlObdypDxkjMEWaNhG; input signed [15:0] u8xFhPk8cT8cwnJ2rbVtbtH; input signed [15:0] OJTPuKD8PcTyBbdCzBR3XB; output signed [15:0] uOn8xptjPn4oXI20C97JlF; output signed [15:0] SiYGzH7UMm33KK50aqTAhB; reg signed [15:0] jjZcE6NOEjEZQB3zDUZJGB; reg signed [15:0] ZClYvDSjRVX2RTbhzg0WGG; wire signed [15:0] AYvMlFLsfVRUsEZpW3DtpB; wire signed [15:0] h02U6oWVf2LepkZE7AShbdB; wire signed [15:0] GGHFrDLovlgd387R19mvIE; wire signed [15:0] luzbrKsGy1rBw0y6ZidQ9F; reg signed [15:0] s0YwhztEuOaQZlV1xoRBLD; reg signed [15:0] mQgHzNIkcq2WayXA1nG8oB; wire IhkqB7as90bY5TH1VQ2ToH; always @(posedge l0E5U5ysrwNYFWhaD6aOTT) begin : d9A1LjknRHKP4msrijuq8TF if (z2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin jjZcE6NOEjEZQB3zDUZJGB <= 16'sb0000000000000000; ZClYvDSjRVX2RTbhzg0WGG <= 16'sb0000000000000000; end else begin if (y8FAyPlObdypDxkjMEWaNhG) begin ZClYvDSjRVX2RTbhzg0WGG <= OJTPuKD8PcTyBbdCzBR3XB; jjZcE6NOEjEZQB3zDUZJGB <= u8xFhPk8cT8cwnJ2rbVtbtH; end end end assign AYvMlFLsfVRUsEZpW3DtpB = (y8FAyPlObdypDxkjMEWaNhG == 1'b1 ? u8xFhPk8cT8cwnJ2rbVtbtH : jjZcE6NOEjEZQB3zDUZJGB); assign h02U6oWVf2LepkZE7AShbdB = (y8FAyPlObdypDxkjMEWaNhG == 1'b1 ? OJTPuKD8PcTyBbdCzBR3XB : ZClYvDSjRVX2RTbhzg0WGG); assign GGHFrDLovlgd387R19mvIE = AYvMlFLsfVRUsEZpW3DtpB; assign luzbrKsGy1rBw0y6ZidQ9F = h02U6oWVf2LepkZE7AShbdB; always @(posedge l0E5U5ysrwNYFWhaD6aOTT) begin : RokdKCgco0BeLNWFqmmwFH if (z2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin s0YwhztEuOaQZlV1xoRBLD <= 16'sb0000000000000000; mQgHzNIkcq2WayXA1nG8oB <= 16'sb0000000000000000; end else begin if (rTuZ5V8eNhP7SOBVsxm9PB) begin s0YwhztEuOaQZlV1xoRBLD <= GGHFrDLovlgd387R19mvIE; mQgHzNIkcq2WayXA1nG8oB <= luzbrKsGy1rBw0y6ZidQ9F; end end end assign uOn8xptjPn4oXI20C97JlF = s0YwhztEuOaQZlV1xoRBLD; assign SiYGzH7UMm33KK50aqTAhB = mQgHzNIkcq2WayXA1nG8oB; endmodule