Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : Diffe_TOP
Version: K-2015.06
Date   : Sat Oct 12 00:05:09 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
Diffe_TOP              tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
Diffe_TOP                              7.57e-02 8.78e-02 9.17e+08    1.081 100.0
  U3_exponentiation_r (exponentiation_R_1)
                                       1.43e-04 2.83e-03 4.63e+07 4.92e-02   4.6
    mult_28 (exponentiation_R_1_DW02_mult_0)
                                       1.47e-06 8.41e-08 4.34e+07 4.34e-02   4.0
    add_29 (exponentiation_R_1_DW01_inc_0)
                                          0.000    0.000 4.31e+05 4.31e-04   0.0
  U2_exponentiation_r (exponentiation_R_0)
                                       1.06e-04 2.82e-03 4.63e+07 4.92e-02   4.6
    mult_28 (exponentiation_R_0_DW02_mult_0)
                                       1.47e-06 8.41e-08 4.34e+07 4.34e-02   4.0
    add_29 (exponentiation_R_0_DW01_inc_0)
                                          0.000    0.000 4.31e+05 4.31e-04   0.0
  U1_exponentiation (exponentiation_1) 7.38e-04 2.92e-03 3.27e+07 3.64e-02   3.4
    mult_27 (exponentiation_1_DW02_mult_0)
                                       9.51e-05 5.61e-06 2.97e+07 2.98e-02   2.8
    add_28 (exponentiation_1_DW01_inc_0)
                                       2.01e-05 3.83e-06 4.31e+05 4.54e-04   0.0
  U0_exponentiation (exponentiation_0) 7.87e-04 2.92e-03 3.27e+07 3.64e-02   3.4
    mult_27 (exponentiation_0_DW02_mult_0)
                                       9.51e-05 5.61e-06 2.97e+07 2.98e-02   2.8
    add_28 (exponentiation_0_DW01_inc_0)
                                       2.01e-05 3.83e-06 4.31e+05 4.54e-04   0.0
  U0_CONTROLKER (CONTROLKER)              0.000 4.35e-05 1.59e+05 2.03e-04   0.0
  U0_CHECK_2 (CHECK_2)                 5.73e-08 1.41e-03 2.42e+06 3.84e-03   0.4
    eq_24 (CHECK_2_DW01_cmp6_0)           0.000    0.000 7.80e+05 7.80e-04   0.1
  U0_ENCRYPTION_R1 (ENCRYPTION_R1)     1.83e-02 1.96e-02 1.90e+08    0.228  21.1
    mult_33 (ENCRYPTION_R1_DW02_mult_0)
                                       4.92e-03 3.05e-04 4.37e+07 4.90e-02   4.5
    div_32 (ENCRYPTION_R1_DW_div_uns_0)
                                       1.24e-02 1.23e-02 1.37e+08    0.162  15.0
    sub_34 (ENCRYPTION_R1_DW01_sub_0)  1.36e-08 9.68e-09 2.02e+06 2.02e-03   0.2
    ne_36 (ENCRYPTION_R1_DW01_cmp6_0)  1.42e-07 2.63e-08 7.85e+05 7.86e-04   0.1
  U0_CLC_R2 (CLC_R2)                   1.94e-02 1.80e-02 1.92e+08    0.229  21.2
    mult_25 (CLC_R2_DW02_mult_0)       6.57e-03 9.47e-04 4.48e+07 5.23e-02   4.8
    div_24 (CLC_R2_DW_div_uns_0)       1.24e-02 1.27e-02 1.42e+08    0.168  15.5
    sub_26 (CLC_R2_DW01_sub_0)         3.43e-04 1.50e-04 2.11e+06 2.61e-03   0.2
  U0_ENCRYPTION_R2 (ENCRYPTION_R2)     1.73e-02 1.95e-02 1.87e+08    0.224  20.7
    mult_31 (ENCRYPTION_R2_DW02_mult_0)
                                       4.92e-03 3.07e-04 4.37e+07 4.90e-02   4.5
    div_30 (ENCRYPTION_R2_DW_div_uns_0)
                                       1.23e-02 1.22e-02 1.36e+08    0.160  14.8
    sub_32 (ENCRYPTION_R2_DW01_sub_0)  1.36e-08 9.68e-09 2.02e+06 2.02e-03   0.2
  U0_CLC_R1 (CLC_R1)                   1.76e-02 1.76e-02 1.87e+08    0.222  20.5
    mult_34 (CLC_R1_DW02_mult_0)       4.93e-03 3.07e-04 4.37e+07 4.90e-02   4.5
    div_33 (CLC_R1_DW_div_uns_0)       1.23e-02 1.30e-02 1.38e+08    0.163  15.1
    sub_35 (CLC_R1_DW01_sub_0)         3.43e-04 1.50e-04 2.11e+06 2.61e-03   0.2
1
