# (C) 2001-2018 Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions and other 
# software and tools, and its AMPP partner logic functions, and any output 
# files from any of the foregoing (including device programming or simulation 
# files), and any associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License Subscription 
# Agreement, Intel FPGA IP License Agreement, or other applicable 
# license agreement, including, without limitation, that your use is for the 
# sole purpose of programming logic devices manufactured by Intel and sold by 
# Intel or its authorized distributors.  Please refer to the applicable 
# agreement for further details.


#==============================================================================
#                    High Level Address map
#==============================================================================
 set BASE_KR4       0x0000
 set BASE_RXPHY     0x0300
 set BASE_TXMAC     0x0400
 set BASE_RXMAC     0x0500
 set BASE_TXSTATS   0x0800
 set BASE_RXSTATS   0x0900
 set BASE_TRFC      0x1000
 set BASE_PMDC      0x2000
 set BASE_RECO      0x3000
 set BASE_A10RECO   0x4000
#==============================================================================
