;redcode
;assert 1
	SPL 0, <-9
	SPL -107, @-21
	SPL -107, @-21
	MOV -41, <-20
	SPL -117, @-28
	SUB #12, @200
	MOV -117, <-20
	MOV -117, <-20
	DJN -1, @-20
	SUB <0, 9
	SUB <0, 9
	SUB #72, @210
	SUB #72, @210
	SPL -107, @-21
	MOV -117, <-20
	ADD 0, 700
	SUB 12, @10
	SLT <120, 133
	SLT <120, 133
	SUB #30, 7
	CMP <0, @2
	SUB -0, 0
	SUB #12, @10
	ADD @127, @106
	JMN 130, 9
	JMN 130, 9
	ADD @127, @106
	SUB #12, @200
	SUB #12, @200
	SLT @127, -109
	SPL 10, 20
	ADD 12, @11
	SLT 270, @90
	SUB 12, @10
	JMN 130, 9
	SUB -0, 0
	SUB 130, 9
	ADD 0, -0
	ADD #72, @210
	SPL 0, <-9
	CMP @0, @9
	DJN @72, #200
	DJN @72, #200
	MOV -41, <-20
	SPL -117, @-28
	SPL -107, @-21
	SPL 0, <-9
	DJN -1, @-20
	SLT 270, @90
	SPL -117, @-28
	ADD 0, 700
	SPL 117, #-28
	SUB #12, @200
	DJN -1, @-20
	SUB <0, 9
	DJN -1, @-20
	CMP @121, 103
	SPL 0, 70
