git clone --depth 1 --no-tags https://github.com/BlazeCode2/ABRUTECH_cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141783388
git clone --depth 1 --no-tags https://github.com/ksa1t6/I2C_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141863005
git clone --depth 1 --no-tags https://github.com/AhmedAkram96/Fire-Fighting-Robot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143022866
git clone --depth 1 --no-tags https://github.com/Melissa-Struys/SocLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135144629
git clone --depth 1 --no-tags https://github.com/nikblack3/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135141453
git clone --depth 1 --no-tags https://github.com/andrew-waugh/VPA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135953544
git clone --depth 1 --no-tags https://github.com/mangakoji/CHR_GEN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138440337
git clone --depth 1 --no-tags https://github.com/ashishgopal1993/VerilogHDL-PulseWidthModulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138493812
git clone --depth 1 --no-tags https://github.com/Mike-Scarlet/Manchester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138712241
git clone --depth 1 --no-tags https://github.com/ashishgopal1993/VerilogHDL-SequenceDetector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138493187
git clone --depth 1 --no-tags https://github.com/ikanoano/cld-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135891973
git clone --depth 1 --no-tags https://github.com/dm7h/picozsoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137341263
git clone --depth 1 --no-tags https://github.com/nikok94/gray_cnt_v3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136705959
git clone --depth 1 --no-tags https://github.com/FlavianSP/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137878922
git clone --depth 1 --no-tags https://github.com/rnagai-hpbsc/CommTest_2ADC_dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137730447
git clone --depth 1 --no-tags https://github.com/nobel861017/dsdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141510146
git clone --depth 1 --no-tags https://github.com/yunzhil/Computer-Architecture-Lab-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142733230
git clone --depth 1 --no-tags https://github.com/anpucal/Actividades.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141127666
git clone --depth 1 --no-tags https://github.com/WilliamSun98/rocket_man.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141396890
git clone --depth 1 --no-tags https://github.com/doppel63/ctrl_obfs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136938073
git clone --depth 1 --no-tags https://github.com/ric96/verilog-fun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134939108
git clone --depth 1 --no-tags https://github.com/veryjimmy/verilog_lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140264556
git clone --depth 1 --no-tags https://github.com/veryjimmy/verilog_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140262571
git clone --depth 1 --no-tags https://github.com/kuanforml/DIC_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139251621
git clone --depth 1 --no-tags https://github.com/SalvadorCG98/Examen-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139640918
git clone --depth 1 --no-tags https://github.com/Tinsmore/FPGA-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136794488
git clone --depth 1 --no-tags https://github.com/angerCoke/weizhi_uart8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136172266
git clone --depth 1 --no-tags https://github.com/RadhikaChawla/I2C-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136341992
git clone --depth 1 --no-tags https://github.com/xigh/hdl-blinking-led.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137595696
git clone --depth 1 --no-tags https://github.com/ParkerMactavish/Logic_Design_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137662294
git clone --depth 1 --no-tags https://github.com/dleung1/Single-Input-Change.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137791274
git clone --depth 1 --no-tags https://github.com/FatemehFathi/digital-oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137574039
git clone --depth 1 --no-tags https://github.com/Harinlen/Reaction-Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138240853
git clone --depth 1 --no-tags https://github.com/zhujuqing/innovata-fpga-pr015.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138838333
git clone --depth 1 --no-tags https://github.com/zamaliphe/spartan3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138904426
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Sample_Schematic_for_LAN8810i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138119682
git clone --depth 1 --no-tags https://github.com/asdsdlgl/ComputerOrganiztion_-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139658720
git clone --depth 1 --no-tags https://github.com/powlib/tcf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138962343
git clone --depth 1 --no-tags https://github.com/guilhermelowa/MI_SD_P2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138546487
git clone --depth 1 --no-tags https://github.com/Digilent/Cora-Z7-10-Pi-Estimator-VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140493787
git clone --depth 1 --no-tags https://github.com/dagrende/tacho_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141916239
git clone --depth 1 --no-tags https://github.com/rubiotorres/Snoop_MSI_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140358757
git clone --depth 1 --no-tags https://github.com/tndP5LP/USBAudio_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142728690
git clone --depth 1 --no-tags https://github.com/nrghosh/Hangman_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135530480
git clone --depth 1 --no-tags https://github.com/wh1114/A-Flexible-Blocks-based-sysetm-for-educational-soft-CPU-design-on-FPGAs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135735365
git clone --depth 1 --no-tags https://github.com/akshay-sophos/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135825209
git clone --depth 1 --no-tags https://github.com/fawolfmann/practicoArqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135190813
git clone --depth 1 --no-tags https://github.com/deepaksrini01/simple_arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135111770
git clone --depth 1 --no-tags https://github.com/salaheddinhetalani/EncDecSys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135861115
git clone --depth 1 --no-tags https://github.com/liannesr/LianneSanchez_Arqui_Sparc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135857351
git clone --depth 1 --no-tags https://github.com/husrev/Reversible-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135852214
git clone --depth 1 --no-tags https://github.com/asadi-ali/dsd_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136009613
git clone --depth 1 --no-tags https://github.com/a1liz/SimMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140999934
git clone --depth 1 --no-tags https://github.com/liuhena/baidu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141522643
git clone --depth 1 --no-tags https://github.com/LWhatever/SPWM-Inverter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140993891
git clone --depth 1 --no-tags https://github.com/jishuzhain/FPGA-Cymometer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141445347
git clone --depth 1 --no-tags https://github.com/Tusk98/B58-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140972209
git clone --depth 1 --no-tags https://github.com/zhangkai0121/TNN_ACC_0802.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143221657
git clone --depth 1 --no-tags https://github.com/halferty/arty_eth_000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139376178
git clone --depth 1 --no-tags https://github.com/AitorMML/Mancisidor_P2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137950344
git clone --depth 1 --no-tags https://github.com/Dimaqa/FPGA-pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137925818
git clone --depth 1 --no-tags https://github.com/w5yang/MIPSPipelineCPUwithInterruptSupport.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140255412
git clone --depth 1 --no-tags https://github.com/yasser26/ProyectoLaboDigitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140516941
git clone --depth 1 --no-tags https://github.com/lmy98129/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141745123
git clone --depth 1 --no-tags https://github.com/tanasecatalina/vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138080885
git clone --depth 1 --no-tags https://github.com/MarioSLC/Proyecto_Final_IPD432.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137537452
git clone --depth 1 --no-tags https://github.com/isuruthiwa/tbot_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139266069
git clone --depth 1 --no-tags https://github.com/TharunKumarReddy5/Keccak-hash-function.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139170337
git clone --depth 1 --no-tags https://github.com/maph25/Exam2_AP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139631170
git clone --depth 1 --no-tags https://github.com/vvalmeidas/tec499-produto2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140211008
git clone --depth 1 --no-tags https://github.com/veryjimmy/verilog_lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140264531
git clone --depth 1 --no-tags https://github.com/FPGA-Bot-Yang/LJ_Evaluation_OpenCL_Lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142363379
git clone --depth 1 --no-tags https://github.com/stevenbell/axis_debugger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136992793
git clone --depth 1 --no-tags https://github.com/johnsudaar/vhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136761966
git clone --depth 1 --no-tags https://github.com/zhangkai0121/newTNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137363605
git clone --depth 1 --no-tags https://github.com/Oanish/scoalafpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138011979
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_KC705_RGMII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138119382
git clone --depth 1 --no-tags https://github.com/hangryusprime/CPU_basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138750566
git clone --depth 1 --no-tags https://github.com/NonlinearTime/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135100328
git clone --depth 1 --no-tags https://github.com/RahulMarathe94/BCD-Adder-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135094521
git clone --depth 1 --no-tags https://github.com/ZeidatMahmoud/Orga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135084549
git clone --depth 1 --no-tags https://github.com/renrenrennnn/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135148281
git clone --depth 1 --no-tags https://github.com/ericbo/learning-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135524195
git clone --depth 1 --no-tags https://github.com/darkfader/verilator-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135366173
git clone --depth 1 --no-tags https://github.com/thejokerlol/MMU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135773380
git clone --depth 1 --no-tags https://github.com/pdaxrom/Z-pdaXrom-SRAM-LM32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135838100
git clone --depth 1 --no-tags https://github.com/husrev/Simpletron-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135851130
git clone --depth 1 --no-tags https://github.com/FedericoTorres/arq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136384020
git clone --depth 1 --no-tags https://github.com/Nevertorlate/-VGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136609830
git clone --depth 1 --no-tags https://github.com/MehrdadKhanzadeh/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135246367
git clone --depth 1 --no-tags https://github.com/TranDNNguyen/accelerometer-vid-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143336834
git clone --depth 1 --no-tags https://github.com/abishek-sundar/brick-breaker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140915125
git clone --depth 1 --no-tags https://github.com/akzy/external_dc_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142183452
git clone --depth 1 --no-tags https://github.com/noeldiviney/USBAudio_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142255259
git clone --depth 1 --no-tags https://github.com/geugene25/Bare-bone-8bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142940708
git clone --depth 1 --no-tags https://github.com/neilzheng/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143018177
git clone --depth 1 --no-tags https://github.com/AndrewMihai/Keyboard_Hero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141626208
git clone --depth 1 --no-tags https://github.com/Itachi6912110/RealTimeVideoStyleTransfer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139871568
git clone --depth 1 --no-tags https://github.com/dhruti1997/Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140701796
git clone --depth 1 --no-tags https://github.com/mohithrs/Viterbi-Decoder-Design-for-SDR-on-an-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139028585
