vendor_name = ModelSim
source_file = 1, D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/fast_adder_vhdl.vhd
source_file = 1, D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/cla_module.vhd
source_file = 1, D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/sum_module.vhd
source_file = 1, D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/gp_module.vhd
source_file = 1, D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/fast_adder_vhdl_stucksingle.vhd
source_file = 1, D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/gp_module_stuck.vhd
source_file = 1, D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/fast_adder_vhdl_andbridging.vhd
source_file = 1, D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/sum_module_andbridging.vhd
source_file = 1, D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/fast_adder_vhdl_orbridging.vhd
source_file = 1, D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/gp_module_orbridging.vhd
source_file = 1, D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/fast_adder_vhdl_stuckmulti.vhd
source_file = 1, D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/cla_module_stuckmulti.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/db/fast_adder_vhdl.cbx.xml
design_name = fast_adder_vhdl_stucksingle
instance = comp, \S_Out[0]~output\, S_Out[0]~output, fast_adder_vhdl_stucksingle, 1
instance = comp, \S_Out[1]~output\, S_Out[1]~output, fast_adder_vhdl_stucksingle, 1
instance = comp, \S_Out[2]~output\, S_Out[2]~output, fast_adder_vhdl_stucksingle, 1
instance = comp, \S_Out[3]~output\, S_Out[3]~output, fast_adder_vhdl_stucksingle, 1
instance = comp, \C4_Out~output\, C4_Out~output, fast_adder_vhdl_stucksingle, 1
instance = comp, \C0_In~input\, C0_In~input, fast_adder_vhdl_stucksingle, 1
instance = comp, \A[0]~input\, A[0]~input, fast_adder_vhdl_stucksingle, 1
instance = comp, \B[0]~input\, B[0]~input, fast_adder_vhdl_stucksingle, 1
instance = comp, \sum_mod|Sum_Out[0]\, sum_mod|Sum_Out[0], fast_adder_vhdl_stucksingle, 1
instance = comp, \A[1]~input\, A[1]~input, fast_adder_vhdl_stucksingle, 1
instance = comp, \B[1]~input\, B[1]~input, fast_adder_vhdl_stucksingle, 1
instance = comp, \sum_mod|Sum_Out[1]\, sum_mod|Sum_Out[1], fast_adder_vhdl_stucksingle, 1
instance = comp, \A[2]~input\, A[2]~input, fast_adder_vhdl_stucksingle, 1
instance = comp, \cla_mod|s_temp~0\, cla_mod|s_temp~0, fast_adder_vhdl_stucksingle, 1
instance = comp, \B[2]~input\, B[2]~input, fast_adder_vhdl_stucksingle, 1
instance = comp, \sum_mod|Sum_Out[2]\, sum_mod|Sum_Out[2], fast_adder_vhdl_stucksingle, 1
instance = comp, \A[3]~input\, A[3]~input, fast_adder_vhdl_stucksingle, 1
instance = comp, \B[3]~input\, B[3]~input, fast_adder_vhdl_stucksingle, 1
instance = comp, \sum_mod|Sum_Out[3]~0\, sum_mod|Sum_Out[3]~0, fast_adder_vhdl_stucksingle, 1
instance = comp, \gp_mod|XOR_out[1]\, gp_mod|XOR_out[1], fast_adder_vhdl_stucksingle, 1
instance = comp, \cla_mod|s_temp~1\, cla_mod|s_temp~1, fast_adder_vhdl_stucksingle, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, fast_adder_vhdl_stucksingle, 1
