Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date             : Fri Feb  7 20:15:04 2020
| Host             : deepraj-Aurora-R4 running 64-bit Ubuntu 18.04.1 LTS
| Command          : report_power -file apatb_Cipher_top_power_routed.rpt -pb aes_top_power_summary_routed.pb -rpx aes_top_power_routed.rpx
| Design           : apatb_Cipher_top
| Device           : xc7a100tcsg324-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.148        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.050        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.006 |        3 |       --- |             --- |
| Slice Logic             |     0.007 |     3633 |       --- |             --- |
|   LUT as Logic          |     0.006 |     1312 |     63400 |            2.07 |
|   F7/F8 Muxes           |    <0.001 |      301 |     63400 |            0.47 |
|   Register              |    <0.001 |     1886 |    126800 |            1.49 |
|   CARRY4                |    <0.001 |        6 |     15850 |            0.04 |
|   LUT as Shift Register |    <0.001 |        1 |     19000 |           <0.01 |
|   Others                |     0.000 |       21 |       --- |             --- |
| Signals                 |     0.014 |     2771 |       --- |             --- |
| Block RAM               |    <0.001 |      0.5 |       135 |            0.37 |
| I/O                     |     0.023 |       50 |       210 |           23.81 |
| Static Power            |     0.097 |          |           |                 |
| Total                   |     0.148 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.042 |       0.027 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.011 |       0.007 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+---------+-----------------+
| Clock       | Domain  | Constraint (ns) |
+-------------+---------+-----------------+
| sys_clk_pin | CLK100M |            10.0 |
+-------------+---------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| apatb_Cipher_top              |     0.050 |
|   AESL_inst_Cipher            |     0.003 |
|     inst                      |     0.003 |
|       grp_AddRoundKey_fu_244  |    <0.001 |
|       grp_SubBytes_fu_255     |    <0.001 |
|         sbox_U                |    <0.001 |
|           SubBytes_sbox_rom_U |    <0.001 |
|   u_SevenSeg_Top              |    <0.001 |
|   u_control_unit              |     0.023 |
|     mem_inst_RoundKey         |     0.017 |
|     mem_inst_state            |     0.004 |
|   u_uart_wrapper              |    <0.001 |
|     u_uart                    |    <0.001 |
|       uart_rx_i               |    <0.001 |
|       uart_tx_i               |    <0.001 |
+-------------------------------+-----------+


