TRACE::2021-08-12.10:52:11::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:11::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:11::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:11::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:11::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-08-12.10:52:14::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2021-08-12.10:52:14::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-08-12.10:52:14::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2021-08-12.10:52:14::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2021-08-12.10:52:14::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:14::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:14::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:14::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:14::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:14::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:14::SCWDomain::checking for install qemu data   : 
TRACE::2021-08-12.10:52:14::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-08-12.10:52:14::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-08-12.10:52:14::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:14::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:14::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:14::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:14::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:14::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:14::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:14::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:14::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:14::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:14::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:14::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:14::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:14::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:14::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:14::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:14::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:14::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:14::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-08-12.10:52:14::SCWMssOS::No sw design opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:14::SCWMssOS::mss does not exists at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:14::SCWMssOS::Creating sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:14::SCWMssOS::Adding the swdes entry, created swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:14::SCWMssOS::updating the scw layer changes to swdes at   D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:14::SCWMssOS::Writing mss at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:14::SCWMssOS::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-08-12.10:52:14::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-08-12.10:52:14::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-08-12.10:52:14::SCWMssOS::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-08-12.10:52:14::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-08-12.10:52:15::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-12.10:52:15::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-08-12.10:52:15::SCWMssOS::Could not open the swdb for D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
KEYINFO::2021-08-12.10:52:15::SCWMssOS::Could not open the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss is not found

TRACE::2021-08-12.10:52:15::SCWMssOS::Cleared the swdb table entry
TRACE::2021-08-12.10:52:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2021-08-12.10:52:15::SCWMssOS::Writing the mss file completed D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::Commit changes completed.
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2021-08-12.10:52:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2021-08-12.10:52:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2021-08-12.10:52:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-08-12.10:52:15::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-08-12.10:52:15::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-12.10:52:15::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-08-12.10:52:15::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2021-08-12.10:52:15::SCWSystem::Not a boot domain 
LOG::2021-08-12.10:52:15::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-08-12.10:52:15::SCWDomain::Generating domain artifcats
TRACE::2021-08-12.10:52:15::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-12.10:52:15::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-12.10:52:15::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-08-12.10:52:15::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2021-08-12.10:52:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-08-12.10:52:15::SCWMssOS::Mss edits present, copying mssfile into export location D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-12.10:52:15::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-12.10:52:15::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2021-08-12.10:52:15::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-12.10:52:15::SCWMssOS::Copying to export directory.
TRACE::2021-08-12.10:52:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-12.10:52:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-08-12.10:52:15::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-08-12.10:52:15::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-08-12.10:52:15::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-08-12.10:52:15::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-08-12.10:52:15::SCWPlatform::Started preparing the platform 
TRACE::2021-08-12.10:52:15::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-08-12.10:52:15::SCWSystem::dir created 
TRACE::2021-08-12.10:52:15::SCWSystem::Writing the bif 
TRACE::2021-08-12.10:52:15::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-12.10:52:15::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-12.10:52:15::SCWPlatform::Completed generating the platform
TRACE::2021-08-12.10:52:15::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-12.10:52:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-12.10:52:15::SCWMssOS::Commit changes completed.
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2021-08-12.10:52:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2021-08-12.10:52:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2021-08-12.10:52:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-12.10:52:15::SCWPlatform::updated the xpfm file.
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2021-08-12.10:52:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-12.10:52:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-12.10:52:15::SCWMssOS::Commit changes completed.
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2021-08-12.10:52:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2021-08-12.10:52:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2021-08-12.10:52:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2021-08-12.10:52:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2021-08-12.10:52:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-12.10:52:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-12.10:52:15::SCWMssOS::Commit changes completed.
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2021-08-12.10:52:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2021-08-12.10:52:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2021-08-12.10:52:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-08-12.10:52:15::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-08-12.10:52:15::SCWPlatform::Sanity checking of platform is completed
LOG::2021-08-12.10:52:15::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-08-12.10:52:15::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2021-08-12.10:52:15::SCWDomain::Generating domain artifcats
TRACE::2021-08-12.10:52:15::SCWMssOS::Generating standalone artifcats
TRACE::2021-08-12.10:52:15::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-08-12.10:52:15::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2021-08-12.10:52:15::SCWMssOS:: Copying the user libraries. 
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2021-08-12.10:52:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::Completed writing the mss file at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2021-08-12.10:52:15::SCWMssOS::Mss edits present, copying mssfile into export location D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-08-12.10:52:15::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-08-12.10:52:15::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2021-08-12.10:52:15::SCWMssOS::skipping the bsp build ... 
TRACE::2021-08-12.10:52:15::SCWMssOS::Copying to export directory.
TRACE::2021-08-12.10:52:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-08-12.10:52:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-08-12.10:52:15::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-08-12.10:52:15::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2021-08-12.10:52:15::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-08-12.10:52:15::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-08-12.10:52:15::SCWPlatform::Started preparing the platform 
TRACE::2021-08-12.10:52:15::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-08-12.10:52:15::SCWSystem::dir created 
TRACE::2021-08-12.10:52:15::SCWSystem::Writing the bif 
TRACE::2021-08-12.10:52:15::SCWPlatform::Started writing the spfm file 
TRACE::2021-08-12.10:52:15::SCWPlatform::Started writing the xpfm file 
TRACE::2021-08-12.10:52:15::SCWPlatform::Completed generating the platform
TRACE::2021-08-12.10:52:15::SCWMssOS::Saving the mss changes D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-08-12.10:52:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-08-12.10:52:15::SCWMssOS::Commit changes completed.
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2021-08-12.10:52:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2021-08-12.10:52:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to open the hw design at D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA given D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA absoulate path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform::DSA directory D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw
TRACE::2021-08-12.10:52:15::SCWPlatform:: Platform Path D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-08-12.10:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-08-12.10:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-08-12.10:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-08-12.10:52:15::SCWMssOS::Checking the sw design at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWMssOS::DEBUG:  swdes dump  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2021-08-12.10:52:15::SCWMssOS::Sw design exists and opened at  D:/Uni/RL/sha256d_zedboard/vitis_workspace/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2021-08-12.10:52:15::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"7149d99c1fe05b1678deb05172888968",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-08-12.10:52:15::SCWPlatform::updated the xpfm file.
