# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Ultrasound_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 06/Ultrasound_controller_restored/vhdl/lcd_driver2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:48 on Jun 19,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 06/Ultrasound_controller_restored/vhdl/lcd_driver2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity lcd_driver2
# -- Compiling architecture behavior of lcd_driver2
# End time: 19:08:48 on Jun 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 06/Ultrasound_controller_restored/vhdl/dataToLcd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:48 on Jun 19,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 06/Ultrasound_controller_restored/vhdl/dataToLcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity dataToLcd
# -- Compiling architecture behavior of dataToLcd
# End time: 19:08:48 on Jun 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 06/Ultrasound_controller_restored/vhdl/ultrasound_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:48 on Jun 19,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 06/Ultrasound_controller_restored/vhdl/ultrasound_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ultrasound_controller
# -- Compiling architecture behavior of ultrasound_controller
# End time: 19:08:48 on Jun 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 06/Ultrasound_controller_restored/vhdl/controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:48 on Jun 19,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 06/Ultrasound_controller_restored/vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controller
# -- Compiling architecture behavior of controller
# End time: 19:08:48 on Jun 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 06/Ultrasound_controller_restored/simulation/modelsim/ultrasound_controller.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:48 on Jun 19,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 06/Ultrasound_controller_restored/simulation/modelsim/ultrasound_controller.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ultrasound_controller_vhd_tst
# -- Compiling architecture ultrasound_controller_arch of ultrasound_controller_vhd_tst
# End time: 19:08:48 on Jun 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  ultrasound_controller_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" ultrasound_controller_vhd_tst 
# Start time: 19:08:50 on Jun 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ultrasound_controller_vhd_tst(ultrasound_controller_arch)
# Loading ieee.numeric_std(body)
# Loading work.ultrasound_controller(behavior)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 ms
# End time: 19:10:50 on Jun 19,2018, Elapsed time: 0:02:00
# Errors: 0, Warnings: 0
