Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/jen/CompArch/ChampSim/server_027.champsimtrace.xz
CPU 0 Temporal Ancestry L1I prefetcher
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3566138 heartbeat IPC: 2.80415 cumulative IPC: 2.80415 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7139123 heartbeat IPC: 2.79878 cumulative IPC: 2.80146 (Simulation time: 0 hr 1 min 40 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 10707983 heartbeat IPC: 2.80202 cumulative IPC: 2.80165 (Simulation time: 0 hr 2 min 31 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14281724 heartbeat IPC: 2.79819 cumulative IPC: 2.80078 (Simulation time: 0 hr 3 min 22 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 17848669 heartbeat IPC: 2.80352 cumulative IPC: 2.80133 (Simulation time: 0 hr 4 min 15 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 17848669 (Simulation time: 0 hr 4 min 15 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 25421676 heartbeat IPC: 1.32048 cumulative IPC: 1.32048 (Simulation time: 0 hr 5 min 5 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 32920417 heartbeat IPC: 1.33356 cumulative IPC: 1.32699 (Simulation time: 0 hr 5 min 55 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 40398152 heartbeat IPC: 1.3373 cumulative IPC: 1.33041 (Simulation time: 0 hr 6 min 42 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 47961677 heartbeat IPC: 1.32213 cumulative IPC: 1.32833 (Simulation time: 0 hr 7 min 32 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 55408544 heartbeat IPC: 1.34285 cumulative IPC: 1.33121 (Simulation time: 0 hr 8 min 23 sec) 
Finished CPU 0 instructions: 50000003 cycles: 37559876 cumulative IPC: 1.33121 (Simulation time: 0 hr 8 min 23 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.33121 instructions: 50000003 cycles: 37559876
L1D TOTAL     ACCESS:   20302493  HIT:   18700478  MISS:    1602015
L1D LOAD      ACCESS:    7153762  HIT:    6458788  MISS:     694974
L1D RFO       ACCESS:    6286713  HIT:    6000453  MISS:     286260
L1D PREFETCH  ACCESS:    6862018  HIT:    6241237  MISS:     620781
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7205261  ISSUED:    7082622  USEFUL:     146107  USELESS:     474686
L1D AVERAGE MISS LATENCY: 28.598 cycles
L1I TOTAL     ACCESS:   23145689  HIT:   10877442  MISS:   12268247
L1I LOAD      ACCESS:    9637735  HIT:    8818959  MISS:     818776
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   13507954  HIT:    2058483  MISS:   11449471
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   30619670  ISSUED:   29623656  USEFUL:    2518969  USELESS:    8930454
L1I AVERAGE MISS LATENCY: 15.7639 cycles
L2C TOTAL     ACCESS:   17501696  HIT:   16073370  MISS:    1428326
L2C LOAD      ACCESS:    1033067  HIT:     775727  MISS:     257340
L2C RFO       ACCESS:     283683  HIT:     153996  MISS:     129687
L2C PREFETCH  ACCESS:   15625733  HIT:   14613138  MISS:    1012595
L2C WRITEBACK ACCESS:     559213  HIT:     530509  MISS:      28704
L2C PREFETCH  REQUESTED:    4763378  ISSUED:    4761924  USEFUL:      67349  USELESS:     944136
L2C AVERAGE MISS LATENCY: 33.0433 cycles
LLC TOTAL     ACCESS:    2472513  HIT:    2441100  MISS:      31413
LLC LOAD      ACCESS:     257234  HIT:     253801  MISS:       3433
LLC RFO       ACCESS:     129683  HIT:     115623  MISS:      14060
LLC PREFETCH  ACCESS:    1842498  HIT:    1828634  MISS:      13864
LLC WRITEBACK ACCESS:     243098  HIT:     243042  MISS:         56
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        962  USELESS:      12008
LLC AVERAGE MISS LATENCY: 188.085 cycles
Major fault: 0 Minor fault: 2485
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      10390  ROW_BUFFER_MISS:      20966
 DBUS_CONGESTED:      21552
 WQ ROW_BUFFER_HIT:       1541  ROW_BUFFER_MISS:      14488  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8082% MPKI: 0.35064 Average ROB Occupancy at Mispredict: 161.452

Branch types
NOT_BRANCH: 40857723 81.7154%
BRANCH_DIRECT_JUMP: 526637 1.05327%
BRANCH_INDIRECT: 205902 0.411804%
BRANCH_CONDITIONAL: 6184071 12.3681%
BRANCH_DIRECT_CALL: 938478 1.87696%
BRANCH_INDIRECT_CALL: 174486 0.348972%
BRANCH_RETURN: 1112972 2.22594%
BRANCH_OTHER: 0 0%

