#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Mar 26 23:01:02 2023
# Process ID: 41916
# Current directory: C:/Users/Matt/thesis/vivado/thesis.runs/impl_1
# Command line: vivado.exe -log hardware_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source hardware_top.tcl -notrace
# Log file: C:/Users/Matt/thesis/vivado/thesis.runs/impl_1/hardware_top.vdi
# Journal file: C:/Users/Matt/thesis/vivado/thesis.runs/impl_1\vivado.jou
# Running On: Squid, OS: Windows, CPU Frequency: 3693 MHz, CPU Physical cores: 24, Host memory: 85805 MB
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Matt/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source hardware_top.tcl -notrace
WARNING: [Board 49-91] Board repository path 'C:/Users/Matt/Downloads/vivado-boards-masterivado-boards-master/new/board_files' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Xilinx/Vivado/2022.2data/xhub/boards' does not exist, it will not be used to search board files.
Command: link_design -top hardware_top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Matt/thesis/vivado/thesis.gen/sources_1/ip/clk_master/clk_master.dcp' for cell 'clk_control'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.529 . Memory (MB): peak = 919.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2693 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_control/inst/clkin1_ibufg, from the path connected to top-level port: clk_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_control/clk_in' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/Matt/thesis/vivado/thesis.gen/sources_1/ip/clk_master/clk_master_board.xdc] for cell 'clk_control/inst'
Finished Parsing XDC File [c:/Users/Matt/thesis/vivado/thesis.gen/sources_1/ip/clk_master/clk_master_board.xdc] for cell 'clk_control/inst'
Parsing XDC File [c:/Users/Matt/thesis/vivado/thesis.gen/sources_1/ip/clk_master/clk_master.xdc] for cell 'clk_control/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Matt/thesis/vivado/thesis.gen/sources_1/ip/clk_master/clk_master.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Matt/thesis/vivado/thesis.gen/sources_1/ip/clk_master/clk_master.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1672.914 ; gain = 600.469
Finished Parsing XDC File [c:/Users/Matt/thesis/vivado/thesis.gen/sources_1/ip/clk_master/clk_master.xdc] for cell 'clk_control/inst'
Parsing XDC File [C:/Users/Matt/thesis/vivado/thesis.srcs/constrs_1/new/NexysA7100T.xdc]
WARNING: [Vivado 12-584] No ports matched 'gpio_o2[0]'. [C:/Users/Matt/thesis/vivado/thesis.srcs/constrs_1/new/NexysA7100T.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Matt/thesis/vivado/thesis.srcs/constrs_1/new/NexysA7100T.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_o2[1]'. [C:/Users/Matt/thesis/vivado/thesis.srcs/constrs_1/new/NexysA7100T.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Matt/thesis/vivado/thesis.srcs/constrs_1/new/NexysA7100T.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_o2[2]'. [C:/Users/Matt/thesis/vivado/thesis.srcs/constrs_1/new/NexysA7100T.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Matt/thesis/vivado/thesis.srcs/constrs_1/new/NexysA7100T.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_o2[3]'. [C:/Users/Matt/thesis/vivado/thesis.srcs/constrs_1/new/NexysA7100T.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Matt/thesis/vivado/thesis.srcs/constrs_1/new/NexysA7100T.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_o2[4]'. [C:/Users/Matt/thesis/vivado/thesis.srcs/constrs_1/new/NexysA7100T.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Matt/thesis/vivado/thesis.srcs/constrs_1/new/NexysA7100T.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_o2[5]'. [C:/Users/Matt/thesis/vivado/thesis.srcs/constrs_1/new/NexysA7100T.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Matt/thesis/vivado/thesis.srcs/constrs_1/new/NexysA7100T.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_o2[6]'. [C:/Users/Matt/thesis/vivado/thesis.srcs/constrs_1/new/NexysA7100T.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Matt/thesis/vivado/thesis.srcs/constrs_1/new/NexysA7100T.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_o2[7]'. [C:/Users/Matt/thesis/vivado/thesis.srcs/constrs_1/new/NexysA7100T.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Matt/thesis/vivado/thesis.srcs/constrs_1/new/NexysA7100T.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Matt/thesis/vivado/thesis.srcs/constrs_1/new/NexysA7100T.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1672.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 12 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1672.914 ; gain = 1251.109
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.854 . Memory (MB): peak = 1672.914 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b729bb5c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1676.848 ; gain = 3.934

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/rdata_reg_i_1 into driver instance neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/rden_i_2__1, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19df96d23

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2020.965 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13165af81

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2020.965 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e0843c35

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2020.965 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_i_IBUF_BUFG_inst to drive 2116 load(s) on clock net clk_i_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 13c4f8a17

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2020.965 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13c4f8a17

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2020.965 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13c4f8a17

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2020.965 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 2020.965 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 144123a8d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2020.965 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 144123a8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 2198.516 ; gain = 0.000
Ending Power Optimization Task | Checksum: 144123a8d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2198.516 ; gain = 177.551

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 144123a8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2198.516 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2198.516 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 144123a8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2198.516 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 12 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2198.516 ; gain = 525.602
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2198.516 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Matt/thesis/vivado/thesis.runs/impl_1/hardware_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hardware_top_drc_opted.rpt -pb hardware_top_drc_opted.pb -rpx hardware_top_drc_opted.rpx
Command: report_drc -file hardware_top_drc_opted.rpt -pb hardware_top_drc_opted.pb -rpx hardware_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Matt/thesis/vivado/thesis.runs/impl_1/hardware_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2198.516 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 107bca5a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2198.516 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2198.516 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d931998c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2198.516 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1af71782d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2212.707 ; gain = 14.191

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1af71782d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2212.707 ; gain = 14.191
Phase 1 Placer Initialization | Checksum: 1af71782d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2212.707 ; gain = 14.191

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17e12dd21

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2212.707 ; gain = 14.191

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d95bfbdd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2212.707 ; gain = 14.191

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: d95bfbdd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2212.707 ; gain = 14.191

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: bf36f43c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2228.398 ; gain = 29.883

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4204 LUTNM shape to break, 65 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 17, two critical 4187, total 1266, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1293 nets or LUTs. Breaked 1266 LUTs, combined 27 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net neorv32_top_inst/rstn_int_reg_inv_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/Q[9]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/Q[10]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/Q[7]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/Q[8]. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 39 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 39 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.542 . Memory (MB): peak = 2228.398 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2228.398 ; gain = 0.000
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2228.398 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1266  |             27  |                  1293  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           39  |              0  |                     5  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1305  |             27  |                  1298  |           0  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 79dd5698

Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 2228.398 ; gain = 29.883
Phase 2.4 Global Placement Core | Checksum: 19d3a70da

Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 2228.398 ; gain = 29.883
Phase 2 Global Placement | Checksum: 19d3a70da

Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 2228.398 ; gain = 29.883

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d822cf85

Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 2228.398 ; gain = 29.883

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e6691927

Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 2228.398 ; gain = 29.883

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ed23e0f5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 2228.398 ; gain = 29.883

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f60bba9f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 2228.398 ; gain = 29.883

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 10b0735e4

Time (s): cpu = 00:00:49 ; elapsed = 00:01:08 . Memory (MB): peak = 2228.398 ; gain = 29.883

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12a5cafdb

Time (s): cpu = 00:00:59 ; elapsed = 00:01:24 . Memory (MB): peak = 2228.398 ; gain = 29.883

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: efa7ea6f

Time (s): cpu = 00:01:01 ; elapsed = 00:01:27 . Memory (MB): peak = 2228.398 ; gain = 29.883

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 154f36db8

Time (s): cpu = 00:01:01 ; elapsed = 00:01:27 . Memory (MB): peak = 2228.398 ; gain = 29.883

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: b4d7d758

Time (s): cpu = 00:01:11 ; elapsed = 00:01:42 . Memory (MB): peak = 2228.398 ; gain = 29.883
Phase 3 Detail Placement | Checksum: b4d7d758

Time (s): cpu = 00:01:11 ; elapsed = 00:01:42 . Memory (MB): peak = 2228.398 ; gain = 29.883

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16249824e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.757 | TNS=-107430.882 |
Phase 1 Physical Synthesis Initialization | Checksum: 22172a7d9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2302.125 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1cea5b27b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2302.125 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 16249824e

Time (s): cpu = 00:01:16 ; elapsed = 00:01:50 . Memory (MB): peak = 2302.125 ; gain = 103.609

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.600. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16138ba50

Time (s): cpu = 00:01:36 ; elapsed = 00:02:19 . Memory (MB): peak = 2302.125 ; gain = 103.609

Time (s): cpu = 00:01:36 ; elapsed = 00:02:19 . Memory (MB): peak = 2302.125 ; gain = 103.609
Phase 4.1 Post Commit Optimization | Checksum: 16138ba50

Time (s): cpu = 00:01:36 ; elapsed = 00:02:19 . Memory (MB): peak = 2302.125 ; gain = 103.609

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16138ba50

Time (s): cpu = 00:01:36 ; elapsed = 00:02:19 . Memory (MB): peak = 2302.125 ; gain = 103.609

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|              16x16|              32x32|
|___________|___________________|___________________|
|      South|              16x16|              16x16|
|___________|___________________|___________________|
|       East|              16x16|              16x16|
|___________|___________________|___________________|
|       West|                2x2|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16138ba50

Time (s): cpu = 00:01:37 ; elapsed = 00:02:20 . Memory (MB): peak = 2302.125 ; gain = 103.609
Phase 4.3 Placer Reporting | Checksum: 16138ba50

Time (s): cpu = 00:01:37 ; elapsed = 00:02:20 . Memory (MB): peak = 2302.125 ; gain = 103.609

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2302.125 ; gain = 0.000

Time (s): cpu = 00:01:37 ; elapsed = 00:02:20 . Memory (MB): peak = 2302.125 ; gain = 103.609
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 102dea6a8

Time (s): cpu = 00:01:37 ; elapsed = 00:02:20 . Memory (MB): peak = 2302.125 ; gain = 103.609
Ending Placer Task | Checksum: fab37b4a

Time (s): cpu = 00:01:37 ; elapsed = 00:02:20 . Memory (MB): peak = 2302.125 ; gain = 103.609
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 12 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:38 ; elapsed = 00:02:21 . Memory (MB): peak = 2302.125 ; gain = 103.609
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2302.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Matt/thesis/vivado/thesis.runs/impl_1/hardware_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2302.125 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file hardware_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2302.125 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file hardware_top_utilization_placed.rpt -pb hardware_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hardware_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2302.125 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2302.125 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.00s |  WALL: 5.00s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2302.125 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.741 | TNS=-102842.547 |
Phase 1 Physical Synthesis Initialization | Checksum: 10b657ab5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2322.641 ; gain = 20.516
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.741 | TNS=-102842.547 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 10b657ab5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2322.641 ; gain = 20.516

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.741 | TNS=-102842.547 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[833][3].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[833][3]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[833][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.630 | TNS=-102842.307 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[33][1].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[33][1]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[33][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.630 | TNS=-102842.518 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[33][5].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[33][5]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[33][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.623 | TNS=-102842.736 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[197][0].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[197][0]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[197][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.623 | TNS=-102842.605 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[197][1].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[197][1]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[197][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.623 | TNS=-102842.954 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[530][4].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[530][4]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[530][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.623 | TNS=-102843.638 |
INFO: [Physopt 32-702] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[530][6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[1]. Replicated 9 times.
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.613 | TNS=-102540.223 |
INFO: [Physopt 32-81] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[1]_repN. Replicated 4 times.
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.606 | TNS=-102411.454 |
INFO: [Physopt 32-81] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[2]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.600 | TNS=-102029.393 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg[275]_93[6].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[275][6]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg[275]_93[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.600 | TNS=-102030.077 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg[275]_93[7].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[275][7]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg[275]_93[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.596 | TNS=-102030.943 |
INFO: [Physopt 32-81] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[1]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.592 | TNS=-101979.123 |
INFO: [Physopt 32-81] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[1]_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.565 | TNS=-101635.203 |
INFO: [Physopt 32-702] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[640][5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[3]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.561 | TNS=-101646.670 |
INFO: [Physopt 32-81] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[1]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.560 | TNS=-100838.493 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[2].  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][2]
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.555 | TNS=-100769.881 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[687][3].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[687][3]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[687][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.554 | TNS=-100769.706 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[49][1].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[49][1]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[49][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.554 | TNS=-100769.852 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[49][7].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[49][7]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[49][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.553 | TNS=-100769.983 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg[275]_93[0].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[275][0]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg[275]_93[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.545 | TNS=-100770.863 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1167][6].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[1167][6]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1167][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.544 | TNS=-100770.769 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[694][6].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[694][6]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[694][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.544 | TNS=-100770.660 |
INFO: [Physopt 32-81] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[3]_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[3]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.536 | TNS=-100661.957 |
INFO: [Physopt 32-702] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[199][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[2]_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[2]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.530 | TNS=-100029.938 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1330][4].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[1330][4]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1330][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.526 | TNS=-100030.011 |
INFO: [Physopt 32-702] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[640][7]_i_5_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[640][7]_i_5
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[640][7]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.519 | TNS=-100028.032 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[566][3].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[566][3]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[566][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.519 | TNS=-100028.337 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[566][6].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[566][6]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[566][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.513 | TNS=-100028.628 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[57][2].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[57][2]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[57][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.513 | TNS=-100028.905 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1438][2].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[1438][2]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1438][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.513 | TNS=-100029.240 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1438][5].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[1438][5]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1438][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.513 | TNS=-100029.443 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1438][6].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[1438][6]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1438][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.512 | TNS=-100029.800 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[332][1].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[332][1]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[332][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100029.429 |
INFO: [Physopt 32-702] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[2]_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[199][3]_i_2_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[199][3]_i_2
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[199][3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100029.014 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__2_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__2
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100027.690 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__4_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__4
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100026.504 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__5_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__5
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100025.354 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__7_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__7
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100024.226 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__7_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__7
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100023.113 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__2_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__2
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100022.051 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__5_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__5
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100020.989 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__7_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__7
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100019.934 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__2_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__2
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100018.871 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__5_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__5
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100017.816 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__2_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__2
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100016.754 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__5_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__5
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100015.699 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][25]_rep__2_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][25]_rep__2
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][25]_rep__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100014.644 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][25]_rep__5_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][25]_rep__5
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][25]_rep__5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100013.589 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__10_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__10
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100012.658 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__9_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__9
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100011.632 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__10_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__10
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100010.700 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__9_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__9
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100009.674 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__7_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__7
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100008.656 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__2_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__2
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100007.695 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__5_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__5
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100006.771 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__7_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__7
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100005.760 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__10_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__10
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100004.778 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__14_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__14
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100003.781 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__16_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__16
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100002.784 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__14_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__14
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100001.787 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][31]_rep__7_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][31]_rep__7
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][31]_rep__7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-100000.805 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__14_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__14
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-99999.830 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__16_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__16
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-99998.950 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__9_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__9
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-99997.982 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__10_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__10
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-99997.014 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][14]_rep__8_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][14]_rep__8
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][14]_rep__8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-99996.054 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][14]_rep__9_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][14]_rep__9
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][14]_rep__9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-99995.086 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__2_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__2
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-99994.126 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__5_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__5
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-99993.245 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__7_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__7
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-99992.285 |
INFO: [Physopt 32-702] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg[275]_93[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__0_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__0
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-99981.466 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[50][1].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[50][1]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[50][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.510 | TNS=-99982.215 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[632][0].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[632][0]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[632][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.509 | TNS=-99982.215 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1329][1].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[1329][1]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1329][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.507 | TNS=-99982.433 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[154][1].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[154][1]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[154][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.507 | TNS=-99982.055 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[154][2].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[154][2]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[154][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.507 | TNS=-99981.880 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[674][2].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[674][2]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[674][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.502 | TNS=-99981.946 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1340][4].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[1340][4]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1340][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.500 | TNS=-99981.873 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg[904]_42[1].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[904][1]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg[904]_42[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.500 | TNS=-99981.145 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[530][4].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[530][4]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[530][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.497 | TNS=-99980.462 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][20]_rep__2_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][20]_rep__2
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][20]_rep__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.497 | TNS=-99979.501 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][20]_rep__7_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][20]_rep__7
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][20]_rep__7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.497 | TNS=-99978.541 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][6]_rep__1_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][6]_rep__1
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][6]_rep__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.497 | TNS=-99977.580 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][8]_rep__9_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][8]_rep__9
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][8]_rep__9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.497 | TNS=-99976.620 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][26]_rep__2_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][26]_rep__2
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][26]_rep__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.497 | TNS=-99975.659 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][26]_rep__5_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][26]_rep__5
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][26]_rep__5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.497 | TNS=-99974.699 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][26]_rep__7_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][26]_rep__7
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][26]_rep__7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.497 | TNS=-99973.739 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][7]_rep__13_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][7]_rep__13
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][7]_rep__13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.497 | TNS=-99972.785 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__14_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__14
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.497 | TNS=-99971.832 |
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__16_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__16
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.497 | TNS=-99970.879 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.497 | TNS=-99970.879 |
Phase 3 Critical Path Optimization | Checksum: 115e87414

Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 2322.641 ; gain = 20.516

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.497 | TNS=-99970.879 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg[963]_28[4].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[963][4]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg[963]_28[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.496 | TNS=-99970.712 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[566][1].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[566][1]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[566][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.496 | TNS=-99971.126 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[566][2].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[566][2]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[566][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.496 | TNS=-99971.432 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[566][5].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[566][5]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[566][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.492 | TNS=-99971.752 |
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1330][2].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[1330][2]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1330][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.492 | TNS=-99972.036 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1330][5].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[1330][5]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1330][5]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1330][7].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[1330][7]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1330][7]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg[60]_111[2].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[60][2]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg[60]_111[2]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1484][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[2]_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1484][2]_i_2_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1484][2]_i_2
INFO: [Physopt 32-735] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1484][2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[523][3].  Re-placed instance ethernet_mac/eth_tx/FRAME_BUFFER_reg[523][3]
INFO: [Physopt 32-735] Processed net ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[523][3]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][27]_rep__14_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][27]_rep__14
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][27]_rep__16_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][27]_rep__16
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__10_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__10
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__14_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__14
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__16_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__16
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__9_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__9
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][6]_rep__15_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][6]_rep__15
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][14]_rep__5_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][14]_rep__5
INFO: [Physopt 32-663] Processed net neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][18]_rep__2_n_0.  Re-placed instance neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][18]_rep__2
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 4 Critical Path Optimization | Checksum: 179fce97d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 2322.641 ; gain = 20.516
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 2322.641 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.481 | TNS=-99947.792 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.260  |       2894.754  |           27  |              0  |                   141  |           0  |           2  |  00:00:55  |
|  Total          |          0.260  |       2894.754  |           27  |              0  |                   141  |           0  |           3  |  00:00:55  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2322.641 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 16c9aa410

Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 2322.641 ; gain = 20.516
INFO: [Common 17-83] Releasing license: Implementation
417 Infos, 12 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:03 . Memory (MB): peak = 2322.641 ; gain = 20.516
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2322.641 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Matt/thesis/vivado/thesis.runs/impl_1/hardware_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2322.641 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e5ba4f7b ConstDB: 0 ShapeSum: 4e7ed337 RouteDB: 0
Post Restoration Checksum: NetGraph: d0c9b242 NumContArr: 9deb6401 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 16eb51643

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2422.164 ; gain = 93.020

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 16eb51643

Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2423.156 ; gain = 94.012

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16eb51643

Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2423.156 ; gain = 94.012
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: e1a20ab8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2470.832 ; gain = 141.688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.229 | TNS=-93103.568| WHS=-1.354 | THS=-21.395|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0176698 %
  Global Horizontal Routing Utilization  = 0.0171924 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 42934
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 42884
  Number of Partially Routed Nets     = 50
  Number of Node Overlaps             = 113

Phase 2 Router Initialization | Checksum: 187a33de6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2486.406 ; gain = 157.262

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 187a33de6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 2486.406 ; gain = 157.262

Phase 3.2 Update Timing
Phase 3.2 Update Timing | Checksum: 1d0abc054

Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 2499.402 ; gain = 170.258
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 3 Initial Routing | Checksum: 16156bb11

Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 2504.012 ; gain = 174.867

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 16156bb11

Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 2504.012 ; gain = 174.867

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 60437
 Number of Nodes with overlaps = 28317
 Number of Nodes with overlaps = 9752
 Number of Nodes with overlaps = 3657
 Number of Nodes with overlaps = 1160
 Number of Nodes with overlaps = 494
 Number of Nodes with overlaps = 194
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.277 | TNS=-113549.890| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10d56debd

Time (s): cpu = 00:07:21 ; elapsed = 00:07:16 . Memory (MB): peak = 2521.527 ; gain = 192.383

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2047
 Number of Nodes with overlaps = 2933
 Number of Nodes with overlaps = 780
 Number of Nodes with overlaps = 257
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.245 | TNS=-118248.383| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 22f34c9a5

Time (s): cpu = 00:10:24 ; elapsed = 00:10:25 . Memory (MB): peak = 2534.473 ; gain = 205.328
Phase 4 Rip-up And Reroute | Checksum: 22f34c9a5

Time (s): cpu = 00:10:25 ; elapsed = 00:10:25 . Memory (MB): peak = 2534.473 ; gain = 205.328

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 231a79317

Time (s): cpu = 00:10:26 ; elapsed = 00:10:28 . Memory (MB): peak = 2534.473 ; gain = 205.328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.277 | TNS=-113548.449| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 20ab6e1cd

Time (s): cpu = 00:10:29 ; elapsed = 00:10:30 . Memory (MB): peak = 2534.473 ; gain = 205.328

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20ab6e1cd

Time (s): cpu = 00:10:29 ; elapsed = 00:10:31 . Memory (MB): peak = 2534.473 ; gain = 205.328
Phase 5 Delay and Skew Optimization | Checksum: 20ab6e1cd

Time (s): cpu = 00:10:29 ; elapsed = 00:10:31 . Memory (MB): peak = 2534.473 ; gain = 205.328

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 209b117f5

Time (s): cpu = 00:10:30 ; elapsed = 00:10:33 . Memory (MB): peak = 2534.473 ; gain = 205.328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.121 | TNS=-113197.901| WHS=-0.127 | THS=-0.140 |

Phase 6.1 Hold Fix Iter | Checksum: 69d23f1a

Time (s): cpu = 00:10:30 ; elapsed = 00:10:33 . Memory (MB): peak = 2534.473 ; gain = 205.328
WARNING: [Route 35-468] The router encountered 1 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]/D

Phase 6 Post Hold Fix | Checksum: c7917f25

Time (s): cpu = 00:10:31 ; elapsed = 00:10:34 . Memory (MB): peak = 2534.473 ; gain = 205.328

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 32.1048 %
  Global Horizontal Routing Utilization  = 31.0579 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 8x8 Area, Max Cong = 89.0062%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_FEEDTHRU_2_X44Y125 -> INT_R_X23Y127
   INT_L_X24Y120 -> INT_R_X31Y127
   INT_L_X24Y112 -> INT_R_X31Y119
South Dir 16x16 Area, Max Cong = 91.9038%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y152 -> INT_R_X31Y167
   INT_L_X32Y152 -> INT_R_X47Y167
   INT_FEEDTHRU_2_X44Y142 -> INT_R_X31Y151
East Dir 8x8 Area, Max Cong = 90.8318%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y136 -> INT_R_X31Y143
   INT_L_X32Y136 -> INT_R_X39Y143
   INT_L_X24Y128 -> INT_R_X31Y135
   INT_L_X32Y128 -> INT_R_X39Y135
West Dir 4x4 Area, Max Cong = 88.8787%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y160 -> INT_R_X23Y163
   INT_L_X20Y152 -> INT_R_X23Y155
   INT_L_X20Y148 -> INT_R_X23Y151
   INT_L_X20Y144 -> INT_R_X23Y147
   INT_L_X20Y140 -> INT_R_X23Y143

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.5 Sparse Ratio: 0.9375
Direction: South
----------------
Congested clusters found at Level 4
Effective congestion level: 5 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.5 Sparse Ratio: 1.75
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.25 Sparse Ratio: 0.75

Phase 7 Route finalize | Checksum: 487a6444

Time (s): cpu = 00:10:31 ; elapsed = 00:10:34 . Memory (MB): peak = 2534.473 ; gain = 205.328

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 487a6444

Time (s): cpu = 00:10:31 ; elapsed = 00:10:34 . Memory (MB): peak = 2534.473 ; gain = 205.328

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 68b2f1f0

Time (s): cpu = 00:10:34 ; elapsed = 00:10:39 . Memory (MB): peak = 2534.473 ; gain = 205.328

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 99bec640

Time (s): cpu = 00:10:36 ; elapsed = 00:10:42 . Memory (MB): peak = 2534.473 ; gain = 205.328
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.121 | TNS=-113197.901| WHS=0.061  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 99bec640

Time (s): cpu = 00:10:36 ; elapsed = 00:10:42 . Memory (MB): peak = 2534.473 ; gain = 205.328
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:10:36 ; elapsed = 00:10:42 . Memory (MB): peak = 2534.473 ; gain = 205.328

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
435 Infos, 15 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:10:39 ; elapsed = 00:10:44 . Memory (MB): peak = 2534.473 ; gain = 211.832
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2534.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Matt/thesis/vivado/thesis.runs/impl_1/hardware_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2534.473 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file hardware_top_drc_routed.rpt -pb hardware_top_drc_routed.pb -rpx hardware_top_drc_routed.rpx
Command: report_drc -file hardware_top_drc_routed.rpt -pb hardware_top_drc_routed.pb -rpx hardware_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Matt/thesis/vivado/thesis.runs/impl_1/hardware_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file hardware_top_methodology_drc_routed.rpt -pb hardware_top_methodology_drc_routed.pb -rpx hardware_top_methodology_drc_routed.rpx
Command: report_methodology -file hardware_top_methodology_drc_routed.rpt -pb hardware_top_methodology_drc_routed.pb -rpx hardware_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Matt/thesis/vivado/thesis.runs/impl_1/hardware_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2550.312 ; gain = 11.871
INFO: [runtcl-4] Executing : report_power -file hardware_top_power_routed.rpt -pb hardware_top_power_summary_routed.pb -rpx hardware_top_power_routed.rpx
Command: report_power -file hardware_top_power_routed.rpt -pb hardware_top_power_summary_routed.pb -rpx hardware_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
447 Infos, 15 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2601.230 ; gain = 50.918
INFO: [runtcl-4] Executing : report_route_status -file hardware_top_route_status.rpt -pb hardware_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file hardware_top_timing_summary_routed.rpt -pb hardware_top_timing_summary_routed.pb -rpx hardware_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file hardware_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file hardware_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file hardware_top_bus_skew_routed.rpt -pb hardware_top_bus_skew_routed.pb -rpx hardware_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force hardware_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDRC-153] Gated clock check: Net ethernet_mac/eth_tx/nextState_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin ethernet_mac/eth_tx/nextState_reg[1]_i_2/O, cell ethernet_mac/eth_tx/nextState_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_2_n_0 is a gated clock net sourced by a combinational pin ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_2/O, cell ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/addr_i[8]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/addr_i[8]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/addr_i[8]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/cb_rd_req_buf_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/addr_i[9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/addr_i[9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/addr_i[9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/addr_i[9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/ca_rd_req_buf_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/addr_i[9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/ca_wr_req_buf_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/addr_i[9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/cb_rd_req_buf_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/addr_i[9]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/addr_i[9]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[38]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/addr_i[9]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/addr_i[9]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/addr_i[9]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/addr_i[9]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[w_pnt][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/addr_i[9]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[w_pnt][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/addr_i[9]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo_reg[r_pnt][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/addr_i[9]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo_reg[r_pnt][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/addr_i[9]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo_reg[w_pnt][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg has an input control pin neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/ADDRARDADDR[14] (net: neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/addr_i[9]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo_reg[w_pnt][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[12] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[12] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[12] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][9]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/cb_rd_req_buf_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/FSM_sequential_arbiter_reg[state][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/ca_rd_req_buf_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/ca_wr_req_buf_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_busswitch_inst/cb_rd_req_buf_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[38]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine_reg[pc][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[w_pnt][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[w_pnt][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo_reg[r_pnt][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo_reg[r_pnt][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo_reg[w_pnt][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg has an input control pin neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/ADDRARDADDR[13] (net: neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/p_bus[addr][10]) which is driven by a register (neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo_reg[w_pnt][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 45 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hardware_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 3176.379 ; gain = 563.922
INFO: [Common 17-206] Exiting Vivado at Sun Mar 26 23:17:06 2023...
