
testBaud800.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cb8  08000258  08000258  00001258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  08006f10  08006f10  00007f10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800702c  0800702c  00009068  2**0
                  CONTENTS
  4 .ARM          00000008  0800702c  0800702c  0000802c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007034  08007034  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007034  08007034  00008034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007038  08007038  00008038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800703c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002bc  20000068  080070a4  00009068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000324  080070a4  00009324  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011ae2  00000000  00000000  0000909e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020c1  00000000  00000000  0001ab80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ca8  00000000  00000000  0001cc48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009b0  00000000  00000000  0001d8f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020855  00000000  00000000  0001e2a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001012c  00000000  00000000  0003eaf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c87d1  00000000  00000000  0004ec21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001173f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b18  00000000  00000000  00117438  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0011af50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	20000068 	.word	0x20000068
 8000274:	00000000 	.word	0x00000000
 8000278:	08006ef8 	.word	0x08006ef8

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	2000006c 	.word	0x2000006c
 8000294:	08006ef8 	.word	0x08006ef8

08000298 <__aeabi_uldivmod>:
 8000298:	b953      	cbnz	r3, 80002b0 <__aeabi_uldivmod+0x18>
 800029a:	b94a      	cbnz	r2, 80002b0 <__aeabi_uldivmod+0x18>
 800029c:	2900      	cmp	r1, #0
 800029e:	bf08      	it	eq
 80002a0:	2800      	cmpeq	r0, #0
 80002a2:	bf1c      	itt	ne
 80002a4:	f04f 31ff 	movne.w	r1, #4294967295
 80002a8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ac:	f000 b97e 	b.w	80005ac <__aeabi_idiv0>
 80002b0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b8:	f000 f806 	bl	80002c8 <__udivmoddi4>
 80002bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c4:	b004      	add	sp, #16
 80002c6:	4770      	bx	lr

080002c8 <__udivmoddi4>:
 80002c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002cc:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ce:	460c      	mov	r4, r1
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d14d      	bne.n	8000370 <__udivmoddi4+0xa8>
 80002d4:	428a      	cmp	r2, r1
 80002d6:	460f      	mov	r7, r1
 80002d8:	4684      	mov	ip, r0
 80002da:	4696      	mov	lr, r2
 80002dc:	fab2 f382 	clz	r3, r2
 80002e0:	d960      	bls.n	80003a4 <__udivmoddi4+0xdc>
 80002e2:	b14b      	cbz	r3, 80002f8 <__udivmoddi4+0x30>
 80002e4:	fa02 fe03 	lsl.w	lr, r2, r3
 80002e8:	f1c3 0220 	rsb	r2, r3, #32
 80002ec:	409f      	lsls	r7, r3
 80002ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80002f2:	fa20 f202 	lsr.w	r2, r0, r2
 80002f6:	4317      	orrs	r7, r2
 80002f8:	ea4f 461e 	mov.w	r6, lr, lsr #16
 80002fc:	fa1f f48e 	uxth.w	r4, lr
 8000300:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000304:	fbb7 f1f6 	udiv	r1, r7, r6
 8000308:	fb06 7711 	mls	r7, r6, r1, r7
 800030c:	fb01 f004 	mul.w	r0, r1, r4
 8000310:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000314:	4290      	cmp	r0, r2
 8000316:	d908      	bls.n	800032a <__udivmoddi4+0x62>
 8000318:	eb1e 0202 	adds.w	r2, lr, r2
 800031c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000320:	d202      	bcs.n	8000328 <__udivmoddi4+0x60>
 8000322:	4290      	cmp	r0, r2
 8000324:	f200 812d 	bhi.w	8000582 <__udivmoddi4+0x2ba>
 8000328:	4639      	mov	r1, r7
 800032a:	1a12      	subs	r2, r2, r0
 800032c:	fa1f fc8c 	uxth.w	ip, ip
 8000330:	fbb2 f0f6 	udiv	r0, r2, r6
 8000334:	fb06 2210 	mls	r2, r6, r0, r2
 8000338:	fb00 f404 	mul.w	r4, r0, r4
 800033c:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000340:	4564      	cmp	r4, ip
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x8e>
 8000344:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000348:	f100 32ff 	add.w	r2, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x8c>
 800034e:	4564      	cmp	r4, ip
 8000350:	f200 811a 	bhi.w	8000588 <__udivmoddi4+0x2c0>
 8000354:	4610      	mov	r0, r2
 8000356:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800035a:	ebac 0c04 	sub.w	ip, ip, r4
 800035e:	2100      	movs	r1, #0
 8000360:	b125      	cbz	r5, 800036c <__udivmoddi4+0xa4>
 8000362:	fa2c f303 	lsr.w	r3, ip, r3
 8000366:	2200      	movs	r2, #0
 8000368:	e9c5 3200 	strd	r3, r2, [r5]
 800036c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000370:	428b      	cmp	r3, r1
 8000372:	d905      	bls.n	8000380 <__udivmoddi4+0xb8>
 8000374:	b10d      	cbz	r5, 800037a <__udivmoddi4+0xb2>
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	2100      	movs	r1, #0
 800037c:	4608      	mov	r0, r1
 800037e:	e7f5      	b.n	800036c <__udivmoddi4+0xa4>
 8000380:	fab3 f183 	clz	r1, r3
 8000384:	2900      	cmp	r1, #0
 8000386:	d14d      	bne.n	8000424 <__udivmoddi4+0x15c>
 8000388:	42a3      	cmp	r3, r4
 800038a:	f0c0 80f2 	bcc.w	8000572 <__udivmoddi4+0x2aa>
 800038e:	4290      	cmp	r0, r2
 8000390:	f080 80ef 	bcs.w	8000572 <__udivmoddi4+0x2aa>
 8000394:	4606      	mov	r6, r0
 8000396:	4623      	mov	r3, r4
 8000398:	4608      	mov	r0, r1
 800039a:	2d00      	cmp	r5, #0
 800039c:	d0e6      	beq.n	800036c <__udivmoddi4+0xa4>
 800039e:	e9c5 6300 	strd	r6, r3, [r5]
 80003a2:	e7e3      	b.n	800036c <__udivmoddi4+0xa4>
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	f040 80a2 	bne.w	80004ee <__udivmoddi4+0x226>
 80003aa:	1a8a      	subs	r2, r1, r2
 80003ac:	ea4f 471e 	mov.w	r7, lr, lsr #16
 80003b0:	fa1f f68e 	uxth.w	r6, lr
 80003b4:	2101      	movs	r1, #1
 80003b6:	fbb2 f4f7 	udiv	r4, r2, r7
 80003ba:	fb07 2014 	mls	r0, r7, r4, r2
 80003be:	ea4f 421c 	mov.w	r2, ip, lsr #16
 80003c2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003c6:	fb06 f004 	mul.w	r0, r6, r4
 80003ca:	4290      	cmp	r0, r2
 80003cc:	d90f      	bls.n	80003ee <__udivmoddi4+0x126>
 80003ce:	eb1e 0202 	adds.w	r2, lr, r2
 80003d2:	f104 38ff 	add.w	r8, r4, #4294967295
 80003d6:	bf2c      	ite	cs
 80003d8:	f04f 0901 	movcs.w	r9, #1
 80003dc:	f04f 0900 	movcc.w	r9, #0
 80003e0:	4290      	cmp	r0, r2
 80003e2:	d903      	bls.n	80003ec <__udivmoddi4+0x124>
 80003e4:	f1b9 0f00 	cmp.w	r9, #0
 80003e8:	f000 80c8 	beq.w	800057c <__udivmoddi4+0x2b4>
 80003ec:	4644      	mov	r4, r8
 80003ee:	1a12      	subs	r2, r2, r0
 80003f0:	fa1f fc8c 	uxth.w	ip, ip
 80003f4:	fbb2 f0f7 	udiv	r0, r2, r7
 80003f8:	fb07 2210 	mls	r2, r7, r0, r2
 80003fc:	fb00 f606 	mul.w	r6, r0, r6
 8000400:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000404:	4566      	cmp	r6, ip
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x152>
 8000408:	eb1e 0c0c 	adds.w	ip, lr, ip
 800040c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000410:	d202      	bcs.n	8000418 <__udivmoddi4+0x150>
 8000412:	4566      	cmp	r6, ip
 8000414:	f200 80bb 	bhi.w	800058e <__udivmoddi4+0x2c6>
 8000418:	4610      	mov	r0, r2
 800041a:	ebac 0c06 	sub.w	ip, ip, r6
 800041e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000422:	e79d      	b.n	8000360 <__udivmoddi4+0x98>
 8000424:	f1c1 0620 	rsb	r6, r1, #32
 8000428:	408b      	lsls	r3, r1
 800042a:	fa04 fe01 	lsl.w	lr, r4, r1
 800042e:	fa22 f706 	lsr.w	r7, r2, r6
 8000432:	fa20 fc06 	lsr.w	ip, r0, r6
 8000436:	40f4      	lsrs	r4, r6
 8000438:	408a      	lsls	r2, r1
 800043a:	431f      	orrs	r7, r3
 800043c:	ea4e 030c 	orr.w	r3, lr, ip
 8000440:	fa00 fe01 	lsl.w	lr, r0, r1
 8000444:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000448:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800044c:	fa1f fc87 	uxth.w	ip, r7
 8000450:	fbb4 f0f8 	udiv	r0, r4, r8
 8000454:	fb08 4410 	mls	r4, r8, r0, r4
 8000458:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045c:	fb00 f90c 	mul.w	r9, r0, ip
 8000460:	45a1      	cmp	r9, r4
 8000462:	d90e      	bls.n	8000482 <__udivmoddi4+0x1ba>
 8000464:	193c      	adds	r4, r7, r4
 8000466:	f100 3aff 	add.w	sl, r0, #4294967295
 800046a:	bf2c      	ite	cs
 800046c:	f04f 0b01 	movcs.w	fp, #1
 8000470:	f04f 0b00 	movcc.w	fp, #0
 8000474:	45a1      	cmp	r9, r4
 8000476:	d903      	bls.n	8000480 <__udivmoddi4+0x1b8>
 8000478:	f1bb 0f00 	cmp.w	fp, #0
 800047c:	f000 8093 	beq.w	80005a6 <__udivmoddi4+0x2de>
 8000480:	4650      	mov	r0, sl
 8000482:	eba4 0409 	sub.w	r4, r4, r9
 8000486:	fa1f f983 	uxth.w	r9, r3
 800048a:	fbb4 f3f8 	udiv	r3, r4, r8
 800048e:	fb08 4413 	mls	r4, r8, r3, r4
 8000492:	fb03 fc0c 	mul.w	ip, r3, ip
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	45a4      	cmp	ip, r4
 800049c:	d906      	bls.n	80004ac <__udivmoddi4+0x1e4>
 800049e:	193c      	adds	r4, r7, r4
 80004a0:	f103 38ff 	add.w	r8, r3, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x1e2>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d87a      	bhi.n	80005a0 <__udivmoddi4+0x2d8>
 80004aa:	4643      	mov	r3, r8
 80004ac:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b0:	eba4 040c 	sub.w	r4, r4, ip
 80004b4:	fba0 9802 	umull	r9, r8, r0, r2
 80004b8:	4544      	cmp	r4, r8
 80004ba:	46cc      	mov	ip, r9
 80004bc:	4643      	mov	r3, r8
 80004be:	d302      	bcc.n	80004c6 <__udivmoddi4+0x1fe>
 80004c0:	d106      	bne.n	80004d0 <__udivmoddi4+0x208>
 80004c2:	45ce      	cmp	lr, r9
 80004c4:	d204      	bcs.n	80004d0 <__udivmoddi4+0x208>
 80004c6:	3801      	subs	r0, #1
 80004c8:	ebb9 0c02 	subs.w	ip, r9, r2
 80004cc:	eb68 0307 	sbc.w	r3, r8, r7
 80004d0:	b15d      	cbz	r5, 80004ea <__udivmoddi4+0x222>
 80004d2:	ebbe 020c 	subs.w	r2, lr, ip
 80004d6:	eb64 0403 	sbc.w	r4, r4, r3
 80004da:	fa04 f606 	lsl.w	r6, r4, r6
 80004de:	fa22 f301 	lsr.w	r3, r2, r1
 80004e2:	40cc      	lsrs	r4, r1
 80004e4:	431e      	orrs	r6, r3
 80004e6:	e9c5 6400 	strd	r6, r4, [r5]
 80004ea:	2100      	movs	r1, #0
 80004ec:	e73e      	b.n	800036c <__udivmoddi4+0xa4>
 80004ee:	fa02 fe03 	lsl.w	lr, r2, r3
 80004f2:	f1c3 0120 	rsb	r1, r3, #32
 80004f6:	fa04 f203 	lsl.w	r2, r4, r3
 80004fa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004fe:	40cc      	lsrs	r4, r1
 8000500:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000504:	fa20 f101 	lsr.w	r1, r0, r1
 8000508:	fa1f f68e 	uxth.w	r6, lr
 800050c:	fbb4 f0f7 	udiv	r0, r4, r7
 8000510:	430a      	orrs	r2, r1
 8000512:	fb07 4410 	mls	r4, r7, r0, r4
 8000516:	0c11      	lsrs	r1, r2, #16
 8000518:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800051c:	fb00 f406 	mul.w	r4, r0, r6
 8000520:	428c      	cmp	r4, r1
 8000522:	d90e      	bls.n	8000542 <__udivmoddi4+0x27a>
 8000524:	eb1e 0101 	adds.w	r1, lr, r1
 8000528:	f100 38ff 	add.w	r8, r0, #4294967295
 800052c:	bf2c      	ite	cs
 800052e:	f04f 0901 	movcs.w	r9, #1
 8000532:	f04f 0900 	movcc.w	r9, #0
 8000536:	428c      	cmp	r4, r1
 8000538:	d902      	bls.n	8000540 <__udivmoddi4+0x278>
 800053a:	f1b9 0f00 	cmp.w	r9, #0
 800053e:	d02c      	beq.n	800059a <__udivmoddi4+0x2d2>
 8000540:	4640      	mov	r0, r8
 8000542:	1b09      	subs	r1, r1, r4
 8000544:	b292      	uxth	r2, r2
 8000546:	fbb1 f4f7 	udiv	r4, r1, r7
 800054a:	fb07 1114 	mls	r1, r7, r4, r1
 800054e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000552:	fb04 f106 	mul.w	r1, r4, r6
 8000556:	4291      	cmp	r1, r2
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x2a2>
 800055a:	eb1e 0202 	adds.w	r2, lr, r2
 800055e:	f104 38ff 	add.w	r8, r4, #4294967295
 8000562:	d201      	bcs.n	8000568 <__udivmoddi4+0x2a0>
 8000564:	4291      	cmp	r1, r2
 8000566:	d815      	bhi.n	8000594 <__udivmoddi4+0x2cc>
 8000568:	4644      	mov	r4, r8
 800056a:	1a52      	subs	r2, r2, r1
 800056c:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000570:	e721      	b.n	80003b6 <__udivmoddi4+0xee>
 8000572:	1a86      	subs	r6, r0, r2
 8000574:	eb64 0303 	sbc.w	r3, r4, r3
 8000578:	2001      	movs	r0, #1
 800057a:	e70e      	b.n	800039a <__udivmoddi4+0xd2>
 800057c:	3c02      	subs	r4, #2
 800057e:	4472      	add	r2, lr
 8000580:	e735      	b.n	80003ee <__udivmoddi4+0x126>
 8000582:	3902      	subs	r1, #2
 8000584:	4472      	add	r2, lr
 8000586:	e6d0      	b.n	800032a <__udivmoddi4+0x62>
 8000588:	44f4      	add	ip, lr
 800058a:	3802      	subs	r0, #2
 800058c:	e6e3      	b.n	8000356 <__udivmoddi4+0x8e>
 800058e:	44f4      	add	ip, lr
 8000590:	3802      	subs	r0, #2
 8000592:	e742      	b.n	800041a <__udivmoddi4+0x152>
 8000594:	3c02      	subs	r4, #2
 8000596:	4472      	add	r2, lr
 8000598:	e7e7      	b.n	800056a <__udivmoddi4+0x2a2>
 800059a:	3802      	subs	r0, #2
 800059c:	4471      	add	r1, lr
 800059e:	e7d0      	b.n	8000542 <__udivmoddi4+0x27a>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	443c      	add	r4, r7
 80005a4:	e782      	b.n	80004ac <__udivmoddi4+0x1e4>
 80005a6:	3802      	subs	r0, #2
 80005a8:	443c      	add	r4, r7
 80005aa:	e76a      	b.n	8000482 <__udivmoddi4+0x1ba>

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b4:	f000 fcb2 	bl	8000f1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b8:	f000 f808 	bl	80005cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005bc:	f000 f91e 	bl	80007fc <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80005c0:	f000 f878 	bl	80006b4 <MX_FDCAN1_Init>
  MX_USART3_UART_Init();
 80005c4:	f000 f8ce 	bl	8000764 <MX_USART3_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005c8:	bf00      	nop
 80005ca:	e7fd      	b.n	80005c8 <main+0x18>

080005cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b09c      	sub	sp, #112	@ 0x70
 80005d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005d2:	f107 0320 	add.w	r3, r7, #32
 80005d6:	2250      	movs	r2, #80	@ 0x50
 80005d8:	2100      	movs	r1, #0
 80005da:	4618      	mov	r0, r3
 80005dc:	f006 f9d8 	bl	8006990 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e0:	f107 0308 	add.w	r3, r7, #8
 80005e4:	2200      	movs	r2, #0
 80005e6:	601a      	str	r2, [r3, #0]
 80005e8:	605a      	str	r2, [r3, #4]
 80005ea:	609a      	str	r2, [r3, #8]
 80005ec:	60da      	str	r2, [r3, #12]
 80005ee:	611a      	str	r2, [r3, #16]
 80005f0:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005f2:	4b2e      	ldr	r3, [pc, #184]	@ (80006ac <SystemClock_Config+0xe0>)
 80005f4:	691b      	ldr	r3, [r3, #16]
 80005f6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80005fa:	4a2c      	ldr	r2, [pc, #176]	@ (80006ac <SystemClock_Config+0xe0>)
 80005fc:	f043 0320 	orr.w	r3, r3, #32
 8000600:	6113      	str	r3, [r2, #16]
 8000602:	4b2a      	ldr	r3, [pc, #168]	@ (80006ac <SystemClock_Config+0xe0>)
 8000604:	691b      	ldr	r3, [r3, #16]
 8000606:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800060a:	607b      	str	r3, [r7, #4]
 800060c:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800060e:	bf00      	nop
 8000610:	4b26      	ldr	r3, [pc, #152]	@ (80006ac <SystemClock_Config+0xe0>)
 8000612:	695b      	ldr	r3, [r3, #20]
 8000614:	f003 0308 	and.w	r3, r3, #8
 8000618:	2b08      	cmp	r3, #8
 800061a:	d1f9      	bne.n	8000610 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 800061c:	2310      	movs	r3, #16
 800061e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8000620:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000624:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 8000626:	2320      	movs	r3, #32
 8000628:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800062a:	2302      	movs	r3, #2
 800062c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 800062e:	2302      	movs	r3, #2
 8000630:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000632:	2301      	movs	r3, #1
 8000634:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000636:	2364      	movs	r3, #100	@ 0x64
 8000638:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800063a:	2302      	movs	r3, #2
 800063c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800063e:	2302      	movs	r3, #2
 8000640:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000642:	2302      	movs	r3, #2
 8000644:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 8000646:	2308      	movs	r3, #8
 8000648:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 800064a:	2300      	movs	r3, #0
 800064c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800064e:	2300      	movs	r3, #0
 8000650:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000652:	f107 0320 	add.w	r3, r7, #32
 8000656:	4618      	mov	r0, r3
 8000658:	f001 fe5e 	bl	8002318 <HAL_RCC_OscConfig>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000662:	f000 f9e1 	bl	8000a28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000666:	231f      	movs	r3, #31
 8000668:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800066a:	2303      	movs	r3, #3
 800066c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800066e:	2300      	movs	r3, #0
 8000670:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000672:	2300      	movs	r3, #0
 8000674:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000676:	2300      	movs	r3, #0
 8000678:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800067a:	2300      	movs	r3, #0
 800067c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800067e:	f107 0308 	add.w	r3, r7, #8
 8000682:	2105      	movs	r1, #5
 8000684:	4618      	mov	r0, r3
 8000686:	f002 fa7f 	bl	8002b88 <HAL_RCC_ClockConfig>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000690:	f000 f9ca 	bl	8000a28 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8000694:	4b06      	ldr	r3, [pc, #24]	@ (80006b0 <SystemClock_Config+0xe4>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800069c:	4a04      	ldr	r2, [pc, #16]	@ (80006b0 <SystemClock_Config+0xe4>)
 800069e:	f043 0320 	orr.w	r3, r3, #32
 80006a2:	6013      	str	r3, [r2, #0]
}
 80006a4:	bf00      	nop
 80006a6:	3770      	adds	r7, #112	@ 0x70
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	44020800 	.word	0x44020800
 80006b0:	40022000 	.word	0x40022000

080006b4 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80006b8:	4b28      	ldr	r3, [pc, #160]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 80006ba:	4a29      	ldr	r2, [pc, #164]	@ (8000760 <MX_FDCAN1_Init+0xac>)
 80006bc:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80006be:	4b27      	ldr	r3, [pc, #156]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80006c4:	4b25      	ldr	r3, [pc, #148]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80006ca:	4b24      	ldr	r3, [pc, #144]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80006d0:	4b22      	ldr	r3, [pc, #136]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80006d6:	4b21      	ldr	r3, [pc, #132]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 80006d8:	2200      	movs	r2, #0
 80006da:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80006dc:	4b1f      	ldr	r3, [pc, #124]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 80006de:	2200      	movs	r2, #0
 80006e0:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 25;
 80006e2:	4b1e      	ldr	r3, [pc, #120]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 80006e4:	2219      	movs	r2, #25
 80006e6:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80006e8:	4b1c      	ldr	r3, [pc, #112]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 8;
 80006ee:	4b1b      	ldr	r3, [pc, #108]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 80006f0:	2208      	movs	r2, #8
 80006f2:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 80006f4:	4b19      	ldr	r3, [pc, #100]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 80006f6:	2201      	movs	r2, #1
 80006f8:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80006fa:	4b18      	ldr	r3, [pc, #96]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 80006fc:	2201      	movs	r2, #1
 80006fe:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000700:	4b16      	ldr	r3, [pc, #88]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 8000702:	2201      	movs	r2, #1
 8000704:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000706:	4b15      	ldr	r3, [pc, #84]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 8000708:	2201      	movs	r2, #1
 800070a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 800070c:	4b13      	ldr	r3, [pc, #76]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 800070e:	2201      	movs	r2, #1
 8000710:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000712:	4b12      	ldr	r3, [pc, #72]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 8000714:	2200      	movs	r2, #0
 8000716:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000718:	4b10      	ldr	r3, [pc, #64]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 800071a:	2200      	movs	r2, #0
 800071c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800071e:	4b0f      	ldr	r3, [pc, #60]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 8000720:	2200      	movs	r2, #0
 8000722:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000724:	480d      	ldr	r0, [pc, #52]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 8000726:	f000 feed 	bl	8001504 <HAL_FDCAN_Init>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000730:	f000 f97a 	bl	8000a28 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  /* USER CODE BEGIN FDCAN1_Init 2 */
    if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8000734:	4809      	ldr	r0, [pc, #36]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 8000736:	f001 f83f 	bl	80017b8 <HAL_FDCAN_Start>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <MX_FDCAN1_Init+0x90>
    	 /* Notification Error */
    	Error_Handler();
 8000740:	f000 f972 	bl	8000a28 <Error_Handler>
    }
    if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8000744:	2200      	movs	r2, #0
 8000746:	2101      	movs	r1, #1
 8000748:	4804      	ldr	r0, [pc, #16]	@ (800075c <MX_FDCAN1_Init+0xa8>)
 800074a:	f001 f965 	bl	8001a18 <HAL_FDCAN_ActivateNotification>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <MX_FDCAN1_Init+0xa4>
    {
  	/* Notification Error */
  	Error_Handler();
 8000754:	f000 f968 	bl	8000a28 <Error_Handler>
    }
  /* USER CODE END FDCAN1_Init 2 */

}
 8000758:	bf00      	nop
 800075a:	bd80      	pop	{r7, pc}
 800075c:	20000084 	.word	0x20000084
 8000760:	4000a400 	.word	0x4000a400

08000764 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000768:	4b22      	ldr	r3, [pc, #136]	@ (80007f4 <MX_USART3_UART_Init+0x90>)
 800076a:	4a23      	ldr	r2, [pc, #140]	@ (80007f8 <MX_USART3_UART_Init+0x94>)
 800076c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800076e:	4b21      	ldr	r3, [pc, #132]	@ (80007f4 <MX_USART3_UART_Init+0x90>)
 8000770:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000774:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000776:	4b1f      	ldr	r3, [pc, #124]	@ (80007f4 <MX_USART3_UART_Init+0x90>)
 8000778:	2200      	movs	r2, #0
 800077a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800077c:	4b1d      	ldr	r3, [pc, #116]	@ (80007f4 <MX_USART3_UART_Init+0x90>)
 800077e:	2200      	movs	r2, #0
 8000780:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000782:	4b1c      	ldr	r3, [pc, #112]	@ (80007f4 <MX_USART3_UART_Init+0x90>)
 8000784:	2200      	movs	r2, #0
 8000786:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000788:	4b1a      	ldr	r3, [pc, #104]	@ (80007f4 <MX_USART3_UART_Init+0x90>)
 800078a:	220c      	movs	r2, #12
 800078c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800078e:	4b19      	ldr	r3, [pc, #100]	@ (80007f4 <MX_USART3_UART_Init+0x90>)
 8000790:	2200      	movs	r2, #0
 8000792:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000794:	4b17      	ldr	r3, [pc, #92]	@ (80007f4 <MX_USART3_UART_Init+0x90>)
 8000796:	2200      	movs	r2, #0
 8000798:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800079a:	4b16      	ldr	r3, [pc, #88]	@ (80007f4 <MX_USART3_UART_Init+0x90>)
 800079c:	2200      	movs	r2, #0
 800079e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007a0:	4b14      	ldr	r3, [pc, #80]	@ (80007f4 <MX_USART3_UART_Init+0x90>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007a6:	4b13      	ldr	r3, [pc, #76]	@ (80007f4 <MX_USART3_UART_Init+0x90>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80007ac:	4811      	ldr	r0, [pc, #68]	@ (80007f4 <MX_USART3_UART_Init+0x90>)
 80007ae:	f004 fdff 	bl	80053b0 <HAL_UART_Init>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80007b8:	f000 f936 	bl	8000a28 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007bc:	2100      	movs	r1, #0
 80007be:	480d      	ldr	r0, [pc, #52]	@ (80007f4 <MX_USART3_UART_Init+0x90>)
 80007c0:	f005 fe23 	bl	800640a <HAL_UARTEx_SetTxFifoThreshold>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80007ca:	f000 f92d 	bl	8000a28 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007ce:	2100      	movs	r1, #0
 80007d0:	4808      	ldr	r0, [pc, #32]	@ (80007f4 <MX_USART3_UART_Init+0x90>)
 80007d2:	f005 fe58 	bl	8006486 <HAL_UARTEx_SetRxFifoThreshold>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80007dc:	f000 f924 	bl	8000a28 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80007e0:	4804      	ldr	r0, [pc, #16]	@ (80007f4 <MX_USART3_UART_Init+0x90>)
 80007e2:	f005 fdd9 	bl	8006398 <HAL_UARTEx_DisableFifoMode>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80007ec:	f000 f91c 	bl	8000a28 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80007f0:	bf00      	nop
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	200000e8 	.word	0x200000e8
 80007f8:	40004800 	.word	0x40004800

080007fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b088      	sub	sp, #32
 8000800:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000802:	f107 030c 	add.w	r3, r7, #12
 8000806:	2200      	movs	r2, #0
 8000808:	601a      	str	r2, [r3, #0]
 800080a:	605a      	str	r2, [r3, #4]
 800080c:	609a      	str	r2, [r3, #8]
 800080e:	60da      	str	r2, [r3, #12]
 8000810:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000812:	4b2c      	ldr	r3, [pc, #176]	@ (80008c4 <MX_GPIO_Init+0xc8>)
 8000814:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000818:	4a2a      	ldr	r2, [pc, #168]	@ (80008c4 <MX_GPIO_Init+0xc8>)
 800081a:	f043 0304 	orr.w	r3, r3, #4
 800081e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000822:	4b28      	ldr	r3, [pc, #160]	@ (80008c4 <MX_GPIO_Init+0xc8>)
 8000824:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000828:	f003 0304 	and.w	r3, r3, #4
 800082c:	60bb      	str	r3, [r7, #8]
 800082e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000830:	4b24      	ldr	r3, [pc, #144]	@ (80008c4 <MX_GPIO_Init+0xc8>)
 8000832:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000836:	4a23      	ldr	r2, [pc, #140]	@ (80008c4 <MX_GPIO_Init+0xc8>)
 8000838:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800083c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000840:	4b20      	ldr	r3, [pc, #128]	@ (80008c4 <MX_GPIO_Init+0xc8>)
 8000842:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000846:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800084a:	607b      	str	r3, [r7, #4]
 800084c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800084e:	4b1d      	ldr	r3, [pc, #116]	@ (80008c4 <MX_GPIO_Init+0xc8>)
 8000850:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000854:	4a1b      	ldr	r2, [pc, #108]	@ (80008c4 <MX_GPIO_Init+0xc8>)
 8000856:	f043 0301 	orr.w	r3, r3, #1
 800085a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800085e:	4b19      	ldr	r3, [pc, #100]	@ (80008c4 <MX_GPIO_Init+0xc8>)
 8000860:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000864:	f003 0301 	and.w	r3, r3, #1
 8000868:	603b      	str	r3, [r7, #0]
 800086a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 800086c:	2200      	movs	r2, #0
 800086e:	2120      	movs	r1, #32
 8000870:	4815      	ldr	r0, [pc, #84]	@ (80008c8 <MX_GPIO_Init+0xcc>)
 8000872:	f001 fced 	bl	8002250 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_BLUE_USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = B1_BLUE_USER_BUTTON_Pin;
 8000876:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800087a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800087c:	4b13      	ldr	r3, [pc, #76]	@ (80008cc <MX_GPIO_Init+0xd0>)
 800087e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000880:	2300      	movs	r3, #0
 8000882:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_BLUE_USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000884:	f107 030c 	add.w	r3, r7, #12
 8000888:	4619      	mov	r1, r3
 800088a:	4811      	ldr	r0, [pc, #68]	@ (80008d0 <MX_GPIO_Init+0xd4>)
 800088c:	f001 fb8e 	bl	8001fac <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_LED_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin;
 8000890:	2320      	movs	r3, #32
 8000892:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000894:	2301      	movs	r3, #1
 8000896:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000898:	2300      	movs	r3, #0
 800089a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089c:	2300      	movs	r3, #0
 800089e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 80008a0:	f107 030c 	add.w	r3, r7, #12
 80008a4:	4619      	mov	r1, r3
 80008a6:	4808      	ldr	r0, [pc, #32]	@ (80008c8 <MX_GPIO_Init+0xcc>)
 80008a8:	f001 fb80 	bl	8001fac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI13_IRQn, 0, 0);
 80008ac:	2200      	movs	r2, #0
 80008ae:	2100      	movs	r1, #0
 80008b0:	2018      	movs	r0, #24
 80008b2:	f000 fca9 	bl	8001208 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI13_IRQn);
 80008b6:	2018      	movs	r0, #24
 80008b8:	f000 fcc0 	bl	800123c <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008bc:	bf00      	nop
 80008be:	3720      	adds	r7, #32
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	44020c00 	.word	0x44020c00
 80008c8:	42020000 	.word	0x42020000
 80008cc:	10210000 	.word	0x10210000
 80008d0:	42020800 	.word	0x42020800

080008d4 <HAL_FDCAN_RxFifo0Callback>:

/* USER CODE BEGIN 4 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
 80008dc:	6039      	str	r1, [r7, #0]
	if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	f003 0301 	and.w	r3, r3, #1
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d014      	beq.n	8000912 <HAL_FDCAN_RxFifo0Callback+0x3e>
	{
		/* Retreive Rx messages from RX FIFO0 */
		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &CAN_Payload.RxHeader,CAN_Payload.dataRx) != HAL_OK)
 80008e8:	4b10      	ldr	r3, [pc, #64]	@ (800092c <HAL_FDCAN_RxFifo0Callback+0x58>)
 80008ea:	4a11      	ldr	r2, [pc, #68]	@ (8000930 <HAL_FDCAN_RxFifo0Callback+0x5c>)
 80008ec:	2140      	movs	r1, #64	@ 0x40
 80008ee:	6878      	ldr	r0, [r7, #4]
 80008f0:	f000 ff8a 	bl	8001808 <HAL_FDCAN_GetRxMessage>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <HAL_FDCAN_RxFifo0Callback+0x2a>
		{
			/* Reception Error */
			Error_Handler();
 80008fa:	f000 f895 	bl	8000a28 <Error_Handler>
		}
		if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80008fe:	2200      	movs	r2, #0
 8000900:	2101      	movs	r1, #1
 8000902:	6878      	ldr	r0, [r7, #4]
 8000904:	f001 f888 	bl	8001a18 <HAL_FDCAN_ActivateNotification>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <HAL_FDCAN_RxFifo0Callback+0x3e>
		{
			/* Notification Error */
			Error_Handler();
 800090e:	f000 f88b 	bl	8000a28 <Error_Handler>
		}
	}
	if(CAN_Payload.dataRx[0] == 0x1){
 8000912:	4b08      	ldr	r3, [pc, #32]	@ (8000934 <HAL_FDCAN_RxFifo0Callback+0x60>)
 8000914:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8000918:	2b01      	cmp	r3, #1
 800091a:	d103      	bne.n	8000924 <HAL_FDCAN_RxFifo0Callback+0x50>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800091c:	2120      	movs	r1, #32
 800091e:	4806      	ldr	r0, [pc, #24]	@ (8000938 <HAL_FDCAN_RxFifo0Callback+0x64>)
 8000920:	f001 fcae 	bl	8002280 <HAL_GPIO_TogglePin>
	}
}
 8000924:	bf00      	nop
 8000926:	3708      	adds	r7, #8
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	200001ce 	.word	0x200001ce
 8000930:	200001a0 	.word	0x200001a0
 8000934:	2000017c 	.word	0x2000017c
 8000938:	42020000 	.word	0x42020000

0800093c <Print_CAN_Error>:
void Print_CAN_Error(void) {
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
    uint32_t lec = (FDCAN1->PSR) & 0x7; /*Last error code*/
 8000942:	4b1f      	ldr	r3, [pc, #124]	@ (80009c0 <Print_CAN_Error+0x84>)
 8000944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000946:	f003 0307 	and.w	r3, r3, #7
 800094a:	607b      	str	r3, [r7, #4]

    switch (lec) {
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	2b07      	cmp	r3, #7
 8000950:	d832      	bhi.n	80009b8 <Print_CAN_Error+0x7c>
 8000952:	a201      	add	r2, pc, #4	@ (adr r2, 8000958 <Print_CAN_Error+0x1c>)
 8000954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000958:	08000979 	.word	0x08000979
 800095c:	08000981 	.word	0x08000981
 8000960:	08000989 	.word	0x08000989
 8000964:	08000991 	.word	0x08000991
 8000968:	08000999 	.word	0x08000999
 800096c:	080009a1 	.word	0x080009a1
 8000970:	080009a9 	.word	0x080009a9
 8000974:	080009b1 	.word	0x080009b1
        case 0b000:
            printf("No CAN error occurred\r\n");
 8000978:	4812      	ldr	r0, [pc, #72]	@ (80009c4 <Print_CAN_Error+0x88>)
 800097a:	f005 ff29 	bl	80067d0 <puts>
            break;
 800097e:	e01b      	b.n	80009b8 <Print_CAN_Error+0x7c>
        case 0b001:
            printf("Stuff error\r\n");
 8000980:	4811      	ldr	r0, [pc, #68]	@ (80009c8 <Print_CAN_Error+0x8c>)
 8000982:	f005 ff25 	bl	80067d0 <puts>
            break;
 8000986:	e017      	b.n	80009b8 <Print_CAN_Error+0x7c>
        case 0b010:
            printf("Form error\r\n");
 8000988:	4810      	ldr	r0, [pc, #64]	@ (80009cc <Print_CAN_Error+0x90>)
 800098a:	f005 ff21 	bl	80067d0 <puts>
            break;
 800098e:	e013      	b.n	80009b8 <Print_CAN_Error+0x7c>
        case 0b011:
            printf("Ack error\r\n");
 8000990:	480f      	ldr	r0, [pc, #60]	@ (80009d0 <Print_CAN_Error+0x94>)
 8000992:	f005 ff1d 	bl	80067d0 <puts>
            break;
 8000996:	e00f      	b.n	80009b8 <Print_CAN_Error+0x7c>
        case 0b100:
            printf("Bit error ->Bit1 error:\r\n");
 8000998:	480e      	ldr	r0, [pc, #56]	@ (80009d4 <Print_CAN_Error+0x98>)
 800099a:	f005 ff19 	bl	80067d0 <puts>
            break;
 800099e:	e00b      	b.n	80009b8 <Print_CAN_Error+0x7c>
        case 0b101:
            printf("Bit error ->Bit0 error\r\n");
 80009a0:	480d      	ldr	r0, [pc, #52]	@ (80009d8 <Print_CAN_Error+0x9c>)
 80009a2:	f005 ff15 	bl	80067d0 <puts>
            break;
 80009a6:	e007      	b.n	80009b8 <Print_CAN_Error+0x7c>
        case 0b110:
            printf("CRC error: CRC mismatch on received frame\r\n");
 80009a8:	480c      	ldr	r0, [pc, #48]	@ (80009dc <Print_CAN_Error+0xa0>)
 80009aa:	f005 ff11 	bl	80067d0 <puts>
            break;
 80009ae:	e003      	b.n	80009b8 <Print_CAN_Error+0x7c>
        case 0b111:
            printf("LEC unchanged: No event since last read\r\n"); /*When read lec it reset to 111*/
 80009b0:	480b      	ldr	r0, [pc, #44]	@ (80009e0 <Print_CAN_Error+0xa4>)
 80009b2:	f005 ff0d 	bl	80067d0 <puts>
            break;
 80009b6:	bf00      	nop
    }
}
 80009b8:	bf00      	nop
 80009ba:	3708      	adds	r7, #8
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	4000a400 	.word	0x4000a400
 80009c4:	08006f10 	.word	0x08006f10
 80009c8:	08006f28 	.word	0x08006f28
 80009cc:	08006f38 	.word	0x08006f38
 80009d0:	08006f44 	.word	0x08006f44
 80009d4:	08006f50 	.word	0x08006f50
 80009d8:	08006f6c 	.word	0x08006f6c
 80009dc:	08006f84 	.word	0x08006f84
 80009e0:	08006fb0 	.word	0x08006fb0

080009e4 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin){
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	4603      	mov	r3, r0
 80009ec:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == B1_BLUE_USER_BUTTON_Pin){
 80009ee:	88fb      	ldrh	r3, [r7, #6]
 80009f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80009f4:	d101      	bne.n	80009fa <HAL_GPIO_EXTI_Falling_Callback+0x16>
		Print_CAN_Error();
 80009f6:	f7ff ffa1 	bl	800093c <Print_CAN_Error>
	}
}
 80009fa:	bf00      	nop
 80009fc:	3708      	adds	r7, #8
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
	...

08000a04 <__io_putchar>:
int __io_putchar(int ch)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*)&ch, 1,1000);
 8000a0c:	1d39      	adds	r1, r7, #4
 8000a0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a12:	2201      	movs	r2, #1
 8000a14:	4803      	ldr	r0, [pc, #12]	@ (8000a24 <__io_putchar+0x20>)
 8000a16:	f004 fd1b 	bl	8005450 <HAL_UART_Transmit>
    return ch;
 8000a1a:	687b      	ldr	r3, [r7, #4]
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	3708      	adds	r7, #8
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	200000e8 	.word	0x200000e8

08000a28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a2c:	b672      	cpsid	i
}
 8000a2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a30:	bf00      	nop
 8000a32:	e7fd      	b.n	8000a30 <Error_Handler+0x8>

08000a34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a38:	bf00      	nop
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
	...

08000a44 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b0ac      	sub	sp, #176	@ 0xb0
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a4c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a50:	2200      	movs	r2, #0
 8000a52:	601a      	str	r2, [r3, #0]
 8000a54:	605a      	str	r2, [r3, #4]
 8000a56:	609a      	str	r2, [r3, #8]
 8000a58:	60da      	str	r2, [r3, #12]
 8000a5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a5c:	f107 0310 	add.w	r3, r7, #16
 8000a60:	2288      	movs	r2, #136	@ 0x88
 8000a62:	2100      	movs	r1, #0
 8000a64:	4618      	mov	r0, r3
 8000a66:	f005 ff93 	bl	8006990 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	4a2a      	ldr	r2, [pc, #168]	@ (8000b18 <HAL_FDCAN_MspInit+0xd4>)
 8000a70:	4293      	cmp	r3, r2
 8000a72:	d14d      	bne.n	8000b10 <HAL_FDCAN_MspInit+0xcc>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000a74:	f04f 0200 	mov.w	r2, #0
 8000a78:	f04f 0304 	mov.w	r3, #4
 8000a7c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL1Q;
 8000a80:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a84:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a86:	f107 0310 	add.w	r3, r7, #16
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f002 fbbe 	bl	800320c <HAL_RCCEx_PeriphCLKConfig>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8000a96:	f7ff ffc7 	bl	8000a28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000a9a:	4b20      	ldr	r3, [pc, #128]	@ (8000b1c <HAL_FDCAN_MspInit+0xd8>)
 8000a9c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000aa0:	4a1e      	ldr	r2, [pc, #120]	@ (8000b1c <HAL_FDCAN_MspInit+0xd8>)
 8000aa2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000aa6:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8000aaa:	4b1c      	ldr	r3, [pc, #112]	@ (8000b1c <HAL_FDCAN_MspInit+0xd8>)
 8000aac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000ab0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000ab4:	60fb      	str	r3, [r7, #12]
 8000ab6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ab8:	4b18      	ldr	r3, [pc, #96]	@ (8000b1c <HAL_FDCAN_MspInit+0xd8>)
 8000aba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000abe:	4a17      	ldr	r2, [pc, #92]	@ (8000b1c <HAL_FDCAN_MspInit+0xd8>)
 8000ac0:	f043 0304 	orr.w	r3, r3, #4
 8000ac4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000ac8:	4b14      	ldr	r3, [pc, #80]	@ (8000b1c <HAL_FDCAN_MspInit+0xd8>)
 8000aca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ace:	f003 0304 	and.w	r3, r3, #4
 8000ad2:	60bb      	str	r3, [r7, #8]
 8000ad4:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PC6     ------> FDCAN1_RX
    PC7     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ad6:	23c0      	movs	r3, #192	@ 0xc0
 8000ad8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000adc:	2302      	movs	r3, #2
 8000ade:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000aee:	2309      	movs	r3, #9
 8000af0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000af4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000af8:	4619      	mov	r1, r3
 8000afa:	4809      	ldr	r0, [pc, #36]	@ (8000b20 <HAL_FDCAN_MspInit+0xdc>)
 8000afc:	f001 fa56 	bl	8001fac <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000b00:	2200      	movs	r2, #0
 8000b02:	2100      	movs	r1, #0
 8000b04:	2027      	movs	r0, #39	@ 0x27
 8000b06:	f000 fb7f 	bl	8001208 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000b0a:	2027      	movs	r0, #39	@ 0x27
 8000b0c:	f000 fb96 	bl	800123c <HAL_NVIC_EnableIRQ>

  /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000b10:	bf00      	nop
 8000b12:	37b0      	adds	r7, #176	@ 0xb0
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	4000a400 	.word	0x4000a400
 8000b1c:	44020c00 	.word	0x44020c00
 8000b20:	42020800 	.word	0x42020800

08000b24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b0ac      	sub	sp, #176	@ 0xb0
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b2c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
 8000b34:	605a      	str	r2, [r3, #4]
 8000b36:	609a      	str	r2, [r3, #8]
 8000b38:	60da      	str	r2, [r3, #12]
 8000b3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b3c:	f107 0310 	add.w	r3, r7, #16
 8000b40:	2288      	movs	r2, #136	@ 0x88
 8000b42:	2100      	movs	r1, #0
 8000b44:	4618      	mov	r0, r3
 8000b46:	f005 ff23 	bl	8006990 <memset>
  if(huart->Instance==USART3)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4a2a      	ldr	r2, [pc, #168]	@ (8000bf8 <HAL_UART_MspInit+0xd4>)
 8000b50:	4293      	cmp	r3, r2
 8000b52:	d14c      	bne.n	8000bee <HAL_UART_MspInit+0xca>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000b54:	f04f 0204 	mov.w	r2, #4
 8000b58:	f04f 0300 	mov.w	r3, #0
 8000b5c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000b60:	2300      	movs	r3, #0
 8000b62:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b64:	f107 0310 	add.w	r3, r7, #16
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f002 fb4f 	bl	800320c <HAL_RCCEx_PeriphCLKConfig>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8000b74:	f7ff ff58 	bl	8000a28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000b78:	4b20      	ldr	r3, [pc, #128]	@ (8000bfc <HAL_UART_MspInit+0xd8>)
 8000b7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000b7e:	4a1f      	ldr	r2, [pc, #124]	@ (8000bfc <HAL_UART_MspInit+0xd8>)
 8000b80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b84:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000b88:	4b1c      	ldr	r3, [pc, #112]	@ (8000bfc <HAL_UART_MspInit+0xd8>)
 8000b8a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000b8e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000b92:	60fb      	str	r3, [r7, #12]
 8000b94:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b96:	4b19      	ldr	r3, [pc, #100]	@ (8000bfc <HAL_UART_MspInit+0xd8>)
 8000b98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b9c:	4a17      	ldr	r2, [pc, #92]	@ (8000bfc <HAL_UART_MspInit+0xd8>)
 8000b9e:	f043 0301 	orr.w	r3, r3, #1
 8000ba2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000ba6:	4b15      	ldr	r3, [pc, #84]	@ (8000bfc <HAL_UART_MspInit+0xd8>)
 8000ba8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000bac:	f003 0301 	and.w	r3, r3, #1
 8000bb0:	60bb      	str	r3, [r7, #8]
 8000bb2:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PA3     ------> USART3_RX
    PA4     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 8000bb4:	2318      	movs	r3, #24
 8000bb6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF13_USART3;
 8000bcc:	230d      	movs	r3, #13
 8000bce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4809      	ldr	r0, [pc, #36]	@ (8000c00 <HAL_UART_MspInit+0xdc>)
 8000bda:	f001 f9e7 	bl	8001fac <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000bde:	2200      	movs	r2, #0
 8000be0:	2100      	movs	r1, #0
 8000be2:	203c      	movs	r0, #60	@ 0x3c
 8000be4:	f000 fb10 	bl	8001208 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000be8:	203c      	movs	r0, #60	@ 0x3c
 8000bea:	f000 fb27 	bl	800123c <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8000bee:	bf00      	nop
 8000bf0:	37b0      	adds	r7, #176	@ 0xb0
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40004800 	.word	0x40004800
 8000bfc:	44020c00 	.word	0x44020c00
 8000c00:	42020000 	.word	0x42020000

08000c04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c08:	bf00      	nop
 8000c0a:	e7fd      	b.n	8000c08 <NMI_Handler+0x4>

08000c0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c10:	bf00      	nop
 8000c12:	e7fd      	b.n	8000c10 <HardFault_Handler+0x4>

08000c14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c18:	bf00      	nop
 8000c1a:	e7fd      	b.n	8000c18 <MemManage_Handler+0x4>

08000c1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c20:	bf00      	nop
 8000c22:	e7fd      	b.n	8000c20 <BusFault_Handler+0x4>

08000c24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c28:	bf00      	nop
 8000c2a:	e7fd      	b.n	8000c28 <UsageFault_Handler+0x4>

08000c2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr

08000c3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c3a:	b480      	push	{r7}
 8000c3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c3e:	bf00      	nop
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr

08000c48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c4c:	bf00      	nop
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr

08000c56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c56:	b580      	push	{r7, lr}
 8000c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c5a:	f000 f9fd 	bl	8001058 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c5e:	bf00      	nop
 8000c60:	bd80      	pop	{r7, pc}

08000c62 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8000c62:	b580      	push	{r7, lr}
 8000c64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_BLUE_USER_BUTTON_Pin);
 8000c66:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000c6a:	f001 fb23 	bl	80022b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8000c6e:	bf00      	nop
 8000c70:	bd80      	pop	{r7, pc}
	...

08000c74 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000c78:	4802      	ldr	r0, [pc, #8]	@ (8000c84 <FDCAN1_IT0_IRQHandler+0x10>)
 8000c7a:	f000 ffb3 	bl	8001be4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000c7e:	bf00      	nop
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	20000084 	.word	0x20000084

08000c88 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000c8c:	4802      	ldr	r0, [pc, #8]	@ (8000c98 <USART3_IRQHandler+0x10>)
 8000c8e:	f004 fc7d 	bl	800558c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000c92:	bf00      	nop
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	200000e8 	.word	0x200000e8

08000c9c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b086      	sub	sp, #24
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	60f8      	str	r0, [r7, #12]
 8000ca4:	60b9      	str	r1, [r7, #8]
 8000ca6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ca8:	2300      	movs	r3, #0
 8000caa:	617b      	str	r3, [r7, #20]
 8000cac:	e00a      	b.n	8000cc4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000cae:	f3af 8000 	nop.w
 8000cb2:	4601      	mov	r1, r0
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	1c5a      	adds	r2, r3, #1
 8000cb8:	60ba      	str	r2, [r7, #8]
 8000cba:	b2ca      	uxtb	r2, r1
 8000cbc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	3301      	adds	r3, #1
 8000cc2:	617b      	str	r3, [r7, #20]
 8000cc4:	697a      	ldr	r2, [r7, #20]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	dbf0      	blt.n	8000cae <_read+0x12>
  }

  return len;
 8000ccc:	687b      	ldr	r3, [r7, #4]
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3718      	adds	r7, #24
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}

08000cd6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b086      	sub	sp, #24
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	60f8      	str	r0, [r7, #12]
 8000cde:	60b9      	str	r1, [r7, #8]
 8000ce0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	617b      	str	r3, [r7, #20]
 8000ce6:	e009      	b.n	8000cfc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ce8:	68bb      	ldr	r3, [r7, #8]
 8000cea:	1c5a      	adds	r2, r3, #1
 8000cec:	60ba      	str	r2, [r7, #8]
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff fe87 	bl	8000a04 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cf6:	697b      	ldr	r3, [r7, #20]
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	617b      	str	r3, [r7, #20]
 8000cfc:	697a      	ldr	r2, [r7, #20]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	429a      	cmp	r2, r3
 8000d02:	dbf1      	blt.n	8000ce8 <_write+0x12>
  }
  return len;
 8000d04:	687b      	ldr	r3, [r7, #4]
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3718      	adds	r7, #24
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}

08000d0e <_close>:

int _close(int file)
{
 8000d0e:	b480      	push	{r7}
 8000d10:	b083      	sub	sp, #12
 8000d12:	af00      	add	r7, sp, #0
 8000d14:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	370c      	adds	r7, #12
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr

08000d26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d26:	b480      	push	{r7}
 8000d28:	b083      	sub	sp, #12
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	6078      	str	r0, [r7, #4]
 8000d2e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d36:	605a      	str	r2, [r3, #4]
  return 0;
 8000d38:	2300      	movs	r3, #0
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	370c      	adds	r7, #12
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr

08000d46 <_isatty>:

int _isatty(int file)
{
 8000d46:	b480      	push	{r7}
 8000d48:	b083      	sub	sp, #12
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d4e:	2301      	movs	r3, #1
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	370c      	adds	r7, #12
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr

08000d5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b085      	sub	sp, #20
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	60f8      	str	r0, [r7, #12]
 8000d64:	60b9      	str	r1, [r7, #8]
 8000d66:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d68:	2300      	movs	r3, #0
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3714      	adds	r7, #20
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
	...

08000d78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d80:	4a14      	ldr	r2, [pc, #80]	@ (8000dd4 <_sbrk+0x5c>)
 8000d82:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <_sbrk+0x60>)
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d8c:	4b13      	ldr	r3, [pc, #76]	@ (8000ddc <_sbrk+0x64>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d102      	bne.n	8000d9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d94:	4b11      	ldr	r3, [pc, #68]	@ (8000ddc <_sbrk+0x64>)
 8000d96:	4a12      	ldr	r2, [pc, #72]	@ (8000de0 <_sbrk+0x68>)
 8000d98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d9a:	4b10      	ldr	r3, [pc, #64]	@ (8000ddc <_sbrk+0x64>)
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4413      	add	r3, r2
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d207      	bcs.n	8000db8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000da8:	f005 fe40 	bl	8006a2c <__errno>
 8000dac:	4603      	mov	r3, r0
 8000dae:	220c      	movs	r2, #12
 8000db0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000db2:	f04f 33ff 	mov.w	r3, #4294967295
 8000db6:	e009      	b.n	8000dcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000db8:	4b08      	ldr	r3, [pc, #32]	@ (8000ddc <_sbrk+0x64>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dbe:	4b07      	ldr	r3, [pc, #28]	@ (8000ddc <_sbrk+0x64>)
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	4413      	add	r3, r2
 8000dc6:	4a05      	ldr	r2, [pc, #20]	@ (8000ddc <_sbrk+0x64>)
 8000dc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dca:	68fb      	ldr	r3, [r7, #12]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3718      	adds	r7, #24
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20008000 	.word	0x20008000
 8000dd8:	00000400 	.word	0x00000400
 8000ddc:	200001d0 	.word	0x200001d0
 8000de0:	20000328 	.word	0x20000328

08000de4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000dea:	4b30      	ldr	r3, [pc, #192]	@ (8000eac <SystemInit+0xc8>)
 8000dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000df0:	4a2e      	ldr	r2, [pc, #184]	@ (8000eac <SystemInit+0xc8>)
 8000df2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000df6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000dfa:	4b2d      	ldr	r3, [pc, #180]	@ (8000eb0 <SystemInit+0xcc>)
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000e00:	4b2b      	ldr	r3, [pc, #172]	@ (8000eb0 <SystemInit+0xcc>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000e06:	4b2a      	ldr	r3, [pc, #168]	@ (8000eb0 <SystemInit+0xcc>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000e0c:	4b28      	ldr	r3, [pc, #160]	@ (8000eb0 <SystemInit+0xcc>)
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	4927      	ldr	r1, [pc, #156]	@ (8000eb0 <SystemInit+0xcc>)
 8000e12:	4b28      	ldr	r3, [pc, #160]	@ (8000eb4 <SystemInit+0xd0>)
 8000e14:	4013      	ands	r3, r2
 8000e16:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000e18:	4b25      	ldr	r3, [pc, #148]	@ (8000eb0 <SystemInit+0xcc>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000e1e:	4b24      	ldr	r3, [pc, #144]	@ (8000eb0 <SystemInit+0xcc>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000e24:	4b22      	ldr	r3, [pc, #136]	@ (8000eb0 <SystemInit+0xcc>)
 8000e26:	4a24      	ldr	r2, [pc, #144]	@ (8000eb8 <SystemInit+0xd4>)
 8000e28:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000e2a:	4b21      	ldr	r3, [pc, #132]	@ (8000eb0 <SystemInit+0xcc>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000e30:	4b1f      	ldr	r3, [pc, #124]	@ (8000eb0 <SystemInit+0xcc>)
 8000e32:	4a21      	ldr	r2, [pc, #132]	@ (8000eb8 <SystemInit+0xd4>)
 8000e34:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000e36:	4b1e      	ldr	r3, [pc, #120]	@ (8000eb0 <SystemInit+0xcc>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000e3c:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb0 <SystemInit+0xcc>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a1b      	ldr	r2, [pc, #108]	@ (8000eb0 <SystemInit+0xcc>)
 8000e42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e46:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000e48:	4b19      	ldr	r3, [pc, #100]	@ (8000eb0 <SystemInit+0xcc>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e4e:	4b17      	ldr	r3, [pc, #92]	@ (8000eac <SystemInit+0xc8>)
 8000e50:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000e54:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000e56:	4b19      	ldr	r3, [pc, #100]	@ (8000ebc <SystemInit+0xd8>)
 8000e58:	699b      	ldr	r3, [r3, #24]
 8000e5a:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000e5e:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000e66:	d003      	beq.n	8000e70 <SystemInit+0x8c>
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000e6e:	d117      	bne.n	8000ea0 <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000e70:	4b12      	ldr	r3, [pc, #72]	@ (8000ebc <SystemInit+0xd8>)
 8000e72:	69db      	ldr	r3, [r3, #28]
 8000e74:	f003 0301 	and.w	r3, r3, #1
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d005      	beq.n	8000e88 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8000e7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000ebc <SystemInit+0xd8>)
 8000e7e:	4a10      	ldr	r2, [pc, #64]	@ (8000ec0 <SystemInit+0xdc>)
 8000e80:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000e82:	4b0e      	ldr	r3, [pc, #56]	@ (8000ebc <SystemInit+0xd8>)
 8000e84:	4a0f      	ldr	r2, [pc, #60]	@ (8000ec4 <SystemInit+0xe0>)
 8000e86:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000e88:	4b0c      	ldr	r3, [pc, #48]	@ (8000ebc <SystemInit+0xd8>)
 8000e8a:	69db      	ldr	r3, [r3, #28]
 8000e8c:	4a0b      	ldr	r2, [pc, #44]	@ (8000ebc <SystemInit+0xd8>)
 8000e8e:	f043 0302 	orr.w	r3, r3, #2
 8000e92:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000e94:	4b09      	ldr	r3, [pc, #36]	@ (8000ebc <SystemInit+0xd8>)
 8000e96:	69db      	ldr	r3, [r3, #28]
 8000e98:	4a08      	ldr	r2, [pc, #32]	@ (8000ebc <SystemInit+0xd8>)
 8000e9a:	f043 0301 	orr.w	r3, r3, #1
 8000e9e:	61d3      	str	r3, [r2, #28]
  }
}
 8000ea0:	bf00      	nop
 8000ea2:	370c      	adds	r7, #12
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	e000ed00 	.word	0xe000ed00
 8000eb0:	44020c00 	.word	0x44020c00
 8000eb4:	fae2eae3 	.word	0xfae2eae3
 8000eb8:	01010280 	.word	0x01010280
 8000ebc:	40022000 	.word	0x40022000
 8000ec0:	08192a3b 	.word	0x08192a3b
 8000ec4:	4c5d6e7f 	.word	0x4c5d6e7f

08000ec8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000ec8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f00 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000ecc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000ece:	e003      	b.n	8000ed8 <LoopCopyDataInit>

08000ed0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000ed0:	4b0c      	ldr	r3, [pc, #48]	@ (8000f04 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000ed2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000ed4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000ed6:	3104      	adds	r1, #4

08000ed8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000ed8:	480b      	ldr	r0, [pc, #44]	@ (8000f08 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000eda:	4b0c      	ldr	r3, [pc, #48]	@ (8000f0c <LoopForever+0xe>)
	adds	r2, r0, r1
 8000edc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000ede:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000ee0:	d3f6      	bcc.n	8000ed0 <CopyDataInit>
	ldr	r2, =_sbss
 8000ee2:	4a0b      	ldr	r2, [pc, #44]	@ (8000f10 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000ee4:	e002      	b.n	8000eec <LoopFillZerobss>

08000ee6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000ee6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000ee8:	f842 3b04 	str.w	r3, [r2], #4

08000eec <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000eec:	4b09      	ldr	r3, [pc, #36]	@ (8000f14 <LoopForever+0x16>)
	cmp	r2, r3
 8000eee:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000ef0:	d3f9      	bcc.n	8000ee6 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ef2:	f7ff ff77 	bl	8000de4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ef6:	f005 fd9f 	bl	8006a38 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000efa:	f7ff fb59 	bl	80005b0 <main>

08000efe <LoopForever>:

LoopForever:
    b LoopForever
 8000efe:	e7fe      	b.n	8000efe <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000f00:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8000f04:	0800703c 	.word	0x0800703c
	ldr	r0, =_sdata
 8000f08:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000f0c:	20000068 	.word	0x20000068
	ldr	r2, =_sbss
 8000f10:	20000068 	.word	0x20000068
	ldr	r3, = _ebss
 8000f14:	20000324 	.word	0x20000324

08000f18 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f18:	e7fe      	b.n	8000f18 <ADC1_IRQHandler>
	...

08000f1c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f20:	2003      	movs	r0, #3
 8000f22:	f000 f966 	bl	80011f2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000f26:	f001 ffe7 	bl	8002ef8 <HAL_RCC_GetSysClockFreq>
 8000f2a:	4602      	mov	r2, r0
 8000f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f60 <HAL_Init+0x44>)
 8000f2e:	6a1b      	ldr	r3, [r3, #32]
 8000f30:	f003 030f 	and.w	r3, r3, #15
 8000f34:	490b      	ldr	r1, [pc, #44]	@ (8000f64 <HAL_Init+0x48>)
 8000f36:	5ccb      	ldrb	r3, [r1, r3]
 8000f38:	fa22 f303 	lsr.w	r3, r2, r3
 8000f3c:	4a0a      	ldr	r2, [pc, #40]	@ (8000f68 <HAL_Init+0x4c>)
 8000f3e:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000f40:	2004      	movs	r0, #4
 8000f42:	f000 f9ab 	bl	800129c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f46:	200f      	movs	r0, #15
 8000f48:	f000 f810 	bl	8000f6c <HAL_InitTick>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8000f52:	2301      	movs	r3, #1
 8000f54:	e002      	b.n	8000f5c <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000f56:	f7ff fd6d 	bl	8000a34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f5a:	2300      	movs	r3, #0
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	44020c00 	.word	0x44020c00
 8000f64:	08006fdc 	.word	0x08006fdc
 8000f68:	20000000 	.word	0x20000000

08000f6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000f74:	2300      	movs	r3, #0
 8000f76:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000f78:	4b33      	ldr	r3, [pc, #204]	@ (8001048 <HAL_InitTick+0xdc>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d101      	bne.n	8000f84 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000f80:	2301      	movs	r3, #1
 8000f82:	e05c      	b.n	800103e <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000f84:	4b31      	ldr	r3, [pc, #196]	@ (800104c <HAL_InitTick+0xe0>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f003 0304 	and.w	r3, r3, #4
 8000f8c:	2b04      	cmp	r3, #4
 8000f8e:	d10c      	bne.n	8000faa <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000f90:	4b2f      	ldr	r3, [pc, #188]	@ (8001050 <HAL_InitTick+0xe4>)
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	4b2c      	ldr	r3, [pc, #176]	@ (8001048 <HAL_InitTick+0xdc>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	4619      	mov	r1, r3
 8000f9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fa6:	60fb      	str	r3, [r7, #12]
 8000fa8:	e037      	b.n	800101a <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000faa:	f000 f9cf 	bl	800134c <HAL_SYSTICK_GetCLKSourceConfig>
 8000fae:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	2b02      	cmp	r3, #2
 8000fb4:	d023      	beq.n	8000ffe <HAL_InitTick+0x92>
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	d82d      	bhi.n	8001018 <HAL_InitTick+0xac>
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d003      	beq.n	8000fca <HAL_InitTick+0x5e>
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d00d      	beq.n	8000fe4 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000fc8:	e026      	b.n	8001018 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000fca:	4b21      	ldr	r3, [pc, #132]	@ (8001050 <HAL_InitTick+0xe4>)
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	4b1e      	ldr	r3, [pc, #120]	@ (8001048 <HAL_InitTick+0xdc>)
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000fd8:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fe0:	60fb      	str	r3, [r7, #12]
        break;
 8000fe2:	e01a      	b.n	800101a <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000fe4:	4b18      	ldr	r3, [pc, #96]	@ (8001048 <HAL_InitTick+0xdc>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	461a      	mov	r2, r3
 8000fea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fee:	fbb3 f3f2 	udiv	r3, r3, r2
 8000ff2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ffa:	60fb      	str	r3, [r7, #12]
        break;
 8000ffc:	e00d      	b.n	800101a <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000ffe:	4b12      	ldr	r3, [pc, #72]	@ (8001048 <HAL_InitTick+0xdc>)
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	461a      	mov	r2, r3
 8001004:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001008:	fbb3 f3f2 	udiv	r3, r3, r2
 800100c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001010:	fbb2 f3f3 	udiv	r3, r2, r3
 8001014:	60fb      	str	r3, [r7, #12]
        break;
 8001016:	e000      	b.n	800101a <HAL_InitTick+0xae>
        break;
 8001018:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800101a:	68f8      	ldr	r0, [r7, #12]
 800101c:	f000 f91c 	bl	8001258 <HAL_SYSTICK_Config>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
 8001028:	e009      	b.n	800103e <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800102a:	2200      	movs	r2, #0
 800102c:	6879      	ldr	r1, [r7, #4]
 800102e:	f04f 30ff 	mov.w	r0, #4294967295
 8001032:	f000 f8e9 	bl	8001208 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8001036:	4a07      	ldr	r2, [pc, #28]	@ (8001054 <HAL_InitTick+0xe8>)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800103c:	2300      	movs	r3, #0
}
 800103e:	4618      	mov	r0, r3
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	20000008 	.word	0x20000008
 800104c:	e000e010 	.word	0xe000e010
 8001050:	20000000 	.word	0x20000000
 8001054:	20000004 	.word	0x20000004

08001058 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800105c:	4b06      	ldr	r3, [pc, #24]	@ (8001078 <HAL_IncTick+0x20>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	461a      	mov	r2, r3
 8001062:	4b06      	ldr	r3, [pc, #24]	@ (800107c <HAL_IncTick+0x24>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4413      	add	r3, r2
 8001068:	4a04      	ldr	r2, [pc, #16]	@ (800107c <HAL_IncTick+0x24>)
 800106a:	6013      	str	r3, [r2, #0]
}
 800106c:	bf00      	nop
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	20000008 	.word	0x20000008
 800107c:	200001d4 	.word	0x200001d4

08001080 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  return uwTick;
 8001084:	4b03      	ldr	r3, [pc, #12]	@ (8001094 <HAL_GetTick+0x14>)
 8001086:	681b      	ldr	r3, [r3, #0]
}
 8001088:	4618      	mov	r0, r3
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	200001d4 	.word	0x200001d4

08001098 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001098:	b480      	push	{r7}
 800109a:	b085      	sub	sp, #20
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	f003 0307 	and.w	r3, r3, #7
 80010a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010a8:	4b0c      	ldr	r3, [pc, #48]	@ (80010dc <__NVIC_SetPriorityGrouping+0x44>)
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010ae:	68ba      	ldr	r2, [r7, #8]
 80010b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010b4:	4013      	ands	r3, r2
 80010b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010ca:	4a04      	ldr	r2, [pc, #16]	@ (80010dc <__NVIC_SetPriorityGrouping+0x44>)
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	60d3      	str	r3, [r2, #12]
}
 80010d0:	bf00      	nop
 80010d2:	3714      	adds	r7, #20
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	e000ed00 	.word	0xe000ed00

080010e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010e4:	4b04      	ldr	r3, [pc, #16]	@ (80010f8 <__NVIC_GetPriorityGrouping+0x18>)
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	0a1b      	lsrs	r3, r3, #8
 80010ea:	f003 0307 	and.w	r3, r3, #7
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr
 80010f8:	e000ed00 	.word	0xe000ed00

080010fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	4603      	mov	r3, r0
 8001104:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001106:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800110a:	2b00      	cmp	r3, #0
 800110c:	db0b      	blt.n	8001126 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800110e:	88fb      	ldrh	r3, [r7, #6]
 8001110:	f003 021f 	and.w	r2, r3, #31
 8001114:	4907      	ldr	r1, [pc, #28]	@ (8001134 <__NVIC_EnableIRQ+0x38>)
 8001116:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800111a:	095b      	lsrs	r3, r3, #5
 800111c:	2001      	movs	r0, #1
 800111e:	fa00 f202 	lsl.w	r2, r0, r2
 8001122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001126:	bf00      	nop
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	e000e100 	.word	0xe000e100

08001138 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	6039      	str	r1, [r7, #0]
 8001142:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001144:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001148:	2b00      	cmp	r3, #0
 800114a:	db0a      	blt.n	8001162 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	b2da      	uxtb	r2, r3
 8001150:	490c      	ldr	r1, [pc, #48]	@ (8001184 <__NVIC_SetPriority+0x4c>)
 8001152:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001156:	0112      	lsls	r2, r2, #4
 8001158:	b2d2      	uxtb	r2, r2
 800115a:	440b      	add	r3, r1
 800115c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001160:	e00a      	b.n	8001178 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	b2da      	uxtb	r2, r3
 8001166:	4908      	ldr	r1, [pc, #32]	@ (8001188 <__NVIC_SetPriority+0x50>)
 8001168:	88fb      	ldrh	r3, [r7, #6]
 800116a:	f003 030f 	and.w	r3, r3, #15
 800116e:	3b04      	subs	r3, #4
 8001170:	0112      	lsls	r2, r2, #4
 8001172:	b2d2      	uxtb	r2, r2
 8001174:	440b      	add	r3, r1
 8001176:	761a      	strb	r2, [r3, #24]
}
 8001178:	bf00      	nop
 800117a:	370c      	adds	r7, #12
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr
 8001184:	e000e100 	.word	0xe000e100
 8001188:	e000ed00 	.word	0xe000ed00

0800118c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800118c:	b480      	push	{r7}
 800118e:	b089      	sub	sp, #36	@ 0x24
 8001190:	af00      	add	r7, sp, #0
 8001192:	60f8      	str	r0, [r7, #12]
 8001194:	60b9      	str	r1, [r7, #8]
 8001196:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	f003 0307 	and.w	r3, r3, #7
 800119e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011a0:	69fb      	ldr	r3, [r7, #28]
 80011a2:	f1c3 0307 	rsb	r3, r3, #7
 80011a6:	2b04      	cmp	r3, #4
 80011a8:	bf28      	it	cs
 80011aa:	2304      	movcs	r3, #4
 80011ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	3304      	adds	r3, #4
 80011b2:	2b06      	cmp	r3, #6
 80011b4:	d902      	bls.n	80011bc <NVIC_EncodePriority+0x30>
 80011b6:	69fb      	ldr	r3, [r7, #28]
 80011b8:	3b03      	subs	r3, #3
 80011ba:	e000      	b.n	80011be <NVIC_EncodePriority+0x32>
 80011bc:	2300      	movs	r3, #0
 80011be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011c0:	f04f 32ff 	mov.w	r2, #4294967295
 80011c4:	69bb      	ldr	r3, [r7, #24]
 80011c6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ca:	43da      	mvns	r2, r3
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	401a      	ands	r2, r3
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011d4:	f04f 31ff 	mov.w	r1, #4294967295
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	fa01 f303 	lsl.w	r3, r1, r3
 80011de:	43d9      	mvns	r1, r3
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e4:	4313      	orrs	r3, r2
         );
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3724      	adds	r7, #36	@ 0x24
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr

080011f2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b082      	sub	sp, #8
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f7ff ff4c 	bl	8001098 <__NVIC_SetPriorityGrouping>
}
 8001200:	bf00      	nop
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}

08001208 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b086      	sub	sp, #24
 800120c:	af00      	add	r7, sp, #0
 800120e:	4603      	mov	r3, r0
 8001210:	60b9      	str	r1, [r7, #8]
 8001212:	607a      	str	r2, [r7, #4]
 8001214:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001216:	f7ff ff63 	bl	80010e0 <__NVIC_GetPriorityGrouping>
 800121a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800121c:	687a      	ldr	r2, [r7, #4]
 800121e:	68b9      	ldr	r1, [r7, #8]
 8001220:	6978      	ldr	r0, [r7, #20]
 8001222:	f7ff ffb3 	bl	800118c <NVIC_EncodePriority>
 8001226:	4602      	mov	r2, r0
 8001228:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800122c:	4611      	mov	r1, r2
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff ff82 	bl	8001138 <__NVIC_SetPriority>
}
 8001234:	bf00      	nop
 8001236:	3718      	adds	r7, #24
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}

0800123c <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	4603      	mov	r3, r0
 8001244:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001246:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800124a:	4618      	mov	r0, r3
 800124c:	f7ff ff56 	bl	80010fc <__NVIC_EnableIRQ>
}
 8001250:	bf00      	nop
 8001252:	3708      	adds	r7, #8
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}

08001258 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	3b01      	subs	r3, #1
 8001264:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001268:	d301      	bcc.n	800126e <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800126a:	2301      	movs	r3, #1
 800126c:	e00d      	b.n	800128a <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800126e:	4a0a      	ldr	r2, [pc, #40]	@ (8001298 <HAL_SYSTICK_Config+0x40>)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	3b01      	subs	r3, #1
 8001274:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8001276:	4b08      	ldr	r3, [pc, #32]	@ (8001298 <HAL_SYSTICK_Config+0x40>)
 8001278:	2200      	movs	r2, #0
 800127a:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 800127c:	4b06      	ldr	r3, [pc, #24]	@ (8001298 <HAL_SYSTICK_Config+0x40>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a05      	ldr	r2, [pc, #20]	@ (8001298 <HAL_SYSTICK_Config+0x40>)
 8001282:	f043 0303 	orr.w	r3, r3, #3
 8001286:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8001288:	2300      	movs	r3, #0
}
 800128a:	4618      	mov	r0, r3
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	e000e010 	.word	0xe000e010

0800129c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2b04      	cmp	r3, #4
 80012a8:	d844      	bhi.n	8001334 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80012aa:	a201      	add	r2, pc, #4	@ (adr r2, 80012b0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80012ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012b0:	080012d3 	.word	0x080012d3
 80012b4:	080012f1 	.word	0x080012f1
 80012b8:	08001313 	.word	0x08001313
 80012bc:	08001335 	.word	0x08001335
 80012c0:	080012c5 	.word	0x080012c5
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80012c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001344 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a1e      	ldr	r2, [pc, #120]	@ (8001344 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80012ca:	f043 0304 	orr.w	r3, r3, #4
 80012ce:	6013      	str	r3, [r2, #0]
      break;
 80012d0:	e031      	b.n	8001336 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80012d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001344 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a1b      	ldr	r2, [pc, #108]	@ (8001344 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80012d8:	f023 0304 	bic.w	r3, r3, #4
 80012dc:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80012de:	4b1a      	ldr	r3, [pc, #104]	@ (8001348 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80012e0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80012e4:	4a18      	ldr	r2, [pc, #96]	@ (8001348 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80012e6:	f023 030c 	bic.w	r3, r3, #12
 80012ea:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80012ee:	e022      	b.n	8001336 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80012f0:	4b14      	ldr	r3, [pc, #80]	@ (8001344 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a13      	ldr	r2, [pc, #76]	@ (8001344 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80012f6:	f023 0304 	bic.w	r3, r3, #4
 80012fa:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 80012fc:	4b12      	ldr	r3, [pc, #72]	@ (8001348 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80012fe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001302:	f023 030c 	bic.w	r3, r3, #12
 8001306:	4a10      	ldr	r2, [pc, #64]	@ (8001348 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001308:	f043 0304 	orr.w	r3, r3, #4
 800130c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001310:	e011      	b.n	8001336 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001312:	4b0c      	ldr	r3, [pc, #48]	@ (8001344 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4a0b      	ldr	r2, [pc, #44]	@ (8001344 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001318:	f023 0304 	bic.w	r3, r3, #4
 800131c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 800131e:	4b0a      	ldr	r3, [pc, #40]	@ (8001348 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001320:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001324:	f023 030c 	bic.w	r3, r3, #12
 8001328:	4a07      	ldr	r2, [pc, #28]	@ (8001348 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800132a:	f043 0308 	orr.w	r3, r3, #8
 800132e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001332:	e000      	b.n	8001336 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001334:	bf00      	nop
  }
}
 8001336:	bf00      	nop
 8001338:	370c      	adds	r7, #12
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	e000e010 	.word	0xe000e010
 8001348:	44020c00 	.word	0x44020c00

0800134c <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8001352:	4b17      	ldr	r3, [pc, #92]	@ (80013b0 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 0304 	and.w	r3, r3, #4
 800135a:	2b00      	cmp	r3, #0
 800135c:	d002      	beq.n	8001364 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800135e:	2304      	movs	r3, #4
 8001360:	607b      	str	r3, [r7, #4]
 8001362:	e01e      	b.n	80013a2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8001364:	4b13      	ldr	r3, [pc, #76]	@ (80013b4 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8001366:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800136a:	f003 030c 	and.w	r3, r3, #12
 800136e:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	2b08      	cmp	r3, #8
 8001374:	d00f      	beq.n	8001396 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	2b08      	cmp	r3, #8
 800137a:	d80f      	bhi.n	800139c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d003      	beq.n	800138a <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	2b04      	cmp	r3, #4
 8001386:	d003      	beq.n	8001390 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8001388:	e008      	b.n	800139c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800138a:	2300      	movs	r3, #0
 800138c:	607b      	str	r3, [r7, #4]
        break;
 800138e:	e008      	b.n	80013a2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8001390:	2301      	movs	r3, #1
 8001392:	607b      	str	r3, [r7, #4]
        break;
 8001394:	e005      	b.n	80013a2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8001396:	2302      	movs	r3, #2
 8001398:	607b      	str	r3, [r7, #4]
        break;
 800139a:	e002      	b.n	80013a2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800139c:	2300      	movs	r3, #0
 800139e:	607b      	str	r3, [r7, #4]
        break;
 80013a0:	bf00      	nop
    }
  }
  return systick_source;
 80013a2:	687b      	ldr	r3, [r7, #4]
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr
 80013b0:	e000e010 	.word	0xe000e010
 80013b4:	44020c00 	.word	0x44020c00

080013b8 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80013c0:	f7ff fe5e 	bl	8001080 <HAL_GetTick>
 80013c4:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d101      	bne.n	80013d0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80013cc:	2301      	movs	r3, #1
 80013ce:	e06b      	b.n	80014a8 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d008      	beq.n	80013ee <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2220      	movs	r2, #32
 80013e0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2200      	movs	r2, #0
 80013e6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e05c      	b.n	80014a8 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	695a      	ldr	r2, [r3, #20]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f042 0204 	orr.w	r2, r2, #4
 80013fc:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2205      	movs	r2, #5
 8001402:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001406:	e020      	b.n	800144a <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8001408:	f7ff fe3a 	bl	8001080 <HAL_GetTick>
 800140c:	4602      	mov	r2, r0
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	2b05      	cmp	r3, #5
 8001414:	d919      	bls.n	800144a <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800141a:	f043 0210 	orr.w	r2, r3, #16
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2203      	movs	r2, #3
 8001426:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800142e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001432:	2b00      	cmp	r3, #0
 8001434:	d003      	beq.n	800143e <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800143a:	2201      	movs	r2, #1
 800143c:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2200      	movs	r2, #0
 8001442:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	e02e      	b.n	80014a8 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	691b      	ldr	r3, [r3, #16]
 8001450:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001454:	2b00      	cmp	r3, #0
 8001456:	d0d7      	beq.n	8001408 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	695a      	ldr	r2, [r3, #20]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f042 0202 	orr.w	r2, r2, #2
 8001466:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2204      	movs	r2, #4
 800146c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8001478:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2201      	movs	r2, #1
 800147e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001486:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800148a:	2b00      	cmp	r3, #0
 800148c:	d007      	beq.n	800149e <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001492:	2201      	movs	r2, #1
 8001494:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	2200      	movs	r2, #0
 800149c:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2200      	movs	r2, #0
 80014a2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80014a6:	2300      	movs	r3, #0
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3710      	adds	r7, #16
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d101      	bne.n	80014c2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	e019      	b.n	80014f6 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	2b02      	cmp	r3, #2
 80014cc:	d004      	beq.n	80014d8 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	2220      	movs	r2, #32
 80014d2:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80014d4:	2301      	movs	r3, #1
 80014d6:	e00e      	b.n	80014f6 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2204      	movs	r2, #4
 80014dc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	695b      	ldr	r3, [r3, #20]
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	6812      	ldr	r2, [r2, #0]
 80014ea:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80014ee:	f043 0304 	orr.w	r3, r3, #4
 80014f2:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 80014f4:	2300      	movs	r3, #0
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
	...

08001504 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d101      	bne.n	8001516 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e147      	b.n	80017a6 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800151c:	b2db      	uxtb	r3, r3
 800151e:	2b00      	cmp	r3, #0
 8001520:	d106      	bne.n	8001530 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2200      	movs	r2, #0
 8001526:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f7ff fa8a 	bl	8000a44 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	699a      	ldr	r2, [r3, #24]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f022 0210 	bic.w	r2, r2, #16
 800153e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001540:	f7ff fd9e 	bl	8001080 <HAL_GetTick>
 8001544:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001546:	e012      	b.n	800156e <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001548:	f7ff fd9a 	bl	8001080 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	2b0a      	cmp	r3, #10
 8001554:	d90b      	bls.n	800156e <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800155a:	f043 0201 	orr.w	r2, r3, #1
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2203      	movs	r2, #3
 8001566:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
 800156c:	e11b      	b.n	80017a6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	699b      	ldr	r3, [r3, #24]
 8001574:	f003 0308 	and.w	r3, r3, #8
 8001578:	2b08      	cmp	r3, #8
 800157a:	d0e5      	beq.n	8001548 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	699a      	ldr	r2, [r3, #24]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f042 0201 	orr.w	r2, r2, #1
 800158a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800158c:	f7ff fd78 	bl	8001080 <HAL_GetTick>
 8001590:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001592:	e012      	b.n	80015ba <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001594:	f7ff fd74 	bl	8001080 <HAL_GetTick>
 8001598:	4602      	mov	r2, r0
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	2b0a      	cmp	r3, #10
 80015a0:	d90b      	bls.n	80015ba <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015a6:	f043 0201 	orr.w	r2, r3, #1
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2203      	movs	r2, #3
 80015b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e0f5      	b.n	80017a6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	f003 0301 	and.w	r3, r3, #1
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d0e5      	beq.n	8001594 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	699a      	ldr	r2, [r3, #24]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f042 0202 	orr.w	r2, r2, #2
 80015d6:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a74      	ldr	r2, [pc, #464]	@ (80017b0 <HAL_FDCAN_Init+0x2ac>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d103      	bne.n	80015ea <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80015e2:	4a74      	ldr	r2, [pc, #464]	@ (80017b4 <HAL_FDCAN_Init+0x2b0>)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	7c1b      	ldrb	r3, [r3, #16]
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d108      	bne.n	8001604 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	699a      	ldr	r2, [r3, #24]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001600:	619a      	str	r2, [r3, #24]
 8001602:	e007      	b.n	8001614 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	699a      	ldr	r2, [r3, #24]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001612:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	7c5b      	ldrb	r3, [r3, #17]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d108      	bne.n	800162e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	699a      	ldr	r2, [r3, #24]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800162a:	619a      	str	r2, [r3, #24]
 800162c:	e007      	b.n	800163e <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	699a      	ldr	r2, [r3, #24]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800163c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	7c9b      	ldrb	r3, [r3, #18]
 8001642:	2b01      	cmp	r3, #1
 8001644:	d108      	bne.n	8001658 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	699a      	ldr	r2, [r3, #24]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001654:	619a      	str	r2, [r3, #24]
 8001656:	e007      	b.n	8001668 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	699a      	ldr	r2, [r3, #24]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001666:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	699b      	ldr	r3, [r3, #24]
 800166e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	689a      	ldr	r2, [r3, #8]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	430a      	orrs	r2, r1
 800167c:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	699a      	ldr	r2, [r3, #24]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800168c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	691a      	ldr	r2, [r3, #16]
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f022 0210 	bic.w	r2, r2, #16
 800169c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	68db      	ldr	r3, [r3, #12]
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d108      	bne.n	80016b8 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	699a      	ldr	r2, [r3, #24]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f042 0204 	orr.w	r2, r2, #4
 80016b4:	619a      	str	r2, [r3, #24]
 80016b6:	e02c      	b.n	8001712 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	68db      	ldr	r3, [r3, #12]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d028      	beq.n	8001712 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	2b02      	cmp	r3, #2
 80016c6:	d01c      	beq.n	8001702 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	699a      	ldr	r2, [r3, #24]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80016d6:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	691a      	ldr	r2, [r3, #16]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f042 0210 	orr.w	r2, r2, #16
 80016e6:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	2b03      	cmp	r3, #3
 80016ee:	d110      	bne.n	8001712 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	699a      	ldr	r2, [r3, #24]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f042 0220 	orr.w	r2, r2, #32
 80016fe:	619a      	str	r2, [r3, #24]
 8001700:	e007      	b.n	8001712 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	699a      	ldr	r2, [r3, #24]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f042 0220 	orr.w	r2, r2, #32
 8001710:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	699b      	ldr	r3, [r3, #24]
 8001716:	3b01      	subs	r3, #1
 8001718:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	69db      	ldr	r3, [r3, #28]
 800171e:	3b01      	subs	r3, #1
 8001720:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001722:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6a1b      	ldr	r3, [r3, #32]
 8001728:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800172a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	695b      	ldr	r3, [r3, #20]
 8001732:	3b01      	subs	r3, #1
 8001734:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800173a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800173c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	689b      	ldr	r3, [r3, #8]
 8001742:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001746:	d115      	bne.n	8001774 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800174c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001752:	3b01      	subs	r3, #1
 8001754:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001756:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175c:	3b01      	subs	r3, #1
 800175e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001760:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001768:	3b01      	subs	r3, #1
 800176a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001770:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001772:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	430a      	orrs	r2, r1
 8001786:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800178a:	6878      	ldr	r0, [r7, #4]
 800178c:	f000 fbb8 	bl	8001f00 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2200      	movs	r2, #0
 8001794:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2200      	movs	r2, #0
 800179a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2201      	movs	r2, #1
 80017a0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 80017a4:	2300      	movs	r3, #0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3710      	adds	r7, #16
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	4000a400 	.word	0x4000a400
 80017b4:	4000a500 	.word	0x4000a500

080017b8 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d110      	bne.n	80017ee <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2202      	movs	r2, #2
 80017d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	699a      	ldr	r2, [r3, #24]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f022 0201 	bic.w	r2, r2, #1
 80017e2:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2200      	movs	r2, #0
 80017e8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 80017ea:	2300      	movs	r3, #0
 80017ec:	e006      	b.n	80017fc <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017f2:	f043 0204 	orr.w	r2, r3, #4
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
  }
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr

08001808 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8001808:	b480      	push	{r7}
 800180a:	b08b      	sub	sp, #44	@ 0x2c
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	607a      	str	r2, [r7, #4]
 8001814:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8001816:	2300      	movs	r3, #0
 8001818:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001820:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8001822:	7efb      	ldrb	r3, [r7, #27]
 8001824:	2b02      	cmp	r3, #2
 8001826:	f040 80e8 	bne.w	80019fa <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	2b40      	cmp	r3, #64	@ 0x40
 800182e:	d137      	bne.n	80018a0 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001838:	f003 030f 	and.w	r3, r3, #15
 800183c:	2b00      	cmp	r3, #0
 800183e:	d107      	bne.n	8001850 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001844:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800184c:	2301      	movs	r3, #1
 800184e:	e0db      	b.n	8001a08 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001858:	0e1b      	lsrs	r3, r3, #24
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	2b01      	cmp	r3, #1
 8001860:	d10a      	bne.n	8001878 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800186a:	0a5b      	lsrs	r3, r3, #9
 800186c:	f003 0301 	and.w	r3, r3, #1
 8001870:	2b01      	cmp	r3, #1
 8001872:	d101      	bne.n	8001878 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001874:	2301      	movs	r3, #1
 8001876:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001880:	0a1b      	lsrs	r3, r3, #8
 8001882:	f003 0303 	and.w	r3, r3, #3
 8001886:	69fa      	ldr	r2, [r7, #28]
 8001888:	4413      	add	r3, r2
 800188a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8001890:	69fa      	ldr	r2, [r7, #28]
 8001892:	4613      	mov	r3, r2
 8001894:	00db      	lsls	r3, r3, #3
 8001896:	4413      	add	r3, r2
 8001898:	00db      	lsls	r3, r3, #3
 800189a:	440b      	add	r3, r1
 800189c:	627b      	str	r3, [r7, #36]	@ 0x24
 800189e:	e036      	b.n	800190e <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018a8:	f003 030f 	and.w	r3, r3, #15
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d107      	bne.n	80018c0 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018b4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	e0a3      	b.n	8001a08 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018c8:	0e1b      	lsrs	r3, r3, #24
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d10a      	bne.n	80018e8 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80018da:	0a1b      	lsrs	r3, r3, #8
 80018dc:	f003 0301 	and.w	r3, r3, #1
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d101      	bne.n	80018e8 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80018e4:	2301      	movs	r3, #1
 80018e6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018f0:	0a1b      	lsrs	r3, r3, #8
 80018f2:	f003 0303 	and.w	r3, r3, #3
 80018f6:	69fa      	ldr	r2, [r7, #28]
 80018f8:	4413      	add	r3, r2
 80018fa:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8001900:	69fa      	ldr	r2, [r7, #28]
 8001902:	4613      	mov	r3, r2
 8001904:	00db      	lsls	r3, r3, #3
 8001906:	4413      	add	r3, r2
 8001908:	00db      	lsls	r3, r3, #3
 800190a:	440b      	add	r3, r1
 800190c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800190e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d107      	bne.n	8001932 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8001922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	0c9b      	lsrs	r3, r3, #18
 8001928:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	e005      	b.n	800193e <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8001932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800193e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800194a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8001956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001958:	3304      	adds	r3, #4
 800195a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800195c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	b29a      	uxth	r2, r3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8001966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	0c1b      	lsrs	r3, r3, #16
 800196c:	f003 020f 	and.w	r2, r3, #15
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8001974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8001980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800198c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	0e1b      	lsrs	r3, r3, #24
 8001992:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800199a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	0fda      	lsrs	r2, r3, #31
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80019a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a6:	3304      	adds	r3, #4
 80019a8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80019aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ac:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80019ae:	2300      	movs	r3, #0
 80019b0:	623b      	str	r3, [r7, #32]
 80019b2:	e00a      	b.n	80019ca <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80019b4:	697a      	ldr	r2, [r7, #20]
 80019b6:	6a3b      	ldr	r3, [r7, #32]
 80019b8:	441a      	add	r2, r3
 80019ba:	6839      	ldr	r1, [r7, #0]
 80019bc:	6a3b      	ldr	r3, [r7, #32]
 80019be:	440b      	add	r3, r1
 80019c0:	7812      	ldrb	r2, [r2, #0]
 80019c2:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80019c4:	6a3b      	ldr	r3, [r7, #32]
 80019c6:	3301      	adds	r3, #1
 80019c8:	623b      	str	r3, [r7, #32]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	68db      	ldr	r3, [r3, #12]
 80019ce:	4a11      	ldr	r2, [pc, #68]	@ (8001a14 <HAL_FDCAN_GetRxMessage+0x20c>)
 80019d0:	5cd3      	ldrb	r3, [r2, r3]
 80019d2:	461a      	mov	r2, r3
 80019d4:	6a3b      	ldr	r3, [r7, #32]
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d3ec      	bcc.n	80019b4 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	2b40      	cmp	r3, #64	@ 0x40
 80019de:	d105      	bne.n	80019ec <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	69fa      	ldr	r2, [r7, #28]
 80019e6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 80019ea:	e004      	b.n	80019f6 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	69fa      	ldr	r2, [r7, #28]
 80019f2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 80019f6:	2300      	movs	r3, #0
 80019f8:	e006      	b.n	8001a08 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019fe:	f043 0208 	orr.w	r2, r3, #8
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
  }
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	372c      	adds	r7, #44	@ 0x2c
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr
 8001a14:	08006ff4 	.word	0x08006ff4

08001a18 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b087      	sub	sp, #28
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	60b9      	str	r1, [r7, #8]
 8001a22:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001a2a:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001a2c:	7dfb      	ldrb	r3, [r7, #23]
 8001a2e:	2b01      	cmp	r3, #1
 8001a30:	d003      	beq.n	8001a3a <HAL_FDCAN_ActivateNotification+0x22>
 8001a32:	7dfb      	ldrb	r3, [r7, #23]
 8001a34:	2b02      	cmp	r3, #2
 8001a36:	f040 80c8 	bne.w	8001bca <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a40:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	f003 0307 	and.w	r3, r3, #7
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d004      	beq.n	8001a56 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d03b      	beq.n	8001ace <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d004      	beq.n	8001a6a <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	f003 0302 	and.w	r3, r3, #2
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d031      	beq.n	8001ace <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d004      	beq.n	8001a7e <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	f003 0304 	and.w	r3, r3, #4
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d027      	beq.n	8001ace <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d004      	beq.n	8001a92 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	f003 0308 	and.w	r3, r3, #8
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d01d      	beq.n	8001ace <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d004      	beq.n	8001aa6 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	f003 0310 	and.w	r3, r3, #16
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d013      	beq.n	8001ace <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8001aa6:	68bb      	ldr	r3, [r7, #8]
 8001aa8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d004      	beq.n	8001aba <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	f003 0320 	and.w	r3, r3, #32
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d009      	beq.n	8001ace <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d00c      	beq.n	8001ade <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d107      	bne.n	8001ade <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f042 0201 	orr.w	r2, r2, #1
 8001adc:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	f003 0307 	and.w	r3, r3, #7
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d004      	beq.n	8001af2 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	f003 0301 	and.w	r3, r3, #1
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d13b      	bne.n	8001b6a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d004      	beq.n	8001b06 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d131      	bne.n	8001b6a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d004      	beq.n	8001b1a <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	f003 0304 	and.w	r3, r3, #4
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d127      	bne.n	8001b6a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d004      	beq.n	8001b2e <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	f003 0308 	and.w	r3, r3, #8
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d11d      	bne.n	8001b6a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d004      	beq.n	8001b42 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001b38:	693b      	ldr	r3, [r7, #16]
 8001b3a:	f003 0310 	and.w	r3, r3, #16
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d113      	bne.n	8001b6a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d004      	beq.n	8001b56 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	f003 0320 	and.w	r3, r3, #32
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d109      	bne.n	8001b6a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001b56:	68bb      	ldr	r3, [r7, #8]
 8001b58:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d00c      	beq.n	8001b7a <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d007      	beq.n	8001b7a <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f042 0202 	orr.w	r2, r2, #2
 8001b78:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d009      	beq.n	8001b98 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	687a      	ldr	r2, [r7, #4]
 8001b92:	430a      	orrs	r2, r1
 8001b94:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d009      	beq.n	8001bb6 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	430a      	orrs	r2, r1
 8001bb2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	68ba      	ldr	r2, [r7, #8]
 8001bc2:	430a      	orrs	r2, r1
 8001bc4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	e006      	b.n	8001bd8 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bce:	f043 0202 	orr.w	r2, r3, #2
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
  }
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	371c      	adds	r7, #28
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b08c      	sub	sp, #48	@ 0x30
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bf2:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001bf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bfe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c00:	4013      	ands	r3, r2
 8001c02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c18:	4013      	ands	r3, r2
 8001c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001c26:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c30:	4013      	ands	r3, r2
 8001c32:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c3a:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8001c3e:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c46:	6a3a      	ldr	r2, [r7, #32]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c52:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001c56:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c5e:	69fa      	ldr	r2, [r7, #28]
 8001c60:	4013      	ands	r3, r2
 8001c62:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c6a:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c72:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d00b      	beq.n	8001c96 <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d006      	beq.n	8001c96 <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2240      	movs	r2, #64	@ 0x40
 8001c8e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	f000 f916 	bl	8001ec2 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d019      	beq.n	8001cd4 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8001ca0:	69bb      	ldr	r3, [r7, #24]
 8001ca2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d014      	beq.n	8001cd4 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001cb2:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cbc:	693a      	ldr	r2, [r7, #16]
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001cca:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8001ccc:	6939      	ldr	r1, [r7, #16]
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f000 f8d8 	bl	8001e84 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d007      	beq.n	8001cea <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ce0:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8001ce2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	f000 f8a2 	bl	8001e2e <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8001cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d007      	beq.n	8001d00 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001cf6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8001cf8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f7fe fdea 	bl	80008d4 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d007      	beq.n	8001d16 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d0c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001d0e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d10:	6878      	ldr	r0, [r7, #4]
 8001d12:	f000 f897 	bl	8001e44 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d00c      	beq.n	8001d3a <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d007      	beq.n	8001d3a <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d32:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	f000 f890 	bl	8001e5a <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d018      	beq.n	8001d76 <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d013      	beq.n	8001d76 <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001d56:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001d60:	68fa      	ldr	r2, [r7, #12]
 8001d62:	4013      	ands	r3, r2
 8001d64:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	2280      	movs	r2, #128	@ 0x80
 8001d6c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8001d6e:	68f9      	ldr	r1, [r7, #12]
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f000 f87c 	bl	8001e6e <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d00c      	beq.n	8001d9a <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8001d80:	69bb      	ldr	r3, [r7, #24]
 8001d82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d007      	beq.n	8001d9a <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d92:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f000 f880 	bl	8001e9a <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d00c      	beq.n	8001dbe <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8001da4:	69bb      	ldr	r3, [r7, #24]
 8001da6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d007      	beq.n	8001dbe <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001db6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	f000 f878 	bl	8001eae <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d00f      	beq.n	8001de8 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d00a      	beq.n	8001de8 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001dda:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001de0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d007      	beq.n	8001dfe <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	69fa      	ldr	r2, [r7, #28]
 8001df4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8001df6:	69f9      	ldr	r1, [r7, #28]
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f000 f876 	bl	8001eea <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8001dfe:	6a3b      	ldr	r3, [r7, #32]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d009      	beq.n	8001e18 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	6a3a      	ldr	r2, [r7, #32]
 8001e0a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001e10:	6a3b      	ldr	r3, [r7, #32]
 8001e12:	431a      	orrs	r2, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d002      	beq.n	8001e26 <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8001e20:	6878      	ldr	r0, [r7, #4]
 8001e22:	f000 f858 	bl	8001ed6 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8001e26:	bf00      	nop
 8001e28:	3730      	adds	r7, #48	@ 0x30
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}

08001e2e <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001e2e:	b480      	push	{r7}
 8001e30:	b083      	sub	sp, #12
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
 8001e36:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8001e4e:	bf00      	nop
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr

08001e5a <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	b083      	sub	sp, #12
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8001e62:	bf00      	nop
 8001e64:	370c      	adds	r7, #12
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr

08001e6e <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001e6e:	b480      	push	{r7}
 8001e70:	b083      	sub	sp, #12
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	6078      	str	r0, [r7, #4]
 8001e76:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8001e78:	bf00      	nop
 8001e7a:	370c      	adds	r7, #12
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8001e8e:	bf00      	nop
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr

08001e9a <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001e9a:	b480      	push	{r7}
 8001e9c:	b083      	sub	sp, #12
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8001ea2:	bf00      	nop
 8001ea4:	370c      	adds	r7, #12
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr

08001eae <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001eae:	b480      	push	{r7}
 8001eb0:	b083      	sub	sp, #12
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8001eb6:	bf00      	nop
 8001eb8:	370c      	adds	r7, #12
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr

08001ec2 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	b083      	sub	sp, #12
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8001eca:	bf00      	nop
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr

08001ed6 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	b083      	sub	sp, #12
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8001ede:	bf00      	nop
 8001ee0:	370c      	adds	r7, #12
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr

08001eea <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8001eea:	b480      	push	{r7}
 8001eec:	b083      	sub	sp, #12
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
 8001ef2:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8001ef4:	bf00      	nop
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8001f08:	4b27      	ldr	r3, [pc, #156]	@ (8001fa8 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8001f0a:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE;
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	68ba      	ldr	r2, [r7, #8]
 8001f10:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f1a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f22:	041a      	lsls	r2, r3, #16
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	430a      	orrs	r2, r1
 8001f2a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f40:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f48:	061a      	lsls	r2, r3, #24
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	430a      	orrs	r2, r1
 8001f50:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	60fb      	str	r3, [r7, #12]
 8001f80:	e005      	b.n	8001f8e <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	3304      	adds	r3, #4
 8001f8c:	60fb      	str	r3, [r7, #12]
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001f94:	68fa      	ldr	r2, [r7, #12]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d3f3      	bcc.n	8001f82 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8001f9a:	bf00      	nop
 8001f9c:	bf00      	nop
 8001f9e:	3714      	adds	r7, #20
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr
 8001fa8:	4000ac00 	.word	0x4000ac00

08001fac <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b087      	sub	sp, #28
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
 8001fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001fba:	e136      	b.n	800222a <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	2101      	movs	r1, #1
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	fa01 f303 	lsl.w	r3, r1, r3
 8001fc8:	4013      	ands	r3, r2
 8001fca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	f000 8128 	beq.w	8002224 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	2b02      	cmp	r3, #2
 8001fda:	d003      	beq.n	8001fe4 <HAL_GPIO_Init+0x38>
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	2b12      	cmp	r3, #18
 8001fe2:	d125      	bne.n	8002030 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	08da      	lsrs	r2, r3, #3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	3208      	adds	r2, #8
 8001fec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ff0:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	f003 0307 	and.w	r3, r3, #7
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	220f      	movs	r2, #15
 8001ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8002000:	43db      	mvns	r3, r3
 8002002:	697a      	ldr	r2, [r7, #20]
 8002004:	4013      	ands	r3, r2
 8002006:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	691b      	ldr	r3, [r3, #16]
 800200c:	f003 020f 	and.w	r2, r3, #15
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	f003 0307 	and.w	r3, r3, #7
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	fa02 f303 	lsl.w	r3, r2, r3
 800201c:	697a      	ldr	r2, [r7, #20]
 800201e:	4313      	orrs	r3, r2
 8002020:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	08da      	lsrs	r2, r3, #3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	3208      	adds	r2, #8
 800202a:	6979      	ldr	r1, [r7, #20]
 800202c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	2203      	movs	r2, #3
 800203c:	fa02 f303 	lsl.w	r3, r2, r3
 8002040:	43db      	mvns	r3, r3
 8002042:	697a      	ldr	r2, [r7, #20]
 8002044:	4013      	ands	r3, r2
 8002046:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f003 0203 	and.w	r2, r3, #3
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	005b      	lsls	r3, r3, #1
 8002054:	fa02 f303 	lsl.w	r3, r2, r3
 8002058:	697a      	ldr	r2, [r7, #20]
 800205a:	4313      	orrs	r3, r2
 800205c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	697a      	ldr	r2, [r7, #20]
 8002062:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	2b01      	cmp	r3, #1
 800206a:	d00b      	beq.n	8002084 <HAL_GPIO_Init+0xd8>
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	2b02      	cmp	r3, #2
 8002072:	d007      	beq.n	8002084 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002078:	2b11      	cmp	r3, #17
 800207a:	d003      	beq.n	8002084 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	2b12      	cmp	r3, #18
 8002082:	d130      	bne.n	80020e6 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	005b      	lsls	r3, r3, #1
 800208e:	2203      	movs	r2, #3
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	43db      	mvns	r3, r3
 8002096:	697a      	ldr	r2, [r7, #20]
 8002098:	4013      	ands	r3, r2
 800209a:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	68da      	ldr	r2, [r3, #12]
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	005b      	lsls	r3, r3, #1
 80020a4:	fa02 f303 	lsl.w	r3, r2, r3
 80020a8:	697a      	ldr	r2, [r7, #20]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	697a      	ldr	r2, [r7, #20]
 80020b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020ba:	2201      	movs	r2, #1
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	43db      	mvns	r3, r3
 80020c4:	697a      	ldr	r2, [r7, #20]
 80020c6:	4013      	ands	r3, r2
 80020c8:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	091b      	lsrs	r3, r3, #4
 80020d0:	f003 0201 	and.w	r2, r3, #1
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	fa02 f303 	lsl.w	r3, r2, r3
 80020da:	697a      	ldr	r2, [r7, #20]
 80020dc:	4313      	orrs	r3, r2
 80020de:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	697a      	ldr	r2, [r7, #20]
 80020e4:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	2b03      	cmp	r3, #3
 80020ec:	d017      	beq.n	800211e <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	68db      	ldr	r3, [r3, #12]
 80020f2:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	005b      	lsls	r3, r3, #1
 80020f8:	2203      	movs	r2, #3
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	43db      	mvns	r3, r3
 8002100:	697a      	ldr	r2, [r7, #20]
 8002102:	4013      	ands	r3, r2
 8002104:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	689a      	ldr	r2, [r3, #8]
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	005b      	lsls	r3, r3, #1
 800210e:	fa02 f303 	lsl.w	r3, r2, r3
 8002112:	697a      	ldr	r2, [r7, #20]
 8002114:	4313      	orrs	r3, r2
 8002116:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	697a      	ldr	r2, [r7, #20]
 800211c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002126:	2b00      	cmp	r3, #0
 8002128:	d07c      	beq.n	8002224 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800212a:	4a47      	ldr	r2, [pc, #284]	@ (8002248 <HAL_GPIO_Init+0x29c>)
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	089b      	lsrs	r3, r3, #2
 8002130:	3318      	adds	r3, #24
 8002132:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002136:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	f003 0303 	and.w	r3, r3, #3
 800213e:	00db      	lsls	r3, r3, #3
 8002140:	220f      	movs	r2, #15
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	43db      	mvns	r3, r3
 8002148:	697a      	ldr	r2, [r7, #20]
 800214a:	4013      	ands	r3, r2
 800214c:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	0a9a      	lsrs	r2, r3, #10
 8002152:	4b3e      	ldr	r3, [pc, #248]	@ (800224c <HAL_GPIO_Init+0x2a0>)
 8002154:	4013      	ands	r3, r2
 8002156:	693a      	ldr	r2, [r7, #16]
 8002158:	f002 0203 	and.w	r2, r2, #3
 800215c:	00d2      	lsls	r2, r2, #3
 800215e:	4093      	lsls	r3, r2
 8002160:	697a      	ldr	r2, [r7, #20]
 8002162:	4313      	orrs	r3, r2
 8002164:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002166:	4938      	ldr	r1, [pc, #224]	@ (8002248 <HAL_GPIO_Init+0x29c>)
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	089b      	lsrs	r3, r3, #2
 800216c:	3318      	adds	r3, #24
 800216e:	697a      	ldr	r2, [r7, #20]
 8002170:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002174:	4b34      	ldr	r3, [pc, #208]	@ (8002248 <HAL_GPIO_Init+0x29c>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	43db      	mvns	r3, r3
 800217e:	697a      	ldr	r2, [r7, #20]
 8002180:	4013      	ands	r3, r2
 8002182:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d003      	beq.n	8002198 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 8002190:	697a      	ldr	r2, [r7, #20]
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	4313      	orrs	r3, r2
 8002196:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002198:	4a2b      	ldr	r2, [pc, #172]	@ (8002248 <HAL_GPIO_Init+0x29c>)
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800219e:	4b2a      	ldr	r3, [pc, #168]	@ (8002248 <HAL_GPIO_Init+0x29c>)
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	43db      	mvns	r3, r3
 80021a8:	697a      	ldr	r2, [r7, #20]
 80021aa:	4013      	ands	r3, r2
 80021ac:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d003      	beq.n	80021c2 <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 80021ba:	697a      	ldr	r2, [r7, #20]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	4313      	orrs	r3, r2
 80021c0:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80021c2:	4a21      	ldr	r2, [pc, #132]	@ (8002248 <HAL_GPIO_Init+0x29c>)
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80021c8:	4b1f      	ldr	r3, [pc, #124]	@ (8002248 <HAL_GPIO_Init+0x29c>)
 80021ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80021ce:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	43db      	mvns	r3, r3
 80021d4:	697a      	ldr	r2, [r7, #20]
 80021d6:	4013      	ands	r3, r2
 80021d8:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d003      	beq.n	80021ee <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 80021e6:	697a      	ldr	r2, [r7, #20]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80021ee:	4a16      	ldr	r2, [pc, #88]	@ (8002248 <HAL_GPIO_Init+0x29c>)
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80021f6:	4b14      	ldr	r3, [pc, #80]	@ (8002248 <HAL_GPIO_Init+0x29c>)
 80021f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021fc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	43db      	mvns	r3, r3
 8002202:	697a      	ldr	r2, [r7, #20]
 8002204:	4013      	ands	r3, r2
 8002206:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002210:	2b00      	cmp	r3, #0
 8002212:	d003      	beq.n	800221c <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8002214:	697a      	ldr	r2, [r7, #20]
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	4313      	orrs	r3, r2
 800221a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 800221c:	4a0a      	ldr	r2, [pc, #40]	@ (8002248 <HAL_GPIO_Init+0x29c>)
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	3301      	adds	r3, #1
 8002228:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	fa22 f303 	lsr.w	r3, r2, r3
 8002234:	2b00      	cmp	r3, #0
 8002236:	f47f aec1 	bne.w	8001fbc <HAL_GPIO_Init+0x10>
  }
}
 800223a:	bf00      	nop
 800223c:	bf00      	nop
 800223e:	371c      	adds	r7, #28
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr
 8002248:	44022000 	.word	0x44022000
 800224c:	002f7f7f 	.word	0x002f7f7f

08002250 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	460b      	mov	r3, r1
 800225a:	807b      	strh	r3, [r7, #2]
 800225c:	4613      	mov	r3, r2
 800225e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002260:	787b      	ldrb	r3, [r7, #1]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d003      	beq.n	800226e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002266:	887a      	ldrh	r2, [r7, #2]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800226c:	e002      	b.n	8002274 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800226e:	887a      	ldrh	r2, [r7, #2]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002274:	bf00      	nop
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32H5 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002280:	b480      	push	{r7}
 8002282:	b085      	sub	sp, #20
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	460b      	mov	r3, r1
 800228a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	695b      	ldr	r3, [r3, #20]
 8002290:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002292:	887a      	ldrh	r2, [r7, #2]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	4013      	ands	r3, r2
 8002298:	041a      	lsls	r2, r3, #16
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	43d9      	mvns	r1, r3
 800229e:	887b      	ldrh	r3, [r7, #2]
 80022a0:	400b      	ands	r3, r1
 80022a2:	431a      	orrs	r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	619a      	str	r2, [r3, #24]
}
 80022a8:	bf00      	nop
 80022aa:	3714      	adds	r7, #20
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	4603      	mov	r3, r0
 80022bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 80022be:	4b0f      	ldr	r3, [pc, #60]	@ (80022fc <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80022c0:	68da      	ldr	r2, [r3, #12]
 80022c2:	88fb      	ldrh	r3, [r7, #6]
 80022c4:	4013      	ands	r3, r2
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d006      	beq.n	80022d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80022ca:	4a0c      	ldr	r2, [pc, #48]	@ (80022fc <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80022cc:	88fb      	ldrh	r3, [r7, #6]
 80022ce:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80022d0:	88fb      	ldrh	r3, [r7, #6]
 80022d2:	4618      	mov	r0, r3
 80022d4:	f000 f814 	bl	8002300 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 80022d8:	4b08      	ldr	r3, [pc, #32]	@ (80022fc <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80022da:	691a      	ldr	r2, [r3, #16]
 80022dc:	88fb      	ldrh	r3, [r7, #6]
 80022de:	4013      	ands	r3, r2
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d006      	beq.n	80022f2 <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80022e4:	4a05      	ldr	r2, [pc, #20]	@ (80022fc <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80022e6:	88fb      	ldrh	r3, [r7, #6]
 80022e8:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80022ea:	88fb      	ldrh	r3, [r7, #6]
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7fe fb79 	bl	80009e4 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80022f2:	bf00      	nop
 80022f4:	3708      	adds	r7, #8
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	44022000 	.word	0x44022000

08002300 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	4603      	mov	r3, r0
 8002308:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 800230a:	bf00      	nop
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
	...

08002318 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b088      	sub	sp, #32
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d102      	bne.n	800232c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	f000 bc28 	b.w	8002b7c <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800232c:	4b94      	ldr	r3, [pc, #592]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 800232e:	69db      	ldr	r3, [r3, #28]
 8002330:	f003 0318 	and.w	r3, r3, #24
 8002334:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8002336:	4b92      	ldr	r3, [pc, #584]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 8002338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800233a:	f003 0303 	and.w	r3, r3, #3
 800233e:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 0310 	and.w	r3, r3, #16
 8002348:	2b00      	cmp	r3, #0
 800234a:	d05b      	beq.n	8002404 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	2b08      	cmp	r3, #8
 8002350:	d005      	beq.n	800235e <HAL_RCC_OscConfig+0x46>
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	2b18      	cmp	r3, #24
 8002356:	d114      	bne.n	8002382 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8002358:	69bb      	ldr	r3, [r7, #24]
 800235a:	2b02      	cmp	r3, #2
 800235c:	d111      	bne.n	8002382 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	69db      	ldr	r3, [r3, #28]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d102      	bne.n	800236c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	f000 bc08 	b.w	8002b7c <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 800236c:	4b84      	ldr	r3, [pc, #528]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 800236e:	699b      	ldr	r3, [r3, #24]
 8002370:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6a1b      	ldr	r3, [r3, #32]
 8002378:	041b      	lsls	r3, r3, #16
 800237a:	4981      	ldr	r1, [pc, #516]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 800237c:	4313      	orrs	r3, r2
 800237e:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8002380:	e040      	b.n	8002404 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d023      	beq.n	80023d2 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800238a:	4b7d      	ldr	r3, [pc, #500]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a7c      	ldr	r2, [pc, #496]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 8002390:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002394:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002396:	f7fe fe73 	bl	8001080 <HAL_GetTick>
 800239a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800239c:	e008      	b.n	80023b0 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800239e:	f7fe fe6f 	bl	8001080 <HAL_GetTick>
 80023a2:	4602      	mov	r2, r0
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	1ad3      	subs	r3, r2, r3
 80023a8:	2b02      	cmp	r3, #2
 80023aa:	d901      	bls.n	80023b0 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e3e5      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80023b0:	4b73      	ldr	r3, [pc, #460]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d0f0      	beq.n	800239e <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80023bc:	4b70      	ldr	r3, [pc, #448]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 80023be:	699b      	ldr	r3, [r3, #24]
 80023c0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6a1b      	ldr	r3, [r3, #32]
 80023c8:	041b      	lsls	r3, r3, #16
 80023ca:	496d      	ldr	r1, [pc, #436]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 80023cc:	4313      	orrs	r3, r2
 80023ce:	618b      	str	r3, [r1, #24]
 80023d0:	e018      	b.n	8002404 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80023d2:	4b6b      	ldr	r3, [pc, #428]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a6a      	ldr	r2, [pc, #424]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 80023d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80023dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023de:	f7fe fe4f 	bl	8001080 <HAL_GetTick>
 80023e2:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80023e4:	e008      	b.n	80023f8 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80023e6:	f7fe fe4b 	bl	8001080 <HAL_GetTick>
 80023ea:	4602      	mov	r2, r0
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	1ad3      	subs	r3, r2, r3
 80023f0:	2b02      	cmp	r3, #2
 80023f2:	d901      	bls.n	80023f8 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80023f4:	2303      	movs	r3, #3
 80023f6:	e3c1      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80023f8:	4b61      	ldr	r3, [pc, #388]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002400:	2b00      	cmp	r3, #0
 8002402:	d1f0      	bne.n	80023e6 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0301 	and.w	r3, r3, #1
 800240c:	2b00      	cmp	r3, #0
 800240e:	f000 80a0 	beq.w	8002552 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	2b10      	cmp	r3, #16
 8002416:	d005      	beq.n	8002424 <HAL_RCC_OscConfig+0x10c>
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	2b18      	cmp	r3, #24
 800241c:	d109      	bne.n	8002432 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	2b03      	cmp	r3, #3
 8002422:	d106      	bne.n	8002432 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	2b00      	cmp	r3, #0
 800242a:	f040 8092 	bne.w	8002552 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e3a4      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800243a:	d106      	bne.n	800244a <HAL_RCC_OscConfig+0x132>
 800243c:	4b50      	ldr	r3, [pc, #320]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a4f      	ldr	r2, [pc, #316]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 8002442:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002446:	6013      	str	r3, [r2, #0]
 8002448:	e058      	b.n	80024fc <HAL_RCC_OscConfig+0x1e4>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d112      	bne.n	8002478 <HAL_RCC_OscConfig+0x160>
 8002452:	4b4b      	ldr	r3, [pc, #300]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4a4a      	ldr	r2, [pc, #296]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 8002458:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800245c:	6013      	str	r3, [r2, #0]
 800245e:	4b48      	ldr	r3, [pc, #288]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a47      	ldr	r2, [pc, #284]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 8002464:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002468:	6013      	str	r3, [r2, #0]
 800246a:	4b45      	ldr	r3, [pc, #276]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a44      	ldr	r2, [pc, #272]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 8002470:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002474:	6013      	str	r3, [r2, #0]
 8002476:	e041      	b.n	80024fc <HAL_RCC_OscConfig+0x1e4>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002480:	d112      	bne.n	80024a8 <HAL_RCC_OscConfig+0x190>
 8002482:	4b3f      	ldr	r3, [pc, #252]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a3e      	ldr	r2, [pc, #248]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 8002488:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800248c:	6013      	str	r3, [r2, #0]
 800248e:	4b3c      	ldr	r3, [pc, #240]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a3b      	ldr	r2, [pc, #236]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 8002494:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002498:	6013      	str	r3, [r2, #0]
 800249a:	4b39      	ldr	r3, [pc, #228]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a38      	ldr	r2, [pc, #224]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 80024a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024a4:	6013      	str	r3, [r2, #0]
 80024a6:	e029      	b.n	80024fc <HAL_RCC_OscConfig+0x1e4>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80024b0:	d112      	bne.n	80024d8 <HAL_RCC_OscConfig+0x1c0>
 80024b2:	4b33      	ldr	r3, [pc, #204]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a32      	ldr	r2, [pc, #200]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 80024b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024bc:	6013      	str	r3, [r2, #0]
 80024be:	4b30      	ldr	r3, [pc, #192]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a2f      	ldr	r2, [pc, #188]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 80024c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80024c8:	6013      	str	r3, [r2, #0]
 80024ca:	4b2d      	ldr	r3, [pc, #180]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a2c      	ldr	r2, [pc, #176]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 80024d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024d4:	6013      	str	r3, [r2, #0]
 80024d6:	e011      	b.n	80024fc <HAL_RCC_OscConfig+0x1e4>
 80024d8:	4b29      	ldr	r3, [pc, #164]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a28      	ldr	r2, [pc, #160]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 80024de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024e2:	6013      	str	r3, [r2, #0]
 80024e4:	4b26      	ldr	r3, [pc, #152]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a25      	ldr	r2, [pc, #148]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 80024ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024ee:	6013      	str	r3, [r2, #0]
 80024f0:	4b23      	ldr	r3, [pc, #140]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a22      	ldr	r2, [pc, #136]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 80024f6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80024fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d013      	beq.n	800252c <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002504:	f7fe fdbc 	bl	8001080 <HAL_GetTick>
 8002508:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800250a:	e008      	b.n	800251e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800250c:	f7fe fdb8 	bl	8001080 <HAL_GetTick>
 8002510:	4602      	mov	r2, r0
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	2b64      	cmp	r3, #100	@ 0x64
 8002518:	d901      	bls.n	800251e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800251a:	2303      	movs	r3, #3
 800251c:	e32e      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800251e:	4b18      	ldr	r3, [pc, #96]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002526:	2b00      	cmp	r3, #0
 8002528:	d0f0      	beq.n	800250c <HAL_RCC_OscConfig+0x1f4>
 800252a:	e012      	b.n	8002552 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800252c:	f7fe fda8 	bl	8001080 <HAL_GetTick>
 8002530:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002532:	e008      	b.n	8002546 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002534:	f7fe fda4 	bl	8001080 <HAL_GetTick>
 8002538:	4602      	mov	r2, r0
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	2b64      	cmp	r3, #100	@ 0x64
 8002540:	d901      	bls.n	8002546 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8002542:	2303      	movs	r3, #3
 8002544:	e31a      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002546:	4b0e      	ldr	r3, [pc, #56]	@ (8002580 <HAL_RCC_OscConfig+0x268>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d1f0      	bne.n	8002534 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0302 	and.w	r3, r3, #2
 800255a:	2b00      	cmp	r3, #0
 800255c:	f000 809a 	beq.w	8002694 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d005      	beq.n	8002572 <HAL_RCC_OscConfig+0x25a>
 8002566:	69fb      	ldr	r3, [r7, #28]
 8002568:	2b18      	cmp	r3, #24
 800256a:	d149      	bne.n	8002600 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	2b01      	cmp	r3, #1
 8002570:	d146      	bne.n	8002600 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	68db      	ldr	r3, [r3, #12]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d104      	bne.n	8002584 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e2fe      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
 800257e:	bf00      	nop
 8002580:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002584:	69fb      	ldr	r3, [r7, #28]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d11c      	bne.n	80025c4 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 800258a:	4b9a      	ldr	r3, [pc, #616]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 0218 	and.w	r2, r3, #24
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	691b      	ldr	r3, [r3, #16]
 8002596:	429a      	cmp	r2, r3
 8002598:	d014      	beq.n	80025c4 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800259a:	4b96      	ldr	r3, [pc, #600]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f023 0218 	bic.w	r2, r3, #24
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	4993      	ldr	r1, [pc, #588]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 80025a8:	4313      	orrs	r3, r2
 80025aa:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 80025ac:	f000 fdd0 	bl	8003150 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80025b0:	4b91      	ldr	r3, [pc, #580]	@ (80027f8 <HAL_RCC_OscConfig+0x4e0>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7fe fcd9 	bl	8000f6c <HAL_InitTick>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d001      	beq.n	80025c4 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e2db      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c4:	f7fe fd5c 	bl	8001080 <HAL_GetTick>
 80025c8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025ca:	e008      	b.n	80025de <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80025cc:	f7fe fd58 	bl	8001080 <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	2b02      	cmp	r3, #2
 80025d8:	d901      	bls.n	80025de <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 80025da:	2303      	movs	r3, #3
 80025dc:	e2ce      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025de:	4b85      	ldr	r3, [pc, #532]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0302 	and.w	r3, r3, #2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d0f0      	beq.n	80025cc <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80025ea:	4b82      	ldr	r3, [pc, #520]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 80025ec:	691b      	ldr	r3, [r3, #16]
 80025ee:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	695b      	ldr	r3, [r3, #20]
 80025f6:	041b      	lsls	r3, r3, #16
 80025f8:	497e      	ldr	r1, [pc, #504]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 80025fa:	4313      	orrs	r3, r2
 80025fc:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80025fe:	e049      	b.n	8002694 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d02c      	beq.n	8002662 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8002608:	4b7a      	ldr	r3, [pc, #488]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f023 0218 	bic.w	r2, r3, #24
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	691b      	ldr	r3, [r3, #16]
 8002614:	4977      	ldr	r1, [pc, #476]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 8002616:	4313      	orrs	r3, r2
 8002618:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 800261a:	4b76      	ldr	r3, [pc, #472]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a75      	ldr	r2, [pc, #468]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 8002620:	f043 0301 	orr.w	r3, r3, #1
 8002624:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002626:	f7fe fd2b 	bl	8001080 <HAL_GetTick>
 800262a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800262c:	e008      	b.n	8002640 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800262e:	f7fe fd27 	bl	8001080 <HAL_GetTick>
 8002632:	4602      	mov	r2, r0
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	1ad3      	subs	r3, r2, r3
 8002638:	2b02      	cmp	r3, #2
 800263a:	d901      	bls.n	8002640 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 800263c:	2303      	movs	r3, #3
 800263e:	e29d      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002640:	4b6c      	ldr	r3, [pc, #432]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0302 	and.w	r3, r3, #2
 8002648:	2b00      	cmp	r3, #0
 800264a:	d0f0      	beq.n	800262e <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 800264c:	4b69      	ldr	r3, [pc, #420]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 800264e:	691b      	ldr	r3, [r3, #16]
 8002650:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	695b      	ldr	r3, [r3, #20]
 8002658:	041b      	lsls	r3, r3, #16
 800265a:	4966      	ldr	r1, [pc, #408]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 800265c:	4313      	orrs	r3, r2
 800265e:	610b      	str	r3, [r1, #16]
 8002660:	e018      	b.n	8002694 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002662:	4b64      	ldr	r3, [pc, #400]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a63      	ldr	r2, [pc, #396]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 8002668:	f023 0301 	bic.w	r3, r3, #1
 800266c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800266e:	f7fe fd07 	bl	8001080 <HAL_GetTick>
 8002672:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002674:	e008      	b.n	8002688 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002676:	f7fe fd03 	bl	8001080 <HAL_GetTick>
 800267a:	4602      	mov	r2, r0
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	2b02      	cmp	r3, #2
 8002682:	d901      	bls.n	8002688 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8002684:	2303      	movs	r3, #3
 8002686:	e279      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002688:	4b5a      	ldr	r3, [pc, #360]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 0302 	and.w	r3, r3, #2
 8002690:	2b00      	cmp	r3, #0
 8002692:	d1f0      	bne.n	8002676 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0308 	and.w	r3, r3, #8
 800269c:	2b00      	cmp	r3, #0
 800269e:	d03c      	beq.n	800271a <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	699b      	ldr	r3, [r3, #24]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d01c      	beq.n	80026e2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026a8:	4b52      	ldr	r3, [pc, #328]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 80026aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80026ae:	4a51      	ldr	r2, [pc, #324]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 80026b0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80026b4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026b8:	f7fe fce2 	bl	8001080 <HAL_GetTick>
 80026bc:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80026be:	e008      	b.n	80026d2 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80026c0:	f7fe fcde 	bl	8001080 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e254      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80026d2:	4b48      	ldr	r3, [pc, #288]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 80026d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80026d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d0ef      	beq.n	80026c0 <HAL_RCC_OscConfig+0x3a8>
 80026e0:	e01b      	b.n	800271a <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026e2:	4b44      	ldr	r3, [pc, #272]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 80026e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80026e8:	4a42      	ldr	r2, [pc, #264]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 80026ea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80026ee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026f2:	f7fe fcc5 	bl	8001080 <HAL_GetTick>
 80026f6:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80026f8:	e008      	b.n	800270c <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80026fa:	f7fe fcc1 	bl	8001080 <HAL_GetTick>
 80026fe:	4602      	mov	r2, r0
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	2b02      	cmp	r3, #2
 8002706:	d901      	bls.n	800270c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002708:	2303      	movs	r3, #3
 800270a:	e237      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800270c:	4b39      	ldr	r3, [pc, #228]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 800270e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002712:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002716:	2b00      	cmp	r3, #0
 8002718:	d1ef      	bne.n	80026fa <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0304 	and.w	r3, r3, #4
 8002722:	2b00      	cmp	r3, #0
 8002724:	f000 80d2 	beq.w	80028cc <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002728:	4b34      	ldr	r3, [pc, #208]	@ (80027fc <HAL_RCC_OscConfig+0x4e4>)
 800272a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800272c:	f003 0301 	and.w	r3, r3, #1
 8002730:	2b00      	cmp	r3, #0
 8002732:	d118      	bne.n	8002766 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8002734:	4b31      	ldr	r3, [pc, #196]	@ (80027fc <HAL_RCC_OscConfig+0x4e4>)
 8002736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002738:	4a30      	ldr	r2, [pc, #192]	@ (80027fc <HAL_RCC_OscConfig+0x4e4>)
 800273a:	f043 0301 	orr.w	r3, r3, #1
 800273e:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002740:	f7fe fc9e 	bl	8001080 <HAL_GetTick>
 8002744:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002746:	e008      	b.n	800275a <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002748:	f7fe fc9a 	bl	8001080 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	2b02      	cmp	r3, #2
 8002754:	d901      	bls.n	800275a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e210      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800275a:	4b28      	ldr	r3, [pc, #160]	@ (80027fc <HAL_RCC_OscConfig+0x4e4>)
 800275c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800275e:	f003 0301 	and.w	r3, r3, #1
 8002762:	2b00      	cmp	r3, #0
 8002764:	d0f0      	beq.n	8002748 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	2b01      	cmp	r3, #1
 800276c:	d108      	bne.n	8002780 <HAL_RCC_OscConfig+0x468>
 800276e:	4b21      	ldr	r3, [pc, #132]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 8002770:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002774:	4a1f      	ldr	r2, [pc, #124]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 8002776:	f043 0301 	orr.w	r3, r3, #1
 800277a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800277e:	e074      	b.n	800286a <HAL_RCC_OscConfig+0x552>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d118      	bne.n	80027ba <HAL_RCC_OscConfig+0x4a2>
 8002788:	4b1a      	ldr	r3, [pc, #104]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 800278a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800278e:	4a19      	ldr	r2, [pc, #100]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 8002790:	f023 0301 	bic.w	r3, r3, #1
 8002794:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002798:	4b16      	ldr	r3, [pc, #88]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 800279a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800279e:	4a15      	ldr	r2, [pc, #84]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 80027a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80027a4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027a8:	4b12      	ldr	r3, [pc, #72]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 80027aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027ae:	4a11      	ldr	r2, [pc, #68]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 80027b0:	f023 0304 	bic.w	r3, r3, #4
 80027b4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027b8:	e057      	b.n	800286a <HAL_RCC_OscConfig+0x552>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	2b05      	cmp	r3, #5
 80027c0:	d11e      	bne.n	8002800 <HAL_RCC_OscConfig+0x4e8>
 80027c2:	4b0c      	ldr	r3, [pc, #48]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 80027c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027c8:	4a0a      	ldr	r2, [pc, #40]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 80027ca:	f043 0304 	orr.w	r3, r3, #4
 80027ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027d2:	4b08      	ldr	r3, [pc, #32]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 80027d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027d8:	4a06      	ldr	r2, [pc, #24]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 80027da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80027de:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027e2:	4b04      	ldr	r3, [pc, #16]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 80027e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027e8:	4a02      	ldr	r2, [pc, #8]	@ (80027f4 <HAL_RCC_OscConfig+0x4dc>)
 80027ea:	f043 0301 	orr.w	r3, r3, #1
 80027ee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027f2:	e03a      	b.n	800286a <HAL_RCC_OscConfig+0x552>
 80027f4:	44020c00 	.word	0x44020c00
 80027f8:	20000004 	.word	0x20000004
 80027fc:	44020800 	.word	0x44020800
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	2b85      	cmp	r3, #133	@ 0x85
 8002806:	d118      	bne.n	800283a <HAL_RCC_OscConfig+0x522>
 8002808:	4ba2      	ldr	r3, [pc, #648]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 800280a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800280e:	4aa1      	ldr	r2, [pc, #644]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002810:	f043 0304 	orr.w	r3, r3, #4
 8002814:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002818:	4b9e      	ldr	r3, [pc, #632]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 800281a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800281e:	4a9d      	ldr	r2, [pc, #628]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002820:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002824:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002828:	4b9a      	ldr	r3, [pc, #616]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 800282a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800282e:	4a99      	ldr	r2, [pc, #612]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002830:	f043 0301 	orr.w	r3, r3, #1
 8002834:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002838:	e017      	b.n	800286a <HAL_RCC_OscConfig+0x552>
 800283a:	4b96      	ldr	r3, [pc, #600]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 800283c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002840:	4a94      	ldr	r2, [pc, #592]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002842:	f023 0301 	bic.w	r3, r3, #1
 8002846:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800284a:	4b92      	ldr	r3, [pc, #584]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 800284c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002850:	4a90      	ldr	r2, [pc, #576]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002852:	f023 0304 	bic.w	r3, r3, #4
 8002856:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800285a:	4b8e      	ldr	r3, [pc, #568]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 800285c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002860:	4a8c      	ldr	r2, [pc, #560]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002862:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002866:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d016      	beq.n	80028a0 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002872:	f7fe fc05 	bl	8001080 <HAL_GetTick>
 8002876:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002878:	e00a      	b.n	8002890 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800287a:	f7fe fc01 	bl	8001080 <HAL_GetTick>
 800287e:	4602      	mov	r2, r0
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002888:	4293      	cmp	r3, r2
 800288a:	d901      	bls.n	8002890 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 800288c:	2303      	movs	r3, #3
 800288e:	e175      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002890:	4b80      	ldr	r3, [pc, #512]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002892:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	2b00      	cmp	r3, #0
 800289c:	d0ed      	beq.n	800287a <HAL_RCC_OscConfig+0x562>
 800289e:	e015      	b.n	80028cc <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028a0:	f7fe fbee 	bl	8001080 <HAL_GetTick>
 80028a4:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028a6:	e00a      	b.n	80028be <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028a8:	f7fe fbea 	bl	8001080 <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d901      	bls.n	80028be <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 80028ba:	2303      	movs	r3, #3
 80028bc:	e15e      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028be:	4b75      	ldr	r3, [pc, #468]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 80028c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028c4:	f003 0302 	and.w	r3, r3, #2
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d1ed      	bne.n	80028a8 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0320 	and.w	r3, r3, #32
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d036      	beq.n	8002946 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d019      	beq.n	8002914 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80028e0:	4b6c      	ldr	r3, [pc, #432]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a6b      	ldr	r2, [pc, #428]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 80028e6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80028ea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028ec:	f7fe fbc8 	bl	8001080 <HAL_GetTick>
 80028f0:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80028f2:	e008      	b.n	8002906 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80028f4:	f7fe fbc4 	bl	8001080 <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	2b02      	cmp	r3, #2
 8002900:	d901      	bls.n	8002906 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8002902:	2303      	movs	r3, #3
 8002904:	e13a      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002906:	4b63      	ldr	r3, [pc, #396]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d0f0      	beq.n	80028f4 <HAL_RCC_OscConfig+0x5dc>
 8002912:	e018      	b.n	8002946 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002914:	4b5f      	ldr	r3, [pc, #380]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a5e      	ldr	r2, [pc, #376]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 800291a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800291e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002920:	f7fe fbae 	bl	8001080 <HAL_GetTick>
 8002924:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002926:	e008      	b.n	800293a <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002928:	f7fe fbaa 	bl	8001080 <HAL_GetTick>
 800292c:	4602      	mov	r2, r0
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	2b02      	cmp	r3, #2
 8002934:	d901      	bls.n	800293a <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e120      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800293a:	4b56      	ldr	r3, [pc, #344]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d1f0      	bne.n	8002928 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800294a:	2b00      	cmp	r3, #0
 800294c:	f000 8115 	beq.w	8002b7a <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	2b18      	cmp	r3, #24
 8002954:	f000 80af 	beq.w	8002ab6 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800295c:	2b02      	cmp	r3, #2
 800295e:	f040 8086 	bne.w	8002a6e <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002962:	4b4c      	ldr	r3, [pc, #304]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a4b      	ldr	r2, [pc, #300]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002968:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800296c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800296e:	f7fe fb87 	bl	8001080 <HAL_GetTick>
 8002972:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002974:	e008      	b.n	8002988 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002976:	f7fe fb83 	bl	8001080 <HAL_GetTick>
 800297a:	4602      	mov	r2, r0
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	1ad3      	subs	r3, r2, r3
 8002980:	2b02      	cmp	r3, #2
 8002982:	d901      	bls.n	8002988 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8002984:	2303      	movs	r3, #3
 8002986:	e0f9      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002988:	4b42      	ldr	r3, [pc, #264]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002990:	2b00      	cmp	r3, #0
 8002992:	d1f0      	bne.n	8002976 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8002994:	4b3f      	ldr	r3, [pc, #252]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002998:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800299c:	f023 0303 	bic.w	r3, r3, #3
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80029a8:	0212      	lsls	r2, r2, #8
 80029aa:	430a      	orrs	r2, r1
 80029ac:	4939      	ldr	r1, [pc, #228]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 80029ae:	4313      	orrs	r3, r2
 80029b0:	628b      	str	r3, [r1, #40]	@ 0x28
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029b6:	3b01      	subs	r3, #1
 80029b8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029c0:	3b01      	subs	r3, #1
 80029c2:	025b      	lsls	r3, r3, #9
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	431a      	orrs	r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029cc:	3b01      	subs	r3, #1
 80029ce:	041b      	lsls	r3, r3, #16
 80029d0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80029d4:	431a      	orrs	r2, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029da:	3b01      	subs	r3, #1
 80029dc:	061b      	lsls	r3, r3, #24
 80029de:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80029e2:	492c      	ldr	r1, [pc, #176]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 80029e4:	4313      	orrs	r3, r2
 80029e6:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80029e8:	4b2a      	ldr	r3, [pc, #168]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 80029ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ec:	4a29      	ldr	r2, [pc, #164]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 80029ee:	f023 0310 	bic.w	r3, r3, #16
 80029f2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029f8:	4a26      	ldr	r2, [pc, #152]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 80029fa:	00db      	lsls	r3, r3, #3
 80029fc:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80029fe:	4b25      	ldr	r3, [pc, #148]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a02:	4a24      	ldr	r2, [pc, #144]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002a04:	f043 0310 	orr.w	r3, r3, #16
 8002a08:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8002a0a:	4b22      	ldr	r3, [pc, #136]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002a0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a0e:	f023 020c 	bic.w	r2, r3, #12
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a16:	491f      	ldr	r1, [pc, #124]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8002a1c:	4b1d      	ldr	r3, [pc, #116]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a20:	f023 0220 	bic.w	r2, r3, #32
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a28:	491a      	ldr	r1, [pc, #104]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002a2e:	4b19      	ldr	r3, [pc, #100]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a32:	4a18      	ldr	r2, [pc, #96]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002a34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a38:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8002a3a:	4b16      	ldr	r3, [pc, #88]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a15      	ldr	r2, [pc, #84]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002a40:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a46:	f7fe fb1b 	bl	8001080 <HAL_GetTick>
 8002a4a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002a4c:	e008      	b.n	8002a60 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002a4e:	f7fe fb17 	bl	8001080 <HAL_GetTick>
 8002a52:	4602      	mov	r2, r0
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	2b02      	cmp	r3, #2
 8002a5a:	d901      	bls.n	8002a60 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	e08d      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002a60:	4b0c      	ldr	r3, [pc, #48]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d0f0      	beq.n	8002a4e <HAL_RCC_OscConfig+0x736>
 8002a6c:	e085      	b.n	8002b7a <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002a6e:	4b09      	ldr	r3, [pc, #36]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a08      	ldr	r2, [pc, #32]	@ (8002a94 <HAL_RCC_OscConfig+0x77c>)
 8002a74:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a7a:	f7fe fb01 	bl	8001080 <HAL_GetTick>
 8002a7e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002a80:	e00a      	b.n	8002a98 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002a82:	f7fe fafd 	bl	8001080 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d903      	bls.n	8002a98 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e073      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
 8002a94:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002a98:	4b3a      	ldr	r3, [pc, #232]	@ (8002b84 <HAL_RCC_OscConfig+0x86c>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d1ee      	bne.n	8002a82 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8002aa4:	4b37      	ldr	r3, [pc, #220]	@ (8002b84 <HAL_RCC_OscConfig+0x86c>)
 8002aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aa8:	4a36      	ldr	r2, [pc, #216]	@ (8002b84 <HAL_RCC_OscConfig+0x86c>)
 8002aaa:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002aae:	f023 0303 	bic.w	r3, r3, #3
 8002ab2:	6293      	str	r3, [r2, #40]	@ 0x28
 8002ab4:	e061      	b.n	8002b7a <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002ab6:	4b33      	ldr	r3, [pc, #204]	@ (8002b84 <HAL_RCC_OscConfig+0x86c>)
 8002ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aba:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002abc:	4b31      	ldr	r3, [pc, #196]	@ (8002b84 <HAL_RCC_OscConfig+0x86c>)
 8002abe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ac0:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d031      	beq.n	8002b2e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	f003 0203 	and.w	r2, r3, #3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d12a      	bne.n	8002b2e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	0a1b      	lsrs	r3, r3, #8
 8002adc:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d122      	bne.n	8002b2e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002af2:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d11a      	bne.n	8002b2e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	0a5b      	lsrs	r3, r3, #9
 8002afc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b04:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d111      	bne.n	8002b2e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	0c1b      	lsrs	r3, r3, #16
 8002b0e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b16:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d108      	bne.n	8002b2e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	0e1b      	lsrs	r3, r3, #24
 8002b20:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b28:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d001      	beq.n	8002b32 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e024      	b.n	8002b7c <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002b32:	4b14      	ldr	r3, [pc, #80]	@ (8002b84 <HAL_RCC_OscConfig+0x86c>)
 8002b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b36:	08db      	lsrs	r3, r3, #3
 8002b38:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d01a      	beq.n	8002b7a <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002b44:	4b0f      	ldr	r3, [pc, #60]	@ (8002b84 <HAL_RCC_OscConfig+0x86c>)
 8002b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b48:	4a0e      	ldr	r2, [pc, #56]	@ (8002b84 <HAL_RCC_OscConfig+0x86c>)
 8002b4a:	f023 0310 	bic.w	r3, r3, #16
 8002b4e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b50:	f7fe fa96 	bl	8001080 <HAL_GetTick>
 8002b54:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8002b56:	bf00      	nop
 8002b58:	f7fe fa92 	bl	8001080 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d0f9      	beq.n	8002b58 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b68:	4a06      	ldr	r2, [pc, #24]	@ (8002b84 <HAL_RCC_OscConfig+0x86c>)
 8002b6a:	00db      	lsls	r3, r3, #3
 8002b6c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002b6e:	4b05      	ldr	r3, [pc, #20]	@ (8002b84 <HAL_RCC_OscConfig+0x86c>)
 8002b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b72:	4a04      	ldr	r2, [pc, #16]	@ (8002b84 <HAL_RCC_OscConfig+0x86c>)
 8002b74:	f043 0310 	orr.w	r3, r3, #16
 8002b78:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8002b7a:	2300      	movs	r3, #0
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3720      	adds	r7, #32
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	44020c00 	.word	0x44020c00

08002b88 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d101      	bne.n	8002b9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e19e      	b.n	8002eda <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b9c:	4b83      	ldr	r3, [pc, #524]	@ (8002dac <HAL_RCC_ClockConfig+0x224>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 030f 	and.w	r3, r3, #15
 8002ba4:	683a      	ldr	r2, [r7, #0]
 8002ba6:	429a      	cmp	r2, r3
 8002ba8:	d910      	bls.n	8002bcc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002baa:	4b80      	ldr	r3, [pc, #512]	@ (8002dac <HAL_RCC_ClockConfig+0x224>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f023 020f 	bic.w	r2, r3, #15
 8002bb2:	497e      	ldr	r1, [pc, #504]	@ (8002dac <HAL_RCC_ClockConfig+0x224>)
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bba:	4b7c      	ldr	r3, [pc, #496]	@ (8002dac <HAL_RCC_ClockConfig+0x224>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 030f 	and.w	r3, r3, #15
 8002bc2:	683a      	ldr	r2, [r7, #0]
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d001      	beq.n	8002bcc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e186      	b.n	8002eda <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0310 	and.w	r3, r3, #16
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d012      	beq.n	8002bfe <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	695a      	ldr	r2, [r3, #20]
 8002bdc:	4b74      	ldr	r3, [pc, #464]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002bde:	6a1b      	ldr	r3, [r3, #32]
 8002be0:	0a1b      	lsrs	r3, r3, #8
 8002be2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d909      	bls.n	8002bfe <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002bea:	4b71      	ldr	r3, [pc, #452]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002bec:	6a1b      	ldr	r3, [r3, #32]
 8002bee:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	695b      	ldr	r3, [r3, #20]
 8002bf6:	021b      	lsls	r3, r3, #8
 8002bf8:	496d      	ldr	r1, [pc, #436]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0308 	and.w	r3, r3, #8
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d012      	beq.n	8002c30 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	691a      	ldr	r2, [r3, #16]
 8002c0e:	4b68      	ldr	r3, [pc, #416]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002c10:	6a1b      	ldr	r3, [r3, #32]
 8002c12:	091b      	lsrs	r3, r3, #4
 8002c14:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d909      	bls.n	8002c30 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002c1c:	4b64      	ldr	r3, [pc, #400]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002c1e:	6a1b      	ldr	r3, [r3, #32]
 8002c20:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	691b      	ldr	r3, [r3, #16]
 8002c28:	011b      	lsls	r3, r3, #4
 8002c2a:	4961      	ldr	r1, [pc, #388]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0304 	and.w	r3, r3, #4
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d010      	beq.n	8002c5e <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	68da      	ldr	r2, [r3, #12]
 8002c40:	4b5b      	ldr	r3, [pc, #364]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002c42:	6a1b      	ldr	r3, [r3, #32]
 8002c44:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d908      	bls.n	8002c5e <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002c4c:	4b58      	ldr	r3, [pc, #352]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002c4e:	6a1b      	ldr	r3, [r3, #32]
 8002c50:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	4955      	ldr	r1, [pc, #340]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0302 	and.w	r3, r3, #2
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d010      	beq.n	8002c8c <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	689a      	ldr	r2, [r3, #8]
 8002c6e:	4b50      	ldr	r3, [pc, #320]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002c70:	6a1b      	ldr	r3, [r3, #32]
 8002c72:	f003 030f 	and.w	r3, r3, #15
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d908      	bls.n	8002c8c <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002c7a:	4b4d      	ldr	r3, [pc, #308]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002c7c:	6a1b      	ldr	r3, [r3, #32]
 8002c7e:	f023 020f 	bic.w	r2, r3, #15
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	494a      	ldr	r1, [pc, #296]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0301 	and.w	r3, r3, #1
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	f000 8093 	beq.w	8002dc0 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	2b03      	cmp	r3, #3
 8002ca0:	d107      	bne.n	8002cb2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002ca2:	4b43      	ldr	r3, [pc, #268]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d121      	bne.n	8002cf2 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e113      	b.n	8002eda <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d107      	bne.n	8002cca <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cba:	4b3d      	ldr	r3, [pc, #244]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d115      	bne.n	8002cf2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e107      	b.n	8002eda <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d107      	bne.n	8002ce2 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002cd2:	4b37      	ldr	r3, [pc, #220]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d109      	bne.n	8002cf2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e0fb      	b.n	8002eda <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ce2:	4b33      	ldr	r3, [pc, #204]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0302 	and.w	r3, r3, #2
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d101      	bne.n	8002cf2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e0f3      	b.n	8002eda <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8002cf2:	4b2f      	ldr	r3, [pc, #188]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002cf4:	69db      	ldr	r3, [r3, #28]
 8002cf6:	f023 0203 	bic.w	r2, r3, #3
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	492c      	ldr	r1, [pc, #176]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002d00:	4313      	orrs	r3, r2
 8002d02:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d04:	f7fe f9bc 	bl	8001080 <HAL_GetTick>
 8002d08:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	2b03      	cmp	r3, #3
 8002d10:	d112      	bne.n	8002d38 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d12:	e00a      	b.n	8002d2a <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002d14:	f7fe f9b4 	bl	8001080 <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d901      	bls.n	8002d2a <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8002d26:	2303      	movs	r3, #3
 8002d28:	e0d7      	b.n	8002eda <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d2a:	4b21      	ldr	r3, [pc, #132]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002d2c:	69db      	ldr	r3, [r3, #28]
 8002d2e:	f003 0318 	and.w	r3, r3, #24
 8002d32:	2b18      	cmp	r3, #24
 8002d34:	d1ee      	bne.n	8002d14 <HAL_RCC_ClockConfig+0x18c>
 8002d36:	e043      	b.n	8002dc0 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d112      	bne.n	8002d66 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d40:	e00a      	b.n	8002d58 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002d42:	f7fe f99d 	bl	8001080 <HAL_GetTick>
 8002d46:	4602      	mov	r2, r0
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d901      	bls.n	8002d58 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002d54:	2303      	movs	r3, #3
 8002d56:	e0c0      	b.n	8002eda <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d58:	4b15      	ldr	r3, [pc, #84]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002d5a:	69db      	ldr	r3, [r3, #28]
 8002d5c:	f003 0318 	and.w	r3, r3, #24
 8002d60:	2b10      	cmp	r3, #16
 8002d62:	d1ee      	bne.n	8002d42 <HAL_RCC_ClockConfig+0x1ba>
 8002d64:	e02c      	b.n	8002dc0 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d122      	bne.n	8002db4 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8002d6e:	e00a      	b.n	8002d86 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002d70:	f7fe f986 	bl	8001080 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e0a9      	b.n	8002eda <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8002d86:	4b0a      	ldr	r3, [pc, #40]	@ (8002db0 <HAL_RCC_ClockConfig+0x228>)
 8002d88:	69db      	ldr	r3, [r3, #28]
 8002d8a:	f003 0318 	and.w	r3, r3, #24
 8002d8e:	2b08      	cmp	r3, #8
 8002d90:	d1ee      	bne.n	8002d70 <HAL_RCC_ClockConfig+0x1e8>
 8002d92:	e015      	b.n	8002dc0 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002d94:	f7fe f974 	bl	8001080 <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d906      	bls.n	8002db4 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8002da6:	2303      	movs	r3, #3
 8002da8:	e097      	b.n	8002eda <HAL_RCC_ClockConfig+0x352>
 8002daa:	bf00      	nop
 8002dac:	40022000 	.word	0x40022000
 8002db0:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002db4:	4b4b      	ldr	r3, [pc, #300]	@ (8002ee4 <HAL_RCC_ClockConfig+0x35c>)
 8002db6:	69db      	ldr	r3, [r3, #28]
 8002db8:	f003 0318 	and.w	r3, r3, #24
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d1e9      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 0302 	and.w	r3, r3, #2
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d010      	beq.n	8002dee <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	689a      	ldr	r2, [r3, #8]
 8002dd0:	4b44      	ldr	r3, [pc, #272]	@ (8002ee4 <HAL_RCC_ClockConfig+0x35c>)
 8002dd2:	6a1b      	ldr	r3, [r3, #32]
 8002dd4:	f003 030f 	and.w	r3, r3, #15
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d208      	bcs.n	8002dee <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002ddc:	4b41      	ldr	r3, [pc, #260]	@ (8002ee4 <HAL_RCC_ClockConfig+0x35c>)
 8002dde:	6a1b      	ldr	r3, [r3, #32]
 8002de0:	f023 020f 	bic.w	r2, r3, #15
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	493e      	ldr	r1, [pc, #248]	@ (8002ee4 <HAL_RCC_ClockConfig+0x35c>)
 8002dea:	4313      	orrs	r3, r2
 8002dec:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002dee:	4b3e      	ldr	r3, [pc, #248]	@ (8002ee8 <HAL_RCC_ClockConfig+0x360>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 030f 	and.w	r3, r3, #15
 8002df6:	683a      	ldr	r2, [r7, #0]
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d210      	bcs.n	8002e1e <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dfc:	4b3a      	ldr	r3, [pc, #232]	@ (8002ee8 <HAL_RCC_ClockConfig+0x360>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f023 020f 	bic.w	r2, r3, #15
 8002e04:	4938      	ldr	r1, [pc, #224]	@ (8002ee8 <HAL_RCC_ClockConfig+0x360>)
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e0c:	4b36      	ldr	r3, [pc, #216]	@ (8002ee8 <HAL_RCC_ClockConfig+0x360>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 030f 	and.w	r3, r3, #15
 8002e14:	683a      	ldr	r2, [r7, #0]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d001      	beq.n	8002e1e <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e05d      	b.n	8002eda <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0304 	and.w	r3, r3, #4
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d010      	beq.n	8002e4c <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	68da      	ldr	r2, [r3, #12]
 8002e2e:	4b2d      	ldr	r3, [pc, #180]	@ (8002ee4 <HAL_RCC_ClockConfig+0x35c>)
 8002e30:	6a1b      	ldr	r3, [r3, #32]
 8002e32:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d208      	bcs.n	8002e4c <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002e3a:	4b2a      	ldr	r3, [pc, #168]	@ (8002ee4 <HAL_RCC_ClockConfig+0x35c>)
 8002e3c:	6a1b      	ldr	r3, [r3, #32]
 8002e3e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	4927      	ldr	r1, [pc, #156]	@ (8002ee4 <HAL_RCC_ClockConfig+0x35c>)
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0308 	and.w	r3, r3, #8
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d012      	beq.n	8002e7e <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	691a      	ldr	r2, [r3, #16]
 8002e5c:	4b21      	ldr	r3, [pc, #132]	@ (8002ee4 <HAL_RCC_ClockConfig+0x35c>)
 8002e5e:	6a1b      	ldr	r3, [r3, #32]
 8002e60:	091b      	lsrs	r3, r3, #4
 8002e62:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e66:	429a      	cmp	r2, r3
 8002e68:	d209      	bcs.n	8002e7e <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002e6a:	4b1e      	ldr	r3, [pc, #120]	@ (8002ee4 <HAL_RCC_ClockConfig+0x35c>)
 8002e6c:	6a1b      	ldr	r3, [r3, #32]
 8002e6e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	691b      	ldr	r3, [r3, #16]
 8002e76:	011b      	lsls	r3, r3, #4
 8002e78:	491a      	ldr	r1, [pc, #104]	@ (8002ee4 <HAL_RCC_ClockConfig+0x35c>)
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0310 	and.w	r3, r3, #16
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d012      	beq.n	8002eb0 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	695a      	ldr	r2, [r3, #20]
 8002e8e:	4b15      	ldr	r3, [pc, #84]	@ (8002ee4 <HAL_RCC_ClockConfig+0x35c>)
 8002e90:	6a1b      	ldr	r3, [r3, #32]
 8002e92:	0a1b      	lsrs	r3, r3, #8
 8002e94:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d209      	bcs.n	8002eb0 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002e9c:	4b11      	ldr	r3, [pc, #68]	@ (8002ee4 <HAL_RCC_ClockConfig+0x35c>)
 8002e9e:	6a1b      	ldr	r3, [r3, #32]
 8002ea0:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	695b      	ldr	r3, [r3, #20]
 8002ea8:	021b      	lsls	r3, r3, #8
 8002eaa:	490e      	ldr	r1, [pc, #56]	@ (8002ee4 <HAL_RCC_ClockConfig+0x35c>)
 8002eac:	4313      	orrs	r3, r2
 8002eae:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002eb0:	f000 f822 	bl	8002ef8 <HAL_RCC_GetSysClockFreq>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8002ee4 <HAL_RCC_ClockConfig+0x35c>)
 8002eb8:	6a1b      	ldr	r3, [r3, #32]
 8002eba:	f003 030f 	and.w	r3, r3, #15
 8002ebe:	490b      	ldr	r1, [pc, #44]	@ (8002eec <HAL_RCC_ClockConfig+0x364>)
 8002ec0:	5ccb      	ldrb	r3, [r1, r3]
 8002ec2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ec6:	4a0a      	ldr	r2, [pc, #40]	@ (8002ef0 <HAL_RCC_ClockConfig+0x368>)
 8002ec8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002eca:	4b0a      	ldr	r3, [pc, #40]	@ (8002ef4 <HAL_RCC_ClockConfig+0x36c>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7fe f84c 	bl	8000f6c <HAL_InitTick>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8002ed8:	7afb      	ldrb	r3, [r7, #11]
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3710      	adds	r7, #16
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	44020c00 	.word	0x44020c00
 8002ee8:	40022000 	.word	0x40022000
 8002eec:	08006fdc 	.word	0x08006fdc
 8002ef0:	20000000 	.word	0x20000000
 8002ef4:	20000004 	.word	0x20000004

08002ef8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b089      	sub	sp, #36	@ 0x24
 8002efc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002efe:	4b8c      	ldr	r3, [pc, #560]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f00:	69db      	ldr	r3, [r3, #28]
 8002f02:	f003 0318 	and.w	r3, r3, #24
 8002f06:	2b08      	cmp	r3, #8
 8002f08:	d102      	bne.n	8002f10 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002f0a:	4b8a      	ldr	r3, [pc, #552]	@ (8003134 <HAL_RCC_GetSysClockFreq+0x23c>)
 8002f0c:	61fb      	str	r3, [r7, #28]
 8002f0e:	e107      	b.n	8003120 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f10:	4b87      	ldr	r3, [pc, #540]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f12:	69db      	ldr	r3, [r3, #28]
 8002f14:	f003 0318 	and.w	r3, r3, #24
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d112      	bne.n	8002f42 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002f1c:	4b84      	ldr	r3, [pc, #528]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0320 	and.w	r3, r3, #32
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d009      	beq.n	8002f3c <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002f28:	4b81      	ldr	r3, [pc, #516]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	08db      	lsrs	r3, r3, #3
 8002f2e:	f003 0303 	and.w	r3, r3, #3
 8002f32:	4a81      	ldr	r2, [pc, #516]	@ (8003138 <HAL_RCC_GetSysClockFreq+0x240>)
 8002f34:	fa22 f303 	lsr.w	r3, r2, r3
 8002f38:	61fb      	str	r3, [r7, #28]
 8002f3a:	e0f1      	b.n	8003120 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002f3c:	4b7e      	ldr	r3, [pc, #504]	@ (8003138 <HAL_RCC_GetSysClockFreq+0x240>)
 8002f3e:	61fb      	str	r3, [r7, #28]
 8002f40:	e0ee      	b.n	8003120 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f42:	4b7b      	ldr	r3, [pc, #492]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f44:	69db      	ldr	r3, [r3, #28]
 8002f46:	f003 0318 	and.w	r3, r3, #24
 8002f4a:	2b10      	cmp	r3, #16
 8002f4c:	d102      	bne.n	8002f54 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002f4e:	4b7b      	ldr	r3, [pc, #492]	@ (800313c <HAL_RCC_GetSysClockFreq+0x244>)
 8002f50:	61fb      	str	r3, [r7, #28]
 8002f52:	e0e5      	b.n	8003120 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f54:	4b76      	ldr	r3, [pc, #472]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f56:	69db      	ldr	r3, [r3, #28]
 8002f58:	f003 0318 	and.w	r3, r3, #24
 8002f5c:	2b18      	cmp	r3, #24
 8002f5e:	f040 80dd 	bne.w	800311c <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002f62:	4b73      	ldr	r3, [pc, #460]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f66:	f003 0303 	and.w	r3, r3, #3
 8002f6a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8002f6c:	4b70      	ldr	r3, [pc, #448]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f70:	0a1b      	lsrs	r3, r3, #8
 8002f72:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f76:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002f78:	4b6d      	ldr	r3, [pc, #436]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f7c:	091b      	lsrs	r3, r3, #4
 8002f7e:	f003 0301 	and.w	r3, r3, #1
 8002f82:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002f84:	4b6a      	ldr	r3, [pc, #424]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8002f88:	08db      	lsrs	r3, r3, #3
 8002f8a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002f8e:	68fa      	ldr	r2, [r7, #12]
 8002f90:	fb02 f303 	mul.w	r3, r2, r3
 8002f94:	ee07 3a90 	vmov	s15, r3
 8002f98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f9c:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	f000 80b7 	beq.w	8003116 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d003      	beq.n	8002fb6 <HAL_RCC_GetSysClockFreq+0xbe>
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	2b03      	cmp	r3, #3
 8002fb2:	d056      	beq.n	8003062 <HAL_RCC_GetSysClockFreq+0x16a>
 8002fb4:	e077      	b.n	80030a6 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002fb6:	4b5e      	ldr	r3, [pc, #376]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x238>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0320 	and.w	r3, r3, #32
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d02d      	beq.n	800301e <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002fc2:	4b5b      	ldr	r3, [pc, #364]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x238>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	08db      	lsrs	r3, r3, #3
 8002fc8:	f003 0303 	and.w	r3, r3, #3
 8002fcc:	4a5a      	ldr	r2, [pc, #360]	@ (8003138 <HAL_RCC_GetSysClockFreq+0x240>)
 8002fce:	fa22 f303 	lsr.w	r3, r2, r3
 8002fd2:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	ee07 3a90 	vmov	s15, r3
 8002fda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	ee07 3a90 	vmov	s15, r3
 8002fe4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fe8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002fec:	4b50      	ldr	r3, [pc, #320]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x238>)
 8002fee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ff0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ff4:	ee07 3a90 	vmov	s15, r3
 8002ff8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ffc:	ed97 6a02 	vldr	s12, [r7, #8]
 8003000:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8003140 <HAL_RCC_GetSysClockFreq+0x248>
 8003004:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003008:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800300c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003010:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003014:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003018:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 800301c:	e065      	b.n	80030ea <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	ee07 3a90 	vmov	s15, r3
 8003024:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003028:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8003144 <HAL_RCC_GetSysClockFreq+0x24c>
 800302c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003030:	4b3f      	ldr	r3, [pc, #252]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x238>)
 8003032:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003034:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003038:	ee07 3a90 	vmov	s15, r3
 800303c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8003040:	ed97 6a02 	vldr	s12, [r7, #8]
 8003044:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8003140 <HAL_RCC_GetSysClockFreq+0x248>
 8003048:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800304c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8003050:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003054:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003058:	ee67 7a27 	vmul.f32	s15, s14, s15
 800305c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8003060:	e043      	b.n	80030ea <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	ee07 3a90 	vmov	s15, r3
 8003068:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800306c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8003148 <HAL_RCC_GetSysClockFreq+0x250>
 8003070:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003074:	4b2e      	ldr	r3, [pc, #184]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x238>)
 8003076:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003078:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800307c:	ee07 3a90 	vmov	s15, r3
 8003080:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003084:	ed97 6a02 	vldr	s12, [r7, #8]
 8003088:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8003140 <HAL_RCC_GetSysClockFreq+0x248>
 800308c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003090:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003094:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003098:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800309c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030a0:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 80030a4:	e021      	b.n	80030ea <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	ee07 3a90 	vmov	s15, r3
 80030ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030b0:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800314c <HAL_RCC_GetSysClockFreq+0x254>
 80030b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030b8:	4b1d      	ldr	r3, [pc, #116]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x238>)
 80030ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030c0:	ee07 3a90 	vmov	s15, r3
 80030c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80030c8:	ed97 6a02 	vldr	s12, [r7, #8]
 80030cc:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8003140 <HAL_RCC_GetSysClockFreq+0x248>
 80030d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80030d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80030d8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80030dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80030e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030e4:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80030e8:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80030ea:	4b11      	ldr	r3, [pc, #68]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x238>)
 80030ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030ee:	0a5b      	lsrs	r3, r3, #9
 80030f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80030f4:	3301      	adds	r3, #1
 80030f6:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	ee07 3a90 	vmov	s15, r3
 80030fe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003102:	edd7 6a06 	vldr	s13, [r7, #24]
 8003106:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800310a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800310e:	ee17 3a90 	vmov	r3, s15
 8003112:	61fb      	str	r3, [r7, #28]
 8003114:	e004      	b.n	8003120 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8003116:	2300      	movs	r3, #0
 8003118:	61fb      	str	r3, [r7, #28]
 800311a:	e001      	b.n	8003120 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 800311c:	4b06      	ldr	r3, [pc, #24]	@ (8003138 <HAL_RCC_GetSysClockFreq+0x240>)
 800311e:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8003120:	69fb      	ldr	r3, [r7, #28]
}
 8003122:	4618      	mov	r0, r3
 8003124:	3724      	adds	r7, #36	@ 0x24
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	44020c00 	.word	0x44020c00
 8003134:	003d0900 	.word	0x003d0900
 8003138:	03d09000 	.word	0x03d09000
 800313c:	016e3600 	.word	0x016e3600
 8003140:	46000000 	.word	0x46000000
 8003144:	4c742400 	.word	0x4c742400
 8003148:	4bb71b00 	.word	0x4bb71b00
 800314c:	4a742400 	.word	0x4a742400

08003150 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8003154:	f7ff fed0 	bl	8002ef8 <HAL_RCC_GetSysClockFreq>
 8003158:	4602      	mov	r2, r0
 800315a:	4b08      	ldr	r3, [pc, #32]	@ (800317c <HAL_RCC_GetHCLKFreq+0x2c>)
 800315c:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800315e:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8003162:	4907      	ldr	r1, [pc, #28]	@ (8003180 <HAL_RCC_GetHCLKFreq+0x30>)
 8003164:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8003166:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800316a:	fa22 f303 	lsr.w	r3, r2, r3
 800316e:	4a05      	ldr	r2, [pc, #20]	@ (8003184 <HAL_RCC_GetHCLKFreq+0x34>)
 8003170:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8003172:	4b04      	ldr	r3, [pc, #16]	@ (8003184 <HAL_RCC_GetHCLKFreq+0x34>)
 8003174:	681b      	ldr	r3, [r3, #0]
}
 8003176:	4618      	mov	r0, r3
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	44020c00 	.word	0x44020c00
 8003180:	08006fdc 	.word	0x08006fdc
 8003184:	20000000 	.word	0x20000000

08003188 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 800318c:	f7ff ffe0 	bl	8003150 <HAL_RCC_GetHCLKFreq>
 8003190:	4602      	mov	r2, r0
 8003192:	4b06      	ldr	r3, [pc, #24]	@ (80031ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8003194:	6a1b      	ldr	r3, [r3, #32]
 8003196:	091b      	lsrs	r3, r3, #4
 8003198:	f003 0307 	and.w	r3, r3, #7
 800319c:	4904      	ldr	r1, [pc, #16]	@ (80031b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800319e:	5ccb      	ldrb	r3, [r1, r3]
 80031a0:	f003 031f 	and.w	r3, r3, #31
 80031a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	44020c00 	.word	0x44020c00
 80031b0:	08006fec 	.word	0x08006fec

080031b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 80031b8:	f7ff ffca 	bl	8003150 <HAL_RCC_GetHCLKFreq>
 80031bc:	4602      	mov	r2, r0
 80031be:	4b06      	ldr	r3, [pc, #24]	@ (80031d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80031c0:	6a1b      	ldr	r3, [r3, #32]
 80031c2:	0a1b      	lsrs	r3, r3, #8
 80031c4:	f003 0307 	and.w	r3, r3, #7
 80031c8:	4904      	ldr	r1, [pc, #16]	@ (80031dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80031ca:	5ccb      	ldrb	r3, [r1, r3]
 80031cc:	f003 031f 	and.w	r3, r3, #31
 80031d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	44020c00 	.word	0x44020c00
 80031dc:	08006fec 	.word	0x08006fec

080031e0 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 80031e4:	f7ff ffb4 	bl	8003150 <HAL_RCC_GetHCLKFreq>
 80031e8:	4602      	mov	r2, r0
 80031ea:	4b06      	ldr	r3, [pc, #24]	@ (8003204 <HAL_RCC_GetPCLK3Freq+0x24>)
 80031ec:	6a1b      	ldr	r3, [r3, #32]
 80031ee:	0b1b      	lsrs	r3, r3, #12
 80031f0:	f003 0307 	and.w	r3, r3, #7
 80031f4:	4904      	ldr	r1, [pc, #16]	@ (8003208 <HAL_RCC_GetPCLK3Freq+0x28>)
 80031f6:	5ccb      	ldrb	r3, [r1, r3]
 80031f8:	f003 031f 	and.w	r3, r3, #31
 80031fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003200:	4618      	mov	r0, r3
 8003202:	bd80      	pop	{r7, pc}
 8003204:	44020c00 	.word	0x44020c00
 8003208:	08006fec 	.word	0x08006fec

0800320c <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 800320c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003210:	b0aa      	sub	sp, #168	@ 0xa8
 8003212:	af00      	add	r7, sp, #0
 8003214:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003218:	2300      	movs	r3, #0
 800321a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800321e:	2300      	movs	r3, #0
 8003220:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003224:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800322c:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8003230:	2500      	movs	r5, #0
 8003232:	ea54 0305 	orrs.w	r3, r4, r5
 8003236:	d00b      	beq.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8003238:	4bb8      	ldr	r3, [pc, #736]	@ (800351c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800323a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800323e:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8003242:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003248:	4ab4      	ldr	r2, [pc, #720]	@ (800351c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800324a:	430b      	orrs	r3, r1
 800324c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003250:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003258:	f002 0801 	and.w	r8, r2, #1
 800325c:	f04f 0900 	mov.w	r9, #0
 8003260:	ea58 0309 	orrs.w	r3, r8, r9
 8003264:	d038      	beq.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8003266:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800326a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800326c:	2b05      	cmp	r3, #5
 800326e:	d819      	bhi.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003270:	a201      	add	r2, pc, #4	@ (adr r2, 8003278 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8003272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003276:	bf00      	nop
 8003278:	080032ad 	.word	0x080032ad
 800327c:	08003291 	.word	0x08003291
 8003280:	080032a5 	.word	0x080032a5
 8003284:	080032ad 	.word	0x080032ad
 8003288:	080032ad 	.word	0x080032ad
 800328c:	080032ad 	.word	0x080032ad
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003290:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003294:	3308      	adds	r3, #8
 8003296:	4618      	mov	r0, r3
 8003298:	f001 fff2 	bl	8005280 <RCCEx_PLL2_Config>
 800329c:	4603      	mov	r3, r0
 800329e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 80032a2:	e004      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80032aa:	e000      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 80032ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032ae:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d10c      	bne.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80032b6:	4b99      	ldr	r3, [pc, #612]	@ (800351c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80032b8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80032bc:	f023 0107 	bic.w	r1, r3, #7
 80032c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032c6:	4a95      	ldr	r2, [pc, #596]	@ (800351c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80032c8:	430b      	orrs	r3, r1
 80032ca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80032ce:	e003      	b.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032d0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80032d4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80032d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032e0:	f002 0a02 	and.w	sl, r2, #2
 80032e4:	f04f 0b00 	mov.w	fp, #0
 80032e8:	ea5a 030b 	orrs.w	r3, sl, fp
 80032ec:	d03c      	beq.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 80032ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032f4:	2b28      	cmp	r3, #40	@ 0x28
 80032f6:	d01b      	beq.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x124>
 80032f8:	2b28      	cmp	r3, #40	@ 0x28
 80032fa:	d815      	bhi.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80032fc:	2b20      	cmp	r3, #32
 80032fe:	d019      	beq.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8003300:	2b20      	cmp	r3, #32
 8003302:	d811      	bhi.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003304:	2b18      	cmp	r3, #24
 8003306:	d017      	beq.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8003308:	2b18      	cmp	r3, #24
 800330a:	d80d      	bhi.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 800330c:	2b00      	cmp	r3, #0
 800330e:	d015      	beq.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x130>
 8003310:	2b08      	cmp	r3, #8
 8003312:	d109      	bne.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003314:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003318:	3308      	adds	r3, #8
 800331a:	4618      	mov	r0, r3
 800331c:	f001 ffb0 	bl	8005280 <RCCEx_PLL2_Config>
 8003320:	4603      	mov	r3, r0
 8003322:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 8003326:	e00a      	b.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800332e:	e006      	b.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003330:	bf00      	nop
 8003332:	e004      	b.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003334:	bf00      	nop
 8003336:	e002      	b.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003338:	bf00      	nop
 800333a:	e000      	b.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 800333c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800333e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003342:	2b00      	cmp	r3, #0
 8003344:	d10c      	bne.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8003346:	4b75      	ldr	r3, [pc, #468]	@ (800351c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003348:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800334c:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003350:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003356:	4a71      	ldr	r2, [pc, #452]	@ (800351c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003358:	430b      	orrs	r3, r1
 800335a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800335e:	e003      	b.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003360:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003364:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003368:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800336c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003370:	f002 0304 	and.w	r3, r2, #4
 8003374:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003378:	2300      	movs	r3, #0
 800337a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800337e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003382:	460b      	mov	r3, r1
 8003384:	4313      	orrs	r3, r2
 8003386:	d040      	beq.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8003388:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800338c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800338e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003392:	d01e      	beq.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8003394:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003398:	d817      	bhi.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x1be>
 800339a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800339e:	d01a      	beq.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 80033a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033a4:	d811      	bhi.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80033a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80033a8:	d017      	beq.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80033aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80033ac:	d80d      	bhi.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d015      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 80033b2:	2b40      	cmp	r3, #64	@ 0x40
 80033b4:	d109      	bne.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80033b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033ba:	3308      	adds	r3, #8
 80033bc:	4618      	mov	r0, r3
 80033be:	f001 ff5f 	bl	8005280 <RCCEx_PLL2_Config>
 80033c2:	4603      	mov	r3, r0
 80033c4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 80033c8:	e00a      	b.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80033d0:	e006      	b.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 80033d2:	bf00      	nop
 80033d4:	e004      	b.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 80033d6:	bf00      	nop
 80033d8:	e002      	b.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 80033da:	bf00      	nop
 80033dc:	e000      	b.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 80033de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033e0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d10c      	bne.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80033e8:	4b4c      	ldr	r3, [pc, #304]	@ (800351c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80033ea:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80033ee:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80033f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033f8:	4a48      	ldr	r2, [pc, #288]	@ (800351c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80033fa:	430b      	orrs	r3, r1
 80033fc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003400:	e003      	b.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003402:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003406:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800340a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800340e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003412:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003416:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800341a:	2300      	movs	r3, #0
 800341c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003420:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003424:	460b      	mov	r3, r1
 8003426:	4313      	orrs	r3, r2
 8003428:	d043      	beq.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 800342a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800342e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003430:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003434:	d021      	beq.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003436:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800343a:	d81a      	bhi.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x266>
 800343c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003440:	d01d      	beq.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x272>
 8003442:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003446:	d814      	bhi.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8003448:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800344c:	d019      	beq.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x276>
 800344e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003452:	d80e      	bhi.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8003454:	2b00      	cmp	r3, #0
 8003456:	d016      	beq.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8003458:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800345c:	d109      	bne.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800345e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003462:	3308      	adds	r3, #8
 8003464:	4618      	mov	r0, r3
 8003466:	f001 ff0b 	bl	8005280 <RCCEx_PLL2_Config>
 800346a:	4603      	mov	r3, r0
 800346c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8003470:	e00a      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003478:	e006      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 800347a:	bf00      	nop
 800347c:	e004      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 800347e:	bf00      	nop
 8003480:	e002      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8003482:	bf00      	nop
 8003484:	e000      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8003486:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003488:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800348c:	2b00      	cmp	r3, #0
 800348e:	d10c      	bne.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8003490:	4b22      	ldr	r3, [pc, #136]	@ (800351c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003492:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003496:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800349a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800349e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a0:	4a1e      	ldr	r2, [pc, #120]	@ (800351c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80034a2:	430b      	orrs	r3, r1
 80034a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80034a8:	e003      	b.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034aa:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80034ae:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034b2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80034b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ba:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80034be:	67bb      	str	r3, [r7, #120]	@ 0x78
 80034c0:	2300      	movs	r3, #0
 80034c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80034c4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80034c8:	460b      	mov	r3, r1
 80034ca:	4313      	orrs	r3, r2
 80034cc:	d03e      	beq.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 80034ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80034d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034d4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80034d8:	d01b      	beq.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x306>
 80034da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80034de:	d814      	bhi.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 80034e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80034e4:	d017      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 80034e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80034ea:	d80e      	bhi.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d017      	beq.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x314>
 80034f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034f4:	d109      	bne.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80034f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80034fa:	3308      	adds	r3, #8
 80034fc:	4618      	mov	r0, r3
 80034fe:	f001 febf 	bl	8005280 <RCCEx_PLL2_Config>
 8003502:	4603      	mov	r3, r0
 8003504:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8003508:	e00b      	b.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003510:	e007      	b.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8003512:	bf00      	nop
 8003514:	e005      	b.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8003516:	bf00      	nop
 8003518:	e003      	b.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x316>
 800351a:	bf00      	nop
 800351c:	44020c00 	.word	0x44020c00
        break;
 8003520:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003522:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003526:	2b00      	cmp	r3, #0
 8003528:	d10c      	bne.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800352a:	4ba5      	ldr	r3, [pc, #660]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800352c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003530:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003534:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800353a:	4aa1      	ldr	r2, [pc, #644]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800353c:	430b      	orrs	r3, r1
 800353e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003542:	e003      	b.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003544:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003548:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800354c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003554:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003558:	673b      	str	r3, [r7, #112]	@ 0x70
 800355a:	2300      	movs	r3, #0
 800355c:	677b      	str	r3, [r7, #116]	@ 0x74
 800355e:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003562:	460b      	mov	r3, r1
 8003564:	4313      	orrs	r3, r2
 8003566:	d03b      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8003568:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800356c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800356e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003572:	d01b      	beq.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 8003574:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003578:	d814      	bhi.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x398>
 800357a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800357e:	d017      	beq.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8003580:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003584:	d80e      	bhi.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8003586:	2b00      	cmp	r3, #0
 8003588:	d014      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 800358a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800358e:	d109      	bne.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003590:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003594:	3308      	adds	r3, #8
 8003596:	4618      	mov	r0, r3
 8003598:	f001 fe72 	bl	8005280 <RCCEx_PLL2_Config>
 800359c:	4603      	mov	r3, r0
 800359e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 80035a2:	e008      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80035aa:	e004      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80035ac:	bf00      	nop
 80035ae:	e002      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80035b0:	bf00      	nop
 80035b2:	e000      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80035b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035b6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d10c      	bne.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80035be:	4b80      	ldr	r3, [pc, #512]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80035c0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80035c4:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80035c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035ce:	4a7c      	ldr	r2, [pc, #496]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80035d0:	430b      	orrs	r3, r1
 80035d2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80035d6:	e003      	b.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035d8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80035dc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80035e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e8:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80035ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80035ee:	2300      	movs	r3, #0
 80035f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80035f2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80035f6:	460b      	mov	r3, r1
 80035f8:	4313      	orrs	r3, r2
 80035fa:	d033      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 80035fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003602:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003606:	d015      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8003608:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800360c:	d80e      	bhi.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x420>
 800360e:	2b00      	cmp	r3, #0
 8003610:	d012      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8003612:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003616:	d109      	bne.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003618:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800361c:	3308      	adds	r3, #8
 800361e:	4618      	mov	r0, r3
 8003620:	f001 fe2e 	bl	8005280 <RCCEx_PLL2_Config>
 8003624:	4603      	mov	r3, r0
 8003626:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 800362a:	e006      	b.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003632:	e002      	b.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8003634:	bf00      	nop
 8003636:	e000      	b.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8003638:	bf00      	nop
    }

    if (ret == HAL_OK)
 800363a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800363e:	2b00      	cmp	r3, #0
 8003640:	d10c      	bne.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8003642:	4b5f      	ldr	r3, [pc, #380]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003644:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003648:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 800364c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003650:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003652:	4a5b      	ldr	r2, [pc, #364]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003654:	430b      	orrs	r3, r1
 8003656:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800365a:	e003      	b.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800365c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003660:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8003664:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800366c:	2100      	movs	r1, #0
 800366e:	6639      	str	r1, [r7, #96]	@ 0x60
 8003670:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003674:	667b      	str	r3, [r7, #100]	@ 0x64
 8003676:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800367a:	460b      	mov	r3, r1
 800367c:	4313      	orrs	r3, r2
 800367e:	d033      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8003680:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003684:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003686:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800368a:	d015      	beq.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 800368c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003690:	d80e      	bhi.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003692:	2b00      	cmp	r3, #0
 8003694:	d012      	beq.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8003696:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800369a:	d109      	bne.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800369c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036a0:	3308      	adds	r3, #8
 80036a2:	4618      	mov	r0, r3
 80036a4:	f001 fdec 	bl	8005280 <RCCEx_PLL2_Config>
 80036a8:	4603      	mov	r3, r0
 80036aa:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 80036ae:	e006      	b.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80036b6:	e002      	b.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 80036b8:	bf00      	nop
 80036ba:	e000      	b.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 80036bc:	bf00      	nop
    }
    if (ret == HAL_OK)
 80036be:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d10c      	bne.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 80036c6:	4b3e      	ldr	r3, [pc, #248]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80036c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80036cc:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80036d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036d6:	4a3a      	ldr	r2, [pc, #232]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80036d8:	430b      	orrs	r3, r1
 80036da:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80036de:	e003      	b.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036e0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80036e4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80036e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036f0:	2100      	movs	r1, #0
 80036f2:	65b9      	str	r1, [r7, #88]	@ 0x58
 80036f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80036fa:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80036fe:	460b      	mov	r3, r1
 8003700:	4313      	orrs	r3, r2
 8003702:	d00e      	beq.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8003704:	4b2e      	ldr	r3, [pc, #184]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003706:	69db      	ldr	r3, [r3, #28]
 8003708:	4a2d      	ldr	r2, [pc, #180]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800370a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800370e:	61d3      	str	r3, [r2, #28]
 8003710:	4b2b      	ldr	r3, [pc, #172]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003712:	69d9      	ldr	r1, [r3, #28]
 8003714:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003718:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800371c:	4a28      	ldr	r2, [pc, #160]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800371e:	430b      	orrs	r3, r1
 8003720:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003722:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800372a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800372e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003730:	2300      	movs	r3, #0
 8003732:	657b      	str	r3, [r7, #84]	@ 0x54
 8003734:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003738:	460b      	mov	r3, r1
 800373a:	4313      	orrs	r3, r2
 800373c:	d046      	beq.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 800373e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003742:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003744:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003748:	d021      	beq.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x582>
 800374a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800374e:	d81a      	bhi.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003750:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003754:	d01d      	beq.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8003756:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800375a:	d814      	bhi.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 800375c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003760:	d019      	beq.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8003762:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003766:	d80e      	bhi.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003768:	2b00      	cmp	r3, #0
 800376a:	d016      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x58e>
 800376c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003770:	d109      	bne.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003772:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003776:	3308      	adds	r3, #8
 8003778:	4618      	mov	r0, r3
 800377a:	f001 fd81 	bl	8005280 <RCCEx_PLL2_Config>
 800377e:	4603      	mov	r3, r0
 8003780:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003784:	e00a      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800378c:	e006      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 800378e:	bf00      	nop
 8003790:	e004      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003792:	bf00      	nop
 8003794:	e002      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003796:	bf00      	nop
 8003798:	e000      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 800379a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800379c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d10f      	bne.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80037a4:	4b06      	ldr	r3, [pc, #24]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80037a6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80037aa:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80037ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037b4:	4a02      	ldr	r2, [pc, #8]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80037b6:	430b      	orrs	r3, r1
 80037b8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80037bc:	e006      	b.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80037be:	bf00      	nop
 80037c0:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037c4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80037c8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80037cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037d4:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80037d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037da:	2300      	movs	r3, #0
 80037dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037de:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80037e2:	460b      	mov	r3, r1
 80037e4:	4313      	orrs	r3, r2
 80037e6:	d043      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 80037e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ee:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80037f2:	d021      	beq.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 80037f4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80037f8:	d81a      	bhi.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x624>
 80037fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037fe:	d01d      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x630>
 8003800:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003804:	d814      	bhi.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003806:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800380a:	d019      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x634>
 800380c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003810:	d80e      	bhi.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003812:	2b00      	cmp	r3, #0
 8003814:	d016      	beq.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x638>
 8003816:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800381a:	d109      	bne.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800381c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003820:	3308      	adds	r3, #8
 8003822:	4618      	mov	r0, r3
 8003824:	f001 fd2c 	bl	8005280 <RCCEx_PLL2_Config>
 8003828:	4603      	mov	r3, r0
 800382a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800382e:	e00a      	b.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003836:	e006      	b.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003838:	bf00      	nop
 800383a:	e004      	b.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 800383c:	bf00      	nop
 800383e:	e002      	b.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003840:	bf00      	nop
 8003842:	e000      	b.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003844:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003846:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800384a:	2b00      	cmp	r3, #0
 800384c:	d10c      	bne.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800384e:	4bb6      	ldr	r3, [pc, #728]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003850:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003854:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003858:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800385c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800385e:	4ab2      	ldr	r2, [pc, #712]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003860:	430b      	orrs	r3, r1
 8003862:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003866:	e003      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003868:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800386c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003870:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003878:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800387c:	643b      	str	r3, [r7, #64]	@ 0x40
 800387e:	2300      	movs	r3, #0
 8003880:	647b      	str	r3, [r7, #68]	@ 0x44
 8003882:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003886:	460b      	mov	r3, r1
 8003888:	4313      	orrs	r3, r2
 800388a:	d030      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800388c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003890:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003892:	2b05      	cmp	r3, #5
 8003894:	d80f      	bhi.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8003896:	2b03      	cmp	r3, #3
 8003898:	d211      	bcs.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 800389a:	2b01      	cmp	r3, #1
 800389c:	d911      	bls.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d109      	bne.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80038a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038a6:	3308      	adds	r3, #8
 80038a8:	4618      	mov	r0, r3
 80038aa:	f001 fce9 	bl	8005280 <RCCEx_PLL2_Config>
 80038ae:	4603      	mov	r3, r0
 80038b0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80038b4:	e006      	b.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80038bc:	e002      	b.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 80038be:	bf00      	nop
 80038c0:	e000      	b.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 80038c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038c4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d10c      	bne.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80038cc:	4b96      	ldr	r3, [pc, #600]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80038ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80038d2:	f023 0107 	bic.w	r1, r3, #7
 80038d6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038dc:	4a92      	ldr	r2, [pc, #584]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80038de:	430b      	orrs	r3, r1
 80038e0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80038e4:	e003      	b.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038e6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80038ea:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 80038ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f6:	2100      	movs	r1, #0
 80038f8:	63b9      	str	r1, [r7, #56]	@ 0x38
 80038fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003900:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003904:	460b      	mov	r3, r1
 8003906:	4313      	orrs	r3, r2
 8003908:	d022      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 800390a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800390e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003910:	2b00      	cmp	r3, #0
 8003912:	d005      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x714>
 8003914:	2b08      	cmp	r3, #8
 8003916:	d005      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800391e:	e002      	b.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8003920:	bf00      	nop
 8003922:	e000      	b.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8003924:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003926:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800392a:	2b00      	cmp	r3, #0
 800392c:	d10c      	bne.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 800392e:	4b7e      	ldr	r3, [pc, #504]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003930:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003934:	f023 0108 	bic.w	r1, r3, #8
 8003938:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800393c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800393e:	4a7a      	ldr	r2, [pc, #488]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003940:	430b      	orrs	r3, r1
 8003942:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003946:	e003      	b.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003948:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800394c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003950:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003958:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800395c:	633b      	str	r3, [r7, #48]	@ 0x30
 800395e:	2300      	movs	r3, #0
 8003960:	637b      	str	r3, [r7, #52]	@ 0x34
 8003962:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003966:	460b      	mov	r3, r1
 8003968:	4313      	orrs	r3, r2
 800396a:	f000 80b0 	beq.w	8003ace <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 800396e:	4b6f      	ldr	r3, [pc, #444]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003972:	4a6e      	ldr	r2, [pc, #440]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003974:	f043 0301 	orr.w	r3, r3, #1
 8003978:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800397a:	f7fd fb81 	bl	8001080 <HAL_GetTick>
 800397e:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003982:	e00b      	b.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003984:	f7fd fb7c 	bl	8001080 <HAL_GetTick>
 8003988:	4602      	mov	r2, r0
 800398a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800398e:	1ad3      	subs	r3, r2, r3
 8003990:	2b02      	cmp	r3, #2
 8003992:	d903      	bls.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800399a:	e005      	b.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800399c:	4b63      	ldr	r3, [pc, #396]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x920>)
 800399e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a0:	f003 0301 	and.w	r3, r3, #1
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d0ed      	beq.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 80039a8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	f040 808a 	bne.w	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80039b2:	4b5d      	ldr	r3, [pc, #372]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80039b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039bc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80039c0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d022      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x802>
 80039c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80039ce:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80039d2:	429a      	cmp	r2, r3
 80039d4:	d01b      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80039d6:	4b54      	ldr	r3, [pc, #336]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80039d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80039e4:	4b50      	ldr	r3, [pc, #320]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80039e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039ea:	4a4f      	ldr	r2, [pc, #316]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80039ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039f0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80039f4:	4b4c      	ldr	r3, [pc, #304]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80039f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039fa:	4a4b      	ldr	r2, [pc, #300]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80039fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a00:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a04:	4a48      	ldr	r2, [pc, #288]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003a06:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003a0a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a0e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003a12:	f003 0301 	and.w	r3, r3, #1
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d019      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a1a:	f7fd fb31 	bl	8001080 <HAL_GetTick>
 8003a1e:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a22:	e00d      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a24:	f7fd fb2c 	bl	8001080 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d903      	bls.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 8003a3e:	e006      	b.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a40:	4b39      	ldr	r3, [pc, #228]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003a42:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a46:	f003 0302 	and.w	r3, r3, #2
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d0ea      	beq.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 8003a4e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d132      	bne.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003a56:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a5a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a5c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a64:	d10f      	bne.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x87a>
 8003a66:	4b30      	ldr	r3, [pc, #192]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003a68:	69db      	ldr	r3, [r3, #28]
 8003a6a:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003a6e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a72:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a74:	091b      	lsrs	r3, r3, #4
 8003a76:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003a7a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003a7e:	4a2a      	ldr	r2, [pc, #168]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003a80:	430b      	orrs	r3, r1
 8003a82:	61d3      	str	r3, [r2, #28]
 8003a84:	e005      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x886>
 8003a86:	4b28      	ldr	r3, [pc, #160]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003a88:	69db      	ldr	r3, [r3, #28]
 8003a8a:	4a27      	ldr	r2, [pc, #156]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003a8c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003a90:	61d3      	str	r3, [r2, #28]
 8003a92:	4b25      	ldr	r3, [pc, #148]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003a94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a98:	4a23      	ldr	r2, [pc, #140]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003a9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003aa2:	4b21      	ldr	r3, [pc, #132]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003aa4:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8003aa8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003aac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003aae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ab2:	4a1d      	ldr	r2, [pc, #116]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003ab4:	430b      	orrs	r3, r1
 8003ab6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003aba:	e008      	b.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003abc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003ac0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8003ac4:	e003      	b.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ac6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003aca:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003ace:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ad6:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8003ada:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003adc:	2300      	movs	r3, #0
 8003ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ae0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003ae4:	460b      	mov	r3, r1
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	d038      	beq.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8003aea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003aee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003af0:	2b30      	cmp	r3, #48	@ 0x30
 8003af2:	d014      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x912>
 8003af4:	2b30      	cmp	r3, #48	@ 0x30
 8003af6:	d80e      	bhi.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8003af8:	2b20      	cmp	r3, #32
 8003afa:	d012      	beq.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x916>
 8003afc:	2b20      	cmp	r3, #32
 8003afe:	d80a      	bhi.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d015      	beq.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003b04:	2b10      	cmp	r3, #16
 8003b06:	d106      	bne.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b08:	4b07      	ldr	r3, [pc, #28]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b0c:	4a06      	ldr	r2, [pc, #24]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003b0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b12:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8003b14:	e00d      	b.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003b1c:	e009      	b.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8003b1e:	bf00      	nop
 8003b20:	e007      	b.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8003b22:	bf00      	nop
 8003b24:	e005      	b.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x926>
 8003b26:	bf00      	nop
 8003b28:	44020c00 	.word	0x44020c00
 8003b2c:	44020800 	.word	0x44020800
        break;
 8003b30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b32:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d10c      	bne.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8003b3a:	4bb5      	ldr	r3, [pc, #724]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003b3c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003b40:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003b44:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b4a:	49b1      	ldr	r1, [pc, #708]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8003b52:	e003      	b.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b54:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003b58:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8003b5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b64:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8003b68:	623b      	str	r3, [r7, #32]
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b6e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003b72:	460b      	mov	r3, r1
 8003b74:	4313      	orrs	r3, r2
 8003b76:	d03c      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8003b78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b7e:	2b04      	cmp	r3, #4
 8003b80:	d81d      	bhi.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 8003b82:	a201      	add	r2, pc, #4	@ (adr r2, 8003b88 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8003b84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b88:	08003b9d 	.word	0x08003b9d
 8003b8c:	08003bab 	.word	0x08003bab
 8003b90:	08003bbf 	.word	0x08003bbf
 8003b94:	08003bc7 	.word	0x08003bc7
 8003b98:	08003bc7 	.word	0x08003bc7
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b9c:	4b9c      	ldr	r3, [pc, #624]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ba0:	4a9b      	ldr	r2, [pc, #620]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003ba2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ba6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003ba8:	e00e      	b.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003baa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bae:	3308      	adds	r3, #8
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f001 fb65 	bl	8005280 <RCCEx_PLL2_Config>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003bbc:	e004      	b.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003bc4:	e000      	b.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 8003bc6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bc8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d10c      	bne.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8003bd0:	4b8f      	ldr	r3, [pc, #572]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003bd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bd6:	f023 0207 	bic.w	r2, r3, #7
 8003bda:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003be0:	498b      	ldr	r1, [pc, #556]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003be8:	e003      	b.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bea:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003bee:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8003bf2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bfa:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003bfe:	61bb      	str	r3, [r7, #24]
 8003c00:	2300      	movs	r3, #0
 8003c02:	61fb      	str	r3, [r7, #28]
 8003c04:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003c08:	460b      	mov	r3, r1
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	d03c      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8003c0e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c14:	2b20      	cmp	r3, #32
 8003c16:	d01f      	beq.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8003c18:	2b20      	cmp	r3, #32
 8003c1a:	d819      	bhi.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8003c1c:	2b18      	cmp	r3, #24
 8003c1e:	d01d      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8003c20:	2b18      	cmp	r3, #24
 8003c22:	d815      	bhi.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d002      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0xa22>
 8003c28:	2b08      	cmp	r3, #8
 8003c2a:	d007      	beq.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8003c2c:	e010      	b.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c2e:	4b78      	ldr	r3, [pc, #480]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003c30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c32:	4a77      	ldr	r2, [pc, #476]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003c34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c38:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003c3a:	e010      	b.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003c3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c40:	3308      	adds	r3, #8
 8003c42:	4618      	mov	r0, r3
 8003c44:	f001 fb1c 	bl	8005280 <RCCEx_PLL2_Config>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003c4e:	e006      	b.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003c56:	e002      	b.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8003c58:	bf00      	nop
 8003c5a:	e000      	b.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8003c5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c5e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d10c      	bne.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8003c66:	4b6a      	ldr	r3, [pc, #424]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003c68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c6c:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8003c70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c76:	4966      	ldr	r1, [pc, #408]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003c7e:	e003      	b.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c80:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c84:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8003c88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c90:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003c94:	613b      	str	r3, [r7, #16]
 8003c96:	2300      	movs	r3, #0
 8003c98:	617b      	str	r3, [r7, #20]
 8003c9a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003c9e:	460b      	mov	r3, r1
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	d03e      	beq.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8003ca4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ca8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003caa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cae:	d020      	beq.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0xae6>
 8003cb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cb4:	d819      	bhi.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0xade>
 8003cb6:	2bc0      	cmp	r3, #192	@ 0xc0
 8003cb8:	d01d      	beq.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8003cba:	2bc0      	cmp	r3, #192	@ 0xc0
 8003cbc:	d815      	bhi.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0xade>
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d002      	beq.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0xabc>
 8003cc2:	2b40      	cmp	r3, #64	@ 0x40
 8003cc4:	d007      	beq.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0xaca>
 8003cc6:	e010      	b.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cc8:	4b51      	ldr	r3, [pc, #324]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ccc:	4a50      	ldr	r2, [pc, #320]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003cce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cd2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003cd4:	e010      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003cd6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cda:	3308      	adds	r3, #8
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f001 facf 	bl	8005280 <RCCEx_PLL2_Config>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003ce8:	e006      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003cf0:	e002      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8003cf2:	bf00      	nop
 8003cf4:	e000      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8003cf6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cf8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d10c      	bne.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8003d00:	4b43      	ldr	r3, [pc, #268]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003d02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d06:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 8003d0a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d10:	493f      	ldr	r1, [pc, #252]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003d12:	4313      	orrs	r3, r2
 8003d14:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003d18:	e003      	b.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d1a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d1e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003d22:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d2a:	2100      	movs	r1, #0
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	f003 0304 	and.w	r3, r3, #4
 8003d32:	60fb      	str	r3, [r7, #12]
 8003d34:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003d38:	460b      	mov	r3, r1
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	d038      	beq.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8003d3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d48:	d00e      	beq.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 8003d4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d4e:	d815      	bhi.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0xb70>
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d017      	beq.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 8003d54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d58:	d110      	bne.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d5a:	4b2d      	ldr	r3, [pc, #180]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d5e:	4a2c      	ldr	r2, [pc, #176]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003d60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d64:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003d66:	e00e      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003d68:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d6c:	3308      	adds	r3, #8
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f001 fa86 	bl	8005280 <RCCEx_PLL2_Config>
 8003d74:	4603      	mov	r3, r0
 8003d76:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003d7a:	e004      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003d82:	e000      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 8003d84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d86:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d10c      	bne.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8003d8e:	4b20      	ldr	r3, [pc, #128]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003d90:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003d94:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d98:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d9e:	491c      	ldr	r1, [pc, #112]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003da0:	4313      	orrs	r3, r2
 8003da2:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8003da6:	e003      	b.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003da8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003dac:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003db0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db8:	2100      	movs	r1, #0
 8003dba:	6039      	str	r1, [r7, #0]
 8003dbc:	f003 0310 	and.w	r3, r3, #16
 8003dc0:	607b      	str	r3, [r7, #4]
 8003dc2:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003dc6:	460b      	mov	r3, r1
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	d039      	beq.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8003dcc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003dd0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003dd2:	2b30      	cmp	r3, #48	@ 0x30
 8003dd4:	d01e      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8003dd6:	2b30      	cmp	r3, #48	@ 0x30
 8003dd8:	d815      	bhi.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 8003dda:	2b10      	cmp	r3, #16
 8003ddc:	d002      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 8003dde:	2b20      	cmp	r3, #32
 8003de0:	d007      	beq.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 8003de2:	e010      	b.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003de4:	4b0a      	ldr	r3, [pc, #40]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003de8:	4a09      	ldr	r2, [pc, #36]	@ (8003e10 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003dea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003dee:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8003df0:	e011      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003df2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003df6:	3308      	adds	r3, #8
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f001 fa41 	bl	8005280 <RCCEx_PLL2_Config>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8003e04:	e007      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003e0c:	e003      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 8003e0e:	bf00      	nop
 8003e10:	44020c00 	.word	0x44020c00
        break;
 8003e14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e16:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d10c      	bne.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8003e1e:	4b0c      	ldr	r3, [pc, #48]	@ (8003e50 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003e20:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003e24:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003e28:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e2c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e2e:	4908      	ldr	r1, [pc, #32]	@ (8003e50 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003e30:	4313      	orrs	r3, r2
 8003e32:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8003e36:	e003      	b.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e38:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003e3c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 8003e40:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	37a8      	adds	r7, #168	@ 0xa8
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e4e:	bf00      	nop
 8003e50:	44020c00 	.word	0x44020c00

08003e54 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b08b      	sub	sp, #44	@ 0x2c
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8003e5c:	4bae      	ldr	r3, [pc, #696]	@ (8004118 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003e5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e64:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8003e66:	4bac      	ldr	r3, [pc, #688]	@ (8004118 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e6a:	f003 0303 	and.w	r3, r3, #3
 8003e6e:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8003e70:	4ba9      	ldr	r3, [pc, #676]	@ (8004118 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e74:	0a1b      	lsrs	r3, r3, #8
 8003e76:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e7a:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003e7c:	4ba6      	ldr	r3, [pc, #664]	@ (8004118 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e80:	091b      	lsrs	r3, r3, #4
 8003e82:	f003 0301 	and.w	r3, r3, #1
 8003e86:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8003e88:	4ba3      	ldr	r3, [pc, #652]	@ (8004118 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003e8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e8c:	08db      	lsrs	r3, r3, #3
 8003e8e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003e92:	697a      	ldr	r2, [r7, #20]
 8003e94:	fb02 f303 	mul.w	r3, r2, r3
 8003e98:	ee07 3a90 	vmov	s15, r3
 8003e9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ea0:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8003ea4:	69bb      	ldr	r3, [r7, #24]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	f000 8126 	beq.w	80040f8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	2b03      	cmp	r3, #3
 8003eb0:	d053      	beq.n	8003f5a <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	2b03      	cmp	r3, #3
 8003eb6:	d86f      	bhi.n	8003f98 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d003      	beq.n	8003ec6 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	2b02      	cmp	r3, #2
 8003ec2:	d02b      	beq.n	8003f1c <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8003ec4:	e068      	b.n	8003f98 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003ec6:	4b94      	ldr	r3, [pc, #592]	@ (8004118 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	08db      	lsrs	r3, r3, #3
 8003ecc:	f003 0303 	and.w	r3, r3, #3
 8003ed0:	4a92      	ldr	r2, [pc, #584]	@ (800411c <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8003ed2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ed6:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	ee07 3a90 	vmov	s15, r3
 8003ede:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ee2:	69bb      	ldr	r3, [r7, #24]
 8003ee4:	ee07 3a90 	vmov	s15, r3
 8003ee8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003eec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ef0:	6a3b      	ldr	r3, [r7, #32]
 8003ef2:	ee07 3a90 	vmov	s15, r3
 8003ef6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003efa:	ed97 6a04 	vldr	s12, [r7, #16]
 8003efe:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8004120 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003f02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f16:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8003f1a:	e068      	b.n	8003fee <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003f1c:	69bb      	ldr	r3, [r7, #24]
 8003f1e:	ee07 3a90 	vmov	s15, r3
 8003f22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f26:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8004124 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8003f2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f2e:	6a3b      	ldr	r3, [r7, #32]
 8003f30:	ee07 3a90 	vmov	s15, r3
 8003f34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f38:	ed97 6a04 	vldr	s12, [r7, #16]
 8003f3c:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004120 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003f40:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f44:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f48:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f4c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f54:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8003f58:	e049      	b.n	8003fee <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003f5a:	69bb      	ldr	r3, [r7, #24]
 8003f5c:	ee07 3a90 	vmov	s15, r3
 8003f60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f64:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004128 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8003f68:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f6c:	6a3b      	ldr	r3, [r7, #32]
 8003f6e:	ee07 3a90 	vmov	s15, r3
 8003f72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f76:	ed97 6a04 	vldr	s12, [r7, #16]
 8003f7a:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8004120 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003f7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f92:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8003f96:	e02a      	b.n	8003fee <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003f98:	4b5f      	ldr	r3, [pc, #380]	@ (8004118 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	08db      	lsrs	r3, r3, #3
 8003f9e:	f003 0303 	and.w	r3, r3, #3
 8003fa2:	4a5e      	ldr	r2, [pc, #376]	@ (800411c <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8003fa4:	fa22 f303 	lsr.w	r3, r2, r3
 8003fa8:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	ee07 3a90 	vmov	s15, r3
 8003fb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fb4:	69bb      	ldr	r3, [r7, #24]
 8003fb6:	ee07 3a90 	vmov	s15, r3
 8003fba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fc2:	6a3b      	ldr	r3, [r7, #32]
 8003fc4:	ee07 3a90 	vmov	s15, r3
 8003fc8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fcc:	ed97 6a04 	vldr	s12, [r7, #16]
 8003fd0:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004120 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003fd4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fd8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fdc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fe0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fe4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fe8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8003fec:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003fee:	4b4a      	ldr	r3, [pc, #296]	@ (8004118 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ff6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ffa:	d121      	bne.n	8004040 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8003ffc:	4b46      	ldr	r3, [pc, #280]	@ (8004118 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004000:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004004:	2b00      	cmp	r3, #0
 8004006:	d017      	beq.n	8004038 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004008:	4b43      	ldr	r3, [pc, #268]	@ (8004118 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800400a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800400c:	0a5b      	lsrs	r3, r3, #9
 800400e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004012:	ee07 3a90 	vmov	s15, r3
 8004016:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 800401a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800401e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8004022:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004026:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800402a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800402e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	601a      	str	r2, [r3, #0]
 8004036:	e006      	b.n	8004046 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	601a      	str	r2, [r3, #0]
 800403e:	e002      	b.n	8004046 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004046:	4b34      	ldr	r3, [pc, #208]	@ (8004118 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800404e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004052:	d121      	bne.n	8004098 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8004054:	4b30      	ldr	r3, [pc, #192]	@ (8004118 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004058:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800405c:	2b00      	cmp	r3, #0
 800405e:	d017      	beq.n	8004090 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004060:	4b2d      	ldr	r3, [pc, #180]	@ (8004118 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004062:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004064:	0c1b      	lsrs	r3, r3, #16
 8004066:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800406a:	ee07 3a90 	vmov	s15, r3
 800406e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8004072:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004076:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800407a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800407e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004082:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004086:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	605a      	str	r2, [r3, #4]
 800408e:	e006      	b.n	800409e <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	605a      	str	r2, [r3, #4]
 8004096:	e002      	b.n	800409e <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800409e:	4b1e      	ldr	r3, [pc, #120]	@ (8004118 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040aa:	d121      	bne.n	80040f0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 80040ac:	4b1a      	ldr	r3, [pc, #104]	@ (8004118 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80040ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d017      	beq.n	80040e8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80040b8:	4b17      	ldr	r3, [pc, #92]	@ (8004118 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80040ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040bc:	0e1b      	lsrs	r3, r3, #24
 80040be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040c2:	ee07 3a90 	vmov	s15, r3
 80040c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 80040ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80040ce:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80040d2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80040d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040de:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80040e6:	e010      	b.n	800410a <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	609a      	str	r2, [r3, #8]
}
 80040ee:	e00c      	b.n	800410a <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2200      	movs	r2, #0
 80040f4:	609a      	str	r2, [r3, #8]
}
 80040f6:	e008      	b.n	800410a <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2200      	movs	r2, #0
 80040fc:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	609a      	str	r2, [r3, #8]
}
 800410a:	bf00      	nop
 800410c:	372c      	adds	r7, #44	@ 0x2c
 800410e:	46bd      	mov	sp, r7
 8004110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004114:	4770      	bx	lr
 8004116:	bf00      	nop
 8004118:	44020c00 	.word	0x44020c00
 800411c:	03d09000 	.word	0x03d09000
 8004120:	46000000 	.word	0x46000000
 8004124:	4a742400 	.word	0x4a742400
 8004128:	4bb71b00 	.word	0x4bb71b00

0800412c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 800412c:	b480      	push	{r7}
 800412e:	b08b      	sub	sp, #44	@ 0x2c
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8004134:	4bae      	ldr	r3, [pc, #696]	@ (80043f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004136:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004138:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800413c:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800413e:	4bac      	ldr	r3, [pc, #688]	@ (80043f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004142:	f003 0303 	and.w	r3, r3, #3
 8004146:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8004148:	4ba9      	ldr	r3, [pc, #676]	@ (80043f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800414a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800414c:	0a1b      	lsrs	r3, r3, #8
 800414e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004152:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8004154:	4ba6      	ldr	r3, [pc, #664]	@ (80043f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004158:	091b      	lsrs	r3, r3, #4
 800415a:	f003 0301 	and.w	r3, r3, #1
 800415e:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8004160:	4ba3      	ldr	r3, [pc, #652]	@ (80043f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004164:	08db      	lsrs	r3, r3, #3
 8004166:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800416a:	697a      	ldr	r2, [r7, #20]
 800416c:	fb02 f303 	mul.w	r3, r2, r3
 8004170:	ee07 3a90 	vmov	s15, r3
 8004174:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004178:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	2b00      	cmp	r3, #0
 8004180:	f000 8126 	beq.w	80043d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	2b03      	cmp	r3, #3
 8004188:	d053      	beq.n	8004232 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 800418a:	69fb      	ldr	r3, [r7, #28]
 800418c:	2b03      	cmp	r3, #3
 800418e:	d86f      	bhi.n	8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8004190:	69fb      	ldr	r3, [r7, #28]
 8004192:	2b01      	cmp	r3, #1
 8004194:	d003      	beq.n	800419e <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	2b02      	cmp	r3, #2
 800419a:	d02b      	beq.n	80041f4 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 800419c:	e068      	b.n	8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800419e:	4b94      	ldr	r3, [pc, #592]	@ (80043f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	08db      	lsrs	r3, r3, #3
 80041a4:	f003 0303 	and.w	r3, r3, #3
 80041a8:	4a92      	ldr	r2, [pc, #584]	@ (80043f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80041aa:	fa22 f303 	lsr.w	r3, r2, r3
 80041ae:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	ee07 3a90 	vmov	s15, r3
 80041b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041ba:	69bb      	ldr	r3, [r7, #24]
 80041bc:	ee07 3a90 	vmov	s15, r3
 80041c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041c8:	6a3b      	ldr	r3, [r7, #32]
 80041ca:	ee07 3a90 	vmov	s15, r3
 80041ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041d2:	ed97 6a04 	vldr	s12, [r7, #16]
 80041d6:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80043f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80041da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041ee:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80041f2:	e068      	b.n	80042c6 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80041f4:	69bb      	ldr	r3, [r7, #24]
 80041f6:	ee07 3a90 	vmov	s15, r3
 80041fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041fe:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80043fc <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8004202:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004206:	6a3b      	ldr	r3, [r7, #32]
 8004208:	ee07 3a90 	vmov	s15, r3
 800420c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004210:	ed97 6a04 	vldr	s12, [r7, #16]
 8004214:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80043f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004218:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800421c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004220:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004224:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004228:	ee67 7a27 	vmul.f32	s15, s14, s15
 800422c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004230:	e049      	b.n	80042c6 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004232:	69bb      	ldr	r3, [r7, #24]
 8004234:	ee07 3a90 	vmov	s15, r3
 8004238:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800423c:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004400 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8004240:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004244:	6a3b      	ldr	r3, [r7, #32]
 8004246:	ee07 3a90 	vmov	s15, r3
 800424a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800424e:	ed97 6a04 	vldr	s12, [r7, #16]
 8004252:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80043f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004256:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800425a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800425e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004262:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004266:	ee67 7a27 	vmul.f32	s15, s14, s15
 800426a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800426e:	e02a      	b.n	80042c6 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004270:	4b5f      	ldr	r3, [pc, #380]	@ (80043f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	08db      	lsrs	r3, r3, #3
 8004276:	f003 0303 	and.w	r3, r3, #3
 800427a:	4a5e      	ldr	r2, [pc, #376]	@ (80043f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800427c:	fa22 f303 	lsr.w	r3, r2, r3
 8004280:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	ee07 3a90 	vmov	s15, r3
 8004288:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800428c:	69bb      	ldr	r3, [r7, #24]
 800428e:	ee07 3a90 	vmov	s15, r3
 8004292:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004296:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800429a:	6a3b      	ldr	r3, [r7, #32]
 800429c:	ee07 3a90 	vmov	s15, r3
 80042a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042a4:	ed97 6a04 	vldr	s12, [r7, #16]
 80042a8:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80043f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80042ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042c0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80042c4:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80042c6:	4b4a      	ldr	r3, [pc, #296]	@ (80043f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042d2:	d121      	bne.n	8004318 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 80042d4:	4b46      	ldr	r3, [pc, #280]	@ (80043f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80042d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d017      	beq.n	8004310 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80042e0:	4b43      	ldr	r3, [pc, #268]	@ (80043f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80042e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042e4:	0a5b      	lsrs	r3, r3, #9
 80042e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042ea:	ee07 3a90 	vmov	s15, r3
 80042ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 80042f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80042f6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80042fa:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80042fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004302:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004306:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	601a      	str	r2, [r3, #0]
 800430e:	e006      	b.n	800431e <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	601a      	str	r2, [r3, #0]
 8004316:	e002      	b.n	800431e <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800431e:	4b34      	ldr	r3, [pc, #208]	@ (80043f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004326:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800432a:	d121      	bne.n	8004370 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800432c:	4b30      	ldr	r3, [pc, #192]	@ (80043f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800432e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004330:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004334:	2b00      	cmp	r3, #0
 8004336:	d017      	beq.n	8004368 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004338:	4b2d      	ldr	r3, [pc, #180]	@ (80043f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800433a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800433c:	0c1b      	lsrs	r3, r3, #16
 800433e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004342:	ee07 3a90 	vmov	s15, r3
 8004346:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 800434a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800434e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004352:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004356:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800435a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800435e:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	605a      	str	r2, [r3, #4]
 8004366:	e006      	b.n	8004376 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	605a      	str	r2, [r3, #4]
 800436e:	e002      	b.n	8004376 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004376:	4b1e      	ldr	r3, [pc, #120]	@ (80043f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800437e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004382:	d121      	bne.n	80043c8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8004384:	4b1a      	ldr	r3, [pc, #104]	@ (80043f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004388:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800438c:	2b00      	cmp	r3, #0
 800438e:	d017      	beq.n	80043c0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004390:	4b17      	ldr	r3, [pc, #92]	@ (80043f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004392:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004394:	0e1b      	lsrs	r3, r3, #24
 8004396:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800439a:	ee07 3a90 	vmov	s15, r3
 800439e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 80043a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80043a6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80043aa:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80043ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043b6:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80043be:	e010      	b.n	80043e2 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	609a      	str	r2, [r3, #8]
}
 80043c6:	e00c      	b.n	80043e2 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	609a      	str	r2, [r3, #8]
}
 80043ce:	e008      	b.n	80043e2 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	609a      	str	r2, [r3, #8]
}
 80043e2:	bf00      	nop
 80043e4:	372c      	adds	r7, #44	@ 0x2c
 80043e6:	46bd      	mov	sp, r7
 80043e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ec:	4770      	bx	lr
 80043ee:	bf00      	nop
 80043f0:	44020c00 	.word	0x44020c00
 80043f4:	03d09000 	.word	0x03d09000
 80043f8:	46000000 	.word	0x46000000
 80043fc:	4a742400 	.word	0x4a742400
 8004400:	4bb71b00 	.word	0x4bb71b00

08004404 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b08c      	sub	sp, #48	@ 0x30
 8004408:	af00      	add	r7, sp, #0
 800440a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800440e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004412:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8004416:	430b      	orrs	r3, r1
 8004418:	d14b      	bne.n	80044b2 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800441a:	4bc4      	ldr	r3, [pc, #784]	@ (800472c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800441c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004420:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004424:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8004426:	4bc1      	ldr	r3, [pc, #772]	@ (800472c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004428:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800442c:	f003 0302 	and.w	r3, r3, #2
 8004430:	2b02      	cmp	r3, #2
 8004432:	d108      	bne.n	8004446 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8004434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004436:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800443a:	d104      	bne.n	8004446 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800443c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004440:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004442:	f000 bf14 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8004446:	4bb9      	ldr	r3, [pc, #740]	@ (800472c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004448:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800444c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004450:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004454:	d108      	bne.n	8004468 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8004456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004458:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800445c:	d104      	bne.n	8004468 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 800445e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004462:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004464:	f000 bf03 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8004468:	4bb0      	ldr	r3, [pc, #704]	@ (800472c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004470:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004474:	d119      	bne.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8004476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004478:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800447c:	d115      	bne.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800447e:	4bab      	ldr	r3, [pc, #684]	@ (800472c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004480:	69db      	ldr	r3, [r3, #28]
 8004482:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8004486:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800448a:	d30a      	bcc.n	80044a2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 800448c:	4ba7      	ldr	r3, [pc, #668]	@ (800472c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800448e:	69db      	ldr	r3, [r3, #28]
 8004490:	0a1b      	lsrs	r3, r3, #8
 8004492:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004496:	4aa6      	ldr	r2, [pc, #664]	@ (8004730 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 8004498:	fbb2 f3f3 	udiv	r3, r2, r3
 800449c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800449e:	f000 bee6 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 80044a2:	2300      	movs	r3, #0
 80044a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80044a6:	f000 bee2 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80044aa:	2300      	movs	r3, #0
 80044ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044ae:	f000 bede 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 80044b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044b6:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 80044ba:	ea52 0301 	orrs.w	r3, r2, r1
 80044be:	f000 838e 	beq.w	8004bde <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 80044c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044c6:	2a01      	cmp	r2, #1
 80044c8:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 80044cc:	f080 86cc 	bcs.w	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80044d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044d4:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 80044d8:	ea52 0301 	orrs.w	r3, r2, r1
 80044dc:	f000 82aa 	beq.w	8004a34 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 80044e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044e4:	2a01      	cmp	r2, #1
 80044e6:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 80044ea:	f080 86bd 	bcs.w	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80044ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044f2:	f1a3 0110 	sub.w	r1, r3, #16
 80044f6:	ea52 0301 	orrs.w	r3, r2, r1
 80044fa:	f000 8681 	beq.w	8005200 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 80044fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004502:	2a01      	cmp	r2, #1
 8004504:	f173 0310 	sbcs.w	r3, r3, #16
 8004508:	f080 86ae 	bcs.w	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800450c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004510:	1f19      	subs	r1, r3, #4
 8004512:	ea52 0301 	orrs.w	r3, r2, r1
 8004516:	f000 84b1 	beq.w	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 800451a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800451e:	2a01      	cmp	r2, #1
 8004520:	f173 0304 	sbcs.w	r3, r3, #4
 8004524:	f080 86a0 	bcs.w	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004528:	e9d7 2300 	ldrd	r2, r3, [r7]
 800452c:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 8004530:	430b      	orrs	r3, r1
 8004532:	f000 85aa 	beq.w	800508a <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 8004536:	e9d7 2300 	ldrd	r2, r3, [r7]
 800453a:	497e      	ldr	r1, [pc, #504]	@ (8004734 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 800453c:	428a      	cmp	r2, r1
 800453e:	f173 0300 	sbcs.w	r3, r3, #0
 8004542:	f080 8691 	bcs.w	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004546:	e9d7 2300 	ldrd	r2, r3, [r7]
 800454a:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 800454e:	430b      	orrs	r3, r1
 8004550:	f000 8532 	beq.w	8004fb8 <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 8004554:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004558:	4977      	ldr	r1, [pc, #476]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 800455a:	428a      	cmp	r2, r1
 800455c:	f173 0300 	sbcs.w	r3, r3, #0
 8004560:	f080 8682 	bcs.w	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004564:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004568:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 800456c:	430b      	orrs	r3, r1
 800456e:	f000 84bc 	beq.w	8004eea <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 8004572:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004576:	4971      	ldr	r1, [pc, #452]	@ (800473c <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8004578:	428a      	cmp	r2, r1
 800457a:	f173 0300 	sbcs.w	r3, r3, #0
 800457e:	f080 8673 	bcs.w	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004582:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004586:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 800458a:	430b      	orrs	r3, r1
 800458c:	f000 85f2 	beq.w	8005174 <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 8004590:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004594:	496a      	ldr	r1, [pc, #424]	@ (8004740 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 8004596:	428a      	cmp	r2, r1
 8004598:	f173 0300 	sbcs.w	r3, r3, #0
 800459c:	f080 8664 	bcs.w	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80045a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045a4:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 80045a8:	430b      	orrs	r3, r1
 80045aa:	f000 81e5 	beq.w	8004978 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 80045ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045b2:	4964      	ldr	r1, [pc, #400]	@ (8004744 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 80045b4:	428a      	cmp	r2, r1
 80045b6:	f173 0300 	sbcs.w	r3, r3, #0
 80045ba:	f080 8655 	bcs.w	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80045be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045c2:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 80045c6:	430b      	orrs	r3, r1
 80045c8:	f000 83cc 	beq.w	8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80045cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045d0:	495d      	ldr	r1, [pc, #372]	@ (8004748 <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 80045d2:	428a      	cmp	r2, r1
 80045d4:	f173 0300 	sbcs.w	r3, r3, #0
 80045d8:	f080 8646 	bcs.w	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80045dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045e0:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 80045e4:	430b      	orrs	r3, r1
 80045e6:	f000 8331 	beq.w	8004c4c <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 80045ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045ee:	4957      	ldr	r1, [pc, #348]	@ (800474c <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 80045f0:	428a      	cmp	r2, r1
 80045f2:	f173 0300 	sbcs.w	r3, r3, #0
 80045f6:	f080 8637 	bcs.w	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80045fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045fe:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8004602:	430b      	orrs	r3, r1
 8004604:	f000 82bb 	beq.w	8004b7e <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 8004608:	e9d7 2300 	ldrd	r2, r3, [r7]
 800460c:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8004610:	f173 0300 	sbcs.w	r3, r3, #0
 8004614:	f080 8628 	bcs.w	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004618:	e9d7 2300 	ldrd	r2, r3, [r7]
 800461c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8004620:	430b      	orrs	r3, r1
 8004622:	f000 826d 	beq.w	8004b00 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 8004626:	e9d7 2300 	ldrd	r2, r3, [r7]
 800462a:	f244 0101 	movw	r1, #16385	@ 0x4001
 800462e:	428a      	cmp	r2, r1
 8004630:	f173 0300 	sbcs.w	r3, r3, #0
 8004634:	f080 8618 	bcs.w	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004638:	e9d7 2300 	ldrd	r2, r3, [r7]
 800463c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8004640:	430b      	orrs	r3, r1
 8004642:	f000 821e 	beq.w	8004a82 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 8004646:	e9d7 2300 	ldrd	r2, r3, [r7]
 800464a:	f242 0101 	movw	r1, #8193	@ 0x2001
 800464e:	428a      	cmp	r2, r1
 8004650:	f173 0300 	sbcs.w	r3, r3, #0
 8004654:	f080 8608 	bcs.w	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004658:	e9d7 2300 	ldrd	r2, r3, [r7]
 800465c:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8004660:	430b      	orrs	r3, r1
 8004662:	f000 8137 	beq.w	80048d4 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8004666:	e9d7 2300 	ldrd	r2, r3, [r7]
 800466a:	f241 0101 	movw	r1, #4097	@ 0x1001
 800466e:	428a      	cmp	r2, r1
 8004670:	f173 0300 	sbcs.w	r3, r3, #0
 8004674:	f080 85f8 	bcs.w	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004678:	e9d7 2300 	ldrd	r2, r3, [r7]
 800467c:	1f11      	subs	r1, r2, #4
 800467e:	430b      	orrs	r3, r1
 8004680:	f000 80d2 	beq.w	8004828 <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 8004684:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004688:	2a05      	cmp	r2, #5
 800468a:	f173 0300 	sbcs.w	r3, r3, #0
 800468e:	f080 85eb 	bcs.w	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004692:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004696:	1e51      	subs	r1, r2, #1
 8004698:	430b      	orrs	r3, r1
 800469a:	d006      	beq.n	80046aa <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 800469c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046a0:	1e91      	subs	r1, r2, #2
 80046a2:	430b      	orrs	r3, r1
 80046a4:	d06c      	beq.n	8004780 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 80046a6:	f000 bddf 	b.w	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80046aa:	4b20      	ldr	r3, [pc, #128]	@ (800472c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80046ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80046b0:	f003 0307 	and.w	r3, r3, #7
 80046b4:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80046b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d104      	bne.n	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80046bc:	f7fe fd7a 	bl	80031b4 <HAL_RCC_GetPCLK2Freq>
 80046c0:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80046c2:	f000 bdd4 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 80046c6:	4b19      	ldr	r3, [pc, #100]	@ (800472c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046d2:	d10a      	bne.n	80046ea <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 80046d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d107      	bne.n	80046ea <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80046da:	f107 030c 	add.w	r3, r7, #12
 80046de:	4618      	mov	r0, r3
 80046e0:	f7ff fd24 	bl	800412c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80046e4:	693b      	ldr	r3, [r7, #16]
 80046e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046e8:	e048      	b.n	800477c <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80046ea:	4b10      	ldr	r3, [pc, #64]	@ (800472c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d10c      	bne.n	8004710 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 80046f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046f8:	2b03      	cmp	r3, #3
 80046fa:	d109      	bne.n	8004710 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80046fc:	4b0b      	ldr	r3, [pc, #44]	@ (800472c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	08db      	lsrs	r3, r3, #3
 8004702:	f003 0303 	and.w	r3, r3, #3
 8004706:	4a12      	ldr	r2, [pc, #72]	@ (8004750 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8004708:	fa22 f303 	lsr.w	r3, r2, r3
 800470c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800470e:	e035      	b.n	800477c <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8004710:	4b06      	ldr	r3, [pc, #24]	@ (800472c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004718:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800471c:	d11c      	bne.n	8004758 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 800471e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004720:	2b04      	cmp	r3, #4
 8004722:	d119      	bne.n	8004758 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 8004724:	4b0b      	ldr	r3, [pc, #44]	@ (8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8004726:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004728:	e028      	b.n	800477c <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 800472a:	bf00      	nop
 800472c:	44020c00 	.word	0x44020c00
 8004730:	016e3600 	.word	0x016e3600
 8004734:	20000001 	.word	0x20000001
 8004738:	10000001 	.word	0x10000001
 800473c:	08000001 	.word	0x08000001
 8004740:	04000001 	.word	0x04000001
 8004744:	00200001 	.word	0x00200001
 8004748:	00040001 	.word	0x00040001
 800474c:	00020001 	.word	0x00020001
 8004750:	03d09000 	.word	0x03d09000
 8004754:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8004758:	4b9f      	ldr	r3, [pc, #636]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800475a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800475e:	f003 0302 	and.w	r3, r3, #2
 8004762:	2b02      	cmp	r3, #2
 8004764:	d106      	bne.n	8004774 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8004766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004768:	2b05      	cmp	r3, #5
 800476a:	d103      	bne.n	8004774 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 800476c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004770:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004772:	e003      	b.n	800477c <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 8004774:	2300      	movs	r3, #0
 8004776:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004778:	f000 bd79 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800477c:	f000 bd77 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004780:	4b95      	ldr	r3, [pc, #596]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004782:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004786:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800478a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800478c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800478e:	2b00      	cmp	r3, #0
 8004790:	d104      	bne.n	800479c <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004792:	f7fe fcf9 	bl	8003188 <HAL_RCC_GetPCLK1Freq>
 8004796:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004798:	f000 bd69 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 800479c:	4b8e      	ldr	r3, [pc, #568]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047a8:	d10a      	bne.n	80047c0 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 80047aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ac:	2b08      	cmp	r3, #8
 80047ae:	d107      	bne.n	80047c0 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80047b0:	f107 030c 	add.w	r3, r7, #12
 80047b4:	4618      	mov	r0, r3
 80047b6:	f7ff fcb9 	bl	800412c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047be:	e031      	b.n	8004824 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80047c0:	4b85      	ldr	r3, [pc, #532]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f003 0302 	and.w	r3, r3, #2
 80047c8:	2b02      	cmp	r3, #2
 80047ca:	d10c      	bne.n	80047e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80047cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ce:	2b18      	cmp	r3, #24
 80047d0:	d109      	bne.n	80047e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80047d2:	4b81      	ldr	r3, [pc, #516]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	08db      	lsrs	r3, r3, #3
 80047d8:	f003 0303 	and.w	r3, r3, #3
 80047dc:	4a7f      	ldr	r2, [pc, #508]	@ (80049dc <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 80047de:	fa22 f303 	lsr.w	r3, r2, r3
 80047e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047e4:	e01e      	b.n	8004824 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 80047e6:	4b7c      	ldr	r3, [pc, #496]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047f2:	d105      	bne.n	8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 80047f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047f6:	2b20      	cmp	r3, #32
 80047f8:	d102      	bne.n	8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 80047fa:	4b79      	ldr	r3, [pc, #484]	@ (80049e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 80047fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047fe:	e011      	b.n	8004824 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8004800:	4b75      	ldr	r3, [pc, #468]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004802:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004806:	f003 0302 	and.w	r3, r3, #2
 800480a:	2b02      	cmp	r3, #2
 800480c:	d106      	bne.n	800481c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 800480e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004810:	2b28      	cmp	r3, #40	@ 0x28
 8004812:	d103      	bne.n	800481c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 8004814:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004818:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800481a:	e003      	b.n	8004824 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 800481c:	2300      	movs	r3, #0
 800481e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004820:	f000 bd25 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004824:	f000 bd23 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004828:	4b6b      	ldr	r3, [pc, #428]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800482a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800482e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8004832:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8004834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004836:	2b00      	cmp	r3, #0
 8004838:	d104      	bne.n	8004844 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800483a:	f7fe fca5 	bl	8003188 <HAL_RCC_GetPCLK1Freq>
 800483e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8004840:	f000 bd15 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8004844:	4b64      	ldr	r3, [pc, #400]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800484c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004850:	d10a      	bne.n	8004868 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 8004852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004854:	2b40      	cmp	r3, #64	@ 0x40
 8004856:	d107      	bne.n	8004868 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004858:	f107 030c 	add.w	r3, r7, #12
 800485c:	4618      	mov	r0, r3
 800485e:	f7ff fc65 	bl	800412c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004866:	e033      	b.n	80048d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8004868:	4b5b      	ldr	r3, [pc, #364]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f003 0302 	and.w	r3, r3, #2
 8004870:	2b02      	cmp	r3, #2
 8004872:	d10c      	bne.n	800488e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8004874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004876:	2bc0      	cmp	r3, #192	@ 0xc0
 8004878:	d109      	bne.n	800488e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800487a:	4b57      	ldr	r3, [pc, #348]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	08db      	lsrs	r3, r3, #3
 8004880:	f003 0303 	and.w	r3, r3, #3
 8004884:	4a55      	ldr	r2, [pc, #340]	@ (80049dc <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004886:	fa22 f303 	lsr.w	r3, r2, r3
 800488a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800488c:	e020      	b.n	80048d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800488e:	4b52      	ldr	r3, [pc, #328]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004896:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800489a:	d106      	bne.n	80048aa <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 800489c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800489e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048a2:	d102      	bne.n	80048aa <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 80048a4:	4b4e      	ldr	r3, [pc, #312]	@ (80049e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 80048a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048a8:	e012      	b.n	80048d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80048aa:	4b4b      	ldr	r3, [pc, #300]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80048ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80048b0:	f003 0302 	and.w	r3, r3, #2
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d107      	bne.n	80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 80048b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ba:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80048be:	d103      	bne.n	80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 80048c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048c6:	e003      	b.n	80048d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 80048c8:	2300      	movs	r3, #0
 80048ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80048cc:	f000 bccf 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80048d0:	f000 bccd 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80048d4:	4b40      	ldr	r3, [pc, #256]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80048d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80048da:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80048de:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 80048e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d104      	bne.n	80048f0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80048e6:	f7fe fc7b 	bl	80031e0 <HAL_RCC_GetPCLK3Freq>
 80048ea:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80048ec:	f000 bcbf 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 80048f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80048f6:	d108      	bne.n	800490a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80048f8:	f107 030c 	add.w	r3, r7, #12
 80048fc:	4618      	mov	r0, r3
 80048fe:	f7ff fc15 	bl	800412c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004906:	f000 bcb2 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800490a:	4b33      	ldr	r3, [pc, #204]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 0302 	and.w	r3, r3, #2
 8004912:	2b02      	cmp	r3, #2
 8004914:	d10d      	bne.n	8004932 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8004916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004918:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800491c:	d109      	bne.n	8004932 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800491e:	4b2e      	ldr	r3, [pc, #184]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	08db      	lsrs	r3, r3, #3
 8004924:	f003 0303 	and.w	r3, r3, #3
 8004928:	4a2c      	ldr	r2, [pc, #176]	@ (80049dc <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 800492a:	fa22 f303 	lsr.w	r3, r2, r3
 800492e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004930:	e020      	b.n	8004974 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8004932:	4b29      	ldr	r3, [pc, #164]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800493a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800493e:	d106      	bne.n	800494e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8004940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004942:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004946:	d102      	bne.n	800494e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 8004948:	4b25      	ldr	r3, [pc, #148]	@ (80049e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 800494a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800494c:	e012      	b.n	8004974 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800494e:	4b22      	ldr	r3, [pc, #136]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004950:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004954:	f003 0302 	and.w	r3, r3, #2
 8004958:	2b02      	cmp	r3, #2
 800495a:	d107      	bne.n	800496c <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 800495c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800495e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004962:	d103      	bne.n	800496c <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 8004964:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004968:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800496a:	e003      	b.n	8004974 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 800496c:	2300      	movs	r3, #0
 800496e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004970:	f000 bc7d 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004974:	f000 bc7b 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8004978:	4b17      	ldr	r3, [pc, #92]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800497a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800497e:	f003 0307 	and.w	r3, r3, #7
 8004982:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8004984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004986:	2b00      	cmp	r3, #0
 8004988:	d104      	bne.n	8004994 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 800498a:	f7fe fbe1 	bl	8003150 <HAL_RCC_GetHCLKFreq>
 800498e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8004990:	f000 bc6d 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8004994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004996:	2b01      	cmp	r3, #1
 8004998:	d104      	bne.n	80049a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 800499a:	f7fe faad 	bl	8002ef8 <HAL_RCC_GetSysClockFreq>
 800499e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 80049a0:	f000 bc65 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 80049a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	d108      	bne.n	80049bc <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80049aa:	f107 030c 	add.w	r3, r7, #12
 80049ae:	4618      	mov	r0, r3
 80049b0:	f7ff fbbc 	bl	800412c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80049b8:	f000 bc59 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 80049bc:	4b06      	ldr	r3, [pc, #24]	@ (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049c8:	d10e      	bne.n	80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 80049ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049cc:	2b03      	cmp	r3, #3
 80049ce:	d10b      	bne.n	80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 80049d0:	4b04      	ldr	r3, [pc, #16]	@ (80049e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 80049d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049d4:	e02c      	b.n	8004a30 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 80049d6:	bf00      	nop
 80049d8:	44020c00 	.word	0x44020c00
 80049dc:	03d09000 	.word	0x03d09000
 80049e0:	003d0900 	.word	0x003d0900
 80049e4:	016e3600 	.word	0x016e3600
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 80049e8:	4b95      	ldr	r3, [pc, #596]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 0302 	and.w	r3, r3, #2
 80049f0:	2b02      	cmp	r3, #2
 80049f2:	d10c      	bne.n	8004a0e <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 80049f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049f6:	2b04      	cmp	r3, #4
 80049f8:	d109      	bne.n	8004a0e <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80049fa:	4b91      	ldr	r3, [pc, #580]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	08db      	lsrs	r3, r3, #3
 8004a00:	f003 0303 	and.w	r3, r3, #3
 8004a04:	4a8f      	ldr	r2, [pc, #572]	@ (8004c44 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004a06:	fa22 f303 	lsr.w	r3, r2, r3
 8004a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a0c:	e010      	b.n	8004a30 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8004a0e:	4b8c      	ldr	r3, [pc, #560]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a1a:	d105      	bne.n	8004a28 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8004a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a1e:	2b05      	cmp	r3, #5
 8004a20:	d102      	bne.n	8004a28 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 8004a22:	4b89      	ldr	r3, [pc, #548]	@ (8004c48 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004a24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a26:	e003      	b.n	8004a30 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004a2c:	f000 bc1f 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004a30:	f000 bc1d 	b.w	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8004a34:	4b82      	ldr	r3, [pc, #520]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004a36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004a3a:	f003 0308 	and.w	r3, r3, #8
 8004a3e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8004a40:	4b7f      	ldr	r3, [pc, #508]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004a42:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a46:	f003 0302 	and.w	r3, r3, #2
 8004a4a:	2b02      	cmp	r3, #2
 8004a4c:	d106      	bne.n	8004a5c <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8004a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d103      	bne.n	8004a5c <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 8004a54:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a5a:	e011      	b.n	8004a80 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8004a5c:	4b78      	ldr	r3, [pc, #480]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004a5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a62:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a6a:	d106      	bne.n	8004a7a <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 8004a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a6e:	2b08      	cmp	r3, #8
 8004a70:	d103      	bne.n	8004a7a <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 8004a72:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a78:	e002      	b.n	8004a80 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8004a7e:	e3f6      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004a80:	e3f5      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004a82:	4b6f      	ldr	r3, [pc, #444]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004a84:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004a88:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004a8c:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8004a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d103      	bne.n	8004a9c <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004a94:	f7fe fb78 	bl	8003188 <HAL_RCC_GetPCLK1Freq>
 8004a98:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004a9a:	e3e8      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 8004a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004aa2:	d107      	bne.n	8004ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004aa4:	f107 030c 	add.w	r3, r7, #12
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f7ff fb3f 	bl	800412c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004ab2:	e3dc      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8004ab4:	4b62      	ldr	r3, [pc, #392]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 0302 	and.w	r3, r3, #2
 8004abc:	2b02      	cmp	r3, #2
 8004abe:	d10d      	bne.n	8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8004ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ac2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ac6:	d109      	bne.n	8004adc <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004ac8:	4b5d      	ldr	r3, [pc, #372]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	08db      	lsrs	r3, r3, #3
 8004ace:	f003 0303 	and.w	r3, r3, #3
 8004ad2:	4a5c      	ldr	r2, [pc, #368]	@ (8004c44 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004ad4:	fa22 f303 	lsr.w	r3, r2, r3
 8004ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ada:	e010      	b.n	8004afe <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8004adc:	4b58      	ldr	r3, [pc, #352]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ae4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ae8:	d106      	bne.n	8004af8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8004aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004af0:	d102      	bne.n	8004af8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 8004af2:	4b55      	ldr	r3, [pc, #340]	@ (8004c48 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004af6:	e002      	b.n	8004afe <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 8004af8:	2300      	movs	r3, #0
 8004afa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004afc:	e3b7      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004afe:	e3b6      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004b00:	4b4f      	ldr	r3, [pc, #316]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004b02:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004b06:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004b0a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8004b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d103      	bne.n	8004b1a <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004b12:	f7fe fb39 	bl	8003188 <HAL_RCC_GetPCLK1Freq>
 8004b16:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004b18:	e3a9      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 8004b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b1c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b20:	d107      	bne.n	8004b32 <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004b22:	f107 030c 	add.w	r3, r7, #12
 8004b26:	4618      	mov	r0, r3
 8004b28:	f7ff fb00 	bl	800412c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004b30:	e39d      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8004b32:	4b43      	ldr	r3, [pc, #268]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f003 0302 	and.w	r3, r3, #2
 8004b3a:	2b02      	cmp	r3, #2
 8004b3c:	d10d      	bne.n	8004b5a <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 8004b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b40:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004b44:	d109      	bne.n	8004b5a <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004b46:	4b3e      	ldr	r3, [pc, #248]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	08db      	lsrs	r3, r3, #3
 8004b4c:	f003 0303 	and.w	r3, r3, #3
 8004b50:	4a3c      	ldr	r2, [pc, #240]	@ (8004c44 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004b52:	fa22 f303 	lsr.w	r3, r2, r3
 8004b56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b58:	e010      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8004b5a:	4b39      	ldr	r3, [pc, #228]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b66:	d106      	bne.n	8004b76 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 8004b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b6a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004b6e:	d102      	bne.n	8004b76 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 8004b70:	4b35      	ldr	r3, [pc, #212]	@ (8004c48 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b74:	e002      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 8004b76:	2300      	movs	r3, #0
 8004b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004b7a:	e378      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004b7c:	e377      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8004b7e:	4b30      	ldr	r3, [pc, #192]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004b80:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004b84:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8004b88:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8004b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d103      	bne.n	8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004b90:	f7fe fafa 	bl	8003188 <HAL_RCC_GetPCLK1Freq>
 8004b94:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004b96:	e36a      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 8004b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b9e:	d107      	bne.n	8004bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004ba0:	f107 030c 	add.w	r3, r7, #12
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f7ff fac1 	bl	800412c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004bae:	e35e      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8004bb0:	4b23      	ldr	r3, [pc, #140]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0302 	and.w	r3, r3, #2
 8004bb8:	2b02      	cmp	r3, #2
 8004bba:	d10d      	bne.n	8004bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 8004bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bbe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004bc2:	d109      	bne.n	8004bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004bc4:	4b1e      	ldr	r3, [pc, #120]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	08db      	lsrs	r3, r3, #3
 8004bca:	f003 0303 	and.w	r3, r3, #3
 8004bce:	4a1d      	ldr	r2, [pc, #116]	@ (8004c44 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004bd0:	fa22 f303 	lsr.w	r3, r2, r3
 8004bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004bd6:	e34a      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004bdc:	e347      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 8004bde:	4b18      	ldr	r3, [pc, #96]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004be0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004be4:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004be8:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8004bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d103      	bne.n	8004bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8004bf0:	f7fe faf6 	bl	80031e0 <HAL_RCC_GetPCLK3Freq>
 8004bf4:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004bf6:	e33a      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 8004bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bfa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004bfe:	d107      	bne.n	8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004c00:	f107 030c 	add.w	r3, r7, #12
 8004c04:	4618      	mov	r0, r3
 8004c06:	f7ff fa91 	bl	800412c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004c0e:	e32e      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 8004c10:	4b0b      	ldr	r3, [pc, #44]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 0302 	and.w	r3, r3, #2
 8004c18:	2b02      	cmp	r3, #2
 8004c1a:	d10d      	bne.n	8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 8004c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c22:	d109      	bne.n	8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004c24:	4b06      	ldr	r3, [pc, #24]	@ (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	08db      	lsrs	r3, r3, #3
 8004c2a:	f003 0303 	and.w	r3, r3, #3
 8004c2e:	4a05      	ldr	r2, [pc, #20]	@ (8004c44 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004c30:	fa22 f303 	lsr.w	r3, r2, r3
 8004c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004c36:	e31a      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004c3c:	e317      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004c3e:	bf00      	nop
 8004c40:	44020c00 	.word	0x44020c00
 8004c44:	03d09000 	.word	0x03d09000
 8004c48:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004c4c:	4b9b      	ldr	r3, [pc, #620]	@ (8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004c4e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004c52:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004c56:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c5a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004c5e:	d044      	beq.n	8004cea <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8004c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c62:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004c66:	d879      	bhi.n	8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8004c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c6e:	d02d      	beq.n	8004ccc <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8004c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c76:	d871      	bhi.n	8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8004c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c7a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c7e:	d017      	beq.n	8004cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 8004c80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c86:	d869      	bhi.n	8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8004c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d004      	beq.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8004c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c94:	d004      	beq.n	8004ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 8004c96:	e061      	b.n	8004d5c <HAL_RCCEx_GetPeriphCLKFreq+0x958>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8004c98:	f7fe faa2 	bl	80031e0 <HAL_RCC_GetPCLK3Freq>
 8004c9c:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8004c9e:	e060      	b.n	8004d62 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004ca0:	f107 030c 	add.w	r3, r7, #12
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f7ff fa41 	bl	800412c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004cae:	e058      	b.n	8004d62 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004cb0:	4b82      	ldr	r3, [pc, #520]	@ (8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004cb2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004cb6:	f003 0302 	and.w	r3, r3, #2
 8004cba:	2b02      	cmp	r3, #2
 8004cbc:	d103      	bne.n	8004cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 8004cbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004cc4:	e04d      	b.n	8004d62 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004cca:	e04a      	b.n	8004d62 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8004ccc:	4b7b      	ldr	r3, [pc, #492]	@ (8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004cce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004cd2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cd6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004cda:	d103      	bne.n	8004ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 8004cdc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004ce2:	e03e      	b.n	8004d62 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004ce8:	e03b      	b.n	8004d62 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004cea:	4b74      	ldr	r3, [pc, #464]	@ (8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004cec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004cf0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004cf4:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004cf6:	4b71      	ldr	r3, [pc, #452]	@ (8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f003 0302 	and.w	r3, r3, #2
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d10c      	bne.n	8004d1c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 8004d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d109      	bne.n	8004d1c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004d08:	4b6c      	ldr	r3, [pc, #432]	@ (8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	08db      	lsrs	r3, r3, #3
 8004d0e:	f003 0303 	and.w	r3, r3, #3
 8004d12:	4a6b      	ldr	r2, [pc, #428]	@ (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8004d14:	fa22 f303 	lsr.w	r3, r2, r3
 8004d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d1a:	e01e      	b.n	8004d5a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004d1c:	4b67      	ldr	r3, [pc, #412]	@ (8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d28:	d106      	bne.n	8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 8004d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d30:	d102      	bne.n	8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8004d32:	4b64      	ldr	r3, [pc, #400]	@ (8004ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8004d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d36:	e010      	b.n	8004d5a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004d38:	4b60      	ldr	r3, [pc, #384]	@ (8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d40:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d44:	d106      	bne.n	8004d54 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 8004d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d48:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d4c:	d102      	bne.n	8004d54 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8004d4e:	4b5e      	ldr	r3, [pc, #376]	@ (8004ec8 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8004d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d52:	e002      	b.n	8004d5a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8004d54:	2300      	movs	r3, #0
 8004d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004d58:	e003      	b.n	8004d62 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 8004d5a:	e002      	b.n	8004d62 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004d60:	bf00      	nop
          }
        }
        break;
 8004d62:	e284      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004d64:	4b55      	ldr	r3, [pc, #340]	@ (8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004d66:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004d6a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8004d6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d72:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004d76:	d044      	beq.n	8004e02 <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8004d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d7a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004d7e:	d879      	bhi.n	8004e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8004d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d82:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d86:	d02d      	beq.n	8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 8004d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d8e:	d871      	bhi.n	8004e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8004d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d92:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004d96:	d017      	beq.n	8004dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 8004d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d9a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004d9e:	d869      	bhi.n	8004e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8004da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d004      	beq.n	8004db0 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 8004da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004da8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dac:	d004      	beq.n	8004db8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8004dae:	e061      	b.n	8004e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8004db0:	f7fe f9ea 	bl	8003188 <HAL_RCC_GetPCLK1Freq>
 8004db4:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8004db6:	e060      	b.n	8004e7a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004db8:	f107 030c 	add.w	r3, r7, #12
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f7ff f9b5 	bl	800412c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004dc6:	e058      	b.n	8004e7a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004dc8:	4b3c      	ldr	r3, [pc, #240]	@ (8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004dca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004dce:	f003 0302 	and.w	r3, r3, #2
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	d103      	bne.n	8004dde <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 8004dd6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004dda:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004ddc:	e04d      	b.n	8004e7a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8004dde:	2300      	movs	r3, #0
 8004de0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004de2:	e04a      	b.n	8004e7a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8004de4:	4b35      	ldr	r3, [pc, #212]	@ (8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004de6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004dea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004df2:	d103      	bne.n	8004dfc <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 8004df4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004dfa:	e03e      	b.n	8004e7a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004e00:	e03b      	b.n	8004e7a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004e02:	4b2e      	ldr	r3, [pc, #184]	@ (8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004e04:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004e08:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004e0c:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004e0e:	4b2b      	ldr	r3, [pc, #172]	@ (8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 0302 	and.w	r3, r3, #2
 8004e16:	2b02      	cmp	r3, #2
 8004e18:	d10c      	bne.n	8004e34 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 8004e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d109      	bne.n	8004e34 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004e20:	4b26      	ldr	r3, [pc, #152]	@ (8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	08db      	lsrs	r3, r3, #3
 8004e26:	f003 0303 	and.w	r3, r3, #3
 8004e2a:	4a25      	ldr	r2, [pc, #148]	@ (8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8004e2c:	fa22 f303 	lsr.w	r3, r2, r3
 8004e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e32:	e01e      	b.n	8004e72 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004e34:	4b21      	ldr	r3, [pc, #132]	@ (8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e40:	d106      	bne.n	8004e50 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8004e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e48:	d102      	bne.n	8004e50 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8004e4a:	4b1e      	ldr	r3, [pc, #120]	@ (8004ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8004e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e4e:	e010      	b.n	8004e72 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004e50:	4b1a      	ldr	r3, [pc, #104]	@ (8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e5c:	d106      	bne.n	8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 8004e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e60:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004e64:	d102      	bne.n	8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8004e66:	4b18      	ldr	r3, [pc, #96]	@ (8004ec8 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8004e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e6a:	e002      	b.n	8004e72 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004e70:	e003      	b.n	8004e7a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 8004e72:	e002      	b.n	8004e7a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 8004e74:	2300      	movs	r3, #0
 8004e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004e78:	bf00      	nop
          }
        }
        break;
 8004e7a:	e1f8      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8004e7c:	4b0f      	ldr	r3, [pc, #60]	@ (8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004e7e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004e82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e86:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8004e88:	4b0c      	ldr	r3, [pc, #48]	@ (8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e94:	d105      	bne.n	8004ea2 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 8004e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d102      	bne.n	8004ea2 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 8004e9c:	4b0a      	ldr	r3, [pc, #40]	@ (8004ec8 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8004e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8004ea0:	e1e5      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8004ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ea4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ea8:	d110      	bne.n	8004ecc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004eaa:	f107 0318 	add.w	r3, r7, #24
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f7fe ffd0 	bl	8003e54 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004eb4:	69fb      	ldr	r3, [r7, #28]
 8004eb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004eb8:	e1d9      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004eba:	bf00      	nop
 8004ebc:	44020c00 	.word	0x44020c00
 8004ec0:	03d09000 	.word	0x03d09000
 8004ec4:	003d0900 	.word	0x003d0900
 8004ec8:	016e3600 	.word	0x016e3600
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8004ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ece:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ed2:	d107      	bne.n	8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004ed4:	f107 030c 	add.w	r3, r7, #12
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f7ff f927 	bl	800412c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004ee2:	e1c4      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004ee8:	e1c1      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8004eea:	4b9d      	ldr	r3, [pc, #628]	@ (8005160 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004eec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004ef0:	f003 0307 	and.w	r3, r3, #7
 8004ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ef8:	2b04      	cmp	r3, #4
 8004efa:	d859      	bhi.n	8004fb0 <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 8004efc:	a201      	add	r2, pc, #4	@ (adr r2, 8004f04 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8004efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f02:	bf00      	nop
 8004f04:	08004f19 	.word	0x08004f19
 8004f08:	08004f29 	.word	0x08004f29
 8004f0c:	08004fb1 	.word	0x08004fb1
 8004f10:	08004f39 	.word	0x08004f39
 8004f14:	08004f3f 	.word	0x08004f3f
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004f18:	f107 0318 	add.w	r3, r7, #24
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7fe ff99 	bl	8003e54 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004f26:	e046      	b.n	8004fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f28:	f107 030c 	add.w	r3, r7, #12
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	f7ff f8fd 	bl	800412c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004f36:	e03e      	b.n	8004fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8004f38:	4b8a      	ldr	r3, [pc, #552]	@ (8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8004f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004f3c:	e03b      	b.n	8004fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004f3e:	4b88      	ldr	r3, [pc, #544]	@ (8005160 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004f40:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004f44:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004f48:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004f4a:	4b85      	ldr	r3, [pc, #532]	@ (8005160 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 0302 	and.w	r3, r3, #2
 8004f52:	2b02      	cmp	r3, #2
 8004f54:	d10c      	bne.n	8004f70 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 8004f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d109      	bne.n	8004f70 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004f5c:	4b80      	ldr	r3, [pc, #512]	@ (8005160 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	08db      	lsrs	r3, r3, #3
 8004f62:	f003 0303 	and.w	r3, r3, #3
 8004f66:	4a80      	ldr	r2, [pc, #512]	@ (8005168 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8004f68:	fa22 f303 	lsr.w	r3, r2, r3
 8004f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f6e:	e01e      	b.n	8004fae <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004f70:	4b7b      	ldr	r3, [pc, #492]	@ (8005160 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f7c:	d106      	bne.n	8004f8c <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f84:	d102      	bne.n	8004f8c <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8004f86:	4b79      	ldr	r3, [pc, #484]	@ (800516c <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8004f88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f8a:	e010      	b.n	8004fae <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004f8c:	4b74      	ldr	r3, [pc, #464]	@ (8005160 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f98:	d106      	bne.n	8004fa8 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8004f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004fa0:	d102      	bne.n	8004fa8 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8004fa2:	4b73      	ldr	r3, [pc, #460]	@ (8005170 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8004fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004fa6:	e002      	b.n	8004fae <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004fac:	e003      	b.n	8004fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 8004fae:	e002      	b.n	8004fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004fb4:	bf00      	nop
          }
        }
        break;
 8004fb6:	e15a      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8004fb8:	4b69      	ldr	r3, [pc, #420]	@ (8005160 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004fba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004fbe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004fc2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fc6:	2b20      	cmp	r3, #32
 8004fc8:	d022      	beq.n	8005010 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 8004fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fcc:	2b20      	cmp	r3, #32
 8004fce:	d858      	bhi.n	8005082 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8004fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fd2:	2b18      	cmp	r3, #24
 8004fd4:	d019      	beq.n	800500a <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 8004fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fd8:	2b18      	cmp	r3, #24
 8004fda:	d852      	bhi.n	8005082 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8004fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d003      	beq.n	8004fea <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 8004fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fe4:	2b08      	cmp	r3, #8
 8004fe6:	d008      	beq.n	8004ffa <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8004fe8:	e04b      	b.n	8005082 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004fea:	f107 0318 	add.w	r3, r7, #24
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f7fe ff30 	bl	8003e54 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8004ff4:	69fb      	ldr	r3, [r7, #28]
 8004ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004ff8:	e046      	b.n	8005088 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004ffa:	f107 030c 	add.w	r3, r7, #12
 8004ffe:	4618      	mov	r0, r3
 8005000:	f7ff f894 	bl	800412c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005008:	e03e      	b.n	8005088 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800500a:	4b56      	ldr	r3, [pc, #344]	@ (8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800500c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800500e:	e03b      	b.n	8005088 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005010:	4b53      	ldr	r3, [pc, #332]	@ (8005160 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005012:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005016:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800501a:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800501c:	4b50      	ldr	r3, [pc, #320]	@ (8005160 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f003 0302 	and.w	r3, r3, #2
 8005024:	2b02      	cmp	r3, #2
 8005026:	d10c      	bne.n	8005042 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8005028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800502a:	2b00      	cmp	r3, #0
 800502c:	d109      	bne.n	8005042 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800502e:	4b4c      	ldr	r3, [pc, #304]	@ (8005160 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	08db      	lsrs	r3, r3, #3
 8005034:	f003 0303 	and.w	r3, r3, #3
 8005038:	4a4b      	ldr	r2, [pc, #300]	@ (8005168 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800503a:	fa22 f303 	lsr.w	r3, r2, r3
 800503e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005040:	e01e      	b.n	8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005042:	4b47      	ldr	r3, [pc, #284]	@ (8005160 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800504a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800504e:	d106      	bne.n	800505e <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 8005050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005052:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005056:	d102      	bne.n	800505e <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005058:	4b44      	ldr	r3, [pc, #272]	@ (800516c <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 800505a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800505c:	e010      	b.n	8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800505e:	4b40      	ldr	r3, [pc, #256]	@ (8005160 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005066:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800506a:	d106      	bne.n	800507a <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 800506c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005072:	d102      	bne.n	800507a <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8005074:	4b3e      	ldr	r3, [pc, #248]	@ (8005170 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8005076:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005078:	e002      	b.n	8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800507a:	2300      	movs	r3, #0
 800507c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 800507e:	e003      	b.n	8005088 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 8005080:	e002      	b.n	8005088 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 8005082:	2300      	movs	r3, #0
 8005084:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005086:	bf00      	nop
          }
        }
        break;
 8005088:	e0f1      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800508a:	4b35      	ldr	r3, [pc, #212]	@ (8005160 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800508c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005090:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8005094:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005098:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800509c:	d023      	beq.n	80050e6 <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 800509e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050a4:	d858      	bhi.n	8005158 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 80050a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a8:	2bc0      	cmp	r3, #192	@ 0xc0
 80050aa:	d019      	beq.n	80050e0 <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 80050ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80050b0:	d852      	bhi.n	8005158 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 80050b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d003      	beq.n	80050c0 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 80050b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ba:	2b40      	cmp	r3, #64	@ 0x40
 80050bc:	d008      	beq.n	80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 80050be:	e04b      	b.n	8005158 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80050c0:	f107 0318 	add.w	r3, r7, #24
 80050c4:	4618      	mov	r0, r3
 80050c6:	f7fe fec5 	bl	8003e54 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80050ca:	69fb      	ldr	r3, [r7, #28]
 80050cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80050ce:	e046      	b.n	800515e <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80050d0:	f107 030c 	add.w	r3, r7, #12
 80050d4:	4618      	mov	r0, r3
 80050d6:	f7ff f829 	bl	800412c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80050de:	e03e      	b.n	800515e <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80050e0:	4b20      	ldr	r3, [pc, #128]	@ (8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80050e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80050e4:	e03b      	b.n	800515e <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80050e6:	4b1e      	ldr	r3, [pc, #120]	@ (8005160 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80050e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80050ec:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80050f0:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80050f2:	4b1b      	ldr	r3, [pc, #108]	@ (8005160 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f003 0302 	and.w	r3, r3, #2
 80050fa:	2b02      	cmp	r3, #2
 80050fc:	d10c      	bne.n	8005118 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 80050fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005100:	2b00      	cmp	r3, #0
 8005102:	d109      	bne.n	8005118 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005104:	4b16      	ldr	r3, [pc, #88]	@ (8005160 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	08db      	lsrs	r3, r3, #3
 800510a:	f003 0303 	and.w	r3, r3, #3
 800510e:	4a16      	ldr	r2, [pc, #88]	@ (8005168 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8005110:	fa22 f303 	lsr.w	r3, r2, r3
 8005114:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005116:	e01e      	b.n	8005156 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005118:	4b11      	ldr	r3, [pc, #68]	@ (8005160 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005120:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005124:	d106      	bne.n	8005134 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 8005126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005128:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800512c:	d102      	bne.n	8005134 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800512e:	4b0f      	ldr	r3, [pc, #60]	@ (800516c <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8005130:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005132:	e010      	b.n	8005156 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005134:	4b0a      	ldr	r3, [pc, #40]	@ (8005160 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800513c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005140:	d106      	bne.n	8005150 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 8005142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005144:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005148:	d102      	bne.n	8005150 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800514a:	4b09      	ldr	r3, [pc, #36]	@ (8005170 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 800514c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800514e:	e002      	b.n	8005156 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005150:	2300      	movs	r3, #0
 8005152:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8005154:	e003      	b.n	800515e <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 8005156:	e002      	b.n	800515e <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 8005158:	2300      	movs	r3, #0
 800515a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800515c:	bf00      	nop
          }
        }
        break;
 800515e:	e086      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005160:	44020c00 	.word	0x44020c00
 8005164:	00bb8000 	.word	0x00bb8000
 8005168:	03d09000 	.word	0x03d09000
 800516c:	003d0900 	.word	0x003d0900
 8005170:	016e3600 	.word	0x016e3600
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8005174:	4b40      	ldr	r3, [pc, #256]	@ (8005278 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005176:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800517a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800517e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8005180:	4b3d      	ldr	r3, [pc, #244]	@ (8005278 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005188:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800518c:	d105      	bne.n	800519a <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 800518e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005190:	2b00      	cmp	r3, #0
 8005192:	d102      	bne.n	800519a <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 8005194:	4b39      	ldr	r3, [pc, #228]	@ (800527c <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8005196:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005198:	e031      	b.n	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800519a:	4b37      	ldr	r3, [pc, #220]	@ (8005278 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051a6:	d10a      	bne.n	80051be <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 80051a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051aa:	2b10      	cmp	r3, #16
 80051ac:	d107      	bne.n	80051be <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80051ae:	f107 0318 	add.w	r3, r7, #24
 80051b2:	4618      	mov	r0, r3
 80051b4:	f7fe fe4e 	bl	8003e54 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80051b8:	69fb      	ldr	r3, [r7, #28]
 80051ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051bc:	e01f      	b.n	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 80051be:	4b2e      	ldr	r3, [pc, #184]	@ (8005278 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80051c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80051c4:	f003 0302 	and.w	r3, r3, #2
 80051c8:	2b02      	cmp	r3, #2
 80051ca:	d106      	bne.n	80051da <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 80051cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ce:	2b20      	cmp	r3, #32
 80051d0:	d103      	bne.n	80051da <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 80051d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051d8:	e011      	b.n	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 80051da:	4b27      	ldr	r3, [pc, #156]	@ (8005278 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80051dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80051e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80051e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051e8:	d106      	bne.n	80051f8 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 80051ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ec:	2b30      	cmp	r3, #48	@ 0x30
 80051ee:	d103      	bne.n	80051f8 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 80051f0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80051f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051f6:	e002      	b.n	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 80051f8:	2300      	movs	r3, #0
 80051fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 80051fc:	e037      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80051fe:	e036      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8005200:	4b1d      	ldr	r3, [pc, #116]	@ (8005278 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005202:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005206:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800520a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 800520c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800520e:	2b10      	cmp	r3, #16
 8005210:	d107      	bne.n	8005222 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005212:	f107 0318 	add.w	r3, r7, #24
 8005216:	4618      	mov	r0, r3
 8005218:	f7fe fe1c 	bl	8003e54 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800521c:	69fb      	ldr	r3, [r7, #28]
 800521e:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 8005220:	e025      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 8005222:	4b15      	ldr	r3, [pc, #84]	@ (8005278 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800522a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800522e:	d10a      	bne.n	8005246 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 8005230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005232:	2b20      	cmp	r3, #32
 8005234:	d107      	bne.n	8005246 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005236:	f107 030c 	add.w	r3, r7, #12
 800523a:	4618      	mov	r0, r3
 800523c:	f7fe ff76 	bl	800412c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005244:	e00f      	b.n	8005266 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8005246:	4b0c      	ldr	r3, [pc, #48]	@ (8005278 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800524e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005252:	d105      	bne.n	8005260 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 8005254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005256:	2b30      	cmp	r3, #48	@ 0x30
 8005258:	d102      	bne.n	8005260 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 800525a:	4b08      	ldr	r3, [pc, #32]	@ (800527c <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 800525c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800525e:	e002      	b.n	8005266 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8005260:	2300      	movs	r3, #0
 8005262:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 8005264:	e003      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005266:	e002      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 8005268:	2300      	movs	r3, #0
 800526a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800526c:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 800526e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005270:	4618      	mov	r0, r3
 8005272:	3730      	adds	r7, #48	@ 0x30
 8005274:	46bd      	mov	sp, r7
 8005276:	bd80      	pop	{r7, pc}
 8005278:	44020c00 	.word	0x44020c00
 800527c:	02dc6c00 	.word	0x02dc6c00

08005280 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8005288:	4b48      	ldr	r3, [pc, #288]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a47      	ldr	r2, [pc, #284]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 800528e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005292:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005294:	f7fb fef4 	bl	8001080 <HAL_GetTick>
 8005298:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800529a:	e008      	b.n	80052ae <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800529c:	f7fb fef0 	bl	8001080 <HAL_GetTick>
 80052a0:	4602      	mov	r2, r0
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	1ad3      	subs	r3, r2, r3
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d901      	bls.n	80052ae <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80052aa:	2303      	movs	r3, #3
 80052ac:	e07a      	b.n	80053a4 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80052ae:	4b3f      	ldr	r3, [pc, #252]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d1f0      	bne.n	800529c <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80052ba:	4b3c      	ldr	r3, [pc, #240]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 80052bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052be:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80052c2:	f023 0303 	bic.w	r3, r3, #3
 80052c6:	687a      	ldr	r2, [r7, #4]
 80052c8:	6811      	ldr	r1, [r2, #0]
 80052ca:	687a      	ldr	r2, [r7, #4]
 80052cc:	6852      	ldr	r2, [r2, #4]
 80052ce:	0212      	lsls	r2, r2, #8
 80052d0:	430a      	orrs	r2, r1
 80052d2:	4936      	ldr	r1, [pc, #216]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 80052d4:	4313      	orrs	r3, r2
 80052d6:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	3b01      	subs	r3, #1
 80052de:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	68db      	ldr	r3, [r3, #12]
 80052e6:	3b01      	subs	r3, #1
 80052e8:	025b      	lsls	r3, r3, #9
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	431a      	orrs	r2, r3
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	691b      	ldr	r3, [r3, #16]
 80052f2:	3b01      	subs	r3, #1
 80052f4:	041b      	lsls	r3, r3, #16
 80052f6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80052fa:	431a      	orrs	r2, r3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	695b      	ldr	r3, [r3, #20]
 8005300:	3b01      	subs	r3, #1
 8005302:	061b      	lsls	r3, r3, #24
 8005304:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005308:	4928      	ldr	r1, [pc, #160]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 800530a:	4313      	orrs	r3, r2
 800530c:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800530e:	4b27      	ldr	r3, [pc, #156]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 8005310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005312:	f023 020c 	bic.w	r2, r3, #12
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	699b      	ldr	r3, [r3, #24]
 800531a:	4924      	ldr	r1, [pc, #144]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 800531c:	4313      	orrs	r3, r2
 800531e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8005320:	4b22      	ldr	r3, [pc, #136]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 8005322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005324:	f023 0220 	bic.w	r2, r3, #32
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	69db      	ldr	r3, [r3, #28]
 800532c:	491f      	ldr	r1, [pc, #124]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 800532e:	4313      	orrs	r3, r2
 8005330:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8005332:	4b1e      	ldr	r3, [pc, #120]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 8005334:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800533a:	491c      	ldr	r1, [pc, #112]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 800533c:	4313      	orrs	r3, r2
 800533e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8005340:	4b1a      	ldr	r3, [pc, #104]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 8005342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005344:	4a19      	ldr	r2, [pc, #100]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 8005346:	f023 0310 	bic.w	r3, r3, #16
 800534a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 800534c:	4b17      	ldr	r3, [pc, #92]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 800534e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005350:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005354:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	6a12      	ldr	r2, [r2, #32]
 800535c:	00d2      	lsls	r2, r2, #3
 800535e:	4913      	ldr	r1, [pc, #76]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 8005360:	4313      	orrs	r3, r2
 8005362:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8005364:	4b11      	ldr	r3, [pc, #68]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 8005366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005368:	4a10      	ldr	r2, [pc, #64]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 800536a:	f043 0310 	orr.w	r3, r3, #16
 800536e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8005370:	4b0e      	ldr	r3, [pc, #56]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a0d      	ldr	r2, [pc, #52]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 8005376:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800537a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800537c:	f7fb fe80 	bl	8001080 <HAL_GetTick>
 8005380:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005382:	e008      	b.n	8005396 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005384:	f7fb fe7c 	bl	8001080 <HAL_GetTick>
 8005388:	4602      	mov	r2, r0
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	1ad3      	subs	r3, r2, r3
 800538e:	2b02      	cmp	r3, #2
 8005390:	d901      	bls.n	8005396 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8005392:	2303      	movs	r3, #3
 8005394:	e006      	b.n	80053a4 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005396:	4b05      	ldr	r3, [pc, #20]	@ (80053ac <RCCEx_PLL2_Config+0x12c>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d0f0      	beq.n	8005384 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 80053a2:	2300      	movs	r3, #0

}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3710      	adds	r7, #16
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}
 80053ac:	44020c00 	.word	0x44020c00

080053b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b082      	sub	sp, #8
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d101      	bne.n	80053c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e042      	b.n	8005448 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d106      	bne.n	80053da <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053d4:	6878      	ldr	r0, [r7, #4]
 80053d6:	f7fb fba5 	bl	8000b24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2224      	movs	r2, #36	@ 0x24
 80053de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	681a      	ldr	r2, [r3, #0]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f022 0201 	bic.w	r2, r2, #1
 80053f0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d002      	beq.n	8005400 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 fd52 	bl	8005ea4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f000 fbd1 	bl	8005ba8 <UART_SetConfig>
 8005406:	4603      	mov	r3, r0
 8005408:	2b01      	cmp	r3, #1
 800540a:	d101      	bne.n	8005410 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	e01b      	b.n	8005448 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	685a      	ldr	r2, [r3, #4]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800541e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	689a      	ldr	r2, [r3, #8]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800542e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f042 0201 	orr.w	r2, r2, #1
 800543e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f000 fdd1 	bl	8005fe8 <UART_CheckIdleState>
 8005446:	4603      	mov	r3, r0
}
 8005448:	4618      	mov	r0, r3
 800544a:	3708      	adds	r7, #8
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}

08005450 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b08a      	sub	sp, #40	@ 0x28
 8005454:	af02      	add	r7, sp, #8
 8005456:	60f8      	str	r0, [r7, #12]
 8005458:	60b9      	str	r1, [r7, #8]
 800545a:	603b      	str	r3, [r7, #0]
 800545c:	4613      	mov	r3, r2
 800545e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005466:	2b20      	cmp	r3, #32
 8005468:	f040 808b 	bne.w	8005582 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d002      	beq.n	8005478 <HAL_UART_Transmit+0x28>
 8005472:	88fb      	ldrh	r3, [r7, #6]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d101      	bne.n	800547c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e083      	b.n	8005584 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005486:	2b80      	cmp	r3, #128	@ 0x80
 8005488:	d107      	bne.n	800549a <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	689a      	ldr	r2, [r3, #8]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005498:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2200      	movs	r2, #0
 800549e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2221      	movs	r2, #33	@ 0x21
 80054a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80054aa:	f7fb fde9 	bl	8001080 <HAL_GetTick>
 80054ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	88fa      	ldrh	r2, [r7, #6]
 80054b4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	88fa      	ldrh	r2, [r7, #6]
 80054bc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054c8:	d108      	bne.n	80054dc <HAL_UART_Transmit+0x8c>
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	691b      	ldr	r3, [r3, #16]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d104      	bne.n	80054dc <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 80054d2:	2300      	movs	r3, #0
 80054d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	61bb      	str	r3, [r7, #24]
 80054da:	e003      	b.n	80054e4 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054e0:	2300      	movs	r3, #0
 80054e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80054e4:	e030      	b.n	8005548 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	9300      	str	r3, [sp, #0]
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	2200      	movs	r2, #0
 80054ee:	2180      	movs	r1, #128	@ 0x80
 80054f0:	68f8      	ldr	r0, [r7, #12]
 80054f2:	f000 fe23 	bl	800613c <UART_WaitOnFlagUntilTimeout>
 80054f6:	4603      	mov	r3, r0
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d005      	beq.n	8005508 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2220      	movs	r2, #32
 8005500:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005504:	2303      	movs	r3, #3
 8005506:	e03d      	b.n	8005584 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8005508:	69fb      	ldr	r3, [r7, #28]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d10b      	bne.n	8005526 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800550e:	69bb      	ldr	r3, [r7, #24]
 8005510:	881b      	ldrh	r3, [r3, #0]
 8005512:	461a      	mov	r2, r3
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800551c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800551e:	69bb      	ldr	r3, [r7, #24]
 8005520:	3302      	adds	r3, #2
 8005522:	61bb      	str	r3, [r7, #24]
 8005524:	e007      	b.n	8005536 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005526:	69fb      	ldr	r3, [r7, #28]
 8005528:	781a      	ldrb	r2, [r3, #0]
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005530:	69fb      	ldr	r3, [r7, #28]
 8005532:	3301      	adds	r3, #1
 8005534:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800553c:	b29b      	uxth	r3, r3
 800553e:	3b01      	subs	r3, #1
 8005540:	b29a      	uxth	r2, r3
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800554e:	b29b      	uxth	r3, r3
 8005550:	2b00      	cmp	r3, #0
 8005552:	d1c8      	bne.n	80054e6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	9300      	str	r3, [sp, #0]
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	2200      	movs	r2, #0
 800555c:	2140      	movs	r1, #64	@ 0x40
 800555e:	68f8      	ldr	r0, [r7, #12]
 8005560:	f000 fdec 	bl	800613c <UART_WaitOnFlagUntilTimeout>
 8005564:	4603      	mov	r3, r0
 8005566:	2b00      	cmp	r3, #0
 8005568:	d005      	beq.n	8005576 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2220      	movs	r2, #32
 800556e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005572:	2303      	movs	r3, #3
 8005574:	e006      	b.n	8005584 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2220      	movs	r2, #32
 800557a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800557e:	2300      	movs	r3, #0
 8005580:	e000      	b.n	8005584 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8005582:	2302      	movs	r3, #2
  }
}
 8005584:	4618      	mov	r0, r3
 8005586:	3720      	adds	r7, #32
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}

0800558c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b0ae      	sub	sp, #184	@ 0xb8
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	69db      	ldr	r3, [r3, #28]
 800559a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80055b2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80055b6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80055ba:	4013      	ands	r3, r2
 80055bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 80055c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d11b      	bne.n	8005600 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80055c8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80055cc:	f003 0320 	and.w	r3, r3, #32
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d015      	beq.n	8005600 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80055d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80055d8:	f003 0320 	and.w	r3, r3, #32
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d105      	bne.n	80055ec <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80055e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d009      	beq.n	8005600 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	f000 82ac 	beq.w	8005b4e <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	4798      	blx	r3
      }
      return;
 80055fe:	e2a6      	b.n	8005b4e <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005600:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005604:	2b00      	cmp	r3, #0
 8005606:	f000 80fd 	beq.w	8005804 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800560a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800560e:	4b7a      	ldr	r3, [pc, #488]	@ (80057f8 <HAL_UART_IRQHandler+0x26c>)
 8005610:	4013      	ands	r3, r2
 8005612:	2b00      	cmp	r3, #0
 8005614:	d106      	bne.n	8005624 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005616:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800561a:	4b78      	ldr	r3, [pc, #480]	@ (80057fc <HAL_UART_IRQHandler+0x270>)
 800561c:	4013      	ands	r3, r2
 800561e:	2b00      	cmp	r3, #0
 8005620:	f000 80f0 	beq.w	8005804 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005624:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005628:	f003 0301 	and.w	r3, r3, #1
 800562c:	2b00      	cmp	r3, #0
 800562e:	d011      	beq.n	8005654 <HAL_UART_IRQHandler+0xc8>
 8005630:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005634:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005638:	2b00      	cmp	r3, #0
 800563a:	d00b      	beq.n	8005654 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	2201      	movs	r2, #1
 8005642:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800564a:	f043 0201 	orr.w	r2, r3, #1
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005654:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005658:	f003 0302 	and.w	r3, r3, #2
 800565c:	2b00      	cmp	r3, #0
 800565e:	d011      	beq.n	8005684 <HAL_UART_IRQHandler+0xf8>
 8005660:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005664:	f003 0301 	and.w	r3, r3, #1
 8005668:	2b00      	cmp	r3, #0
 800566a:	d00b      	beq.n	8005684 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	2202      	movs	r2, #2
 8005672:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800567a:	f043 0204 	orr.w	r2, r3, #4
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005684:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005688:	f003 0304 	and.w	r3, r3, #4
 800568c:	2b00      	cmp	r3, #0
 800568e:	d011      	beq.n	80056b4 <HAL_UART_IRQHandler+0x128>
 8005690:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005694:	f003 0301 	and.w	r3, r3, #1
 8005698:	2b00      	cmp	r3, #0
 800569a:	d00b      	beq.n	80056b4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	2204      	movs	r2, #4
 80056a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056aa:	f043 0202 	orr.w	r2, r3, #2
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80056b4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80056b8:	f003 0308 	and.w	r3, r3, #8
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d017      	beq.n	80056f0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80056c0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80056c4:	f003 0320 	and.w	r3, r3, #32
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d105      	bne.n	80056d8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80056cc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80056d0:	4b49      	ldr	r3, [pc, #292]	@ (80057f8 <HAL_UART_IRQHandler+0x26c>)
 80056d2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d00b      	beq.n	80056f0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	2208      	movs	r2, #8
 80056de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056e6:	f043 0208 	orr.w	r2, r3, #8
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80056f0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80056f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d012      	beq.n	8005722 <HAL_UART_IRQHandler+0x196>
 80056fc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005700:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005704:	2b00      	cmp	r3, #0
 8005706:	d00c      	beq.n	8005722 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005710:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005718:	f043 0220 	orr.w	r2, r3, #32
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005728:	2b00      	cmp	r3, #0
 800572a:	f000 8212 	beq.w	8005b52 <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800572e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005732:	f003 0320 	and.w	r3, r3, #32
 8005736:	2b00      	cmp	r3, #0
 8005738:	d013      	beq.n	8005762 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800573a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800573e:	f003 0320 	and.w	r3, r3, #32
 8005742:	2b00      	cmp	r3, #0
 8005744:	d105      	bne.n	8005752 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005746:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800574a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800574e:	2b00      	cmp	r3, #0
 8005750:	d007      	beq.n	8005762 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005756:	2b00      	cmp	r3, #0
 8005758:	d003      	beq.n	8005762 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005768:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005776:	2b40      	cmp	r3, #64	@ 0x40
 8005778:	d005      	beq.n	8005786 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800577a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800577e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005782:	2b00      	cmp	r3, #0
 8005784:	d02e      	beq.n	80057e4 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	f000 fd45 	bl	8006216 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005796:	2b40      	cmp	r3, #64	@ 0x40
 8005798:	d120      	bne.n	80057dc <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d017      	beq.n	80057d4 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057aa:	4a15      	ldr	r2, [pc, #84]	@ (8005800 <HAL_UART_IRQHandler+0x274>)
 80057ac:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057b4:	4618      	mov	r0, r3
 80057b6:	f7fb fe7b 	bl	80014b0 <HAL_DMA_Abort_IT>
 80057ba:	4603      	mov	r3, r0
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d019      	beq.n	80057f4 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80057c8:	687a      	ldr	r2, [r7, #4]
 80057ca:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80057ce:	4610      	mov	r0, r2
 80057d0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057d2:	e00f      	b.n	80057f4 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f000 f9d1 	bl	8005b7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057da:	e00b      	b.n	80057f4 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	f000 f9cd 	bl	8005b7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057e2:	e007      	b.n	80057f4 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f000 f9c9 	bl	8005b7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80057f2:	e1ae      	b.n	8005b52 <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057f4:	bf00      	nop
    return;
 80057f6:	e1ac      	b.n	8005b52 <HAL_UART_IRQHandler+0x5c6>
 80057f8:	10000001 	.word	0x10000001
 80057fc:	04000120 	.word	0x04000120
 8005800:	080062e3 	.word	0x080062e3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005808:	2b01      	cmp	r3, #1
 800580a:	f040 8142 	bne.w	8005a92 <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800580e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005812:	f003 0310 	and.w	r3, r3, #16
 8005816:	2b00      	cmp	r3, #0
 8005818:	f000 813b 	beq.w	8005a92 <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800581c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005820:	f003 0310 	and.w	r3, r3, #16
 8005824:	2b00      	cmp	r3, #0
 8005826:	f000 8134 	beq.w	8005a92 <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	2210      	movs	r2, #16
 8005830:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800583c:	2b40      	cmp	r3, #64	@ 0x40
 800583e:	f040 80aa 	bne.w	8005996 <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800584c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 8005850:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005854:	2b00      	cmp	r3, #0
 8005856:	f000 8084 	beq.w	8005962 <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005860:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8005864:	429a      	cmp	r2, r3
 8005866:	d27c      	bcs.n	8005962 <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800586e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005878:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800587a:	2b81      	cmp	r3, #129	@ 0x81
 800587c:	d060      	beq.n	8005940 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005884:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005886:	e853 3f00 	ldrex	r3, [r3]
 800588a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800588c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800588e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005892:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	461a      	mov	r2, r3
 800589c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80058a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80058a4:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80058a8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80058ac:	e841 2300 	strex	r3, r2, [r1]
 80058b0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80058b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d1e2      	bne.n	800587e <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	3308      	adds	r3, #8
 80058be:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80058c2:	e853 3f00 	ldrex	r3, [r3]
 80058c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80058c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058ca:	f023 0301 	bic.w	r3, r3, #1
 80058ce:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	3308      	adds	r3, #8
 80058d8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80058dc:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80058de:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058e0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80058e2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80058e4:	e841 2300 	strex	r3, r2, [r1]
 80058e8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80058ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d1e3      	bne.n	80058b8 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2220      	movs	r2, #32
 80058f4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2200      	movs	r2, #0
 80058fc:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005904:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005906:	e853 3f00 	ldrex	r3, [r3]
 800590a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800590c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800590e:	f023 0310 	bic.w	r3, r3, #16
 8005912:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	461a      	mov	r2, r3
 800591c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005920:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005922:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005924:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005926:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005928:	e841 2300 	strex	r3, r2, [r1]
 800592c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800592e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005930:	2b00      	cmp	r3, #0
 8005932:	d1e4      	bne.n	80058fe <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800593a:	4618      	mov	r0, r3
 800593c:	f7fb fd3c 	bl	80013b8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2202      	movs	r2, #2
 8005944:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005952:	b29b      	uxth	r3, r3
 8005954:	1ad3      	subs	r3, r2, r3
 8005956:	b29b      	uxth	r3, r3
 8005958:	4619      	mov	r1, r3
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f000 f918 	bl	8005b90 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005960:	e0f9      	b.n	8005b56 <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005968:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800596c:	429a      	cmp	r2, r3
 800596e:	f040 80f2 	bne.w	8005b56 <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005978:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800597a:	2b81      	cmp	r3, #129	@ 0x81
 800597c:	f040 80eb 	bne.w	8005b56 <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2202      	movs	r2, #2
 8005984:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800598c:	4619      	mov	r1, r3
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f000 f8fe 	bl	8005b90 <HAL_UARTEx_RxEventCallback>
      return;
 8005994:	e0df      	b.n	8005b56 <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	1ad3      	subs	r3, r2, r3
 80059a6:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	f000 80d1 	beq.w	8005b5a <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 80059b8:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 80059bc:	2b00      	cmp	r3, #0
 80059be:	f000 80cc 	beq.w	8005b5a <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ca:	e853 3f00 	ldrex	r3, [r3]
 80059ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80059d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	461a      	mov	r2, r3
 80059e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80059e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80059e6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80059ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80059ec:	e841 2300 	strex	r3, r2, [r1]
 80059f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80059f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d1e4      	bne.n	80059c2 <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	3308      	adds	r3, #8
 80059fe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a02:	e853 3f00 	ldrex	r3, [r3]
 8005a06:	623b      	str	r3, [r7, #32]
   return(result);
 8005a08:	6a3b      	ldr	r3, [r7, #32]
 8005a0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a0e:	f023 0301 	bic.w	r3, r3, #1
 8005a12:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	3308      	adds	r3, #8
 8005a1c:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8005a20:	633a      	str	r2, [r7, #48]	@ 0x30
 8005a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a24:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a28:	e841 2300 	strex	r3, r2, [r1]
 8005a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d1e1      	bne.n	80059f8 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2220      	movs	r2, #32
 8005a38:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a4e:	693b      	ldr	r3, [r7, #16]
 8005a50:	e853 3f00 	ldrex	r3, [r3]
 8005a54:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	f023 0310 	bic.w	r3, r3, #16
 8005a5c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	461a      	mov	r2, r3
 8005a66:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005a6a:	61fb      	str	r3, [r7, #28]
 8005a6c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a6e:	69b9      	ldr	r1, [r7, #24]
 8005a70:	69fa      	ldr	r2, [r7, #28]
 8005a72:	e841 2300 	strex	r3, r2, [r1]
 8005a76:	617b      	str	r3, [r7, #20]
   return(result);
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d1e4      	bne.n	8005a48 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2202      	movs	r2, #2
 8005a82:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a84:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8005a88:	4619      	mov	r1, r3
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f000 f880 	bl	8005b90 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005a90:	e063      	b.n	8005b5a <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005a92:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005a96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d00e      	beq.n	8005abc <HAL_UART_IRQHandler+0x530>
 8005a9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005aa2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d008      	beq.n	8005abc <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005ab2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005ab4:	6878      	ldr	r0, [r7, #4]
 8005ab6:	f000 fc51 	bl	800635c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005aba:	e051      	b.n	8005b60 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005abc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005ac0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d014      	beq.n	8005af2 <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005ac8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005acc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d105      	bne.n	8005ae0 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005ad4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ad8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d008      	beq.n	8005af2 <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d03a      	beq.n	8005b5e <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	4798      	blx	r3
    }
    return;
 8005af0:	e035      	b.n	8005b5e <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005af2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005af6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d009      	beq.n	8005b12 <HAL_UART_IRQHandler+0x586>
 8005afe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005b02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d003      	beq.n	8005b12 <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f000 fbfb 	bl	8006306 <UART_EndTransmit_IT>
    return;
 8005b10:	e026      	b.n	8005b60 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005b12:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005b16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d009      	beq.n	8005b32 <HAL_UART_IRQHandler+0x5a6>
 8005b1e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005b22:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d003      	beq.n	8005b32 <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f000 fc2a 	bl	8006384 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005b30:	e016      	b.n	8005b60 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005b32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005b36:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d010      	beq.n	8005b60 <HAL_UART_IRQHandler+0x5d4>
 8005b3e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	da0c      	bge.n	8005b60 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f000 fc12 	bl	8006370 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005b4c:	e008      	b.n	8005b60 <HAL_UART_IRQHandler+0x5d4>
      return;
 8005b4e:	bf00      	nop
 8005b50:	e006      	b.n	8005b60 <HAL_UART_IRQHandler+0x5d4>
    return;
 8005b52:	bf00      	nop
 8005b54:	e004      	b.n	8005b60 <HAL_UART_IRQHandler+0x5d4>
      return;
 8005b56:	bf00      	nop
 8005b58:	e002      	b.n	8005b60 <HAL_UART_IRQHandler+0x5d4>
      return;
 8005b5a:	bf00      	nop
 8005b5c:	e000      	b.n	8005b60 <HAL_UART_IRQHandler+0x5d4>
    return;
 8005b5e:	bf00      	nop
  }
}
 8005b60:	37b8      	adds	r7, #184	@ 0xb8
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd80      	pop	{r7, pc}
 8005b66:	bf00      	nop

08005b68 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b083      	sub	sp, #12
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005b70:	bf00      	nop
 8005b72:	370c      	adds	r7, #12
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr

08005b7c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b083      	sub	sp, #12
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005b84:	bf00      	nop
 8005b86:	370c      	adds	r7, #12
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr

08005b90 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b083      	sub	sp, #12
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
 8005b98:	460b      	mov	r3, r1
 8005b9a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005b9c:	bf00      	nop
 8005b9e:	370c      	adds	r7, #12
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr

08005ba8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ba8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005bac:	b094      	sub	sp, #80	@ 0x50
 8005bae:	af00      	add	r7, sp, #0
 8005bb0:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005bb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bba:	689a      	ldr	r2, [r3, #8]
 8005bbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bbe:	691b      	ldr	r3, [r3, #16]
 8005bc0:	431a      	orrs	r2, r3
 8005bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bc4:	695b      	ldr	r3, [r3, #20]
 8005bc6:	431a      	orrs	r2, r3
 8005bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bca:	69db      	ldr	r3, [r3, #28]
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	498a      	ldr	r1, [pc, #552]	@ (8005e00 <UART_SetConfig+0x258>)
 8005bd8:	4019      	ands	r1, r3
 8005bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bdc:	681a      	ldr	r2, [r3, #0]
 8005bde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005be0:	430b      	orrs	r3, r1
 8005be2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005bee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bf0:	68d9      	ldr	r1, [r3, #12]
 8005bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	ea40 0301 	orr.w	r3, r0, r1
 8005bfa:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bfe:	699b      	ldr	r3, [r3, #24]
 8005c00:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	4b7f      	ldr	r3, [pc, #508]	@ (8005e04 <UART_SetConfig+0x25c>)
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d004      	beq.n	8005c16 <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005c0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c0e:	6a1a      	ldr	r2, [r3, #32]
 8005c10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c12:	4313      	orrs	r3, r2
 8005c14:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005c16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8005c20:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8005c24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c2a:	430b      	orrs	r3, r1
 8005c2c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005c2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c34:	f023 000f 	bic.w	r0, r3, #15
 8005c38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c3a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	ea40 0301 	orr.w	r3, r0, r1
 8005c44:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	4b6f      	ldr	r3, [pc, #444]	@ (8005e08 <UART_SetConfig+0x260>)
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	d102      	bne.n	8005c56 <UART_SetConfig+0xae>
 8005c50:	2301      	movs	r3, #1
 8005c52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c54:	e01a      	b.n	8005c8c <UART_SetConfig+0xe4>
 8005c56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	4b6c      	ldr	r3, [pc, #432]	@ (8005e0c <UART_SetConfig+0x264>)
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	d102      	bne.n	8005c66 <UART_SetConfig+0xbe>
 8005c60:	2302      	movs	r3, #2
 8005c62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c64:	e012      	b.n	8005c8c <UART_SetConfig+0xe4>
 8005c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c68:	681a      	ldr	r2, [r3, #0]
 8005c6a:	4b69      	ldr	r3, [pc, #420]	@ (8005e10 <UART_SetConfig+0x268>)
 8005c6c:	429a      	cmp	r2, r3
 8005c6e:	d102      	bne.n	8005c76 <UART_SetConfig+0xce>
 8005c70:	2304      	movs	r3, #4
 8005c72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c74:	e00a      	b.n	8005c8c <UART_SetConfig+0xe4>
 8005c76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	4b62      	ldr	r3, [pc, #392]	@ (8005e04 <UART_SetConfig+0x25c>)
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d103      	bne.n	8005c88 <UART_SetConfig+0xe0>
 8005c80:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005c84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c86:	e001      	b.n	8005c8c <UART_SetConfig+0xe4>
 8005c88:	2300      	movs	r3, #0
 8005c8a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	4b5c      	ldr	r3, [pc, #368]	@ (8005e04 <UART_SetConfig+0x25c>)
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d171      	bne.n	8005d7a <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8005c96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c98:	2200      	movs	r2, #0
 8005c9a:	623b      	str	r3, [r7, #32]
 8005c9c:	627a      	str	r2, [r7, #36]	@ 0x24
 8005c9e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005ca2:	f7fe fbaf 	bl	8004404 <HAL_RCCEx_GetPeriphCLKFreq>
 8005ca6:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8005ca8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	f000 80e2 	beq.w	8005e74 <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb4:	4a57      	ldr	r2, [pc, #348]	@ (8005e14 <UART_SetConfig+0x26c>)
 8005cb6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005cba:	461a      	mov	r2, r3
 8005cbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005cbe:	fbb3 f3f2 	udiv	r3, r3, r2
 8005cc2:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005cc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cc6:	685a      	ldr	r2, [r3, #4]
 8005cc8:	4613      	mov	r3, r2
 8005cca:	005b      	lsls	r3, r3, #1
 8005ccc:	4413      	add	r3, r2
 8005cce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d305      	bcc.n	8005ce0 <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005cda:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d903      	bls.n	8005ce8 <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8005ce6:	e0c5      	b.n	8005e74 <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ce8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005cea:	2200      	movs	r2, #0
 8005cec:	61bb      	str	r3, [r7, #24]
 8005cee:	61fa      	str	r2, [r7, #28]
 8005cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cf4:	4a47      	ldr	r2, [pc, #284]	@ (8005e14 <UART_SetConfig+0x26c>)
 8005cf6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	613b      	str	r3, [r7, #16]
 8005d00:	617a      	str	r2, [r7, #20]
 8005d02:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005d06:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005d0a:	f7fa fac5 	bl	8000298 <__aeabi_uldivmod>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	460b      	mov	r3, r1
 8005d12:	4610      	mov	r0, r2
 8005d14:	4619      	mov	r1, r3
 8005d16:	f04f 0200 	mov.w	r2, #0
 8005d1a:	f04f 0300 	mov.w	r3, #0
 8005d1e:	020b      	lsls	r3, r1, #8
 8005d20:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005d24:	0202      	lsls	r2, r0, #8
 8005d26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d28:	6849      	ldr	r1, [r1, #4]
 8005d2a:	0849      	lsrs	r1, r1, #1
 8005d2c:	2000      	movs	r0, #0
 8005d2e:	460c      	mov	r4, r1
 8005d30:	4605      	mov	r5, r0
 8005d32:	eb12 0804 	adds.w	r8, r2, r4
 8005d36:	eb43 0905 	adc.w	r9, r3, r5
 8005d3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	60bb      	str	r3, [r7, #8]
 8005d42:	60fa      	str	r2, [r7, #12]
 8005d44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005d48:	4640      	mov	r0, r8
 8005d4a:	4649      	mov	r1, r9
 8005d4c:	f7fa faa4 	bl	8000298 <__aeabi_uldivmod>
 8005d50:	4602      	mov	r2, r0
 8005d52:	460b      	mov	r3, r1
 8005d54:	4613      	mov	r3, r2
 8005d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005d58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d5e:	d308      	bcc.n	8005d72 <UART_SetConfig+0x1ca>
 8005d60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d66:	d204      	bcs.n	8005d72 <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 8005d68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005d6e:	60da      	str	r2, [r3, #12]
 8005d70:	e080      	b.n	8005e74 <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8005d78:	e07c      	b.n	8005e74 <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d7c:	69db      	ldr	r3, [r3, #28]
 8005d7e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d82:	d149      	bne.n	8005e18 <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8005d84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d86:	2200      	movs	r2, #0
 8005d88:	603b      	str	r3, [r7, #0]
 8005d8a:	607a      	str	r2, [r7, #4]
 8005d8c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005d90:	f7fe fb38 	bl	8004404 <HAL_RCCEx_GetPeriphCLKFreq>
 8005d94:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005d96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d06b      	beq.n	8005e74 <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da0:	4a1c      	ldr	r2, [pc, #112]	@ (8005e14 <UART_SetConfig+0x26c>)
 8005da2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005da6:	461a      	mov	r2, r3
 8005da8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005daa:	fbb3 f3f2 	udiv	r3, r3, r2
 8005dae:	005a      	lsls	r2, r3, #1
 8005db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	085b      	lsrs	r3, r3, #1
 8005db6:	441a      	add	r2, r3
 8005db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005dc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005dc4:	2b0f      	cmp	r3, #15
 8005dc6:	d916      	bls.n	8005df6 <UART_SetConfig+0x24e>
 8005dc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005dca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005dce:	d212      	bcs.n	8005df6 <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005dd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005dd2:	b29b      	uxth	r3, r3
 8005dd4:	f023 030f 	bic.w	r3, r3, #15
 8005dd8:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005dda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ddc:	085b      	lsrs	r3, r3, #1
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	f003 0307 	and.w	r3, r3, #7
 8005de4:	b29a      	uxth	r2, r3
 8005de6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005de8:	4313      	orrs	r3, r2
 8005dea:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8005dec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8005df2:	60da      	str	r2, [r3, #12]
 8005df4:	e03e      	b.n	8005e74 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8005dfc:	e03a      	b.n	8005e74 <UART_SetConfig+0x2cc>
 8005dfe:	bf00      	nop
 8005e00:	cfff69f3 	.word	0xcfff69f3
 8005e04:	44002400 	.word	0x44002400
 8005e08:	40013800 	.word	0x40013800
 8005e0c:	40004400 	.word	0x40004400
 8005e10:	40004800 	.word	0x40004800
 8005e14:	08007004 	.word	0x08007004
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8005e18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	469a      	mov	sl, r3
 8005e1e:	4693      	mov	fp, r2
 8005e20:	4650      	mov	r0, sl
 8005e22:	4659      	mov	r1, fp
 8005e24:	f7fe faee 	bl	8004404 <HAL_RCCEx_GetPeriphCLKFreq>
 8005e28:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8005e2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d021      	beq.n	8005e74 <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e34:	4a1a      	ldr	r2, [pc, #104]	@ (8005ea0 <UART_SetConfig+0x2f8>)
 8005e36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e3a:	461a      	mov	r2, r3
 8005e3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e3e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	085b      	lsrs	r3, r3, #1
 8005e48:	441a      	add	r2, r3
 8005e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e56:	2b0f      	cmp	r3, #15
 8005e58:	d909      	bls.n	8005e6e <UART_SetConfig+0x2c6>
 8005e5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e60:	d205      	bcs.n	8005e6e <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005e62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e64:	b29a      	uxth	r2, r3
 8005e66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	60da      	str	r2, [r3, #12]
 8005e6c:	e002      	b.n	8005e74 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e76:	2201      	movs	r2, #1
 8005e78:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005e7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e7e:	2201      	movs	r2, #1
 8005e80:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e86:	2200      	movs	r2, #0
 8005e88:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005e90:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3750      	adds	r7, #80	@ 0x50
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e9e:	bf00      	nop
 8005ea0:	08007004 	.word	0x08007004

08005ea4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b083      	sub	sp, #12
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eb0:	f003 0308 	and.w	r3, r3, #8
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d00a      	beq.n	8005ece <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	430a      	orrs	r2, r1
 8005ecc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ed2:	f003 0301 	and.w	r3, r3, #1
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d00a      	beq.n	8005ef0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	430a      	orrs	r2, r1
 8005eee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef4:	f003 0302 	and.w	r3, r3, #2
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d00a      	beq.n	8005f12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	430a      	orrs	r2, r1
 8005f10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f16:	f003 0304 	and.w	r3, r3, #4
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d00a      	beq.n	8005f34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	430a      	orrs	r2, r1
 8005f32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f38:	f003 0310 	and.w	r3, r3, #16
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d00a      	beq.n	8005f56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	430a      	orrs	r2, r1
 8005f54:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f5a:	f003 0320 	and.w	r3, r3, #32
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d00a      	beq.n	8005f78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	430a      	orrs	r2, r1
 8005f76:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d01a      	beq.n	8005fba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	430a      	orrs	r2, r1
 8005f98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005fa2:	d10a      	bne.n	8005fba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	430a      	orrs	r2, r1
 8005fb8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d00a      	beq.n	8005fdc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	430a      	orrs	r2, r1
 8005fda:	605a      	str	r2, [r3, #4]
  }
}
 8005fdc:	bf00      	nop
 8005fde:	370c      	adds	r7, #12
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr

08005fe8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b098      	sub	sp, #96	@ 0x60
 8005fec:	af02      	add	r7, sp, #8
 8005fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005ff8:	f7fb f842 	bl	8001080 <HAL_GetTick>
 8005ffc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 0308 	and.w	r3, r3, #8
 8006008:	2b08      	cmp	r3, #8
 800600a:	d12f      	bne.n	800606c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800600c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006010:	9300      	str	r3, [sp, #0]
 8006012:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006014:	2200      	movs	r2, #0
 8006016:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f000 f88e 	bl	800613c <UART_WaitOnFlagUntilTimeout>
 8006020:	4603      	mov	r3, r0
 8006022:	2b00      	cmp	r3, #0
 8006024:	d022      	beq.n	800606c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800602c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800602e:	e853 3f00 	ldrex	r3, [r3]
 8006032:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006034:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006036:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800603a:	653b      	str	r3, [r7, #80]	@ 0x50
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	461a      	mov	r2, r3
 8006042:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006044:	647b      	str	r3, [r7, #68]	@ 0x44
 8006046:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006048:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800604a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800604c:	e841 2300 	strex	r3, r2, [r1]
 8006050:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006052:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006054:	2b00      	cmp	r3, #0
 8006056:	d1e6      	bne.n	8006026 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2220      	movs	r2, #32
 800605c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2200      	movs	r2, #0
 8006064:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006068:	2303      	movs	r3, #3
 800606a:	e063      	b.n	8006134 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f003 0304 	and.w	r3, r3, #4
 8006076:	2b04      	cmp	r3, #4
 8006078:	d149      	bne.n	800610e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800607a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800607e:	9300      	str	r3, [sp, #0]
 8006080:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006082:	2200      	movs	r2, #0
 8006084:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	f000 f857 	bl	800613c <UART_WaitOnFlagUntilTimeout>
 800608e:	4603      	mov	r3, r0
 8006090:	2b00      	cmp	r3, #0
 8006092:	d03c      	beq.n	800610e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800609a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609c:	e853 3f00 	ldrex	r3, [r3]
 80060a0:	623b      	str	r3, [r7, #32]
   return(result);
 80060a2:	6a3b      	ldr	r3, [r7, #32]
 80060a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80060a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	461a      	mov	r2, r3
 80060b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80060b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80060b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80060b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060ba:	e841 2300 	strex	r3, r2, [r1]
 80060be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80060c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d1e6      	bne.n	8006094 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	3308      	adds	r3, #8
 80060cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	e853 3f00 	ldrex	r3, [r3]
 80060d4:	60fb      	str	r3, [r7, #12]
   return(result);
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	f023 0301 	bic.w	r3, r3, #1
 80060dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	3308      	adds	r3, #8
 80060e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80060e6:	61fa      	str	r2, [r7, #28]
 80060e8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ea:	69b9      	ldr	r1, [r7, #24]
 80060ec:	69fa      	ldr	r2, [r7, #28]
 80060ee:	e841 2300 	strex	r3, r2, [r1]
 80060f2:	617b      	str	r3, [r7, #20]
   return(result);
 80060f4:	697b      	ldr	r3, [r7, #20]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d1e5      	bne.n	80060c6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2220      	movs	r2, #32
 80060fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800610a:	2303      	movs	r3, #3
 800610c:	e012      	b.n	8006134 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2220      	movs	r2, #32
 8006112:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2220      	movs	r2, #32
 800611a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2200      	movs	r2, #0
 8006122:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2200      	movs	r2, #0
 8006128:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2200      	movs	r2, #0
 800612e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006132:	2300      	movs	r3, #0
}
 8006134:	4618      	mov	r0, r3
 8006136:	3758      	adds	r7, #88	@ 0x58
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}

0800613c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b084      	sub	sp, #16
 8006140:	af00      	add	r7, sp, #0
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	603b      	str	r3, [r7, #0]
 8006148:	4613      	mov	r3, r2
 800614a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800614c:	e04f      	b.n	80061ee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800614e:	69bb      	ldr	r3, [r7, #24]
 8006150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006154:	d04b      	beq.n	80061ee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006156:	f7fa ff93 	bl	8001080 <HAL_GetTick>
 800615a:	4602      	mov	r2, r0
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	69ba      	ldr	r2, [r7, #24]
 8006162:	429a      	cmp	r2, r3
 8006164:	d302      	bcc.n	800616c <UART_WaitOnFlagUntilTimeout+0x30>
 8006166:	69bb      	ldr	r3, [r7, #24]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d101      	bne.n	8006170 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800616c:	2303      	movs	r3, #3
 800616e:	e04e      	b.n	800620e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f003 0304 	and.w	r3, r3, #4
 800617a:	2b00      	cmp	r3, #0
 800617c:	d037      	beq.n	80061ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	2b80      	cmp	r3, #128	@ 0x80
 8006182:	d034      	beq.n	80061ee <UART_WaitOnFlagUntilTimeout+0xb2>
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	2b40      	cmp	r3, #64	@ 0x40
 8006188:	d031      	beq.n	80061ee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	69db      	ldr	r3, [r3, #28]
 8006190:	f003 0308 	and.w	r3, r3, #8
 8006194:	2b08      	cmp	r3, #8
 8006196:	d110      	bne.n	80061ba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	2208      	movs	r2, #8
 800619e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80061a0:	68f8      	ldr	r0, [r7, #12]
 80061a2:	f000 f838 	bl	8006216 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2208      	movs	r2, #8
 80061aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2200      	movs	r2, #0
 80061b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	e029      	b.n	800620e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	69db      	ldr	r3, [r3, #28]
 80061c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061c8:	d111      	bne.n	80061ee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80061d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80061d4:	68f8      	ldr	r0, [r7, #12]
 80061d6:	f000 f81e 	bl	8006216 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2220      	movs	r2, #32
 80061de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2200      	movs	r2, #0
 80061e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80061ea:	2303      	movs	r3, #3
 80061ec:	e00f      	b.n	800620e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	69da      	ldr	r2, [r3, #28]
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	4013      	ands	r3, r2
 80061f8:	68ba      	ldr	r2, [r7, #8]
 80061fa:	429a      	cmp	r2, r3
 80061fc:	bf0c      	ite	eq
 80061fe:	2301      	moveq	r3, #1
 8006200:	2300      	movne	r3, #0
 8006202:	b2db      	uxtb	r3, r3
 8006204:	461a      	mov	r2, r3
 8006206:	79fb      	ldrb	r3, [r7, #7]
 8006208:	429a      	cmp	r2, r3
 800620a:	d0a0      	beq.n	800614e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	3710      	adds	r7, #16
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}

08006216 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006216:	b480      	push	{r7}
 8006218:	b095      	sub	sp, #84	@ 0x54
 800621a:	af00      	add	r7, sp, #0
 800621c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006226:	e853 3f00 	ldrex	r3, [r3]
 800622a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800622c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800622e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006232:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	461a      	mov	r2, r3
 800623a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800623c:	643b      	str	r3, [r7, #64]	@ 0x40
 800623e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006240:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006242:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006244:	e841 2300 	strex	r3, r2, [r1]
 8006248:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800624a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800624c:	2b00      	cmp	r3, #0
 800624e:	d1e6      	bne.n	800621e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	3308      	adds	r3, #8
 8006256:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006258:	6a3b      	ldr	r3, [r7, #32]
 800625a:	e853 3f00 	ldrex	r3, [r3]
 800625e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006266:	f023 0301 	bic.w	r3, r3, #1
 800626a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	3308      	adds	r3, #8
 8006272:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006274:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006276:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006278:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800627a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800627c:	e841 2300 	strex	r3, r2, [r1]
 8006280:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006284:	2b00      	cmp	r3, #0
 8006286:	d1e3      	bne.n	8006250 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800628c:	2b01      	cmp	r3, #1
 800628e:	d118      	bne.n	80062c2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	e853 3f00 	ldrex	r3, [r3]
 800629c:	60bb      	str	r3, [r7, #8]
   return(result);
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	f023 0310 	bic.w	r3, r3, #16
 80062a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	461a      	mov	r2, r3
 80062ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80062ae:	61bb      	str	r3, [r7, #24]
 80062b0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062b2:	6979      	ldr	r1, [r7, #20]
 80062b4:	69ba      	ldr	r2, [r7, #24]
 80062b6:	e841 2300 	strex	r3, r2, [r1]
 80062ba:	613b      	str	r3, [r7, #16]
   return(result);
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d1e6      	bne.n	8006290 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2220      	movs	r2, #32
 80062c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2200      	movs	r2, #0
 80062ce:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80062d6:	bf00      	nop
 80062d8:	3754      	adds	r7, #84	@ 0x54
 80062da:	46bd      	mov	sp, r7
 80062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e0:	4770      	bx	lr

080062e2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80062e2:	b580      	push	{r7, lr}
 80062e4:	b084      	sub	sp, #16
 80062e6:	af00      	add	r7, sp, #0
 80062e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2200      	movs	r2, #0
 80062f4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80062f8:	68f8      	ldr	r0, [r7, #12]
 80062fa:	f7ff fc3f 	bl	8005b7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80062fe:	bf00      	nop
 8006300:	3710      	adds	r7, #16
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}

08006306 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006306:	b580      	push	{r7, lr}
 8006308:	b088      	sub	sp, #32
 800630a:	af00      	add	r7, sp, #0
 800630c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	e853 3f00 	ldrex	r3, [r3]
 800631a:	60bb      	str	r3, [r7, #8]
   return(result);
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006322:	61fb      	str	r3, [r7, #28]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	461a      	mov	r2, r3
 800632a:	69fb      	ldr	r3, [r7, #28]
 800632c:	61bb      	str	r3, [r7, #24]
 800632e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006330:	6979      	ldr	r1, [r7, #20]
 8006332:	69ba      	ldr	r2, [r7, #24]
 8006334:	e841 2300 	strex	r3, r2, [r1]
 8006338:	613b      	str	r3, [r7, #16]
   return(result);
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d1e6      	bne.n	800630e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2220      	movs	r2, #32
 8006344:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f7ff fc0a 	bl	8005b68 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006354:	bf00      	nop
 8006356:	3720      	adds	r7, #32
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}

0800635c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800635c:	b480      	push	{r7}
 800635e:	b083      	sub	sp, #12
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006364:	bf00      	nop
 8006366:	370c      	adds	r7, #12
 8006368:	46bd      	mov	sp, r7
 800636a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636e:	4770      	bx	lr

08006370 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006370:	b480      	push	{r7}
 8006372:	b083      	sub	sp, #12
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006378:	bf00      	nop
 800637a:	370c      	adds	r7, #12
 800637c:	46bd      	mov	sp, r7
 800637e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006382:	4770      	bx	lr

08006384 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006384:	b480      	push	{r7}
 8006386:	b083      	sub	sp, #12
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800638c:	bf00      	nop
 800638e:	370c      	adds	r7, #12
 8006390:	46bd      	mov	sp, r7
 8006392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006396:	4770      	bx	lr

08006398 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006398:	b480      	push	{r7}
 800639a:	b085      	sub	sp, #20
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80063a6:	2b01      	cmp	r3, #1
 80063a8:	d101      	bne.n	80063ae <HAL_UARTEx_DisableFifoMode+0x16>
 80063aa:	2302      	movs	r3, #2
 80063ac:	e027      	b.n	80063fe <HAL_UARTEx_DisableFifoMode+0x66>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2201      	movs	r2, #1
 80063b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2224      	movs	r2, #36	@ 0x24
 80063ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f022 0201 	bic.w	r2, r2, #1
 80063d4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80063dc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2200      	movs	r2, #0
 80063e2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	68fa      	ldr	r2, [r7, #12]
 80063ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2220      	movs	r2, #32
 80063f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80063fc:	2300      	movs	r3, #0
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3714      	adds	r7, #20
 8006402:	46bd      	mov	sp, r7
 8006404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006408:	4770      	bx	lr

0800640a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800640a:	b580      	push	{r7, lr}
 800640c:	b084      	sub	sp, #16
 800640e:	af00      	add	r7, sp, #0
 8006410:	6078      	str	r0, [r7, #4]
 8006412:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800641a:	2b01      	cmp	r3, #1
 800641c:	d101      	bne.n	8006422 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800641e:	2302      	movs	r3, #2
 8006420:	e02d      	b.n	800647e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2201      	movs	r2, #1
 8006426:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2224      	movs	r2, #36	@ 0x24
 800642e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f022 0201 	bic.w	r2, r2, #1
 8006448:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	683a      	ldr	r2, [r7, #0]
 800645a:	430a      	orrs	r2, r1
 800645c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f000 f850 	bl	8006504 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	68fa      	ldr	r2, [r7, #12]
 800646a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2220      	movs	r2, #32
 8006470:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2200      	movs	r2, #0
 8006478:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800647c:	2300      	movs	r3, #0
}
 800647e:	4618      	mov	r0, r3
 8006480:	3710      	adds	r7, #16
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}

08006486 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006486:	b580      	push	{r7, lr}
 8006488:	b084      	sub	sp, #16
 800648a:	af00      	add	r7, sp, #0
 800648c:	6078      	str	r0, [r7, #4]
 800648e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006496:	2b01      	cmp	r3, #1
 8006498:	d101      	bne.n	800649e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800649a:	2302      	movs	r3, #2
 800649c:	e02d      	b.n	80064fa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2201      	movs	r2, #1
 80064a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2224      	movs	r2, #36	@ 0x24
 80064aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f022 0201 	bic.w	r2, r2, #1
 80064c4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	683a      	ldr	r2, [r7, #0]
 80064d6:	430a      	orrs	r2, r1
 80064d8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f000 f812 	bl	8006504 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	68fa      	ldr	r2, [r7, #12]
 80064e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2220      	movs	r2, #32
 80064ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2200      	movs	r2, #0
 80064f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80064f8:	2300      	movs	r3, #0
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3710      	adds	r7, #16
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}
	...

08006504 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006504:	b480      	push	{r7}
 8006506:	b085      	sub	sp, #20
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006510:	2b00      	cmp	r3, #0
 8006512:	d108      	bne.n	8006526 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006524:	e031      	b.n	800658a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006526:	2308      	movs	r3, #8
 8006528:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800652a:	2308      	movs	r3, #8
 800652c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	0e5b      	lsrs	r3, r3, #25
 8006536:	b2db      	uxtb	r3, r3
 8006538:	f003 0307 	and.w	r3, r3, #7
 800653c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	0f5b      	lsrs	r3, r3, #29
 8006546:	b2db      	uxtb	r3, r3
 8006548:	f003 0307 	and.w	r3, r3, #7
 800654c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800654e:	7bbb      	ldrb	r3, [r7, #14]
 8006550:	7b3a      	ldrb	r2, [r7, #12]
 8006552:	4911      	ldr	r1, [pc, #68]	@ (8006598 <UARTEx_SetNbDataToProcess+0x94>)
 8006554:	5c8a      	ldrb	r2, [r1, r2]
 8006556:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800655a:	7b3a      	ldrb	r2, [r7, #12]
 800655c:	490f      	ldr	r1, [pc, #60]	@ (800659c <UARTEx_SetNbDataToProcess+0x98>)
 800655e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006560:	fb93 f3f2 	sdiv	r3, r3, r2
 8006564:	b29a      	uxth	r2, r3
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800656c:	7bfb      	ldrb	r3, [r7, #15]
 800656e:	7b7a      	ldrb	r2, [r7, #13]
 8006570:	4909      	ldr	r1, [pc, #36]	@ (8006598 <UARTEx_SetNbDataToProcess+0x94>)
 8006572:	5c8a      	ldrb	r2, [r1, r2]
 8006574:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006578:	7b7a      	ldrb	r2, [r7, #13]
 800657a:	4908      	ldr	r1, [pc, #32]	@ (800659c <UARTEx_SetNbDataToProcess+0x98>)
 800657c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800657e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006582:	b29a      	uxth	r2, r3
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800658a:	bf00      	nop
 800658c:	3714      	adds	r7, #20
 800658e:	46bd      	mov	sp, r7
 8006590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006594:	4770      	bx	lr
 8006596:	bf00      	nop
 8006598:	0800701c 	.word	0x0800701c
 800659c:	08007024 	.word	0x08007024

080065a0 <std>:
 80065a0:	2300      	movs	r3, #0
 80065a2:	b510      	push	{r4, lr}
 80065a4:	4604      	mov	r4, r0
 80065a6:	6083      	str	r3, [r0, #8]
 80065a8:	8181      	strh	r1, [r0, #12]
 80065aa:	4619      	mov	r1, r3
 80065ac:	6643      	str	r3, [r0, #100]	@ 0x64
 80065ae:	81c2      	strh	r2, [r0, #14]
 80065b0:	2208      	movs	r2, #8
 80065b2:	6183      	str	r3, [r0, #24]
 80065b4:	e9c0 3300 	strd	r3, r3, [r0]
 80065b8:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80065bc:	305c      	adds	r0, #92	@ 0x5c
 80065be:	f000 f9e7 	bl	8006990 <memset>
 80065c2:	4b0d      	ldr	r3, [pc, #52]	@ (80065f8 <std+0x58>)
 80065c4:	6224      	str	r4, [r4, #32]
 80065c6:	6263      	str	r3, [r4, #36]	@ 0x24
 80065c8:	4b0c      	ldr	r3, [pc, #48]	@ (80065fc <std+0x5c>)
 80065ca:	62a3      	str	r3, [r4, #40]	@ 0x28
 80065cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006600 <std+0x60>)
 80065ce:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80065d0:	4b0c      	ldr	r3, [pc, #48]	@ (8006604 <std+0x64>)
 80065d2:	6323      	str	r3, [r4, #48]	@ 0x30
 80065d4:	4b0c      	ldr	r3, [pc, #48]	@ (8006608 <std+0x68>)
 80065d6:	429c      	cmp	r4, r3
 80065d8:	d006      	beq.n	80065e8 <std+0x48>
 80065da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80065de:	4294      	cmp	r4, r2
 80065e0:	d002      	beq.n	80065e8 <std+0x48>
 80065e2:	33d0      	adds	r3, #208	@ 0xd0
 80065e4:	429c      	cmp	r4, r3
 80065e6:	d105      	bne.n	80065f4 <std+0x54>
 80065e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80065ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065f0:	f000 ba46 	b.w	8006a80 <__retarget_lock_init_recursive>
 80065f4:	bd10      	pop	{r4, pc}
 80065f6:	bf00      	nop
 80065f8:	080067e1 	.word	0x080067e1
 80065fc:	08006803 	.word	0x08006803
 8006600:	0800683b 	.word	0x0800683b
 8006604:	0800685f 	.word	0x0800685f
 8006608:	200001d8 	.word	0x200001d8

0800660c <stdio_exit_handler>:
 800660c:	4a02      	ldr	r2, [pc, #8]	@ (8006618 <stdio_exit_handler+0xc>)
 800660e:	4903      	ldr	r1, [pc, #12]	@ (800661c <stdio_exit_handler+0x10>)
 8006610:	4803      	ldr	r0, [pc, #12]	@ (8006620 <stdio_exit_handler+0x14>)
 8006612:	f000 b869 	b.w	80066e8 <_fwalk_sglue>
 8006616:	bf00      	nop
 8006618:	2000000c 	.word	0x2000000c
 800661c:	08006d81 	.word	0x08006d81
 8006620:	2000001c 	.word	0x2000001c

08006624 <cleanup_stdio>:
 8006624:	6841      	ldr	r1, [r0, #4]
 8006626:	4b0c      	ldr	r3, [pc, #48]	@ (8006658 <cleanup_stdio+0x34>)
 8006628:	4299      	cmp	r1, r3
 800662a:	b510      	push	{r4, lr}
 800662c:	4604      	mov	r4, r0
 800662e:	d001      	beq.n	8006634 <cleanup_stdio+0x10>
 8006630:	f000 fba6 	bl	8006d80 <_fflush_r>
 8006634:	68a1      	ldr	r1, [r4, #8]
 8006636:	4b09      	ldr	r3, [pc, #36]	@ (800665c <cleanup_stdio+0x38>)
 8006638:	4299      	cmp	r1, r3
 800663a:	d002      	beq.n	8006642 <cleanup_stdio+0x1e>
 800663c:	4620      	mov	r0, r4
 800663e:	f000 fb9f 	bl	8006d80 <_fflush_r>
 8006642:	68e1      	ldr	r1, [r4, #12]
 8006644:	4b06      	ldr	r3, [pc, #24]	@ (8006660 <cleanup_stdio+0x3c>)
 8006646:	4299      	cmp	r1, r3
 8006648:	d004      	beq.n	8006654 <cleanup_stdio+0x30>
 800664a:	4620      	mov	r0, r4
 800664c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006650:	f000 bb96 	b.w	8006d80 <_fflush_r>
 8006654:	bd10      	pop	{r4, pc}
 8006656:	bf00      	nop
 8006658:	200001d8 	.word	0x200001d8
 800665c:	20000240 	.word	0x20000240
 8006660:	200002a8 	.word	0x200002a8

08006664 <global_stdio_init.part.0>:
 8006664:	b510      	push	{r4, lr}
 8006666:	4b0b      	ldr	r3, [pc, #44]	@ (8006694 <global_stdio_init.part.0+0x30>)
 8006668:	2104      	movs	r1, #4
 800666a:	4c0b      	ldr	r4, [pc, #44]	@ (8006698 <global_stdio_init.part.0+0x34>)
 800666c:	4a0b      	ldr	r2, [pc, #44]	@ (800669c <global_stdio_init.part.0+0x38>)
 800666e:	4620      	mov	r0, r4
 8006670:	601a      	str	r2, [r3, #0]
 8006672:	2200      	movs	r2, #0
 8006674:	f7ff ff94 	bl	80065a0 <std>
 8006678:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800667c:	2201      	movs	r2, #1
 800667e:	2109      	movs	r1, #9
 8006680:	f7ff ff8e 	bl	80065a0 <std>
 8006684:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006688:	2202      	movs	r2, #2
 800668a:	2112      	movs	r1, #18
 800668c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006690:	f7ff bf86 	b.w	80065a0 <std>
 8006694:	20000310 	.word	0x20000310
 8006698:	200001d8 	.word	0x200001d8
 800669c:	0800660d 	.word	0x0800660d

080066a0 <__sfp_lock_acquire>:
 80066a0:	4801      	ldr	r0, [pc, #4]	@ (80066a8 <__sfp_lock_acquire+0x8>)
 80066a2:	f000 b9ee 	b.w	8006a82 <__retarget_lock_acquire_recursive>
 80066a6:	bf00      	nop
 80066a8:	20000319 	.word	0x20000319

080066ac <__sfp_lock_release>:
 80066ac:	4801      	ldr	r0, [pc, #4]	@ (80066b4 <__sfp_lock_release+0x8>)
 80066ae:	f000 b9e9 	b.w	8006a84 <__retarget_lock_release_recursive>
 80066b2:	bf00      	nop
 80066b4:	20000319 	.word	0x20000319

080066b8 <__sinit>:
 80066b8:	b510      	push	{r4, lr}
 80066ba:	4604      	mov	r4, r0
 80066bc:	f7ff fff0 	bl	80066a0 <__sfp_lock_acquire>
 80066c0:	6a23      	ldr	r3, [r4, #32]
 80066c2:	b11b      	cbz	r3, 80066cc <__sinit+0x14>
 80066c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066c8:	f7ff bff0 	b.w	80066ac <__sfp_lock_release>
 80066cc:	4b04      	ldr	r3, [pc, #16]	@ (80066e0 <__sinit+0x28>)
 80066ce:	6223      	str	r3, [r4, #32]
 80066d0:	4b04      	ldr	r3, [pc, #16]	@ (80066e4 <__sinit+0x2c>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d1f5      	bne.n	80066c4 <__sinit+0xc>
 80066d8:	f7ff ffc4 	bl	8006664 <global_stdio_init.part.0>
 80066dc:	e7f2      	b.n	80066c4 <__sinit+0xc>
 80066de:	bf00      	nop
 80066e0:	08006625 	.word	0x08006625
 80066e4:	20000310 	.word	0x20000310

080066e8 <_fwalk_sglue>:
 80066e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066ec:	4607      	mov	r7, r0
 80066ee:	4688      	mov	r8, r1
 80066f0:	4614      	mov	r4, r2
 80066f2:	2600      	movs	r6, #0
 80066f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80066f8:	f1b9 0901 	subs.w	r9, r9, #1
 80066fc:	d505      	bpl.n	800670a <_fwalk_sglue+0x22>
 80066fe:	6824      	ldr	r4, [r4, #0]
 8006700:	2c00      	cmp	r4, #0
 8006702:	d1f7      	bne.n	80066f4 <_fwalk_sglue+0xc>
 8006704:	4630      	mov	r0, r6
 8006706:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800670a:	89ab      	ldrh	r3, [r5, #12]
 800670c:	2b01      	cmp	r3, #1
 800670e:	d907      	bls.n	8006720 <_fwalk_sglue+0x38>
 8006710:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006714:	3301      	adds	r3, #1
 8006716:	d003      	beq.n	8006720 <_fwalk_sglue+0x38>
 8006718:	4629      	mov	r1, r5
 800671a:	4638      	mov	r0, r7
 800671c:	47c0      	blx	r8
 800671e:	4306      	orrs	r6, r0
 8006720:	3568      	adds	r5, #104	@ 0x68
 8006722:	e7e9      	b.n	80066f8 <_fwalk_sglue+0x10>

08006724 <_puts_r>:
 8006724:	6a03      	ldr	r3, [r0, #32]
 8006726:	b570      	push	{r4, r5, r6, lr}
 8006728:	4605      	mov	r5, r0
 800672a:	460e      	mov	r6, r1
 800672c:	6884      	ldr	r4, [r0, #8]
 800672e:	b90b      	cbnz	r3, 8006734 <_puts_r+0x10>
 8006730:	f7ff ffc2 	bl	80066b8 <__sinit>
 8006734:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006736:	07db      	lsls	r3, r3, #31
 8006738:	d405      	bmi.n	8006746 <_puts_r+0x22>
 800673a:	89a3      	ldrh	r3, [r4, #12]
 800673c:	0598      	lsls	r0, r3, #22
 800673e:	d402      	bmi.n	8006746 <_puts_r+0x22>
 8006740:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006742:	f000 f99e 	bl	8006a82 <__retarget_lock_acquire_recursive>
 8006746:	89a3      	ldrh	r3, [r4, #12]
 8006748:	0719      	lsls	r1, r3, #28
 800674a:	d502      	bpl.n	8006752 <_puts_r+0x2e>
 800674c:	6923      	ldr	r3, [r4, #16]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d135      	bne.n	80067be <_puts_r+0x9a>
 8006752:	4621      	mov	r1, r4
 8006754:	4628      	mov	r0, r5
 8006756:	f000 f8c5 	bl	80068e4 <__swsetup_r>
 800675a:	b380      	cbz	r0, 80067be <_puts_r+0x9a>
 800675c:	f04f 35ff 	mov.w	r5, #4294967295
 8006760:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006762:	07da      	lsls	r2, r3, #31
 8006764:	d405      	bmi.n	8006772 <_puts_r+0x4e>
 8006766:	89a3      	ldrh	r3, [r4, #12]
 8006768:	059b      	lsls	r3, r3, #22
 800676a:	d402      	bmi.n	8006772 <_puts_r+0x4e>
 800676c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800676e:	f000 f989 	bl	8006a84 <__retarget_lock_release_recursive>
 8006772:	4628      	mov	r0, r5
 8006774:	bd70      	pop	{r4, r5, r6, pc}
 8006776:	2b00      	cmp	r3, #0
 8006778:	da04      	bge.n	8006784 <_puts_r+0x60>
 800677a:	69a2      	ldr	r2, [r4, #24]
 800677c:	429a      	cmp	r2, r3
 800677e:	dc17      	bgt.n	80067b0 <_puts_r+0x8c>
 8006780:	290a      	cmp	r1, #10
 8006782:	d015      	beq.n	80067b0 <_puts_r+0x8c>
 8006784:	6823      	ldr	r3, [r4, #0]
 8006786:	1c5a      	adds	r2, r3, #1
 8006788:	6022      	str	r2, [r4, #0]
 800678a:	7019      	strb	r1, [r3, #0]
 800678c:	68a3      	ldr	r3, [r4, #8]
 800678e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006792:	3b01      	subs	r3, #1
 8006794:	60a3      	str	r3, [r4, #8]
 8006796:	2900      	cmp	r1, #0
 8006798:	d1ed      	bne.n	8006776 <_puts_r+0x52>
 800679a:	2b00      	cmp	r3, #0
 800679c:	da11      	bge.n	80067c2 <_puts_r+0x9e>
 800679e:	4622      	mov	r2, r4
 80067a0:	210a      	movs	r1, #10
 80067a2:	4628      	mov	r0, r5
 80067a4:	f000 f85f 	bl	8006866 <__swbuf_r>
 80067a8:	3001      	adds	r0, #1
 80067aa:	d0d7      	beq.n	800675c <_puts_r+0x38>
 80067ac:	250a      	movs	r5, #10
 80067ae:	e7d7      	b.n	8006760 <_puts_r+0x3c>
 80067b0:	4622      	mov	r2, r4
 80067b2:	4628      	mov	r0, r5
 80067b4:	f000 f857 	bl	8006866 <__swbuf_r>
 80067b8:	3001      	adds	r0, #1
 80067ba:	d1e7      	bne.n	800678c <_puts_r+0x68>
 80067bc:	e7ce      	b.n	800675c <_puts_r+0x38>
 80067be:	3e01      	subs	r6, #1
 80067c0:	e7e4      	b.n	800678c <_puts_r+0x68>
 80067c2:	6823      	ldr	r3, [r4, #0]
 80067c4:	1c5a      	adds	r2, r3, #1
 80067c6:	6022      	str	r2, [r4, #0]
 80067c8:	220a      	movs	r2, #10
 80067ca:	701a      	strb	r2, [r3, #0]
 80067cc:	e7ee      	b.n	80067ac <_puts_r+0x88>
	...

080067d0 <puts>:
 80067d0:	4b02      	ldr	r3, [pc, #8]	@ (80067dc <puts+0xc>)
 80067d2:	4601      	mov	r1, r0
 80067d4:	6818      	ldr	r0, [r3, #0]
 80067d6:	f7ff bfa5 	b.w	8006724 <_puts_r>
 80067da:	bf00      	nop
 80067dc:	20000018 	.word	0x20000018

080067e0 <__sread>:
 80067e0:	b510      	push	{r4, lr}
 80067e2:	460c      	mov	r4, r1
 80067e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067e8:	f000 f8fc 	bl	80069e4 <_read_r>
 80067ec:	2800      	cmp	r0, #0
 80067ee:	bfab      	itete	ge
 80067f0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80067f2:	89a3      	ldrhlt	r3, [r4, #12]
 80067f4:	181b      	addge	r3, r3, r0
 80067f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80067fa:	bfac      	ite	ge
 80067fc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80067fe:	81a3      	strhlt	r3, [r4, #12]
 8006800:	bd10      	pop	{r4, pc}

08006802 <__swrite>:
 8006802:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006806:	461f      	mov	r7, r3
 8006808:	898b      	ldrh	r3, [r1, #12]
 800680a:	4605      	mov	r5, r0
 800680c:	460c      	mov	r4, r1
 800680e:	05db      	lsls	r3, r3, #23
 8006810:	4616      	mov	r6, r2
 8006812:	d505      	bpl.n	8006820 <__swrite+0x1e>
 8006814:	2302      	movs	r3, #2
 8006816:	2200      	movs	r2, #0
 8006818:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800681c:	f000 f8d0 	bl	80069c0 <_lseek_r>
 8006820:	89a3      	ldrh	r3, [r4, #12]
 8006822:	4632      	mov	r2, r6
 8006824:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006828:	4628      	mov	r0, r5
 800682a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800682e:	81a3      	strh	r3, [r4, #12]
 8006830:	463b      	mov	r3, r7
 8006832:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006836:	f000 b8e7 	b.w	8006a08 <_write_r>

0800683a <__sseek>:
 800683a:	b510      	push	{r4, lr}
 800683c:	460c      	mov	r4, r1
 800683e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006842:	f000 f8bd 	bl	80069c0 <_lseek_r>
 8006846:	1c43      	adds	r3, r0, #1
 8006848:	89a3      	ldrh	r3, [r4, #12]
 800684a:	bf15      	itete	ne
 800684c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800684e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006852:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006856:	81a3      	strheq	r3, [r4, #12]
 8006858:	bf18      	it	ne
 800685a:	81a3      	strhne	r3, [r4, #12]
 800685c:	bd10      	pop	{r4, pc}

0800685e <__sclose>:
 800685e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006862:	f000 b89d 	b.w	80069a0 <_close_r>

08006866 <__swbuf_r>:
 8006866:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006868:	460e      	mov	r6, r1
 800686a:	4614      	mov	r4, r2
 800686c:	4605      	mov	r5, r0
 800686e:	b118      	cbz	r0, 8006878 <__swbuf_r+0x12>
 8006870:	6a03      	ldr	r3, [r0, #32]
 8006872:	b90b      	cbnz	r3, 8006878 <__swbuf_r+0x12>
 8006874:	f7ff ff20 	bl	80066b8 <__sinit>
 8006878:	69a3      	ldr	r3, [r4, #24]
 800687a:	60a3      	str	r3, [r4, #8]
 800687c:	89a3      	ldrh	r3, [r4, #12]
 800687e:	071a      	lsls	r2, r3, #28
 8006880:	d501      	bpl.n	8006886 <__swbuf_r+0x20>
 8006882:	6923      	ldr	r3, [r4, #16]
 8006884:	b943      	cbnz	r3, 8006898 <__swbuf_r+0x32>
 8006886:	4621      	mov	r1, r4
 8006888:	4628      	mov	r0, r5
 800688a:	f000 f82b 	bl	80068e4 <__swsetup_r>
 800688e:	b118      	cbz	r0, 8006898 <__swbuf_r+0x32>
 8006890:	f04f 37ff 	mov.w	r7, #4294967295
 8006894:	4638      	mov	r0, r7
 8006896:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006898:	6823      	ldr	r3, [r4, #0]
 800689a:	b2f6      	uxtb	r6, r6
 800689c:	6922      	ldr	r2, [r4, #16]
 800689e:	4637      	mov	r7, r6
 80068a0:	1a98      	subs	r0, r3, r2
 80068a2:	6963      	ldr	r3, [r4, #20]
 80068a4:	4283      	cmp	r3, r0
 80068a6:	dc05      	bgt.n	80068b4 <__swbuf_r+0x4e>
 80068a8:	4621      	mov	r1, r4
 80068aa:	4628      	mov	r0, r5
 80068ac:	f000 fa68 	bl	8006d80 <_fflush_r>
 80068b0:	2800      	cmp	r0, #0
 80068b2:	d1ed      	bne.n	8006890 <__swbuf_r+0x2a>
 80068b4:	68a3      	ldr	r3, [r4, #8]
 80068b6:	3b01      	subs	r3, #1
 80068b8:	60a3      	str	r3, [r4, #8]
 80068ba:	6823      	ldr	r3, [r4, #0]
 80068bc:	1c5a      	adds	r2, r3, #1
 80068be:	6022      	str	r2, [r4, #0]
 80068c0:	701e      	strb	r6, [r3, #0]
 80068c2:	1c43      	adds	r3, r0, #1
 80068c4:	6962      	ldr	r2, [r4, #20]
 80068c6:	429a      	cmp	r2, r3
 80068c8:	d004      	beq.n	80068d4 <__swbuf_r+0x6e>
 80068ca:	89a3      	ldrh	r3, [r4, #12]
 80068cc:	07db      	lsls	r3, r3, #31
 80068ce:	d5e1      	bpl.n	8006894 <__swbuf_r+0x2e>
 80068d0:	2e0a      	cmp	r6, #10
 80068d2:	d1df      	bne.n	8006894 <__swbuf_r+0x2e>
 80068d4:	4621      	mov	r1, r4
 80068d6:	4628      	mov	r0, r5
 80068d8:	f000 fa52 	bl	8006d80 <_fflush_r>
 80068dc:	2800      	cmp	r0, #0
 80068de:	d0d9      	beq.n	8006894 <__swbuf_r+0x2e>
 80068e0:	e7d6      	b.n	8006890 <__swbuf_r+0x2a>
	...

080068e4 <__swsetup_r>:
 80068e4:	b538      	push	{r3, r4, r5, lr}
 80068e6:	4b29      	ldr	r3, [pc, #164]	@ (800698c <__swsetup_r+0xa8>)
 80068e8:	4605      	mov	r5, r0
 80068ea:	460c      	mov	r4, r1
 80068ec:	6818      	ldr	r0, [r3, #0]
 80068ee:	b118      	cbz	r0, 80068f8 <__swsetup_r+0x14>
 80068f0:	6a03      	ldr	r3, [r0, #32]
 80068f2:	b90b      	cbnz	r3, 80068f8 <__swsetup_r+0x14>
 80068f4:	f7ff fee0 	bl	80066b8 <__sinit>
 80068f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068fc:	0719      	lsls	r1, r3, #28
 80068fe:	d422      	bmi.n	8006946 <__swsetup_r+0x62>
 8006900:	06da      	lsls	r2, r3, #27
 8006902:	d407      	bmi.n	8006914 <__swsetup_r+0x30>
 8006904:	2209      	movs	r2, #9
 8006906:	602a      	str	r2, [r5, #0]
 8006908:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800690c:	f04f 30ff 	mov.w	r0, #4294967295
 8006910:	81a3      	strh	r3, [r4, #12]
 8006912:	e033      	b.n	800697c <__swsetup_r+0x98>
 8006914:	0758      	lsls	r0, r3, #29
 8006916:	d512      	bpl.n	800693e <__swsetup_r+0x5a>
 8006918:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800691a:	b141      	cbz	r1, 800692e <__swsetup_r+0x4a>
 800691c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006920:	4299      	cmp	r1, r3
 8006922:	d002      	beq.n	800692a <__swsetup_r+0x46>
 8006924:	4628      	mov	r0, r5
 8006926:	f000 f8af 	bl	8006a88 <_free_r>
 800692a:	2300      	movs	r3, #0
 800692c:	6363      	str	r3, [r4, #52]	@ 0x34
 800692e:	89a3      	ldrh	r3, [r4, #12]
 8006930:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006934:	81a3      	strh	r3, [r4, #12]
 8006936:	2300      	movs	r3, #0
 8006938:	6063      	str	r3, [r4, #4]
 800693a:	6923      	ldr	r3, [r4, #16]
 800693c:	6023      	str	r3, [r4, #0]
 800693e:	89a3      	ldrh	r3, [r4, #12]
 8006940:	f043 0308 	orr.w	r3, r3, #8
 8006944:	81a3      	strh	r3, [r4, #12]
 8006946:	6923      	ldr	r3, [r4, #16]
 8006948:	b94b      	cbnz	r3, 800695e <__swsetup_r+0x7a>
 800694a:	89a3      	ldrh	r3, [r4, #12]
 800694c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006950:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006954:	d003      	beq.n	800695e <__swsetup_r+0x7a>
 8006956:	4621      	mov	r1, r4
 8006958:	4628      	mov	r0, r5
 800695a:	f000 fa5e 	bl	8006e1a <__smakebuf_r>
 800695e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006962:	f013 0201 	ands.w	r2, r3, #1
 8006966:	d00a      	beq.n	800697e <__swsetup_r+0x9a>
 8006968:	2200      	movs	r2, #0
 800696a:	60a2      	str	r2, [r4, #8]
 800696c:	6962      	ldr	r2, [r4, #20]
 800696e:	4252      	negs	r2, r2
 8006970:	61a2      	str	r2, [r4, #24]
 8006972:	6922      	ldr	r2, [r4, #16]
 8006974:	b942      	cbnz	r2, 8006988 <__swsetup_r+0xa4>
 8006976:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800697a:	d1c5      	bne.n	8006908 <__swsetup_r+0x24>
 800697c:	bd38      	pop	{r3, r4, r5, pc}
 800697e:	0799      	lsls	r1, r3, #30
 8006980:	bf58      	it	pl
 8006982:	6962      	ldrpl	r2, [r4, #20]
 8006984:	60a2      	str	r2, [r4, #8]
 8006986:	e7f4      	b.n	8006972 <__swsetup_r+0x8e>
 8006988:	2000      	movs	r0, #0
 800698a:	e7f7      	b.n	800697c <__swsetup_r+0x98>
 800698c:	20000018 	.word	0x20000018

08006990 <memset>:
 8006990:	4402      	add	r2, r0
 8006992:	4603      	mov	r3, r0
 8006994:	4293      	cmp	r3, r2
 8006996:	d100      	bne.n	800699a <memset+0xa>
 8006998:	4770      	bx	lr
 800699a:	f803 1b01 	strb.w	r1, [r3], #1
 800699e:	e7f9      	b.n	8006994 <memset+0x4>

080069a0 <_close_r>:
 80069a0:	b538      	push	{r3, r4, r5, lr}
 80069a2:	2300      	movs	r3, #0
 80069a4:	4d05      	ldr	r5, [pc, #20]	@ (80069bc <_close_r+0x1c>)
 80069a6:	4604      	mov	r4, r0
 80069a8:	4608      	mov	r0, r1
 80069aa:	602b      	str	r3, [r5, #0]
 80069ac:	f7fa f9af 	bl	8000d0e <_close>
 80069b0:	1c43      	adds	r3, r0, #1
 80069b2:	d102      	bne.n	80069ba <_close_r+0x1a>
 80069b4:	682b      	ldr	r3, [r5, #0]
 80069b6:	b103      	cbz	r3, 80069ba <_close_r+0x1a>
 80069b8:	6023      	str	r3, [r4, #0]
 80069ba:	bd38      	pop	{r3, r4, r5, pc}
 80069bc:	20000314 	.word	0x20000314

080069c0 <_lseek_r>:
 80069c0:	b538      	push	{r3, r4, r5, lr}
 80069c2:	4604      	mov	r4, r0
 80069c4:	4d06      	ldr	r5, [pc, #24]	@ (80069e0 <_lseek_r+0x20>)
 80069c6:	4608      	mov	r0, r1
 80069c8:	4611      	mov	r1, r2
 80069ca:	2200      	movs	r2, #0
 80069cc:	602a      	str	r2, [r5, #0]
 80069ce:	461a      	mov	r2, r3
 80069d0:	f7fa f9c4 	bl	8000d5c <_lseek>
 80069d4:	1c43      	adds	r3, r0, #1
 80069d6:	d102      	bne.n	80069de <_lseek_r+0x1e>
 80069d8:	682b      	ldr	r3, [r5, #0]
 80069da:	b103      	cbz	r3, 80069de <_lseek_r+0x1e>
 80069dc:	6023      	str	r3, [r4, #0]
 80069de:	bd38      	pop	{r3, r4, r5, pc}
 80069e0:	20000314 	.word	0x20000314

080069e4 <_read_r>:
 80069e4:	b538      	push	{r3, r4, r5, lr}
 80069e6:	4604      	mov	r4, r0
 80069e8:	4d06      	ldr	r5, [pc, #24]	@ (8006a04 <_read_r+0x20>)
 80069ea:	4608      	mov	r0, r1
 80069ec:	4611      	mov	r1, r2
 80069ee:	2200      	movs	r2, #0
 80069f0:	602a      	str	r2, [r5, #0]
 80069f2:	461a      	mov	r2, r3
 80069f4:	f7fa f952 	bl	8000c9c <_read>
 80069f8:	1c43      	adds	r3, r0, #1
 80069fa:	d102      	bne.n	8006a02 <_read_r+0x1e>
 80069fc:	682b      	ldr	r3, [r5, #0]
 80069fe:	b103      	cbz	r3, 8006a02 <_read_r+0x1e>
 8006a00:	6023      	str	r3, [r4, #0]
 8006a02:	bd38      	pop	{r3, r4, r5, pc}
 8006a04:	20000314 	.word	0x20000314

08006a08 <_write_r>:
 8006a08:	b538      	push	{r3, r4, r5, lr}
 8006a0a:	4604      	mov	r4, r0
 8006a0c:	4d06      	ldr	r5, [pc, #24]	@ (8006a28 <_write_r+0x20>)
 8006a0e:	4608      	mov	r0, r1
 8006a10:	4611      	mov	r1, r2
 8006a12:	2200      	movs	r2, #0
 8006a14:	602a      	str	r2, [r5, #0]
 8006a16:	461a      	mov	r2, r3
 8006a18:	f7fa f95d 	bl	8000cd6 <_write>
 8006a1c:	1c43      	adds	r3, r0, #1
 8006a1e:	d102      	bne.n	8006a26 <_write_r+0x1e>
 8006a20:	682b      	ldr	r3, [r5, #0]
 8006a22:	b103      	cbz	r3, 8006a26 <_write_r+0x1e>
 8006a24:	6023      	str	r3, [r4, #0]
 8006a26:	bd38      	pop	{r3, r4, r5, pc}
 8006a28:	20000314 	.word	0x20000314

08006a2c <__errno>:
 8006a2c:	4b01      	ldr	r3, [pc, #4]	@ (8006a34 <__errno+0x8>)
 8006a2e:	6818      	ldr	r0, [r3, #0]
 8006a30:	4770      	bx	lr
 8006a32:	bf00      	nop
 8006a34:	20000018 	.word	0x20000018

08006a38 <__libc_init_array>:
 8006a38:	b570      	push	{r4, r5, r6, lr}
 8006a3a:	4d0d      	ldr	r5, [pc, #52]	@ (8006a70 <__libc_init_array+0x38>)
 8006a3c:	2600      	movs	r6, #0
 8006a3e:	4c0d      	ldr	r4, [pc, #52]	@ (8006a74 <__libc_init_array+0x3c>)
 8006a40:	1b64      	subs	r4, r4, r5
 8006a42:	10a4      	asrs	r4, r4, #2
 8006a44:	42a6      	cmp	r6, r4
 8006a46:	d109      	bne.n	8006a5c <__libc_init_array+0x24>
 8006a48:	4d0b      	ldr	r5, [pc, #44]	@ (8006a78 <__libc_init_array+0x40>)
 8006a4a:	2600      	movs	r6, #0
 8006a4c:	4c0b      	ldr	r4, [pc, #44]	@ (8006a7c <__libc_init_array+0x44>)
 8006a4e:	f000 fa53 	bl	8006ef8 <_init>
 8006a52:	1b64      	subs	r4, r4, r5
 8006a54:	10a4      	asrs	r4, r4, #2
 8006a56:	42a6      	cmp	r6, r4
 8006a58:	d105      	bne.n	8006a66 <__libc_init_array+0x2e>
 8006a5a:	bd70      	pop	{r4, r5, r6, pc}
 8006a5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a60:	3601      	adds	r6, #1
 8006a62:	4798      	blx	r3
 8006a64:	e7ee      	b.n	8006a44 <__libc_init_array+0xc>
 8006a66:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a6a:	3601      	adds	r6, #1
 8006a6c:	4798      	blx	r3
 8006a6e:	e7f2      	b.n	8006a56 <__libc_init_array+0x1e>
 8006a70:	08007034 	.word	0x08007034
 8006a74:	08007034 	.word	0x08007034
 8006a78:	08007034 	.word	0x08007034
 8006a7c:	08007038 	.word	0x08007038

08006a80 <__retarget_lock_init_recursive>:
 8006a80:	4770      	bx	lr

08006a82 <__retarget_lock_acquire_recursive>:
 8006a82:	4770      	bx	lr

08006a84 <__retarget_lock_release_recursive>:
 8006a84:	4770      	bx	lr
	...

08006a88 <_free_r>:
 8006a88:	b538      	push	{r3, r4, r5, lr}
 8006a8a:	4605      	mov	r5, r0
 8006a8c:	2900      	cmp	r1, #0
 8006a8e:	d041      	beq.n	8006b14 <_free_r+0x8c>
 8006a90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a94:	1f0c      	subs	r4, r1, #4
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	bfb8      	it	lt
 8006a9a:	18e4      	addlt	r4, r4, r3
 8006a9c:	f000 f8e0 	bl	8006c60 <__malloc_lock>
 8006aa0:	4a1d      	ldr	r2, [pc, #116]	@ (8006b18 <_free_r+0x90>)
 8006aa2:	6813      	ldr	r3, [r2, #0]
 8006aa4:	b933      	cbnz	r3, 8006ab4 <_free_r+0x2c>
 8006aa6:	6063      	str	r3, [r4, #4]
 8006aa8:	6014      	str	r4, [r2, #0]
 8006aaa:	4628      	mov	r0, r5
 8006aac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ab0:	f000 b8dc 	b.w	8006c6c <__malloc_unlock>
 8006ab4:	42a3      	cmp	r3, r4
 8006ab6:	d908      	bls.n	8006aca <_free_r+0x42>
 8006ab8:	6820      	ldr	r0, [r4, #0]
 8006aba:	1821      	adds	r1, r4, r0
 8006abc:	428b      	cmp	r3, r1
 8006abe:	bf01      	itttt	eq
 8006ac0:	6819      	ldreq	r1, [r3, #0]
 8006ac2:	685b      	ldreq	r3, [r3, #4]
 8006ac4:	1809      	addeq	r1, r1, r0
 8006ac6:	6021      	streq	r1, [r4, #0]
 8006ac8:	e7ed      	b.n	8006aa6 <_free_r+0x1e>
 8006aca:	461a      	mov	r2, r3
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	b10b      	cbz	r3, 8006ad4 <_free_r+0x4c>
 8006ad0:	42a3      	cmp	r3, r4
 8006ad2:	d9fa      	bls.n	8006aca <_free_r+0x42>
 8006ad4:	6811      	ldr	r1, [r2, #0]
 8006ad6:	1850      	adds	r0, r2, r1
 8006ad8:	42a0      	cmp	r0, r4
 8006ada:	d10b      	bne.n	8006af4 <_free_r+0x6c>
 8006adc:	6820      	ldr	r0, [r4, #0]
 8006ade:	4401      	add	r1, r0
 8006ae0:	1850      	adds	r0, r2, r1
 8006ae2:	6011      	str	r1, [r2, #0]
 8006ae4:	4283      	cmp	r3, r0
 8006ae6:	d1e0      	bne.n	8006aaa <_free_r+0x22>
 8006ae8:	6818      	ldr	r0, [r3, #0]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	4408      	add	r0, r1
 8006aee:	6053      	str	r3, [r2, #4]
 8006af0:	6010      	str	r0, [r2, #0]
 8006af2:	e7da      	b.n	8006aaa <_free_r+0x22>
 8006af4:	d902      	bls.n	8006afc <_free_r+0x74>
 8006af6:	230c      	movs	r3, #12
 8006af8:	602b      	str	r3, [r5, #0]
 8006afa:	e7d6      	b.n	8006aaa <_free_r+0x22>
 8006afc:	6820      	ldr	r0, [r4, #0]
 8006afe:	1821      	adds	r1, r4, r0
 8006b00:	428b      	cmp	r3, r1
 8006b02:	bf02      	ittt	eq
 8006b04:	6819      	ldreq	r1, [r3, #0]
 8006b06:	685b      	ldreq	r3, [r3, #4]
 8006b08:	1809      	addeq	r1, r1, r0
 8006b0a:	6063      	str	r3, [r4, #4]
 8006b0c:	bf08      	it	eq
 8006b0e:	6021      	streq	r1, [r4, #0]
 8006b10:	6054      	str	r4, [r2, #4]
 8006b12:	e7ca      	b.n	8006aaa <_free_r+0x22>
 8006b14:	bd38      	pop	{r3, r4, r5, pc}
 8006b16:	bf00      	nop
 8006b18:	20000320 	.word	0x20000320

08006b1c <sbrk_aligned>:
 8006b1c:	b570      	push	{r4, r5, r6, lr}
 8006b1e:	4e0f      	ldr	r6, [pc, #60]	@ (8006b5c <sbrk_aligned+0x40>)
 8006b20:	460c      	mov	r4, r1
 8006b22:	4605      	mov	r5, r0
 8006b24:	6831      	ldr	r1, [r6, #0]
 8006b26:	b911      	cbnz	r1, 8006b2e <sbrk_aligned+0x12>
 8006b28:	f000 f9d6 	bl	8006ed8 <_sbrk_r>
 8006b2c:	6030      	str	r0, [r6, #0]
 8006b2e:	4621      	mov	r1, r4
 8006b30:	4628      	mov	r0, r5
 8006b32:	f000 f9d1 	bl	8006ed8 <_sbrk_r>
 8006b36:	1c43      	adds	r3, r0, #1
 8006b38:	d103      	bne.n	8006b42 <sbrk_aligned+0x26>
 8006b3a:	f04f 34ff 	mov.w	r4, #4294967295
 8006b3e:	4620      	mov	r0, r4
 8006b40:	bd70      	pop	{r4, r5, r6, pc}
 8006b42:	1cc4      	adds	r4, r0, #3
 8006b44:	f024 0403 	bic.w	r4, r4, #3
 8006b48:	42a0      	cmp	r0, r4
 8006b4a:	d0f8      	beq.n	8006b3e <sbrk_aligned+0x22>
 8006b4c:	1a21      	subs	r1, r4, r0
 8006b4e:	4628      	mov	r0, r5
 8006b50:	f000 f9c2 	bl	8006ed8 <_sbrk_r>
 8006b54:	3001      	adds	r0, #1
 8006b56:	d1f2      	bne.n	8006b3e <sbrk_aligned+0x22>
 8006b58:	e7ef      	b.n	8006b3a <sbrk_aligned+0x1e>
 8006b5a:	bf00      	nop
 8006b5c:	2000031c 	.word	0x2000031c

08006b60 <_malloc_r>:
 8006b60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b64:	1ccd      	adds	r5, r1, #3
 8006b66:	4606      	mov	r6, r0
 8006b68:	f025 0503 	bic.w	r5, r5, #3
 8006b6c:	3508      	adds	r5, #8
 8006b6e:	2d0c      	cmp	r5, #12
 8006b70:	bf38      	it	cc
 8006b72:	250c      	movcc	r5, #12
 8006b74:	2d00      	cmp	r5, #0
 8006b76:	db01      	blt.n	8006b7c <_malloc_r+0x1c>
 8006b78:	42a9      	cmp	r1, r5
 8006b7a:	d904      	bls.n	8006b86 <_malloc_r+0x26>
 8006b7c:	230c      	movs	r3, #12
 8006b7e:	6033      	str	r3, [r6, #0]
 8006b80:	2000      	movs	r0, #0
 8006b82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006c5c <_malloc_r+0xfc>
 8006b8a:	f000 f869 	bl	8006c60 <__malloc_lock>
 8006b8e:	f8d8 3000 	ldr.w	r3, [r8]
 8006b92:	461c      	mov	r4, r3
 8006b94:	bb44      	cbnz	r4, 8006be8 <_malloc_r+0x88>
 8006b96:	4629      	mov	r1, r5
 8006b98:	4630      	mov	r0, r6
 8006b9a:	f7ff ffbf 	bl	8006b1c <sbrk_aligned>
 8006b9e:	1c43      	adds	r3, r0, #1
 8006ba0:	4604      	mov	r4, r0
 8006ba2:	d158      	bne.n	8006c56 <_malloc_r+0xf6>
 8006ba4:	f8d8 4000 	ldr.w	r4, [r8]
 8006ba8:	4627      	mov	r7, r4
 8006baa:	2f00      	cmp	r7, #0
 8006bac:	d143      	bne.n	8006c36 <_malloc_r+0xd6>
 8006bae:	2c00      	cmp	r4, #0
 8006bb0:	d04b      	beq.n	8006c4a <_malloc_r+0xea>
 8006bb2:	6823      	ldr	r3, [r4, #0]
 8006bb4:	4639      	mov	r1, r7
 8006bb6:	4630      	mov	r0, r6
 8006bb8:	eb04 0903 	add.w	r9, r4, r3
 8006bbc:	f000 f98c 	bl	8006ed8 <_sbrk_r>
 8006bc0:	4581      	cmp	r9, r0
 8006bc2:	d142      	bne.n	8006c4a <_malloc_r+0xea>
 8006bc4:	6821      	ldr	r1, [r4, #0]
 8006bc6:	4630      	mov	r0, r6
 8006bc8:	1a6d      	subs	r5, r5, r1
 8006bca:	4629      	mov	r1, r5
 8006bcc:	f7ff ffa6 	bl	8006b1c <sbrk_aligned>
 8006bd0:	3001      	adds	r0, #1
 8006bd2:	d03a      	beq.n	8006c4a <_malloc_r+0xea>
 8006bd4:	6823      	ldr	r3, [r4, #0]
 8006bd6:	442b      	add	r3, r5
 8006bd8:	6023      	str	r3, [r4, #0]
 8006bda:	f8d8 3000 	ldr.w	r3, [r8]
 8006bde:	685a      	ldr	r2, [r3, #4]
 8006be0:	bb62      	cbnz	r2, 8006c3c <_malloc_r+0xdc>
 8006be2:	f8c8 7000 	str.w	r7, [r8]
 8006be6:	e00f      	b.n	8006c08 <_malloc_r+0xa8>
 8006be8:	6822      	ldr	r2, [r4, #0]
 8006bea:	1b52      	subs	r2, r2, r5
 8006bec:	d420      	bmi.n	8006c30 <_malloc_r+0xd0>
 8006bee:	2a0b      	cmp	r2, #11
 8006bf0:	d917      	bls.n	8006c22 <_malloc_r+0xc2>
 8006bf2:	1961      	adds	r1, r4, r5
 8006bf4:	42a3      	cmp	r3, r4
 8006bf6:	6025      	str	r5, [r4, #0]
 8006bf8:	bf18      	it	ne
 8006bfa:	6059      	strne	r1, [r3, #4]
 8006bfc:	6863      	ldr	r3, [r4, #4]
 8006bfe:	bf08      	it	eq
 8006c00:	f8c8 1000 	streq.w	r1, [r8]
 8006c04:	5162      	str	r2, [r4, r5]
 8006c06:	604b      	str	r3, [r1, #4]
 8006c08:	4630      	mov	r0, r6
 8006c0a:	f000 f82f 	bl	8006c6c <__malloc_unlock>
 8006c0e:	f104 000b 	add.w	r0, r4, #11
 8006c12:	1d23      	adds	r3, r4, #4
 8006c14:	f020 0007 	bic.w	r0, r0, #7
 8006c18:	1ac2      	subs	r2, r0, r3
 8006c1a:	bf1c      	itt	ne
 8006c1c:	1a1b      	subne	r3, r3, r0
 8006c1e:	50a3      	strne	r3, [r4, r2]
 8006c20:	e7af      	b.n	8006b82 <_malloc_r+0x22>
 8006c22:	6862      	ldr	r2, [r4, #4]
 8006c24:	42a3      	cmp	r3, r4
 8006c26:	bf0c      	ite	eq
 8006c28:	f8c8 2000 	streq.w	r2, [r8]
 8006c2c:	605a      	strne	r2, [r3, #4]
 8006c2e:	e7eb      	b.n	8006c08 <_malloc_r+0xa8>
 8006c30:	4623      	mov	r3, r4
 8006c32:	6864      	ldr	r4, [r4, #4]
 8006c34:	e7ae      	b.n	8006b94 <_malloc_r+0x34>
 8006c36:	463c      	mov	r4, r7
 8006c38:	687f      	ldr	r7, [r7, #4]
 8006c3a:	e7b6      	b.n	8006baa <_malloc_r+0x4a>
 8006c3c:	461a      	mov	r2, r3
 8006c3e:	685b      	ldr	r3, [r3, #4]
 8006c40:	42a3      	cmp	r3, r4
 8006c42:	d1fb      	bne.n	8006c3c <_malloc_r+0xdc>
 8006c44:	2300      	movs	r3, #0
 8006c46:	6053      	str	r3, [r2, #4]
 8006c48:	e7de      	b.n	8006c08 <_malloc_r+0xa8>
 8006c4a:	230c      	movs	r3, #12
 8006c4c:	4630      	mov	r0, r6
 8006c4e:	6033      	str	r3, [r6, #0]
 8006c50:	f000 f80c 	bl	8006c6c <__malloc_unlock>
 8006c54:	e794      	b.n	8006b80 <_malloc_r+0x20>
 8006c56:	6005      	str	r5, [r0, #0]
 8006c58:	e7d6      	b.n	8006c08 <_malloc_r+0xa8>
 8006c5a:	bf00      	nop
 8006c5c:	20000320 	.word	0x20000320

08006c60 <__malloc_lock>:
 8006c60:	4801      	ldr	r0, [pc, #4]	@ (8006c68 <__malloc_lock+0x8>)
 8006c62:	f7ff bf0e 	b.w	8006a82 <__retarget_lock_acquire_recursive>
 8006c66:	bf00      	nop
 8006c68:	20000318 	.word	0x20000318

08006c6c <__malloc_unlock>:
 8006c6c:	4801      	ldr	r0, [pc, #4]	@ (8006c74 <__malloc_unlock+0x8>)
 8006c6e:	f7ff bf09 	b.w	8006a84 <__retarget_lock_release_recursive>
 8006c72:	bf00      	nop
 8006c74:	20000318 	.word	0x20000318

08006c78 <__sflush_r>:
 8006c78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006c7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c80:	0716      	lsls	r6, r2, #28
 8006c82:	4605      	mov	r5, r0
 8006c84:	460c      	mov	r4, r1
 8006c86:	d454      	bmi.n	8006d32 <__sflush_r+0xba>
 8006c88:	684b      	ldr	r3, [r1, #4]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	dc02      	bgt.n	8006c94 <__sflush_r+0x1c>
 8006c8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	dd48      	ble.n	8006d26 <__sflush_r+0xae>
 8006c94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006c96:	2e00      	cmp	r6, #0
 8006c98:	d045      	beq.n	8006d26 <__sflush_r+0xae>
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006ca0:	682f      	ldr	r7, [r5, #0]
 8006ca2:	6a21      	ldr	r1, [r4, #32]
 8006ca4:	602b      	str	r3, [r5, #0]
 8006ca6:	d030      	beq.n	8006d0a <__sflush_r+0x92>
 8006ca8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006caa:	89a3      	ldrh	r3, [r4, #12]
 8006cac:	0759      	lsls	r1, r3, #29
 8006cae:	d505      	bpl.n	8006cbc <__sflush_r+0x44>
 8006cb0:	6863      	ldr	r3, [r4, #4]
 8006cb2:	1ad2      	subs	r2, r2, r3
 8006cb4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006cb6:	b10b      	cbz	r3, 8006cbc <__sflush_r+0x44>
 8006cb8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006cba:	1ad2      	subs	r2, r2, r3
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006cc0:	6a21      	ldr	r1, [r4, #32]
 8006cc2:	4628      	mov	r0, r5
 8006cc4:	47b0      	blx	r6
 8006cc6:	1c43      	adds	r3, r0, #1
 8006cc8:	89a3      	ldrh	r3, [r4, #12]
 8006cca:	d106      	bne.n	8006cda <__sflush_r+0x62>
 8006ccc:	6829      	ldr	r1, [r5, #0]
 8006cce:	291d      	cmp	r1, #29
 8006cd0:	d82b      	bhi.n	8006d2a <__sflush_r+0xb2>
 8006cd2:	4a2a      	ldr	r2, [pc, #168]	@ (8006d7c <__sflush_r+0x104>)
 8006cd4:	410a      	asrs	r2, r1
 8006cd6:	07d6      	lsls	r6, r2, #31
 8006cd8:	d427      	bmi.n	8006d2a <__sflush_r+0xb2>
 8006cda:	2200      	movs	r2, #0
 8006cdc:	04d9      	lsls	r1, r3, #19
 8006cde:	6062      	str	r2, [r4, #4]
 8006ce0:	6922      	ldr	r2, [r4, #16]
 8006ce2:	6022      	str	r2, [r4, #0]
 8006ce4:	d504      	bpl.n	8006cf0 <__sflush_r+0x78>
 8006ce6:	1c42      	adds	r2, r0, #1
 8006ce8:	d101      	bne.n	8006cee <__sflush_r+0x76>
 8006cea:	682b      	ldr	r3, [r5, #0]
 8006cec:	b903      	cbnz	r3, 8006cf0 <__sflush_r+0x78>
 8006cee:	6560      	str	r0, [r4, #84]	@ 0x54
 8006cf0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006cf2:	602f      	str	r7, [r5, #0]
 8006cf4:	b1b9      	cbz	r1, 8006d26 <__sflush_r+0xae>
 8006cf6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006cfa:	4299      	cmp	r1, r3
 8006cfc:	d002      	beq.n	8006d04 <__sflush_r+0x8c>
 8006cfe:	4628      	mov	r0, r5
 8006d00:	f7ff fec2 	bl	8006a88 <_free_r>
 8006d04:	2300      	movs	r3, #0
 8006d06:	6363      	str	r3, [r4, #52]	@ 0x34
 8006d08:	e00d      	b.n	8006d26 <__sflush_r+0xae>
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	4628      	mov	r0, r5
 8006d0e:	47b0      	blx	r6
 8006d10:	4602      	mov	r2, r0
 8006d12:	1c50      	adds	r0, r2, #1
 8006d14:	d1c9      	bne.n	8006caa <__sflush_r+0x32>
 8006d16:	682b      	ldr	r3, [r5, #0]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d0c6      	beq.n	8006caa <__sflush_r+0x32>
 8006d1c:	2b1d      	cmp	r3, #29
 8006d1e:	d001      	beq.n	8006d24 <__sflush_r+0xac>
 8006d20:	2b16      	cmp	r3, #22
 8006d22:	d11d      	bne.n	8006d60 <__sflush_r+0xe8>
 8006d24:	602f      	str	r7, [r5, #0]
 8006d26:	2000      	movs	r0, #0
 8006d28:	e021      	b.n	8006d6e <__sflush_r+0xf6>
 8006d2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d2e:	b21b      	sxth	r3, r3
 8006d30:	e01a      	b.n	8006d68 <__sflush_r+0xf0>
 8006d32:	690f      	ldr	r7, [r1, #16]
 8006d34:	2f00      	cmp	r7, #0
 8006d36:	d0f6      	beq.n	8006d26 <__sflush_r+0xae>
 8006d38:	0793      	lsls	r3, r2, #30
 8006d3a:	680e      	ldr	r6, [r1, #0]
 8006d3c:	600f      	str	r7, [r1, #0]
 8006d3e:	bf0c      	ite	eq
 8006d40:	694b      	ldreq	r3, [r1, #20]
 8006d42:	2300      	movne	r3, #0
 8006d44:	eba6 0807 	sub.w	r8, r6, r7
 8006d48:	608b      	str	r3, [r1, #8]
 8006d4a:	f1b8 0f00 	cmp.w	r8, #0
 8006d4e:	ddea      	ble.n	8006d26 <__sflush_r+0xae>
 8006d50:	4643      	mov	r3, r8
 8006d52:	463a      	mov	r2, r7
 8006d54:	6a21      	ldr	r1, [r4, #32]
 8006d56:	4628      	mov	r0, r5
 8006d58:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006d5a:	47b0      	blx	r6
 8006d5c:	2800      	cmp	r0, #0
 8006d5e:	dc08      	bgt.n	8006d72 <__sflush_r+0xfa>
 8006d60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d68:	f04f 30ff 	mov.w	r0, #4294967295
 8006d6c:	81a3      	strh	r3, [r4, #12]
 8006d6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d72:	4407      	add	r7, r0
 8006d74:	eba8 0800 	sub.w	r8, r8, r0
 8006d78:	e7e7      	b.n	8006d4a <__sflush_r+0xd2>
 8006d7a:	bf00      	nop
 8006d7c:	dfbffffe 	.word	0xdfbffffe

08006d80 <_fflush_r>:
 8006d80:	b538      	push	{r3, r4, r5, lr}
 8006d82:	690b      	ldr	r3, [r1, #16]
 8006d84:	4605      	mov	r5, r0
 8006d86:	460c      	mov	r4, r1
 8006d88:	b913      	cbnz	r3, 8006d90 <_fflush_r+0x10>
 8006d8a:	2500      	movs	r5, #0
 8006d8c:	4628      	mov	r0, r5
 8006d8e:	bd38      	pop	{r3, r4, r5, pc}
 8006d90:	b118      	cbz	r0, 8006d9a <_fflush_r+0x1a>
 8006d92:	6a03      	ldr	r3, [r0, #32]
 8006d94:	b90b      	cbnz	r3, 8006d9a <_fflush_r+0x1a>
 8006d96:	f7ff fc8f 	bl	80066b8 <__sinit>
 8006d9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d0f3      	beq.n	8006d8a <_fflush_r+0xa>
 8006da2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006da4:	07d0      	lsls	r0, r2, #31
 8006da6:	d404      	bmi.n	8006db2 <_fflush_r+0x32>
 8006da8:	0599      	lsls	r1, r3, #22
 8006daa:	d402      	bmi.n	8006db2 <_fflush_r+0x32>
 8006dac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006dae:	f7ff fe68 	bl	8006a82 <__retarget_lock_acquire_recursive>
 8006db2:	4628      	mov	r0, r5
 8006db4:	4621      	mov	r1, r4
 8006db6:	f7ff ff5f 	bl	8006c78 <__sflush_r>
 8006dba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006dbc:	4605      	mov	r5, r0
 8006dbe:	07da      	lsls	r2, r3, #31
 8006dc0:	d4e4      	bmi.n	8006d8c <_fflush_r+0xc>
 8006dc2:	89a3      	ldrh	r3, [r4, #12]
 8006dc4:	059b      	lsls	r3, r3, #22
 8006dc6:	d4e1      	bmi.n	8006d8c <_fflush_r+0xc>
 8006dc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006dca:	f7ff fe5b 	bl	8006a84 <__retarget_lock_release_recursive>
 8006dce:	e7dd      	b.n	8006d8c <_fflush_r+0xc>

08006dd0 <__swhatbuf_r>:
 8006dd0:	b570      	push	{r4, r5, r6, lr}
 8006dd2:	460c      	mov	r4, r1
 8006dd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dd8:	b096      	sub	sp, #88	@ 0x58
 8006dda:	4615      	mov	r5, r2
 8006ddc:	2900      	cmp	r1, #0
 8006dde:	461e      	mov	r6, r3
 8006de0:	da0c      	bge.n	8006dfc <__swhatbuf_r+0x2c>
 8006de2:	89a3      	ldrh	r3, [r4, #12]
 8006de4:	2100      	movs	r1, #0
 8006de6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006dea:	bf14      	ite	ne
 8006dec:	2340      	movne	r3, #64	@ 0x40
 8006dee:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006df2:	2000      	movs	r0, #0
 8006df4:	6031      	str	r1, [r6, #0]
 8006df6:	602b      	str	r3, [r5, #0]
 8006df8:	b016      	add	sp, #88	@ 0x58
 8006dfa:	bd70      	pop	{r4, r5, r6, pc}
 8006dfc:	466a      	mov	r2, sp
 8006dfe:	f000 f849 	bl	8006e94 <_fstat_r>
 8006e02:	2800      	cmp	r0, #0
 8006e04:	dbed      	blt.n	8006de2 <__swhatbuf_r+0x12>
 8006e06:	9901      	ldr	r1, [sp, #4]
 8006e08:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006e0c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006e10:	4259      	negs	r1, r3
 8006e12:	4159      	adcs	r1, r3
 8006e14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006e18:	e7eb      	b.n	8006df2 <__swhatbuf_r+0x22>

08006e1a <__smakebuf_r>:
 8006e1a:	898b      	ldrh	r3, [r1, #12]
 8006e1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e1e:	079d      	lsls	r5, r3, #30
 8006e20:	4606      	mov	r6, r0
 8006e22:	460c      	mov	r4, r1
 8006e24:	d507      	bpl.n	8006e36 <__smakebuf_r+0x1c>
 8006e26:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006e2a:	6023      	str	r3, [r4, #0]
 8006e2c:	6123      	str	r3, [r4, #16]
 8006e2e:	2301      	movs	r3, #1
 8006e30:	6163      	str	r3, [r4, #20]
 8006e32:	b003      	add	sp, #12
 8006e34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e36:	ab01      	add	r3, sp, #4
 8006e38:	466a      	mov	r2, sp
 8006e3a:	f7ff ffc9 	bl	8006dd0 <__swhatbuf_r>
 8006e3e:	9f00      	ldr	r7, [sp, #0]
 8006e40:	4605      	mov	r5, r0
 8006e42:	4630      	mov	r0, r6
 8006e44:	4639      	mov	r1, r7
 8006e46:	f7ff fe8b 	bl	8006b60 <_malloc_r>
 8006e4a:	b948      	cbnz	r0, 8006e60 <__smakebuf_r+0x46>
 8006e4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e50:	059a      	lsls	r2, r3, #22
 8006e52:	d4ee      	bmi.n	8006e32 <__smakebuf_r+0x18>
 8006e54:	f023 0303 	bic.w	r3, r3, #3
 8006e58:	f043 0302 	orr.w	r3, r3, #2
 8006e5c:	81a3      	strh	r3, [r4, #12]
 8006e5e:	e7e2      	b.n	8006e26 <__smakebuf_r+0xc>
 8006e60:	89a3      	ldrh	r3, [r4, #12]
 8006e62:	6020      	str	r0, [r4, #0]
 8006e64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e68:	81a3      	strh	r3, [r4, #12]
 8006e6a:	9b01      	ldr	r3, [sp, #4]
 8006e6c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006e70:	b15b      	cbz	r3, 8006e8a <__smakebuf_r+0x70>
 8006e72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e76:	4630      	mov	r0, r6
 8006e78:	f000 f81e 	bl	8006eb8 <_isatty_r>
 8006e7c:	b128      	cbz	r0, 8006e8a <__smakebuf_r+0x70>
 8006e7e:	89a3      	ldrh	r3, [r4, #12]
 8006e80:	f023 0303 	bic.w	r3, r3, #3
 8006e84:	f043 0301 	orr.w	r3, r3, #1
 8006e88:	81a3      	strh	r3, [r4, #12]
 8006e8a:	89a3      	ldrh	r3, [r4, #12]
 8006e8c:	431d      	orrs	r5, r3
 8006e8e:	81a5      	strh	r5, [r4, #12]
 8006e90:	e7cf      	b.n	8006e32 <__smakebuf_r+0x18>
	...

08006e94 <_fstat_r>:
 8006e94:	b538      	push	{r3, r4, r5, lr}
 8006e96:	2300      	movs	r3, #0
 8006e98:	4d06      	ldr	r5, [pc, #24]	@ (8006eb4 <_fstat_r+0x20>)
 8006e9a:	4604      	mov	r4, r0
 8006e9c:	4608      	mov	r0, r1
 8006e9e:	4611      	mov	r1, r2
 8006ea0:	602b      	str	r3, [r5, #0]
 8006ea2:	f7f9 ff40 	bl	8000d26 <_fstat>
 8006ea6:	1c43      	adds	r3, r0, #1
 8006ea8:	d102      	bne.n	8006eb0 <_fstat_r+0x1c>
 8006eaa:	682b      	ldr	r3, [r5, #0]
 8006eac:	b103      	cbz	r3, 8006eb0 <_fstat_r+0x1c>
 8006eae:	6023      	str	r3, [r4, #0]
 8006eb0:	bd38      	pop	{r3, r4, r5, pc}
 8006eb2:	bf00      	nop
 8006eb4:	20000314 	.word	0x20000314

08006eb8 <_isatty_r>:
 8006eb8:	b538      	push	{r3, r4, r5, lr}
 8006eba:	2300      	movs	r3, #0
 8006ebc:	4d05      	ldr	r5, [pc, #20]	@ (8006ed4 <_isatty_r+0x1c>)
 8006ebe:	4604      	mov	r4, r0
 8006ec0:	4608      	mov	r0, r1
 8006ec2:	602b      	str	r3, [r5, #0]
 8006ec4:	f7f9 ff3f 	bl	8000d46 <_isatty>
 8006ec8:	1c43      	adds	r3, r0, #1
 8006eca:	d102      	bne.n	8006ed2 <_isatty_r+0x1a>
 8006ecc:	682b      	ldr	r3, [r5, #0]
 8006ece:	b103      	cbz	r3, 8006ed2 <_isatty_r+0x1a>
 8006ed0:	6023      	str	r3, [r4, #0]
 8006ed2:	bd38      	pop	{r3, r4, r5, pc}
 8006ed4:	20000314 	.word	0x20000314

08006ed8 <_sbrk_r>:
 8006ed8:	b538      	push	{r3, r4, r5, lr}
 8006eda:	2300      	movs	r3, #0
 8006edc:	4d05      	ldr	r5, [pc, #20]	@ (8006ef4 <_sbrk_r+0x1c>)
 8006ede:	4604      	mov	r4, r0
 8006ee0:	4608      	mov	r0, r1
 8006ee2:	602b      	str	r3, [r5, #0]
 8006ee4:	f7f9 ff48 	bl	8000d78 <_sbrk>
 8006ee8:	1c43      	adds	r3, r0, #1
 8006eea:	d102      	bne.n	8006ef2 <_sbrk_r+0x1a>
 8006eec:	682b      	ldr	r3, [r5, #0]
 8006eee:	b103      	cbz	r3, 8006ef2 <_sbrk_r+0x1a>
 8006ef0:	6023      	str	r3, [r4, #0]
 8006ef2:	bd38      	pop	{r3, r4, r5, pc}
 8006ef4:	20000314 	.word	0x20000314

08006ef8 <_init>:
 8006ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006efa:	bf00      	nop
 8006efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006efe:	bc08      	pop	{r3}
 8006f00:	469e      	mov	lr, r3
 8006f02:	4770      	bx	lr

08006f04 <_fini>:
 8006f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f06:	bf00      	nop
 8006f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f0a:	bc08      	pop	{r3}
 8006f0c:	469e      	mov	lr, r3
 8006f0e:	4770      	bx	lr
