
*** Running vivado
    with args -log ebaz4205_mult_gen_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ebaz4205_mult_gen_0_1.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ebaz4205_mult_gen_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axi_dynclk'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_ps2_mouse'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guido/Xilinx-tools/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ebaz4205_mult_gen_0_1
Command: synth_design -top ebaz4205_mult_gen_0_1 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 917874

*** Running vivado
    with args -log ebaz4205_mult_gen_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ebaz4205_mult_gen_0_1.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ebaz4205_mult_gen_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1396.324 ; gain = 0.023 ; free physical = 17633 ; free virtual = 22331
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axi_dynclk'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_ps2_mouse'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guido/Xilinx-tools/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ebaz4205_mult_gen_0_1
Command: synth_design -top ebaz4205_mult_gen_0_1 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8266
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2045.461 ; gain = 371.770 ; free physical = 6748 ; free virtual = 11468
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.485; parent = 1118.020; children = 123.466
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3025.836; parent = 2049.434; children = 976.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ebaz4205_mult_gen_0_1' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_mult_gen_0_1/synth/ebaz4205_mult_gen_0_1.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_mult_gen_0_1/synth/ebaz4205_mult_gen_0_1.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_mult_gen_0_1/synth/ebaz4205_mult_gen_0_1.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 31 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_18' declared at '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/ab19/hdl/mult_gen_v12_0_vh_rfs.vhd:21010' bound to instance 'U0' of component 'mult_gen_v12_0_18' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_mult_gen_0_1/synth/ebaz4205_mult_gen_0_1.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'ebaz4205_mult_gen_0_1' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_mult_gen_0_1/synth/ebaz4205_mult_gen_0_1.vhd:68]
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_18_viv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2137.398 ; gain = 463.707 ; free physical = 7379 ; free virtual = 12119
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.485; parent = 1118.020; children = 123.466
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3113.805; parent = 2137.402; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2152.242 ; gain = 478.551 ; free physical = 7394 ; free virtual = 12134
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.485; parent = 1118.020; children = 123.466
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3128.648; parent = 2152.246; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2152.242 ; gain = 478.551 ; free physical = 7427 ; free virtual = 12167
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.485; parent = 1118.020; children = 123.466
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3128.648; parent = 2152.246; children = 976.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2158.180 ; gain = 0.000 ; free physical = 7465 ; free virtual = 12206
INFO: [Netlist 29-17] Analyzing 416 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_mult_gen_0_1/ebaz4205_mult_gen_0_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_mult_gen_0_1/ebaz4205_mult_gen_0_1_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_mult_gen_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_mult_gen_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2309.992 ; gain = 0.000 ; free physical = 7148 ; free virtual = 11889
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 136 instances were transformed.
  MULT_AND => LUT2: 136 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2309.992 ; gain = 0.000 ; free physical = 7168 ; free virtual = 11908
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2309.992 ; gain = 636.301 ; free physical = 7573 ; free virtual = 12384
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.485; parent = 1118.020; children = 123.466
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.383; parent = 2277.980; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2309.992 ; gain = 636.301 ; free physical = 7570 ; free virtual = 12373
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.485; parent = 1118.020; children = 123.466
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.383; parent = 2277.980; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_mult_gen_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2309.992 ; gain = 636.301 ; free physical = 7554 ; free virtual = 12357
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.485; parent = 1118.020; children = 123.466
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.383; parent = 2277.980; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2309.992 ; gain = 636.301 ; free physical = 7453 ; free virtual = 12258
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.485; parent = 1118.020; children = 123.466
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.383; parent = 2277.980; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_18_viv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2309.992 ; gain = 636.301 ; free physical = 7071 ; free virtual = 11885
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.485; parent = 1118.020; children = 123.466
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.383; parent = 2277.980; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2309.992 ; gain = 636.301 ; free physical = 6797 ; free virtual = 11611
Synthesis current peak Physical Memory [PSS] (MB): peak = 1306.233; parent = 1181.525; children = 124.708
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.383; parent = 2277.980; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2309.992 ; gain = 636.301 ; free physical = 6782 ; free virtual = 11596
Synthesis current peak Physical Memory [PSS] (MB): peak = 1306.413; parent = 1181.697; children = 124.716
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.383; parent = 2277.980; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2309.992 ; gain = 636.301 ; free physical = 6745 ; free virtual = 11559
Synthesis current peak Physical Memory [PSS] (MB): peak = 1306.827; parent = 1182.111; children = 124.716
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.383; parent = 2277.980; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2309.992 ; gain = 636.301 ; free physical = 12329 ; free virtual = 17125
Synthesis current peak Physical Memory [PSS] (MB): peak = 1326.087; parent = 1193.371; children = 132.716
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.383; parent = 2277.980; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2309.992 ; gain = 636.301 ; free physical = 12308 ; free virtual = 17104
Synthesis current peak Physical Memory [PSS] (MB): peak = 1326.087; parent = 1193.371; children = 132.716
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.383; parent = 2277.980; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2309.992 ; gain = 636.301 ; free physical = 12322 ; free virtual = 17118
Synthesis current peak Physical Memory [PSS] (MB): peak = 1326.087; parent = 1193.371; children = 132.716
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.383; parent = 2277.980; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2309.992 ; gain = 636.301 ; free physical = 12318 ; free virtual = 17114
Synthesis current peak Physical Memory [PSS] (MB): peak = 1326.087; parent = 1193.371; children = 132.716
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.383; parent = 2277.980; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2309.992 ; gain = 636.301 ; free physical = 12423 ; free virtual = 17219
Synthesis current peak Physical Memory [PSS] (MB): peak = 1328.768; parent = 1194.821; children = 133.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.383; parent = 2277.980; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2309.992 ; gain = 636.301 ; free physical = 12430 ; free virtual = 17227
Synthesis current peak Physical Memory [PSS] (MB): peak = 1328.768; parent = 1194.821; children = 133.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.383; parent = 2277.980; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    37|
|2     |LUT1     |     7|
|3     |LUT2     |   143|
|4     |LUT3     |    16|
|5     |LUT4     |   120|
|6     |MULT_AND |   136|
|7     |MUXCY    |   136|
|8     |XORCY    |   144|
|9     |FDRE     |    32|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2309.992 ; gain = 636.301 ; free physical = 12519 ; free virtual = 17315
Synthesis current peak Physical Memory [PSS] (MB): peak = 1328.810; parent = 1194.864; children = 133.946
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.383; parent = 2277.980; children = 976.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2309.992 ; gain = 478.551 ; free physical = 12626 ; free virtual = 17413
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2309.992 ; gain = 636.301 ; free physical = 12607 ; free virtual = 17389
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2309.992 ; gain = 0.000 ; free physical = 12699 ; free virtual = 17480
INFO: [Netlist 29-17] Analyzing 453 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2309.992 ; gain = 0.000 ; free physical = 13124 ; free virtual = 17910
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 176 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 40 instances
  MULT_AND => LUT2: 136 instances

Synth Design complete, checksum: b6508c92
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2309.992 ; gain = 913.668 ; free physical = 14207 ; free virtual = 18992
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_mult_gen_0_1_synth_1/ebaz4205_mult_gen_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ebaz4205_mult_gen_0_1, cache-ID = f98a48a410a7b369
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_mult_gen_0_1_synth_1/ebaz4205_mult_gen_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ebaz4205_mult_gen_0_1_utilization_synth.rpt -pb ebaz4205_mult_gen_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 12:01:40 2023...
