<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p69" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_69{left:631px;bottom:1140px;letter-spacing:-0.15px;}
#t2_69{left:665px;bottom:1140px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3_69{left:82px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_69{left:837px;bottom:81px;letter-spacing:-0.15px;}
#t5_69{left:138px;bottom:1083px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t6_69{left:138px;bottom:1065px;letter-spacing:0.11px;word-spacing:-0.55px;}
#t7_69{left:138px;bottom:1046px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t8_69{left:138px;bottom:1010px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t9_69{left:138px;bottom:991px;letter-spacing:0.12px;word-spacing:-0.02px;}
#ta_69{left:138px;bottom:973px;letter-spacing:0.11px;word-spacing:-0.12px;}
#tb_69{left:138px;bottom:955px;letter-spacing:0.1px;}
#tc_69{left:138px;bottom:918px;letter-spacing:0.11px;word-spacing:-0.01px;}
#td_69{left:138px;bottom:900px;letter-spacing:0.1px;word-spacing:0.01px;}
#te_69{left:138px;bottom:881px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tf_69{left:138px;bottom:863px;letter-spacing:0.11px;}
#tg_69{left:138px;bottom:826px;letter-spacing:0.11px;word-spacing:-0.01px;}
#th_69{left:138px;bottom:808px;letter-spacing:0.12px;word-spacing:-0.21px;}
#ti_69{left:138px;bottom:790px;letter-spacing:0.11px;word-spacing:-0.34px;}
#tj_69{left:138px;bottom:771px;letter-spacing:0.1px;}
#tk_69{left:138px;bottom:735px;letter-spacing:0.11px;word-spacing:0.01px;}
#tl_69{left:138px;bottom:716px;letter-spacing:0.11px;word-spacing:-0.38px;}
#tm_69{left:346px;bottom:717px;letter-spacing:-0.17px;}
#tn_69{left:395px;bottom:715px;}
#to_69{left:413px;bottom:716px;letter-spacing:0.1px;word-spacing:-0.37px;}
#tp_69{left:138px;bottom:696px;letter-spacing:0.11px;word-spacing:-0.08px;}
#tq_69{left:138px;bottom:659px;letter-spacing:0.12px;word-spacing:-0.03px;}
#tr_69{left:138px;bottom:641px;letter-spacing:0.1px;word-spacing:-0.01px;}
#ts_69{left:227px;bottom:642px;letter-spacing:-0.25px;}
#tt_69{left:270px;bottom:641px;letter-spacing:0.1px;word-spacing:0.01px;}
#tu_69{left:137px;bottom:604px;letter-spacing:0.11px;}
#tv_69{left:137px;bottom:568px;letter-spacing:0.09px;}
#tw_69{left:165px;bottom:568px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tx_69{left:499px;bottom:568px;letter-spacing:-0.18px;}
#ty_69{left:556px;bottom:568px;letter-spacing:0.11px;}
#tz_69{left:138px;bottom:531px;letter-spacing:0.09px;}
#t10_69{left:165px;bottom:531px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t11_69{left:451px;bottom:532px;letter-spacing:-0.17px;}
#t12_69{left:500px;bottom:529px;}
#t13_69{left:518px;bottom:531px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t14_69{left:138px;bottom:492px;letter-spacing:0.09px;}
#t15_69{left:165px;bottom:492px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t16_69{left:449px;bottom:493px;letter-spacing:-0.16px;}
#t17_69{left:488px;bottom:491px;letter-spacing:-0.01px;}
#t18_69{left:536px;bottom:492px;letter-spacing:0.1px;word-spacing:0.01px;}
#t19_69{left:165px;bottom:454px;}
#t1a_69{left:193px;bottom:454px;letter-spacing:0.11px;word-spacing:-0.5px;}
#t1b_69{left:193px;bottom:435px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1c_69{left:193px;bottom:417px;letter-spacing:0.11px;}
#t1d_69{left:165px;bottom:380px;}
#t1e_69{left:193px;bottom:380px;letter-spacing:0.1px;}
#t1f_69{left:240px;bottom:381px;letter-spacing:-0.16px;}
#t1g_69{left:289px;bottom:379px;letter-spacing:0.01px;}
#t1h_69{left:318px;bottom:380px;letter-spacing:0.1px;word-spacing:-0.28px;}
#t1i_69{left:655px;bottom:381px;letter-spacing:-0.14px;}
#t1j_69{left:707px;bottom:379px;letter-spacing:-0.03px;}
#t1k_69{left:725px;bottom:380px;letter-spacing:0.1px;word-spacing:-0.3px;}
#t1l_69{left:192px;bottom:360px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1m_69{left:192px;bottom:342px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1n_69{left:165px;bottom:305px;}
#t1o_69{left:192px;bottom:305px;letter-spacing:0.1px;}
#t1p_69{left:192px;bottom:287px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1q_69{left:137px;bottom:250px;letter-spacing:0.09px;}
#t1r_69{left:165px;bottom:250px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1s_69{left:397px;bottom:251px;letter-spacing:-0.16px;}
#t1t_69{left:446px;bottom:248px;}
#t1u_69{left:473px;bottom:250px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1v_69{left:165px;bottom:211px;}
#t1w_69{left:192px;bottom:211px;letter-spacing:0.11px;word-spacing:-0.5px;}
#t1x_69{left:193px;bottom:193px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1y_69{left:193px;bottom:175px;letter-spacing:0.11px;}

.s1_69{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_69{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_69{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s4_69{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s5_69{font-size:11px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts69" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg69Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg69" style="-webkit-user-select: none;"><object width="935" height="1210" data="69/69.svg" type="image/svg+xml" id="pdf69" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_69" class="t s1_69">4.15 </span><span id="t2_69" class="t s1_69">Hardware Page Table Walker </span>
<span id="t3_69" class="t s2_69">MIPS® Architecture For Programmers Volume III: MIPS64® / microMIPS64™ Privileged Resource Architecture, Rev. 6.03 </span><span id="t4_69" class="t s2_69">69 </span>
<span id="t5_69" class="t s3_69">The hardware page walk write should treat the multiple-hit case the same as a TLBWR. Assuming that the write by </span>
<span id="t6_69" class="t s3_69">design cannot detect all duplicates, then a preferred implementation is to invalidate the single duplicate and then write </span>
<span id="t7_69" class="t s3_69">the TLB. A Machine Check exception may subsequently be taken on a TLBP or lookup of TLB. </span>
<span id="t8_69" class="t s3_69">If a synchronous exception condition is detected during the hardware page table walk, the HW walking process is </span>
<span id="t9_69" class="t s3_69">aborted and a TLB Refill or XTLB Refill exception will be taken, as appropriate. This includes synchronous excep- </span>
<span id="ta_69" class="t s3_69">tions such as Address Error, Precise Debug Data Break and other TLB exceptions resulting from accesses to mapped </span>
<span id="tb_69" class="t s3_69">regions. </span>
<span id="tc_69" class="t s3_69">If an asynchronous exception is detected during the hardware page table walk, the HW walking process is aborted </span>
<span id="td_69" class="t s3_69">and the asynchronous exception is taken. This includes asynchronous exceptions such as NMI, Cache Error, and </span>
<span id="te_69" class="t s3_69">Interrupts. It also includes the asynchronous Machine Check exception which results from multiple matching entries </span>
<span id="tf_69" class="t s3_69">being present in the TLB following a TLB write. </span>
<span id="tg_69" class="t s3_69">Implementations are not required to support hardware page table walk reads from mapped regions of the Virtual </span>
<span id="th_69" class="t s3_69">Address space. If an implementation does not support reads from mapped regions, an attempted access during a page </span>
<span id="ti_69" class="t s3_69">table walk will cause the process to be aborted, and a TLB Refill or XTLB Refill exception will be taken, as appropri- </span>
<span id="tj_69" class="t s3_69">ate. </span>
<span id="tk_69" class="t s3_69">On 64-bit machines, the hardware page table walk can be used to accelerate TLB refills for either 32 bit or 64 bit </span>
<span id="tl_69" class="t s3_69">address regions, but not both. The </span><span id="tm_69" class="t s4_69">PWSize </span>
<span id="tn_69" class="t s5_69">PS </span>
<span id="to_69" class="t s3_69">field controls whether pointers within Directories are treated as 32 or 64 </span>
<span id="tp_69" class="t s3_69">bit addresses. </span>
<span id="tq_69" class="t s3_69">The selection between TLB and XTLB Refill exception is determined from the faulting address and the UX, SX and </span>
<span id="tr_69" class="t s3_69">KX bits in the </span><span id="ts_69" class="t s4_69">Status </span><span id="tt_69" class="t s3_69">register. See the MIPS64 Privileged Resource Architecture document for details. </span>
<span id="tu_69" class="t s3_69">Hardware page table walking is performed as follows: </span>
<span id="tv_69" class="t s3_69">1. </span><span id="tw_69" class="t s3_69">A temporary pointer is loaded with the contents of the </span><span id="tx_69" class="t s4_69">PWBase </span><span id="ty_69" class="t s3_69">register </span>
<span id="tz_69" class="t s3_69">2. </span><span id="t10_69" class="t s3_69">The native pointer size is determined from the </span><span id="t11_69" class="t s4_69">PWSize </span>
<span id="t12_69" class="t s5_69">PS </span>
<span id="t13_69" class="t s3_69">field - either 4 bytes (32 bits) or 8 bytes (64 bits) </span>
<span id="t14_69" class="t s3_69">3. </span><span id="t15_69" class="t s3_69">If the (optional) Base Directory is disabled by </span><span id="t16_69" class="t s4_69">PWCtl </span>
<span id="t17_69" class="t s5_69">PWDirExt </span>
<span id="t18_69" class="t s3_69">=0, skip to the next step. </span>
<span id="t19_69" class="t s3_69">• </span><span id="t1a_69" class="t s3_69">If Huge Pages are supported, check PTEVld bit to determine if entry is PTE. If PTEVld bit is set, write Huge </span>
<span id="t1b_69" class="t s3_69">Page into TLB (details left out for brevity, read pseudo-code at end of this section). Page Walking is com- </span>
<span id="t1c_69" class="t s3_69">plete after Huge Page is written to TLB. </span>
<span id="t1d_69" class="t s3_69">• </span><span id="t1e_69" class="t s3_69">Extract </span><span id="t1f_69" class="t s4_69">PWSize </span>
<span id="t1g_69" class="t s5_69">BDW </span>
<span id="t1h_69" class="t s3_69">bits from the faulting address, with least-significant bit </span><span id="t1i_69" class="t s4_69">PWField </span>
<span id="t1j_69" class="t s5_69">BDI </span>
<span id="t1k_69" class="t s3_69">. This is the optional </span>
<span id="t1l_69" class="t s3_69">Base Directory index (Bindex). Logical OR onto the temporary pointer, after multiplying (shifting) by the </span>
<span id="t1m_69" class="t s3_69">native pointer size. The result is a pointer to a location within the Base Directory. </span>
<span id="t1n_69" class="t s3_69">• </span><span id="t1o_69" class="t s3_69">Perform a memory read from the address in the temporary pointer, of the native pointer size. The returned </span>
<span id="t1p_69" class="t s3_69">value is placed into the temporary pointer. If an exception is detected, abort. </span>
<span id="t1q_69" class="t s3_69">4. </span><span id="t1r_69" class="t s3_69">If the Global Directory is disabled by </span><span id="t1s_69" class="t s4_69">PWSize </span>
<span id="t1t_69" class="t s5_69">GDW </span>
<span id="t1u_69" class="t s3_69">=0, skip to the next step. </span>
<span id="t1v_69" class="t s3_69">• </span><span id="t1w_69" class="t s3_69">If Huge Pages are supported, check PTEVld bit to determine if entry is PTE. If PTEVld bit is set, write Huge </span>
<span id="t1x_69" class="t s3_69">Page into TLB (details left out for brevity, read pseudo-code at end of this section). Page Walking is com- </span>
<span id="t1y_69" class="t s3_69">plete after Huge Page is written to TLB. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
