{
    "name": "mriscv",
    "folder": "mriscv",
    "sim_files": [
        "mriscv_apb/ADC_interface_APB/ADC_interface_APB_tb.v",
        "mriscv_apb/DAC_interface_APB/DAC_interface_APB_tb.v",
        "mriscv_apb/GPIO/gpioAPB_tb.v",
        "mriscv_apb/impl_axi_apb/impl_axi_apb_tb.v",
        "mriscv_axi/ADC_interface_AXI/ADC_interface_AXI_tb.v",
        "mriscv_axi/AXI_SP32B1024/AXI_SP32B1024_tb.v",
        "mriscv_axi/DAC_interface_AXI/DAC_interface_AXI_tb.v",
        "mriscv_axi/GPIO/completogpio_tb.v",
        "mriscv_axi/axi4_interconnect/axi4_interconnect_tb.v",
        "mriscv_axi/impl_axi/impl_axi_tb.v",
        "mriscv_axi/spi_axi_master/spi_axi_master_tb.v",
        "mriscv_axi/spi_axi_slave/spi_axi_slave_tb.v",
        "mriscvcore/mriscvcore_tb.v",
        "mriscvcore/ALU/ALU_tb.v",
        "mriscvcore/DECO_INSTR/DECO_INSTR_tb.v",
        "mriscvcore/IRQ/IRQ_tb.v",
        "mriscvcore/MULT/MULT_tb.v"
    ],
    "files": [],
    "include_dirs": [],
    "repository": "https://github.com/onchipuis/mriscv",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "ADC_interface_APB",
            "file": "mriscv_apb/ADC_interface_APB/ADC_interface_APB.v"
        },
        {
            "module": "ADC_interface_APB_tb",
            "file": "mriscv_apb/ADC_interface_APB/ADC_interface_APB_tb.v"
        },
        {
            "module": "DAC_interface_APB",
            "file": "mriscv_apb/DAC_interface_APB/DAC_interface_APB.v"
        },
        {
            "module": "DAC_interface_APB_tb",
            "file": "mriscv_apb/DAC_interface_APB/DAC_interface_APB_tb.v"
        },
        {
            "module": "decodificador",
            "file": "mriscv_apb/GPIO/decodificador.v"
        },
        {
            "module": "flipflopRS",
            "file": "mriscv_apb/GPIO/flipflopRS.v"
        },
        {
            "module": "flipsdataw",
            "file": "mriscv_apb/GPIO/flipsdataw.v"
        },
        {
            "module": "gpioAPB",
            "file": "mriscv_apb/GPIO/gpioAPB.v"
        },
        {
            "module": "latchW",
            "file": "mriscv_apb/GPIO/gpioAPB.v"
        },
        {
            "module": "latchW",
            "file": "mriscv_apb/GPIO/gpioAPB.v"
        },
        {
            "module": "flipsdataw",
            "file": "mriscv_apb/GPIO/gpioAPB.v"
        },
        {
            "module": "gpioAPB_tb",
            "file": "mriscv_apb/GPIO/gpioAPB_tb.v"
        },
        {
            "module": "latchW",
            "file": "mriscv_apb/GPIO/latchW.v"
        },
        {
            "module": "macstate2",
            "file": "mriscv_apb/GPIO/macstate2.v"
        },
        {
            "module": "axi4_interconnect",
            "file": "mriscv_apb/axi4_interconnect/axi4_interconnect.v"
        },
        {
            "module": "impl_axi_apb",
            "file": "mriscv_apb/impl_axi_apb/impl_axi_apb.v"
        },
        {
            "module": "impl_axi_apb_tb",
            "file": "mriscv_apb/impl_axi_apb/impl_axi_apb_tb.v"
        },
        {
            "module": "ADC_interface_AXI",
            "file": "mriscv_axi/ADC_interface_AXI/ADC_interface_AXI.v"
        },
        {
            "module": "DAC_interface_tb",
            "file": "mriscv_axi/ADC_interface_AXI/ADC_interface_AXI_tb.v"
        },
        {
            "module": "AXI_SP32B1024",
            "file": "mriscv_axi/AXI_SP32B1024/AXI_SP32B1024.v"
        },
        {
            "module": "AXI_SP32B1024_tb",
            "file": "mriscv_axi/AXI_SP32B1024/AXI_SP32B1024_tb.v"
        },
        {
            "module": "DAC_interface_AXI",
            "file": "mriscv_axi/DAC_interface_AXI/DAC_interface_AXI.v"
        },
        {
            "module": "DAC_interface_AXI_tb",
            "file": "mriscv_axi/DAC_interface_AXI/DAC_interface_AXI_tb.v"
        },
        {
            "module": "completogpio",
            "file": "mriscv_axi/GPIO/completogpio.v"
        },
        {
            "module": "flipsdataw",
            "file": "mriscv_axi/GPIO/completogpio.v"
        },
        {
            "module": "completogpio_tb",
            "file": "mriscv_axi/GPIO/completogpio_tb.v"
        },
        {
            "module": "decodificador",
            "file": "mriscv_axi/GPIO/decodificador.v"
        },
        {
            "module": "flipflopRS",
            "file": "mriscv_axi/GPIO/flipflopRS.v"
        },
        {
            "module": "flipsdataw",
            "file": "mriscv_axi/GPIO/flipsdataw.v"
        },
        {
            "module": "latchW",
            "file": "mriscv_axi/GPIO/latchW.v"
        },
        {
            "module": "macstate2",
            "file": "mriscv_axi/GPIO/macstate2.v"
        },
        {
            "module": "axi4_interconnect",
            "file": "mriscv_axi/axi4_interconnect/axi4_interconnect.v"
        },
        {
            "module": "axi4_interconnect_tb",
            "file": "mriscv_axi/axi4_interconnect/axi4_interconnect_tb.v"
        },
        {
            "module": "impl_axi",
            "file": "mriscv_axi/impl_axi/impl_axi.v"
        },
        {
            "module": "impl_axi_tb",
            "file": "mriscv_axi/impl_axi/impl_axi_tb.v"
        },
        {
            "module": "spi_axi_master",
            "file": "mriscv_axi/spi_axi_master/spi_axi_master.v"
        },
        {
            "module": "spi_axi_master_tb",
            "file": "mriscv_axi/spi_axi_master/spi_axi_master_tb.v"
        },
        {
            "module": "spi_axi_slave",
            "file": "mriscv_axi/spi_axi_slave/spi_axi_slave.v"
        },
        {
            "module": "spi_axi_slave_tb",
            "file": "mriscv_axi/spi_axi_slave/spi_axi_slave_tb.v"
        },
        {
            "module": "bus_sync_sf",
            "file": "mriscv_axi/util/bus_sync_sf.v"
        },
        {
            "module": "priencr",
            "file": "mriscv_axi/util/priencr.v"
        },
        {
            "module": "mriscvcore",
            "file": "mriscvcore/mriscvcore.v"
        },
        {
            "module": "mriscvcore_tb",
            "file": "mriscvcore/mriscvcore_tb.v"
        },
        {
            "module": "ALU",
            "file": "mriscvcore/ALU/ALU.v"
        },
        {
            "module": "module",
            "file": "mriscvcore/ALU/ALU.v"
        },
        {
            "module": "module",
            "file": "mriscvcore/ALU/ALU.v"
        },
        {
            "module": "module",
            "file": "mriscvcore/ALU/ALU.v"
        },
        {
            "module": "module",
            "file": "mriscvcore/ALU/ALU.v"
        },
        {
            "module": "module",
            "file": "mriscvcore/ALU/ALU.v"
        },
        {
            "module": "module",
            "file": "mriscvcore/ALU/ALU.v"
        },
        {
            "module": "module",
            "file": "mriscvcore/ALU/ALU.v"
        },
        {
            "module": "module",
            "file": "mriscvcore/ALU/ALU.v"
        },
        {
            "module": "module",
            "file": "mriscvcore/ALU/ALU.v"
        },
        {
            "module": "sim1",
            "file": "mriscvcore/ALU/ALU_tb.v"
        },
        {
            "module": "DECO_INSTR",
            "file": "mriscvcore/DECO_INSTR/DECO_INSTR.v"
        },
        {
            "module": "Sim_DecInstru1",
            "file": "mriscvcore/DECO_INSTR/DECO_INSTR_tb.v"
        },
        {
            "module": "FSM",
            "file": "mriscvcore/FSM/FSM.v"
        },
        {
            "module": "divM",
            "file": "mriscvcore/IRQ/IRQ.v"
        },
        {
            "module": "counter",
            "file": "mriscvcore/IRQ/IRQ.v"
        },
        {
            "module": "module",
            "file": "mriscvcore/IRQ/IRQ.v"
        },
        {
            "module": "counter",
            "file": "mriscvcore/IRQ/IRQ.v"
        },
        {
            "module": "module",
            "file": "mriscvcore/IRQ/IRQ.v"
        },
        {
            "module": "sim_IRQf",
            "file": "mriscvcore/IRQ/IRQ_tb.v"
        },
        {
            "module": "MEMORY_INTERFACE",
            "file": "mriscvcore/MEMORY_INTERFACE/MEMORY_INTERFACE.v"
        },
        {
            "module": "FSM_Booth",
            "file": "mriscvcore/MULT/MULT.v"
        },
        {
            "module": "module",
            "file": "mriscvcore/MULT/MULT.v"
        },
        {
            "module": "module",
            "file": "mriscvcore/MULT/MULT.v"
        },
        {
            "module": "MULT_tb",
            "file": "mriscvcore/MULT/MULT_tb.v"
        },
        {
            "module": "true_dpram_sclk",
            "file": "mriscvcore/REG_FILE/REG_FILE.v"
        },
        {
            "module": "module",
            "file": "mriscvcore/REG_FILE/REG_FILE.v"
        },
        {
            "module": "UTILITY",
            "file": "mriscvcore/UTILITIES/UTILITY.v"
        },
        {
            "module": "via",
            "file": "mriscvcore/UTILITIES/UTILITY.v"
        }
    ],
    "module_graph": {
        "ADC_interface_APB": [
            "ADC_interface_APB_tb"
        ],
        "ADC_interface_APB_tb": [],
        "DAC_interface_APB": [
            "DAC_interface_APB_tb"
        ],
        "DAC_interface_APB_tb": [],
        "decodificador": [
            "gpioAPB",
            "gpioAPB",
            "completogpio",
            "completogpio"
        ],
        "flipflopRS": [
            "gpioAPB",
            "gpioAPB",
            "gpioAPB",
            "gpioAPB",
            "gpioAPB",
            "gpioAPB",
            "gpioAPB",
            "completogpio",
            "completogpio",
            "completogpio",
            "completogpio",
            "completogpio",
            "completogpio",
            "completogpio",
            "completogpio"
        ],
        "flipsdataw": [
            "gpioAPB",
            "gpioAPB",
            "gpioAPB",
            "gpioAPB",
            "gpioAPB",
            "gpioAPB",
            "gpioAPB",
            "gpioAPB",
            "completogpio",
            "completogpio",
            "completogpio",
            "completogpio",
            "completogpio",
            "completogpio",
            "completogpio",
            "completogpio"
        ],
        "gpioAPB": [],
        "latchW": [
            "gpioAPB",
            "gpioAPB",
            "completogpio"
        ],
        "gpioAPB_tb": [],
        "macstate2": [
            "gpioAPB",
            "completogpio"
        ],
        "axi4_interconnect": [
            "axi4_interconnect",
            "axi4_interconnect"
        ],
        "impl_axi_apb": [],
        "impl_axi_apb_tb": [],
        "ADC_interface_AXI": [
            "DAC_interface_tb",
            "impl_axi"
        ],
        "DAC_interface_tb": [],
        "AXI_SP32B1024": [
            "impl_axi_apb",
            "impl_axi"
        ],
        "AXI_SP32B1024_tb": [],
        "DAC_interface_AXI": [
            "DAC_interface_AXI_tb",
            "impl_axi"
        ],
        "DAC_interface_AXI_tb": [],
        "completogpio": [
            "impl_axi"
        ],
        "completogpio_tb": [],
        "axi4_interconnect_tb": [],
        "impl_axi": [],
        "impl_axi_tb": [],
        "spi_axi_master": [
            "impl_axi_apb",
            "impl_axi",
            "spi_axi_master"
        ],
        "spi_axi_master_tb": [],
        "spi_axi_slave": [
            "impl_axi_apb",
            "impl_axi"
        ],
        "spi_axi_slave_tb": [],
        "bus_sync_sf": [],
        "priencr": [
            "axi4_interconnect",
            "axi4_interconnect",
            "priencr",
            "priencr"
        ],
        "mriscvcore": [
            "mriscvcore_tb"
        ],
        "mriscvcore_tb": [],
        "ALU": [
            "mriscvcore",
            "ALU",
            "sim1"
        ],
        "module": [
            "ADC_interface_APB",
            "DAC_interface_APB",
            "decodificador",
            "flipflopRS",
            "flipsdataw",
            "gpioAPB",
            "latchW",
            "macstate2",
            "impl_axi_apb",
            "impl_axi_apb_tb",
            "ADC_interface_AXI",
            "AXI_SP32B1024",
            "AXI_SP32B1024_tb",
            "DAC_interface_AXI",
            "completogpio",
            "decodificador",
            "flipflopRS",
            "flipsdataw",
            "latchW",
            "macstate2",
            "axi4_interconnect_tb",
            "impl_axi",
            "impl_axi_tb",
            "spi_axi_master_tb",
            "spi_axi_slave_tb",
            "mriscvcore",
            "DECO_INSTR",
            "FSM",
            "divM",
            "MEMORY_INTERFACE",
            "UTILITY"
        ],
        "sim1": [],
        "DECO_INSTR": [
            "mriscvcore"
        ],
        "Sim_DecInstru1": [],
        "FSM": [
            "mriscvcore",
            "FSM_Booth",
            "FSM_Booth",
            "FSM_Booth"
        ],
        "divM": [
            "divM"
        ],
        "counter": [],
        "sim_IRQf": [],
        "MEMORY_INTERFACE": [
            "mriscvcore"
        ],
        "FSM_Booth": [
            "FSM_Booth",
            "FSM_Booth"
        ],
        "MULT_tb": [],
        "true_dpram_sclk": [
            "true_dpram_sclk"
        ],
        "UTILITY": [
            "mriscvcore"
        ],
        "via": []
    },
    "module_graph_inverse": {
        "ADC_interface_APB": [
            "module"
        ],
        "ADC_interface_APB_tb": [
            "ADC_interface_APB"
        ],
        "DAC_interface_APB": [
            "module"
        ],
        "DAC_interface_APB_tb": [
            "DAC_interface_APB"
        ],
        "decodificador": [
            "module",
            "module"
        ],
        "flipflopRS": [
            "module",
            "module"
        ],
        "flipsdataw": [
            "module",
            "module"
        ],
        "gpioAPB": [
            "module",
            "latchW",
            "latchW",
            "decodificador",
            "decodificador",
            "macstate2",
            "flipflopRS",
            "flipflopRS",
            "flipflopRS",
            "flipflopRS",
            "flipflopRS",
            "flipflopRS",
            "flipflopRS",
            "flipsdataw",
            "flipsdataw",
            "flipsdataw",
            "flipsdataw",
            "flipsdataw",
            "flipsdataw",
            "flipsdataw",
            "flipsdataw"
        ],
        "latchW": [
            "module",
            "module"
        ],
        "gpioAPB_tb": [],
        "macstate2": [
            "module",
            "module"
        ],
        "axi4_interconnect": [
            "axi4_interconnect",
            "priencr",
            "axi4_interconnect",
            "priencr"
        ],
        "impl_axi_apb": [
            "module",
            "spi_axi_master",
            "AXI_SP32B1024",
            "spi_axi_slave"
        ],
        "impl_axi_apb_tb": [
            "module"
        ],
        "ADC_interface_AXI": [
            "module"
        ],
        "DAC_interface_tb": [
            "ADC_interface_AXI"
        ],
        "AXI_SP32B1024": [
            "module"
        ],
        "AXI_SP32B1024_tb": [
            "module"
        ],
        "DAC_interface_AXI": [
            "module"
        ],
        "DAC_interface_AXI_tb": [
            "DAC_interface_AXI"
        ],
        "completogpio": [
            "module",
            "macstate2",
            "latchW",
            "decodificador",
            "flipsdataw",
            "flipsdataw",
            "flipsdataw",
            "flipsdataw",
            "flipsdataw",
            "flipsdataw",
            "flipsdataw",
            "flipsdataw",
            "decodificador",
            "flipflopRS",
            "flipflopRS",
            "flipflopRS",
            "flipflopRS",
            "flipflopRS",
            "flipflopRS",
            "flipflopRS",
            "flipflopRS"
        ],
        "completogpio_tb": [],
        "axi4_interconnect_tb": [
            "module"
        ],
        "impl_axi": [
            "module",
            "spi_axi_master",
            "AXI_SP32B1024",
            "DAC_interface_AXI",
            "ADC_interface_AXI",
            "completogpio",
            "spi_axi_slave"
        ],
        "impl_axi_tb": [
            "module"
        ],
        "spi_axi_master": [
            "spi_axi_master"
        ],
        "spi_axi_master_tb": [
            "module"
        ],
        "spi_axi_slave": [],
        "spi_axi_slave_tb": [
            "module"
        ],
        "bus_sync_sf": [],
        "priencr": [
            "priencr",
            "priencr"
        ],
        "mriscvcore": [
            "module",
            "MEMORY_INTERFACE",
            "DECO_INSTR",
            "ALU",
            "UTILITY",
            "FSM"
        ],
        "mriscvcore_tb": [
            "mriscvcore"
        ],
        "ALU": [
            "ALU"
        ],
        "module": [],
        "sim1": [
            "ALU"
        ],
        "DECO_INSTR": [
            "module"
        ],
        "Sim_DecInstru1": [],
        "FSM": [
            "module"
        ],
        "divM": [
            "module",
            "divM"
        ],
        "counter": [],
        "sim_IRQf": [],
        "MEMORY_INTERFACE": [
            "module"
        ],
        "FSM_Booth": [
            "FSM_Booth",
            "FSM_Booth",
            "FSM",
            "FSM",
            "FSM"
        ],
        "MULT_tb": [],
        "true_dpram_sclk": [
            "true_dpram_sclk"
        ],
        "UTILITY": [
            "module"
        ],
        "via": []
    },
    "non_tb_files": [
        "mriscv_apb/ADC_interface_APB/ADC_interface_APB.v",
        "mriscv_apb/DAC_interface_APB/DAC_interface_APB.v",
        "mriscv_apb/GPIO/decodificador.v",
        "mriscv_apb/GPIO/flipflopRS.v",
        "mriscv_apb/GPIO/flipsdataw.v",
        "mriscv_apb/GPIO/gpioAPB.v",
        "mriscv_apb/GPIO/latchW.v",
        "mriscv_apb/GPIO/macstate2.v",
        "mriscv_apb/axi4_interconnect/axi4_interconnect.v",
        "mriscv_apb/impl_axi_apb/impl_axi_apb.v",
        "mriscv_axi/ADC_interface_AXI/ADC_interface_AXI.v",
        "mriscv_axi/AXI_SP32B1024/AXI_SP32B1024.v",
        "mriscv_axi/DAC_interface_AXI/DAC_interface_AXI.v",
        "mriscv_axi/GPIO/completogpio.v",
        "mriscv_axi/GPIO/decodificador.v",
        "mriscv_axi/GPIO/flipflopRS.v",
        "mriscv_axi/GPIO/flipsdataw.v",
        "mriscv_axi/GPIO/latchW.v",
        "mriscv_axi/GPIO/macstate2.v",
        "mriscv_axi/axi4_interconnect/axi4_interconnect.v",
        "mriscv_axi/impl_axi/impl_axi.v",
        "mriscv_axi/spi_axi_master/spi_axi_master.v",
        "mriscv_axi/spi_axi_slave/spi_axi_slave.v",
        "mriscv_axi/util/bus_sync_sf.v",
        "mriscv_axi/util/priencr.v",
        "mriscvcore/mriscvcore.v",
        "mriscvcore/ALU/ALU.v",
        "mriscvcore/DECO_INSTR/DECO_INSTR.v",
        "mriscvcore/FSM/FSM.v",
        "mriscvcore/IRQ/IRQ.v",
        "mriscvcore/MEMORY_INTERFACE/MEMORY_INTERFACE.v",
        "mriscvcore/MULT/MULT.v",
        "mriscvcore/REG_FILE/REG_FILE.v",
        "mriscvcore/UTILITIES/UTILITY.v"
    ]
}