/* Copyright 2021 UPMEM. All rights reserved.
 * Use of this source code is governed by a BSD-style license that can be
 * found in the LICENSE file.
 */

#ifndef DPU_PROFILE_PROPERTIES_H
#define DPU_PROFILE_PROPERTIES_H

#define DPU_PROFILE_PROPERTY_BACKEND "backend"
#define DPU_PROFILE_PROPERTY_CHIP_ID "chipId"
#define DPU_PROFILE_PROPERTY_CLOCK_DIVISION "clockDivision"
#define DPU_PROFILE_PROPERTY_FCK_FREQUENCY "fckFrequency"
#define DPU_PROFILE_PROPERTY_ENABLE_PROFILING "enableProfiling"
#define DPU_PROFILE_PROPERTY_PROFILING_DPU_ID "profilingDpuId"
#define DPU_PROFILE_PROPERTY_PROFILING_SLICE_ID "profilingSliceId"
#define DPU_PROFILE_PROPERTY_MCOUNT_ADDRESS "mcountAddress"
#define DPU_PROFILE_PROPERTY_RET_MCOUNT_ADDRESS "retMcountAddress"
#define DPU_PROFILE_PROPERTY_THREAD_PROFILING_ADDRESS "threadProfilingAddress"
#define DPU_PROFILE_PROPERTY_MRAM_ACCESS_BY_DPU_ONLY "mramAccessByDpuOnly"
#define DPU_PROFILE_PROPERTY_DISABLED_MASK "disabledMask"
#define DPU_PROFILE_PROPERTY_DISABLE_SAFE_CHECKS "disableSafeChecks"
#define DPU_PROFILE_PROPERTY_DISABLE_MUX_SWITCH "disableMuxSwitch"
#define DPU_PROFILE_PROPERTY_DISABLE_RESET_ON_ALLOC "disableResetOnAlloc"
#define DPU_PROFILE_PROPERTY_CMDS_BUFFER_SIZE "cmdsBufferSize"
#define DPU_PROFILE_PROPERTY_DISPATCH_ON_ALL_RANKS "dispatchOnAllRanks"
#define DPU_PROFILE_PROPERTY_NR_THREADS_PER_RANK "nrThreadsPerRank"
#define DPU_PROFILE_PROPERTY_NR_JOBS_PER_RANK "nrJobsPerRank"
#define DPU_PROFILE_PROPERTY_NR_DPUS_PER_CI "nrDpusPerCi"
#define DPU_PROFILE_PROPERTY_IRAM_SIZE "iramSize"
#define DPU_PROFILE_PROPERTY_MRAM_SIZE "mramSize"
#define DPU_PROFILE_PROPERTY_WRAM_SIZE "wramSize"
#define DPU_PROFILE_PROPERTY_DO_PROFILING "doProfiling"
#define DPU_PROFILE_PROPERTY_PROFILE_INSTRUCTION "profileInstruction"
#define DPU_PROFILE_PROPERTY_PROFILE_DMA "profileDma"
#define DPU_PROFILE_PROPERTY_PROFILE_MEMORY "profileMemory"
#define DPU_PROFILE_PROPERTY_PROFILE_ILA "profileIla"
#define DPU_PROFILE_PROPERTY_MODELSIM_MRAM_FILE "modelsimMramFile"
#define DPU_PROFILE_PROPERTY_MODELSIM_WORK_DIR "modelsimWorkDir"
#define DPU_PROFILE_PROPERTY_MODELSIM_EXEC_PATH "modelsimExecPath"
#define DPU_PROFILE_PROPERTY_MODELSIM_TCL_SCRIPT "modelsimTclScript"
#define DPU_PROFILE_PROPERTY_MODELSIM_ENABLE_GUI "modelsimEnableGui"
#define DPU_PROFILE_PROPERTY_MODELSIM_BYPASS_MRAM_SWITCH "modelsimBypassMramSwitch"
#define DPU_PROFILE_PROPERTY_REPORT_FILE_NAME "reportFileName"
#define DPU_PROFILE_PROPERTY_ANALYZER_ENABLED "analyzerEnabled"
#define DPU_PROFILE_PROPERTY_ANALYZER_FILTERING_ENABLED "analyzerFilteringEnabled"
#define DPU_PROFILE_PROPERTY_MRAM_BYPASS_ENABLED "mramBypassEnabled"
#define DPU_PROFILE_PROPERTY_MRAM_EMULATE_REFRESH "mramEmulateRefresh"
#define DPU_PROFILE_PROPERTY_CYCLE_ACCURATE "cycleAccurate"
#define DPU_PROFILE_PROPERTY_REGION_MODE "regionMode"
#define DPU_PROFILE_PROPERTY_RANK_PATH "rankPath"
#define DPU_PROFILE_PROPERTY_IGNORE_VERSION "ignoreVersion"
#define DPU_PROFILE_PROPERTY_TRY_REPAIR_IRAM "tryRepairIram"
#define DPU_PROFILE_PROPERTY_TRY_REPAIR_WRAM "tryRepairWram"
#define DPU_PROFILE_PROPERTY_IGNORE_VPD "ignoreVpd"
#define DPU_PROFILE_PROPERTY_NR_THREAD_PER_POOL "nrThreadPerPool"
#define DPU_PROFILE_PROPERTY_POOL_THRESHOLD_1_THREAD "poolThreshold1Thread"
#define DPU_PROFILE_PROPERTY_POOL_THRESHOLD_2_THREADS "poolThreshold2Threads"
#define DPU_PROFILE_PROPERTY_POOL_THRESHOLD_4_THREADS "poolThreshold4Threads"
#define DPU_PROFILE_PROPERTY_USB_SERIAL "usbSerial"
#define DPU_PROFILE_PROPERTY_CHIP_SELECT "chipSelect"

#endif /* DPU_PROFILE_PROPERTIES_H */