<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<register_list name="CP15"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xmlns="http://www.arm.com/core_reg"
    xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd"
    xmlns:tcf="http://com.arm.targetconfigurationeditor">
    <register access="RW" name="DUMMY_REGISTER" size="4">
        <gui_name language="en">DUMMY_REGISTER</gui_name>
        <description language="en">DUMMY_REGISTER</description>
    </register>
    <!-- enums from A15_Control -->
    <tcf:enumeration name="E_DISABLE_ENABLE" values="Disable=0x0,Enable=0x1"/>
    <tcf:enumeration name="GENERIC_DIS_ENABLE" values="Disabled=0x0,Enabled=0x1"/>
    <tcf:enumeration name="SCTLR_TE" values="Exeptions_taken_in_ARM_state=0,Exeptions_taken_in_THUMB_state=1"/>
    <tcf:enumeration name="SCTLR_EE" values="Exeptions_Little_endian=0,Exeptions_Big_endian=1"/>
    <tcf:enumeration name="SCTLR_V" values="Normal Vectors base address=0,High Vectors base address=1"/>
    <tcf:enumeration name="ACTLR_L1M3" values="_8_lines=0,_16_lines=1,_32_lines=2,Never_enter_Mode_3=3"/>
    <tcf:enumeration name="ACTLR_L1M2" values="_4_lines=0,_8_lines=1,_16_lines=2,Never_enter_Mode_2=3"/>
    <tcf:enumeration name="ACTLR_L1M1" values="_1_lines=0,_2_lines=1,_4_lines=2,Never_enter_Mode_1=3"/>
    <tcf:enumeration name="GENERIC_NO_YES" values="No=0,Yes=1"/>
    <tcf:enumeration name="GENERIC_EN_DISABLE" values="Enabled=0,Disabled=1"/>
    <tcf:enumeration name="CPACR_CP" values="Access_denied=0,Privileged_mode_access_only=1,Reserved=2,Privileged_and_User_mode_access=3"/>
    <tcf:enumeration name="NSACR_CPx" values="Secure_access_only=0,Secure_or_Normal_access=1"/>
    <tcf:enumeration name="GENERIC_EMPTY_FULL" values="Empty=0,Full=1"/>
    <tcf:enumeration name="DBGDSCR_EXT_DTR" values="Non_blocking_mode=0,Stall_mode=1,Fast_mode=2,Reserved=3"/>
    <tcf:enumeration name="DBGDSCR_NS_STATUS" values="Secure=0,Normal=1"/>
    <tcf:enumeration name="DBGDSCR_MOE" values="Halt_Request_Debug_Event=0,Breakpoint_Debug_event=1,Imprecise_Watchpoint_Debug_event=2,BRKPT_instruction_Debug_event=3,External_Debug_Request_Debug=4,Vector_catch_Debug_event=5,D_side_abort_event=6,I_side_abort_event=7,OS_Unlock_Catch_Debug_event=8,Reserved_=9,Precise_Watchpoint_Debug_event=10,Reserved=11,Reserved=12,Reserved=13,Reserved=14,Reserved=15"/>
    <tcf:enumeration name="DBGDSCR_CR" values="_0=0,_1=1"/>
    <tcf:enumeration name="DBGDSCR_CH" values="Normal_State=0,Debug_State=1"/>
    <tcf:enumeration name="TTBR_RGN" values="Normal_memory_Outer_Non_cacheable=0x0,Normal_memory_Outer_Write_Back_Write_Allocate_Cacheable=0x1,Normal_memory_Outer_Write_Through_Cacheable=0x2,Normal_memory_Outer_Write_Back_no_Write_Allocate_Cacheable=0x3"/>
    <tcf:enumeration name="TTBR_S" values="Translation_table_walk_to_non_shared_memory=0x0,Translation_table_walk_to_shared_memory=0x1"/>
    <tcf:enumeration name="TTBCR_EAE" values="Use_32_bit_ARMv7_VMSA_translation_system=0,Use_40_bit_translation_system=1"/>
    <tcf:enumeration name="TTBCR_SHx" values="Non_shareable=0,UNPREDICTABLE=1,Outer_Shareable=2,Inner_Shareable=3"/>
    <tcf:enumeration name="TTBR_IRGN" values="Normal_memory_Inner_Non_cacheable=0x0,Normal_memory_Inner_Write_Back_Write_Allocate_Cacheable=0x1,Normal_memory_Inner_Write_Through_Cacheable=0x2,Normal_memory_Inner_Write_Back_no_Write_Allocate_Cacheable=0x3"/>
    <tcf:enumeration name="TTBCR_PD" values="Translation_table_walk=0,Section_Translation_Fault=1"/>
    <tcf:enumeration name="TTBCR_A1" values="Use_ASID_from_TTBR0=0,Use_ASID_from_TTBR1=1"/>
    <tcf:enumeration name="ARCHv7_DACR_DN" values="No_access=0,Client_accesses_checked=1,Manager_accesses_not_checked=3"/>
    <tcf:enumeration name="DFSR_CM" values="Abort_not_caused_by_cache_maintenance=0x0,Abort_caused_by_cache_maintenance=0x1"/>
    <tcf:enumeration name="FSR_EXT" values="DECERR=0,SLVERR=1"/>
    <tcf:enumeration name="DFSR_WNR" values="Read=0x0,Write=0x1"/>
    <tcf:enumeration name="PRRR_OS" values="Yes=0,If_Shareable_Normal=1"/>
    <tcf:enumeration name="PRRR_xS" values="Not_shareable=0,Shareable=1"/>
    <tcf:enumeration name="PRRR_TR" values="Strongly_ordered=0,Device=1,Normal=2"/>
    <tcf:enumeration name="NMRR_xR" values="Non_cacheable=0,Write_back_WriteAllocate=1,WriteThrough_Non_WriteAllocate=2,Write_back_Non_WriteAllocate=3"/>
    <tcf:enumeration name="GENERIC_LITTLE_BIG_ENDIAN" values="Little_Endian=0,Big_Endian=1"/>
    <tcf:enumeration name="CPACR_ACCESS" values="Disabled=0,PL1_Or_Higher=1,Reserved=2,Full_Access=3"/>
    <!-- enums from A15_Hyp -->
    <tcf:enumeration name="GENERIC_CLEAR_SET" values="Clear=0,Set=1"/>
    <tcf:enumeration name="HCR_BSU" values="No_effect=0,Inner_shareable=1,Outer_shareable=2,Full_system=3"/>
    <tcf:enumeration name="HYP_DIS_TRAP" values="Disabled=0,Trap_to_Hyp_mode=1"/>
    <tcf:enumeration name="HADFSR_RAMID" values="Invalid=0,L1_tag_RAM=8,L1_data_RAM=9"/>
    <tcf:enumeration name="HADFSR_L2ERR" values="No_L2_ECC_double_bit_error=0,L2_ECC_double_bit_error_occurred=1"/>
    <tcf:enumeration name="VTCR_SL0" values="Level_2=0,Level_1=1,UNPREDICTABLE=2,UNPREDICTABLE=3"/>
    <tcf:enumeration name="GENERIC_BIT" values="_0=0,_1=1"/>
    <tcf:enumeration name="MIDR_I" values="ARM_Ltd=0x41,Digital_Equipment_Corporation=0x44,Motorola_Freescale_Semiconductor_Inc=0x4d,QUALCOMM_Inc=0x51,Marvell_Semiconductor_Inc=0x56,Intel_Corporation=0x69"/>
    <tcf:enumeration name="MIDR_A" values="ARM_architecture_v4=1,ARM_architecture_v4T=2,ARM_architecture_v5=3,ARM_architecture_v5T=4,ARM_architecture_v5TE=5,ARM_architecture_v5TEJ=6,ARM_architecture_v6=7,Defined_by_CPUID_scheme=15"/>
    <tcf:enumeration name="MPIDR_U" values="Processor_is_part_of_a_multiprocessor_system=0,Processor_is_part_of_a_uniprocessor_system=1"/>
    <tcf:enumeration name="L2CTLR_RSTDISABLE" values="L2_valid_RAM_contents_are_reset_by_hardware=0,L2_valid_RAM_contents_are_not_reset_by_hardware=1"/>
    <tcf:enumeration name="L2CTLR_RAMERR" values="No_pending_L2_RAM_ECC_error=0,L2_RAM_ECC_error_occurred=1"/>
    <tcf:enumeration name="L2CTLR_AXIERR" values="No_pending_AXI_asynchronous_error=0,AXI_asynchronous_error_occurred=1"/>
    <tcf:enumeration name="L2CTLR_NUMCPU" values="_1=0,_2=1,_3=2,_4=3"/>
    <tcf:enumeration name="L2CTLR_xRS" values="_0_cycle=0,_1_cycle=1"/>
    <tcf:enumeration name="L2CTLR_TRL" values="_2_cycles=0,_2_cycles=1,_3_cycles=2,_4_cycles=3,_5_cycles=4,_5_cycles=5,_5_cycles=6,_5_cycles=7"/>
    <tcf:enumeration name="L2CTLR_DRL" values="_2_cycles=0,_2_cycles=1,_3_cycles=2,_4_cycles=3,_5_cycles=4,_6_cycles=5,_7_cycles=6,_8_cycles=7"/>
    <tcf:enumeration name="RAMID" values="L1_I_tag_RAM=0x00,L1_I_data_RAM=0x01,L1_I_BTB_RAM=0x02,L1_I_GHB_RAM=0x03,L1_I_TLB_RAM=0x04,L1_D_tag_RAM=0x08,L1_D_data_RAM=0x09,L1_D_load_TLB_RAM=0x0a,L1_D_store_TLB_RAM=0x0b,L2_tag_RAM=0x10,L2_data_RAM=0x11,L2_snoop_tag_RAM=0x12,L2_data_ECC_RAM=0x13,L2_dirty_RAM=0x14,L2_TLB_RAM=0x18"/>
    <tcf:enumeration name="L2PFR_IFPD" values="_0_cache_lines=0,_1_cache_line=1,_2_cache_lines=2,_3_cache_lines=3"/>
    <tcf:enumeration name="L2PFR_LSPD" values="_0_cache_lines=0,_2_cache_lines=1,_4_cache_lines=2,_8_cache_lines=3"/>
    <tcf:enumeration name="L2MERRSR_CW" values="CPU0_tag_way_0=0,CPU0_tag_way_1=1,CPU1_tag_way_0=2,CPU1_tag_way_1=3,CPU2_tag_way_0=4,CPU2_tag_way_1=5,CPU3_tag_way_0=6,CPU3_tag_way_1=7"/>
    <tcf:enumeration name="VTCR_SL0" values="Level_2=0,Level_1=1"/>
    <!-- enums from A15_ID -->
    <tcf:enumeration name="CTR_F" values="ARMv6_and_earlier_format=0,ARMv7_format=4"/>
    <tcf:enumeration name="CTR_L1IP" values="Virtual_Index_Virtual_Tag=1,Virtual_Index_Physical_Tag=2,Physical_Index_Physical_Tag=3"/>
    <tcf:enumeration name="CTR_GRAN" values="_8_word_granularity=3,_16_word_granularity=4"/>
    <tcf:enumeration name="TLBTR_U" values="TLB_Unified=0,Separate_I_and_D_TLBs=1"/>
    <tcf:enumeration name="ID_PFR0_STATE3" values="Not_supported=0,Thumb_2EE_supported=1"/>
    <tcf:enumeration name="ID_PFR0_STATE2" values="Not_supported=0,Jazelle_extension_supported=1,Jazelle_clearing_JOSCR_CV=2"/>
    <tcf:enumeration name="ID_PFR0_STATE1" values="None=0,Thumb=1,Thumb_2_full=3"/>
    <tcf:enumeration name="ID_PFR0_STATE0" values="No_support_for_ARM_ISA=0,ARM_ISA_supported=1"/>
    <tcf:enumeration name="GENERIC_NOTSUPP_SUPP" values="Not_supported=0,Supported=1"/>
    <tcf:enumeration name="ID_PFR1_P" values="ARMv4_model_not_supported=0,ARMv4_model_supported=1"/>
    <tcf:enumeration name="ID_DFR0_PMM" values="Not_supported=0,PMUv2_architecture_supported=2"/>
    <tcf:enumeration name="ID_DFR0_MMT" values="Not_supported=0,ARM_trace_architecture_supported_memory_mapped_access=1"/>
    <tcf:enumeration name="ID_DFR0_MMC" values="Not_supported=0,ARMv7_1_debug_architecture_supported_memory_mapped_access=5"/>
    <tcf:enumeration name="ID_DFR0_CS" values="Not_supported=0,ARMv6_1_debug_architecture_supported_CP14_based=3,ARMv7_debug_architecture_supported_CP14_based=4,ARMv7_1_debug_architecture_supported_CP14_based=5"/>
    <tcf:enumeration name="ID_DFR0_CC" values="Not_supported_or_Pre_ARMv6=0,ARMv6_debug_architecture_supported_CP14_based=2,ARMv6_1_debug_architecture_supported_CP14_based=3,ARMv7_debug_architecture_supported_CP14_based=4,ARMv7_1_debug_architecture_supported_CP14_based=5"/>
    <tcf:enumeration name="ID_MMFR0_IS" values="Not_supported=0,Hardware_coherency_support=1"/>
    <tcf:enumeration name="ID_MMFR0_AUX" values="Not_supported=0,Auxiliary_Control_Register=1,AFSRs_and_Auxiliary_Control_Register=2"/>
    <tcf:enumeration name="ID_MMFR0_TCM_DMA" values="Not_supported=0,Implementation_Defined=1,ARMv6_TCM_only=2,ARMv6_TCM_and_DMA=3"/>
    <tcf:enumeration name="ID_MMFR0_SL" values="Not_supported=0,Two_levels=1"/>
    <tcf:enumeration name="ID_MMFR0_OS" values="Not_supported=0,Hardware_coherency=1"/>
    <tcf:enumeration name="ID_MMFR0_PMSA" values="Not_supported=0,Implementation_Defined=1,PMSAv6=2,PMSAv7=3"/>
    <tcf:enumeration name="ID_MMFR0_VMSA" values="Not_supported=0,Implementation_Defined=1,VMSAv6=2,VMSAv7=3,VMSAv7_with_PXN=4,VMSAv7_with_remap_PXN_64_bit_address_translation=5"/>
    <tcf:enumeration name="ID_MMFR1_BP" values="Not_supported=0,Flush_on_MMU_ena_dis_instruction_location_write_page_table_changes_TTBR_TTBCR_changes_FCSE_PID_CID_changes=1,Flush_on_MMU_ena_dis_instruction_location_write_page_table_changes_TTBR_TTBCR_changes_without_FCSE_PID_CID_change=2,Flush_on_instruction_location_write=3,No_flushing_required=4"/>
    <tcf:enumeration name="ID_MMFR1_L1_TC" values="Not_supported=0,Supported_test_and_clean_only=1,Supported_test_clean_and_invalidate=2"/>
    <tcf:enumeration name="ID_MMFR1_L1_AU" values="Not_supported=0,Supported_invalidate_only=1,Supported_all_operations=2"/>
    <tcf:enumeration name="ID_MMFR1_L1_AH" values="Not_supported=0,Supported_invalidate_I_cache=1,Supported_invalidate_one_or_both_caches=2,Supported_all_operations=3"/>
    <tcf:enumeration name="ID_MMFR1_L1_SWU" values="Not_supported=0,Supported_by_Caches_no_clean_invalidate_or_invalidate=1,Supported_by_Caches_no_invalidate_without_clean=2,Supported_by_Caches=3"/>
    <tcf:enumeration name="ID_MMFR1_L1_SWH" values="Not_supported=0,Supported_by_Caches_no_invalidate_without_clean=1,Supported_by_Caches_no_invalidate_without_clean_for_I_cache=2,Supported_by_Caches_with_invalidate_clean=3"/>
    <tcf:enumeration name="ID_MMFR1_L1_VAs" values="Not_supported=0,Supported_by_Caches=1,Supported_by_Caches_and_BTB=2"/>
    <tcf:enumeration name="ID_MMFR2_HAF" values="Not_supported=0,VMSAv7_access_flag_updated_in_hardware=1"/>
    <tcf:enumeration name="ID_MMFR2_MB" values="Not_supported=0,DSB=1,DSB_ISB_DMB=2"/>
    <tcf:enumeration name="ID_MMFR2_TLBs" values="Not_supported=0,Supported_not_by_ASID=1,Supported_including_by_ASID=2,Invalidate_all_by_MVA_by_ASID_by_MVA_and_all_ASID=3,Invalidate_all_by_MVA_by_ASID_by_MVA_all_ASID_Hyp_by_MVA_all_Normal_Non_Hyp_unified_all_Hyp_unified=4"/>
    <tcf:enumeration name="ID_MMFR2_L1_xP" values="Not_supported=0,Supported_prefetch_by_range=1"/>
    <tcf:enumeration name="ID_MMFR3_SS" values="Supported=0"/>
    <tcf:enumeration name="ID_MMFR3_CMS" values="Caches_support_32_bit_address_4GB=0,Caches_support_36_bit_address_64GB=1,Caches_support_40_bit_address_1TB=2"/>
    <tcf:enumeration name="ID_MMFR3_CW" values="Translation_table_updates_do_not_require_a_clean=1"/>
    <tcf:enumeration name="ID_MMFR3_MB" values="Supported=2"/>
    <tcf:enumeration name="ID_MMFR3_BPM" values="Not_supported=0,Invalidate_entire_branch_predictor_array=1,Invalidate_entire_branch_predictor_array_Invalidate_branch_predictor_by_MVA=2"/>
    <tcf:enumeration name="ID_MMFR3_CM_SETWAY" values="Invalidate_D_cache_by_set_way_clean_D_cache_by_set_way_clean_and_invalidate_D_cache_by_set_way=1"/>
    <tcf:enumeration name="ID_MMFR3_CM_MVA" values="Invalidate_D_cache_by_MVA_clean_D_cache_by_MVA_clean_and_invalidate_D_cache_by_MVA_invalidate_I_cache_by_MVA_invalidate_I_cache=1"/>
    <tcf:enumeration name="ID_ISAR0_DIV" values="Not_supported=0,Supported_SDIV_UDIV=1,Supported_ARM_Thumb_SDIV_UDIV=2"/>
    <tcf:enumeration name="ID_ISAR0_DBG" values="Not_supported=0,Supported_BKPT=1"/>
    <tcf:enumeration name="ID_ISAR0_CP" values="Not_supported=0,Supported_CDP_LDC_MCR_MRC_STC=1,Supported_CDP_LDC_MCR_MRC_STC_CDP2_LDC2_MCR2_MRC2_STC2=2,Supported_CDP_LDC_MCR_MRC_STC_CDP2_LDC2_MCR2_MRC2_STC2_MCRR_MRRC=3,Supported_CDP_LDC_MCR_MRC_STC_CDP2_LDC2_MCR2_MRC2_STC2_MCRR_MRRC_MCRR2_MRRC2=4"/>
    <tcf:enumeration name="ID_ISAR0_CB" values="Not_supported=0,Supported_CBNZ_CBZ=1"/>
    <tcf:enumeration name="ID_ISAR0_BF" values="Not_supported=0,Supported_BFC_BFI_SBFX_UBFX=1"/>
    <tcf:enumeration name="ID_ISAR0_BC" values="Not_supported=0,Supported_CLZ=1"/>
    <tcf:enumeration name="ID_ISAR0_S" values="Not_supported=0,Supported_SWP_SWPB=1"/>
    <tcf:enumeration name="ID_ISAR1_J" values="Not_supported=0,Supported_BXJ_J_bit_in_PSR=1"/>
    <tcf:enumeration name="ID_ISAR1_INT" values="Not_supported=0,Supported_BX_T_bit_in_PSR=1,Supported_BX_BLX_T_bit_in_PSR=2,Supported_including_data_processing_instructions=3"/>
    <tcf:enumeration name="ID_ISAR1_IMM" values="Not_supported=0,Special_immediate_generating_instructions_supported=1"/>
    <tcf:enumeration name="ID_ISAR1_EXT" values="Not_supported=0,Supported_SXTB_SXTH_UXTB_UXTH=1,Supported_all=2"/>
    <tcf:enumeration name="ID_ISAR1_EXC_AR" values="Not_supported=0,Supported_SRS_RFE_CPS=1"/>
    <tcf:enumeration name="ID_ISAR1_EXC" values="Not_supported=0,Supported_LDM_STM=1"/>
    <tcf:enumeration name="ID_ISAR1_END" values="Not_supported=0,Supported_SETEND=1"/>
    <tcf:enumeration name="ID_ISAR2_R" values="Not_supported=0,Supported_REV_REV16_REVSH=1,Supported_REV_REV16_REVSH_RBIT=2"/>
    <tcf:enumeration name="ID_ISAR2_PSR_AR" values="Not_supported=0,Supported_MRS_MSR_exception_return=1"/>
    <tcf:enumeration name="ID_ISAR2_MU" values="Not_supported=0,Supported_UMULL_UMLAL=1,Supported_UMULL_UMLAL_UMAAL=2"/>
    <tcf:enumeration name="ID_ISAR2_MS" values="Not_supported=0,Supported_SMULL_SMLAL_only=1,Supported_2=2,Supported_3=3"/>
    <tcf:enumeration name="ID_ISAR2_M" values="Supported_MUL=0,Supported_MUL_MLA=1,Supported_MUL_MLA_MLS=2"/>
    <tcf:enumeration name="ID_ISAR2_MAI" values="LDM_STM_are_not_interruptible=0,LDM_STM_are_restartable=1,LDM_STM_are_continuable=2"/>
    <tcf:enumeration name="ID_ISAR2_MH" values="Not_supported=0,Supported_PLD=1,Supported_PLD=2,Supported_PLD_PLI=3,Supported_PLD_PLI_PLDW=4"/>
    <tcf:enumeration name="ID_ISAR2_LS" values="Supported_normal_load_store=0,Supported_with_LDRD_STRD=1"/>
    <tcf:enumeration name="ID_ISAR3_T2EE" values="Not_supported=0,Supported_ENTERX_LEAVEX=1"/>
    <tcf:enumeration name="ID_ISAR3_TC" values="No_low_reg_to_low_reg_MOV=0,Supported_MOV_low_reg_to_low_reg=1"/>
    <tcf:enumeration name="ID_ISAR3_TB" values="Not_supported=0,Supported_TBB_TBH=1"/>
    <tcf:enumeration name="ID_ISAR3_SP" values="Not_supported=0,Supported_load_and_store_word_only=1,Supported_load_and_store_all_sizes=2"/>
    <tcf:enumeration name="ID_ISAR3_SIMD" values="Not_supported=0,Supported_SSAT_USAT_Q_bit_in_PSR=1,All_supported=3"/>
    <tcf:enumeration name="ID_ISAR3_S" values="Not_supported=0,Supported_QADD_QDADD_QDSUB_QSUB_Q_bit_in_PSR=1"/>
    <tcf:enumeration name="ID_ISAR4_SWP" values="Not_supported=0,Supports_SWP_and_SWPB_instructions_in_uniprocessor_context_only=1"/>
    <tcf:enumeration name="ID_ISAR4_PSR_M" values="Not_supported=0,M_profile_forms_of_CPS_MRS_MSR=1"/>
    <tcf:enumeration name="ID_ISAR4_SPF" values="Supported_for_CLREX_LDREXB_STREXB_LDREXH_STREXH=0"/>
    <tcf:enumeration name="ID_ISAR4_B" values="All_barrier_instructions_are_CP15_ops=0,DMB_DSB_ISB_barrier_instructions_supported=1"/>
    <tcf:enumeration name="ID_ISAR4_W" values="Basic_support=0,Full_support=1"/>
    <tcf:enumeration name="ID_ISAR4_WS" values="Supported_shift_of_MOV_only=0,Supported_shifts_of_MOV_loads_stores_over_range_LSL_0_3=1,Supported_constant_shifts_of_MOV_loads_stores=3,Supported_shifts_of_MOV_loads_stores_by_a_constant_or_register=4"/>
    <tcf:enumeration name="ID_ISAR4_U" values="Not_supported=0,Supported_LDRBT_LDRT_STRBT_STRT=1,Supported_LDRBT_LDRT_STRBT_STRT_LDRHT_LDRSBT_LDRSHT_STRHT=2"/>
    <tcf:enumeration name="CSSELR_IND" values="Data_cache=0,Instruction_cache=1"/>
    <tcf:enumeration name="CCSIDR_A" values="_1_way=0,_2_ways=1,_3_ways=2,_4_ways=3,_5_ways=4,_6_ways=5,_7_ways=6,_8_ways=7,_9_ways=8,_10_ways=9,_11_ways=10,_12_ways=11,_13_ways=12,_14_ways=13,_15_ways=14,_16_ways=15"/>
    <tcf:enumeration name="CCSIDR_LS" values="_4_words=0,_8_words=1,_16_words=2,_32_words=3,_64_words=4,_128_words=5,_256_words=6,_512_words=7"/>
    <tcf:enumeration name="CLIDR_CL" values="No_cache=0,I_cache_only=1,D_cache_only=2,Separate_I_and_D_caches=3,Unified_cache=4"/>
    <tcf:enumeration name="CLIDR_Lo" values="L1_cache=0,L2_cache=1,L3_cache=2"/>
    <tcf:enumeration name="GENERIC_SUPPORTED" values="Supported=1,Not_supported=0"/>
    <!-- enums from A15_Normal -->
    <!-- enums from A15_Perf -->
    <tcf:enumeration name="PMCR_D" values="PMCCNTR_counts_every_clock_cycle=0,PMCCNTR_counts_every_64th_clock_cycle=1"/>
    <tcf:enumeration name="PMCR_E" values="All_counters_are_disabled=0,All_counters_are_enabled=1"/>
    <tcf:enumeration name="PMCEID0_x" values="Event_not_implemented=0,Event_implemented=1"/>
    <tcf:enumeration name="PMxENSET_x" values="Disabled_write_ignored=0,Enabled_write_enables=1"/>
    <tcf:enumeration name="PMxENCLR_x" values="Disabled_write_ignored=0,Enabled_write_disables=1"/>
    <tcf:enumeration name="PMOVSR_x" values="Not_overflowed_write_ignored=0,Overflowed_write_clears=1"/>
    <tcf:enumeration name="PMXEVTYPER_x" values="Count_events=0,Do_not_count_events=1"/>
    <tcf:enumeration name="PMXEVTYPER_EC" values="Bus_cycle=29,TTB_write=28,Instr_speculatively_executed=27,Local_memory_error=26,Bus_access=25,L2_D_cache_write_back=24,L2_D_cache_refill=23,L2_D_cache_access=22,L1_D_cache_write_back=21,L1_I_cache_access=20,Data_memory_access=19,Predictable_branch_speculatively_executed=18,Cycle=17,Mis_predicted_branch_speculatively_executed=16,Unaligned_load_or_store=15,Procedure_return=14,Immediate_branch=13,Software_change_of_PC=12,CONTEXTIDR_write=11,Exception_return=10,Exception_taken=9,Store=7,Load=6,L1_data_TLB_refill=5,L1_D_cache_access=4,L1_D_cache_refill=3,L1_instruction_TLB_refill=2,L1_I_cache_refill=1,Software_increment=0"/>
    <tcf:enumeration name="PMU_PMCR_ID" values="Cortex_A15=0xf"/>
    <tcf:enumeration name="PMU_PMCR_N" values="_0_counters_implemented=0,_1_counter_implemented=1,_2_counters_implemented=2"/>
    <tcf:enumeration name="PMU_PMCR_RESET_BIT" values="Reset=1"/>
    <tcf:enumeration name="PMU_PMCEID0" values="Not_present=0,Present=1"/>
    <!-- enums from A15_Secure-->
    <tcf:enumeration name="SCR_SIF" values="Secure_state_fetch_from_Normal_memory_is_permitted=0,Secure_state_fetch_from_Normal_memory_is_not_permitted=1"/>
    <tcf:enumeration name="SCR_HCE" values="HVC_instruction_is_Undefined_in_Normal_PL1_mode=0,HVC_instruction_is_enabled_in_Normal_PL1_mode=1"/>
    <tcf:enumeration name="SCR_SCD" values="SMC_instruction_executes_normally_in_Normal_state=0,SMC_instruction_is_Undefined_in_Normal_state=1"/>
    <tcf:enumeration name="SCR_NET" values="Permitted=0,Disabled=1"/>
    <tcf:enumeration name="SCR_xW" values="Secure_state_only=0,Either_security_state=1"/>
    <tcf:enumeration name="SCR_EA" values="Abort_mode=0,Monitor_mode=1"/>
    <tcf:enumeration name="SCR_FIQ" values="FIQ_mode=0,Monitor_mode=1"/>
    <tcf:enumeration name="SCR_IRQ" values="IRQ_mode=0,Monitor_mode=1"/>
    <tcf:enumeration name="SCR_NS" values="Secure=0,Normal=1"/>
    <!-- enums from A15_Timer-->
    <tcf:enumeration name="CNTCTL_CA" values="Access_denied=0,Access_permitted=1"/>
    <tcf:enumeration name="CNTCTL_EVNTDIR" values="Rising_transition=0,Falling_transition=1"/>
    <tcf:enumeration name="CNT_CTL_MI" values="Not_masked=0,Masked=1"/>
    <tcf:enumeration name="CNT_CTL_IS" values="Not_asserted=0,Asserted=1"/>
    <tcf:enumeration name="CNT_CNTCTL_ACCESSIBLE" values="Not_accessible_from_PL0=0,Accessible_from_PL0=1"/>
    <tcf:enumeration name="CNT_CNTCTL_ACCESSIBLE_BOTH" values="Not_accessible_from_PL0_and_PL1=0,Accessible_from_PL0_and_PL1=1"/>
    <!-- enums from A15_TLB-->
    <!-- enums from A15_VA2PA-->
    <tcf:enumeration name="PAR_NS" values="Non_shareable=0,Shareable=1"/>
    <tcf:enumeration name="PAR_NOS" values="Outer_shareable=0,Not_outer_shareable=1"/>
    <tcf:enumeration name="PAR_INNER" values="Inner_non_cacheable=0,Strongly_ordered=1,Device=3,Inner_Write_Back_Write_Allocate=5,Inner_Write_Through_No_Write_Allocate=6,Inner_Write_Back_No_Write_Allocate=7"/>
    <tcf:enumeration name="PAR_OUTER" values="Outer_Non_cacheable=0,Outer_Write_Back_Write_Allocate=1,Outer_Write_Through_No_Write_Allocate=2,Outer_Write_Back_No_Write_Allocate=3"/>
    <tcf:enumeration name="PAR_SS" values="Not_a_supersection=0,Supersection=1"/>
    <tcf:enumeration name="PAR_F" values="Success=0,Failure=1"/>
    <tcf:enumeration name="E_I_D_FAULT_STATUS" values="None=0,Alignment_fault=1,Debug_event=2,Access_flag_fault_on_section=3,Instruction_cache_maintenance_fault=4,Translation_fault_on_section=5,Access_flag_fault_on_page=6,Translation_fault_on_page=7,Nontranslation_AXI_decode_precise_external_abort=8,Domain_fault_on_section=9,Domain_fault_on_page=11,L1_translation_AXI_decode_precise_external_abort=12,Permission_fault_on_section=13,L2_translation_AXI_decode_precise_external_abort=14,Permission_fault_on_page=15,AXI_decode_imprecise_external_abort=22,L1_translation_precise_parity_error=28,L2_translation_precise_parity_error=30,AXI_slave_precise_external_abort_nontranslation=40,L1_translation_AXI_slave_precise_external_abort=44,L2_translation_AXI_slave_precise_external_abort=46,AXI_slave_imprecise_external_abort=54"/>
    <tcf:enumeration name="PAR_STAGE" values="Stage1=0,Stage2=1"/>
    <!-- enums from A12_Impl -->
    <tcf:enumeration name="PWRSTAT" values="Normal_mode=0,Processor_absent=1,Processor_in_or_about_to_be_in_retention_mode=2,Processor_in_or_about_to_be_in_poweroff_mode=3"/>
    <!-- enums from A12_Cache -->
    <tcf:enumeration name="CACHE_INAVAL_LVL" values="L1=0,L2=1"/>
    <!-- enums from A12_Faults -->
    <tcf:enumeration name="FAULTS_IFSR_FS" values="Background_fault=0,Alignment_fault=1,Debug_event=2,Access_flag_fault_level_1=3,Translation_fault_level_2=5,Access_flag_fault_level_2=6,Translation_fault_level_2=7,Non-translation_synchronous_external_abort=8,Domain_fault_level_1=9,Domain_fault_level_2=11,Synchronous_external_abort_on_translation_table_walk_level_1=12,Permission_fault_level_1=13,Synchronous_external_abort_on_translation_table_walk_level_2=14,Permission_fault_level_2=15,TLB_conflict_abort=16,Lockdown=20,Synchronous_parity_error_on_memory_access=25,Coprocessor_abort=26,Synchronous_parity_error_on_translation_table_walk_level_1=28,Synchronous_parity_error_on_translation_table_walk_level_2=30,"/>
    <!-- enums from A7_OtherCtl -->
    <tcf:enumeration name="ACTLR_L1PCTL" values="Prefetch_disabled=0,One_outstanding_prefetch_permitted=1,Two_outstanding_prefetches_permitted=2,Three_outstanding_prefetches_permitted=3"/>
</register_list>

