<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta name="keywords" content="Dynamic random access memory,Acronym,BIOS,Bit,CDC 6600,CDC 7600,Cache,Capacitor,Chipkill,Computer bus,Computer memory" />
<link rel="shortcut icon"  />
<link rel="search" type="application/opensearchdescription+xml"  />
<link rel="copyright"  />
		<title>Dynamic random access memory - Wikipedia, the free encyclopedia</title>
		<style type="text/css" media="screen,projection">/*<![CDATA[*/ @import "/skins-1.5/monobook/main.css?9"; /*]]>*/</style>
		<link rel="stylesheet" type="text/css" media="print"  />
		<!--[if lt IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE50Fixes.css";</style><![endif]-->
		<!--[if IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE55Fixes.css";</style><![endif]-->
		<!--[if IE 6]><style type="text/css">@import "/skins-1.5/monobook/IE60Fixes.css";</style><![endif]-->
		<!--[if IE 7]><style type="text/css">@import "/skins-1.5/monobook/IE70Fixes.css?1";</style><![endif]-->
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->
		
		<script type= "text/javascript">
			var skin = "monobook";
			var stylepath = "/skins-1.5";

			var wgArticlePath = "/wiki/$1";
			var wgScriptPath = "/w";
			var wgServer = "http://en.wikipedia.org";
                        
			var wgCanonicalNamespace = "";
			var wgNamespaceNumber = 0;
			var wgPageName = "Dynamic_random_access_memory";
			var wgTitle = "Dynamic random access memory";
			var wgArticleId = 74567;
			var wgIsArticle = true;
                        
			var wgUserName = null;
			var wgUserLanguage = "en";
			var wgContentLanguage = "en";
		</script>
		                
		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?1"><!-- wikibits js --></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js"><!-- site js --></script>
		<style type="text/css">/*<![CDATA[*/
@import "/w/index.php?title=MediaWiki:Common.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=MediaWiki:Monobook.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=-&action=raw&gen=css&maxage=2678400";
/*]]>*/</style>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js"></script>
	</head>
<body  class="mediawiki ns-0 ltr">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><div style="text-align:right; font-size:80%">Your <b><a  class="extiw" title="wikimedia:Fundraising">continued donations</a></b> keep Wikipedia running!&nbsp;&nbsp;&nbsp;&nbsp;</div>
</div>		<h1 class="firstHeading">Dynamic random access memory</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub"></div>
									<div id="jump-to-nav">Jump to: <a >navigation</a>, <a >search</a></div>			<!-- start content -->
			<p><b>Dynamic random access memory</b> (<b>DRAM</b>) is a type of <a href="/wiki/Random_access_memory.html" title="Random access memory">random access memory</a> that stores each <a href="/wiki/Bit.html" title="Bit">bit</a> of data in a separate <a href="/wiki/Capacitor.html" title="Capacitor">capacitor</a>. As real-world capacitors are not ideal and hence leak electrons, the information eventually fades unless the capacitor charge is refreshed periodically. Because of this refresh requirement, it is a <i>dynamic</i> memory as opposed to <a href="/wiki/Static_random_access_memory.html" title="Static random access memory">SRAM</a> and other <i>static</i> memory. Its advantage over SRAM is its structural simplicity: only one transistor and a capacitor are required per bit, compared to six transistors in SRAM. This allows DRAM to reach very high <a href="/wiki/Computer_storage_density.html" title="Computer storage density">density</a>. Since DRAM loses its data when the power supply is removed, it is in the class of <i>volatile</i> memory devices.</p>
<table align="right">
<tr>
<td>
<div class="thumb tright">
<div style="width:202px;"><a  class="internal" title="Principle of operation of DRAM read, for simple 4 by 4 array."><img src="http://upload.wikimedia.org/wikipedia/en/thumb/3/3d/Square_array_of_mosfet_cells_read.png/200px-Square_array_of_mosfet_cells_read.png" alt="Principle of operation of DRAM read, for simple 4 by 4 array." width="200" height="313" longdesc="/wiki/Image:Square_array_of_mosfet_cells_read.png" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
Principle of operation of DRAM read, for simple 4 by 4 array.</div>
</div>
</div>
</td>
</tr>
<tr>
<td>
<div class="thumb tright">
<div style="width:202px;"><a  class="internal" title="Principle of operation of DRAM write, for simple 4 by 4 array."><img src="http://upload.wikimedia.org/wikipedia/en/thumb/8/80/Square_array_of_mosfet_cells_write.png/200px-Square_array_of_mosfet_cells_write.png" alt="Principle of operation of DRAM write, for simple 4 by 4 array." width="200" height="313" longdesc="/wiki/Image:Square_array_of_mosfet_cells_write.png" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
Principle of operation of DRAM write, for simple 4 by 4 array.</div>
</div>
</div>
</td>
</tr>
</table>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a ><span class="tocnumber">1</span> <span class="toctext">History</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">2</span> <span class="toctext">Principle of operation</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">3</span> <span class="toctext">Errors and error correction</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">4</span> <span class="toctext">Variations</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">4.1</span> <span class="toctext">Video DRAM (VRAM)</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">4.2</span> <span class="toctext">Fast Page Mode DRAM (FPM)</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">4.3</span> <span class="toctext">Window RAM (WRAM)</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">4.4</span> <span class="toctext">Extended Data Out (EDO) DRAM</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">4.5</span> <span class="toctext">Burst EDO (BEDO) DRAM</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">4.6</span> <span class="toctext">Multibank DRAM (MDRAM)</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">4.7</span> <span class="toctext">Synchronous Graphics RAM (SGRAM)</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">4.8</span> <span class="toctext">Synchronous Dynamic RAM (SDRAM)</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">4.9</span> <span class="toctext">Direct Rambus DRAM (DRDRAM)</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">4.10</span> <span class="toctext">Double Data Rate (DDR) SDRAM</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">4.11</span> <span class="toctext">Quad Data Rate (QDR) SDRAM</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">4.12</span> <span class="toctext">Pseudostatic RAM (PSRAM)</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">5</span> <span class="toctext">Spelling and pronunciation</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">6</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">7</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<p><script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script></p>
<p><br /></p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: History">edit</a>]</div>
<p><a name="History" id="History"></a></p>
<h2>History</h2>
<div class="boilerplate metadata" id="stub"><a  class="image" title=""><img src="http://upload.wikimedia.org/wikipedia/en/thumb/6/6a/Wiki_letter_w.png/35px-Wiki_letter_w.png" alt="" width="35" height="35" longdesc="/wiki/Image:Wiki_letter_w.png" /></a><i>This section is a <a  title="Wikipedia:Perfect stub article">stub</a>. You can <a  title="Wikipedia:Stub">help</a> by <span class="plainlinks"><a  class="external text" title="http://en.wikipedia.org/w/index.php?title=Dynamic_random_access_memory&amp;action=edit">adding to it</a></span>.</i></div>
<p>DRAM was invented by Dr. <a href="/wiki/Robert_Dennard.html" title="Robert Dennard">Robert Dennard</a> at the <a href="/wiki/IBM.html" title="IBM">IBM</a> <a href="/wiki/Thomas_J._Watson_Research_Center.html" title="Thomas J. Watson Research Center">Thomas J. Watson Research Center</a> in 1966 and patented in 1968. The first DRAM-based memory module with muliplexing address lines was a <a href="/wiki/Mostek.html" title="Mostek">Mostek</a> MK4096 4096x1.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Principle of operation">edit</a>]</div>
<p><a name="Principle_of_operation" id="Principle_of_operation"></a></p>
<h2>Principle of operation</h2>
<p>DRAM is usually arranged in a square array of one capacitor and transistor per cell. The illustrations above show a simple example with only 4 by 4 cells (modern DRAM can be thousands of cells in length/width). A read operation proceeds as follows: the row of the selected cell is activated, turning on the transistors and connecting the capacitors of that row to the <i>sense lines</i>. The sense lines lead to the <i>sense amplifiers</i>, which distinguish signals that represent a stored 0 or 1. The amplified value from the appropriate column is then selected and connected to the output. At the end of a read cycle, the row values must be restored to the capacitors, which were depleted during the read. This write is done by activating the row and connecting the values to be written to the sense lines, which charges the capacitors to the desired values. During a write to a particular cell, the entire row is read out, one value changed, and then the entire row is written back in, as illustrated in the figure to the right.</p>
<p>Typically, manufacturers specify that each row should be <a href="/wiki/Memory_refresh.html" title="Memory refresh">refreshed</a> every 64 ms or less, according to the <a href="/wiki/JEDEC.html" title="JEDEC">JEDEC</a> standard. <a  class="new" title="Refresh logic">Refresh logic</a> is commonly used with DRAMs to automate the periodic refresh. This makes the circuit more complicated, but this drawback is usually outweighed by the fact that DRAM is much cheaper and of greater capacity than SRAM. Some systems refresh every row in a tight loop that occurs once every 64 ms. Other systems refresh one row at a time -- for example, a system with 2<sup>13</sup> = 8192 rows would require a <a href="/wiki/Refresh_rate.html" title="Refresh rate">refresh rate</a> of one row every 7.8 µs (64 ms / 8192 rows). A few real-time systems refresh a portion of memory at a time based on an external timer that governs the operation of the rest of the system, such as the <a href="/wiki/Vertical_blanking_interval.html" title="Vertical blanking interval">vertical blanking interval</a> that occurs every 10 to 20 ms in video equipment. All methods require some sort of counter to keep track of which row is the next to be refreshed. Some DRAM chips include that counter; other kinds require external <a  class="new" title="Refresh logic">refresh logic</a> to hold that counter. (Under some conditions, most of the data in DRAM can be recovered even if the DRAM has not been refreshed for several minutes <a  class="external autonumber" title="http://parts.jpl.nasa.gov/docs/DRAM_Indiv-00.pdf">[1]</a>.)</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Errors and error correction">edit</a>]</div>
<p><a name="Errors_and_error_correction" id="Errors_and_error_correction"></a></p>
<h2>Errors and error correction</h2>
<p>Electrical or magnetic interference inside a computer system can cause a single bit of DRAM to spontaneously flip to the opposite state. Some research has shown that the majority of one-off ("<a href="/wiki/Soft_error.html" title="Soft error">soft</a>") errors in DRAM chips occur as a result of <a href="/wiki/Cosmic_ray.html" title="Cosmic ray">cosmic rays</a>, which may change the contents of one or more memory cells, or interfere with the circuitry used to read/write them - there is some concern that as DRAM density increases further, and thus the components on DRAM chips get smaller; whilst at the same time operating voltages continue to fall, DRAM chips will be affected by such radiation more frequently - since lower energy particles will be able to change a memory cell's state. On the other hand, smaller cells make smaller targets, and moves to technologies such as <a href="/wiki/Silicon_on_insulator.html" title="Silicon on insulator">SOI</a> may make individual cells less susceptible and so counteract, or even reverse this trend.</p>
<p>This problem can be mitigated by using DRAM modules that include extra memory bits and memory controllers that exploit these bits. These extra bits are used to record <a href="/wiki/RAM_parity.html" title="RAM parity">parity</a> or to use an <a href="/wiki/Error-correcting_code.html" title="Error-correcting code">ECC</a>. Parity allows the detection of a single-bit error (actually, any odd number of wrong bits). The most common error correcting code, <a href="/wiki/Hamming_code.html" title="Hamming code">Hamming code</a>, allows a single-bit error to be corrected and (in the usual configuration, with an extra parity bit) double-bit errors to be detected.</p>
<p>Error detection and correction in computer systems seems to go in and out of fashion. <a href="/wiki/Seymour_Cray.html" title="Seymour Cray">Seymour Cray</a> famously said "parity is for farmers" when asked why he left this out of the <a href="/wiki/CDC_6600.html" title="CDC 6600">CDC 6600</a>. He included parity in the <a href="/wiki/CDC_7600.html" title="CDC 7600">CDC 7600</a>, and reputedly said "I learned that a lot of farmers buy computers." <a href="/wiki/Intel_80486.html" title="Intel 80486">486</a>-era PCs often used parity. <a href="/wiki/Pentium.html" title="Pentium">Pentium</a>-era ones mostly did not. Wider memory busses make parity and especially ECC more affordable. Current microprocessor memory controllers generally support ECC but most non-server systems do not use these features. Even if they do, it isn't clear that the software layers do their part.</p>
<p>Memory controllers in most modern PCs can typically detect, and correct errors of a single bit per 64 bit "word" (the unit of <a href="/wiki/Computer_bus.html" title="Computer bus">bus</a> transfer), and detect (but not correct) errors of two bits per 64 bit word. Some systems also 'scrub' the errors, by writing the corrected version back to memory. The <a href="/wiki/BIOS.html" title="BIOS">BIOS</a> in some computers, and operating systems such as <a href="/wiki/Linux.html" title="Linux">Linux</a>, allow counting of detected and corrected memory errors, in part to help identify failing memory modules before the problem becomes catastrophic. Unfortunately, most modern PCs are supplied with memory modules that have no parity or ECC bits.</p>
<p>Error detection and correction depends on an expectation of the kinds of errors that occur. Implicitly, we have assumed that the failure of each bit in a word of memory is independent and hence that two simultaneous errors are improbable. This used to be the case when memory chips were one bit wide (typical in the first half of the 1980s). Now many bits are in the same chip. This weakness does not seem to be widely addressed; one exception is <a href="/wiki/Chipkill.html" title="Chipkill">Chipkill</a>.</p>
<p>A reasonable <a href="/wiki/Rule_of_thumb.html" title="Rule of thumb">rule of thumb</a> is to expect one bit error, per month, per gigabyte of memory. Actual error rates vary widely.<span class="reference"><sup id="ref_ecc_ratesa"><a  title="">[ecc]</a></sup></span></p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Variations">edit</a>]</div>
<p><a name="Variations" id="Variations"></a></p>
<h2>Variations</h2>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Video DRAM (VRAM)">edit</a>]</div>
<p><a name="Video_DRAM_.28VRAM.29" id="Video_DRAM_.28VRAM.29"></a></p>
<h3>Video DRAM (VRAM)</h3>
<p><b>VRAM</b> is a <a href="/wiki/Dual-ported_RAM.html" title="Dual-ported RAM">dual-ported</a> version of DRAM formerly used in <a href="/wiki/Graphics_card.html" title="Graphics card">graphics adaptors</a>. It is now almost obsolete, having been superseded by <a href="/wiki/SDRAM.html" title="SDRAM">SDRAM</a> and SGRAM. VRAM has two paths (or ports) to its memory array that can be used simultaneously.</p>
<p>The first port, the DRAM port, is accessed as with plain DRAM. The second port, the video port, is read-only, and is dedicated to feeding a fast stream of data to the display. To use the video port, the controller first uses the DRAM port to select the row of the memory array that is to be displayed. The VRAM then copies that entire row to an internal shift-register. The controller can then continue to use the DRAM port for drawing objects on the display. Meanwhile, the controller feeds a clock called the <i>shift clock (SCLK)</i> to the VRAM's video port. Each SCLK pulse causes the VRAM to deliver the next item of data, in strict address order, from the shift-register to the video port. For simplicity, the graphics adapter is usually designed so that the contents of a row, and therefore the contents of the shift-register, corresponds to a complete horizontal line on the display.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Fast Page Mode DRAM (FPM)">edit</a>]</div>
<p><a name="Fast_Page_Mode_DRAM_.28FPM.29" id="Fast_Page_Mode_DRAM_.28FPM.29"></a></p>
<h3>Fast Page Mode DRAM (FPM)</h3>
<p><b>Fast page mode DRAM</b> is also called FPM DRAM, Page mode DRAM, Fast page mode memory, or Page mode memory.</p>
<div class="thumb tright">
<div style="width:162px;"><a  class="internal" title="A 256Kx4 DRAM on an early PC memory card"><img src="http://upload.wikimedia.org/wikipedia/en/thumb/4/4a/256Kx4_DRAM.JPG/160px-256Kx4_DRAM.JPG" alt="A 256Kx4 DRAM on an early PC memory card" width="160" height="83" longdesc="/wiki/Image:256Kx4_DRAM.JPG" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
A 256Kx4 DRAM on an early PC memory card</div>
</div>
</div>
<p>In page mode, much as in VRAM, a row of the DRAM can be kept "open", so that successive reads or writes within the row do not suffer the delay of precharge and accessing the row. This increases the performance of the system when reading or writing bursts of data.</p>
<p><b>Static column</b> is a variant of page mode in which the column address does not need to be strobed in.</p>
<p><b>Nibble mode</b> is another variant in which four sequential locations within the row can be accessed.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Window RAM (WRAM)">edit</a>]</div>
<p><a name="Window_RAM_.28WRAM.29" id="Window_RAM_.28WRAM.29"></a></p>
<h3>Window RAM (WRAM)</h3>
<p><b>Window RAM</b> or <b>WRAM</b> is an obsolete type of <a href="/wiki/Semiconductor.html" title="Semiconductor">semiconductor</a> <a href="/wiki/Computer_memory.html" title="Computer memory">computer memory</a> that was designed to replace video RAM (<a href="/wiki/Video_RAM.html" title="Video RAM">VRAM</a>) in <a href="/wiki/Graphics_adapter.html" title="Graphics adapter">graphics adapters</a>. It was developed by <a href="/wiki/Samsung.html" title="Samsung">Samsung</a> and also marketed by <a href="/wiki/Micron_Technology.html" title="Micron Technology">Micron Technology</a>, but had only a short market life before being superseded by SDRAM and SGRAM.</p>
<p>WRAM has a dual-ported dynamic RAM structure similar to that of VRAM, with one parallel port and one serial port, but has extra features to enable fast block copies and block fills (so-called <i>window</i> operations). It was often clocked at 50 MHz. It has a 32-bit wide host port to enable optimal data transfer in <a href="/wiki/Peripheral_Component_Interconnect.html" title="Peripheral Component Interconnect">PCI</a> and <a href="/wiki/VESA_Local_Bus.html" title="VESA Local Bus">VESA Local Bus</a> systems. Typically WRAM was 50% faster than VRAM, but with costs 20% lower. It is sometimes erroneously called <i>Windows RAM</i>, because of confusion with the <a href="/wiki/Microsoft_Windows.html" title="Microsoft Windows">Microsoft Windows</a> operating systems, to which it is unrelated apart from the fact that window operations could boost the performance of <a href="/wiki/Windowing_system.html" title="Windowing system">windowing systems</a>.</p>
<p>It was used by <a href="/wiki/Matrox.html" title="Matrox">Matrox</a> on both their <i>MGA Millennium</i> and <i>Millennium II</i> graphics cards.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Extended Data Out (EDO) DRAM">edit</a>]</div>
<p><a name="Extended_Data_Out_.28EDO.29_DRAM" id="Extended_Data_Out_.28EDO.29_DRAM"></a></p>
<h3>Extended Data Out (EDO) DRAM</h3>
<div class="thumb tright">
<div style="width:182px;"><a  class="internal" title="A pair of 32MB EDO DRAM modules."><img src="http://upload.wikimedia.org/wikipedia/en/thumb/e/e4/Pair32mbEDO-DRAMdimms.jpg/180px-Pair32mbEDO-DRAMdimms.jpg" alt="A pair of 32MB EDO DRAM modules." width="180" height="172" longdesc="/wiki/Image:Pair32mbEDO-DRAMdimms.jpg" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
A pair of 32MB EDO DRAM modules.</div>
</div>
</div>
<p><b>EDO DRAM</b> is similar to Fast Page Mode DRAM with the additional feature that a new access cycle can be started while keeping the data output of the previous cycle active. This allows a certain amount of overlap in operation (pipelining), allowing somewhat improved speed. It was 5% faster than Fast Page Mode DRAM, which it began to replace in 1993.</p>
<p>Single-cycle EDO has the ability to carry out a complete memory transaction in one clock cycle. Otherwise, each sequential RAM access within the same page takes two clock cycles instead of three, once the page has been selected. EDO's speed and capabilities allowed it to somewhat replace the then-slow L2 caches of PCs. It created an opportunity to reduce the immense performance loss associated with a lack of L2 cache, while making systems cheaper to build. This was also good for notebooks due to difficulties with their limited form factor, and battery life limitations. An EDO system with L2 cache was tangibly faster than the older FPM/L2 combination.</p>
<p>Single-cycle EDO DRAM became very popular on video cards towards the end of the 1990s. It was very low cost, yet nearly as efficient for performance as the far more costly VRAM.</p>
<p>EDO was sometimes referred to as Hyper Page Mode.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Burst EDO (BEDO) DRAM">edit</a>]</div>
<p><a name="Burst_EDO_.28BEDO.29_DRAM" id="Burst_EDO_.28BEDO.29_DRAM"></a></p>
<h3>Burst EDO (BEDO) DRAM</h3>
<p>An evolution of the former, <b>Burst EDO DRAM</b>, could process four memory addresses in one burst, for a maximum of 5-1-1-1, saving an additional three clocks over optimally designed EDO memory. It was done by adding an address counter on the chip to keep track of the next address. BEDO also added a pipelined stage allowing page-access cycle to be divided into two components. During a memory-read operation, the first component accessed the data from the memory array to the output stage (second latch). The second component drove the data bus from this latch at the appropriate logic level. Since the data is already in the output buffer, faster access time is achieved (up to 50% for large blocks of data) than with traditional EDO.</p>
<p>Although BEDO DRAM showed additional optimization over EDO, by the time it was available, the market had made a significant investment towards synchronous DRAM, or SDRAM <a  class="external autonumber" title="http://www.tomshardware.com/1998/10/24/ram_guide/page7.html">[2]</a>, even though BEDO RAM was technically superior to SDRAM.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Multibank DRAM (MDRAM)">edit</a>]</div>
<p><a name="Multibank_DRAM_.28MDRAM.29" id="Multibank_DRAM_.28MDRAM.29"></a></p>
<h3>Multibank DRAM (MDRAM)</h3>
<p><b>Multibank RAM</b> applies the <a href="/wiki/Interleaving.html" title="Interleaving">interleaving</a> technique for main <a href="/wiki/Memory_%28computers%29.html" title="Memory (computers)">memory</a> to second level <a href="/wiki/Cache.html" title="Cache">cache</a> memory to provide a cheaper and faster alternative to <a href="/wiki/Static_Random_Access_Memory.html" title="Static Random Access Memory">SRAM</a>. The chip splits its memory capacity into small blocks of 256 kB and allows operations to two different banks in a single clock cycle.</p>
<p>This memory was primarily used in graphic cards with <a href="/wiki/Tseng_Labs.html" title="Tseng Labs">Tseng Labs</a> ET6x00 chipsets, and was made by <a href="/wiki/MoSys.html" title="MoSys">MoSys</a>. Boards based upon this chipset often used the unusual RAM size configuration of 2.25 MB, owing to MDRAM's ability to be implemented in various sizes more easily. This size of 2.25 MB allowed 24-bit color at a resolution of 1024x768, a very popular display setting in the card's time.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Synchronous Graphics RAM (SGRAM)">edit</a>]</div>
<p><a name="Synchronous_Graphics_RAM_.28SGRAM.29" id="Synchronous_Graphics_RAM_.28SGRAM.29"></a></p>
<h3>Synchronous Graphics RAM (SGRAM)</h3>
<p><b>SGRAM</b> is a specialized form of SDRAM for graphics adaptors. It adds functions such as bit masking (writing to a specified bit plane without affecting the others) and block write (filling a block of memory with a single colour). Unlike VRAM and WRAM, SGRAM is single-ported. However, it can open two memory pages at once, which simulates the dual-port nature of other video RAM technologies.</p>
<p>SGRAM and SDRAM became the most popular types of DRAM at the end of the 1990s, and well into the first decade of the 2000s.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Synchronous Dynamic RAM (SDRAM)">edit</a>]</div>
<p><a name="Synchronous_Dynamic_RAM_.28SDRAM.29" id="Synchronous_Dynamic_RAM_.28SDRAM.29"></a></p>
<h3>Synchronous Dynamic RAM (SDRAM)</h3>
<p><b><a href="/wiki/SDR_SDRAM.html" title="SDR SDRAM">Single Data Rate (SDR) SDRAM</a></b> is a synchronous form of DRAM.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Direct Rambus DRAM (DRDRAM)">edit</a>]</div>
<p><a name="Direct_Rambus_DRAM_.28DRDRAM.29" id="Direct_Rambus_DRAM_.28DRDRAM.29"></a></p>
<h3>Direct Rambus DRAM (DRDRAM)</h3>
<p><b><a href="/wiki/RDRAM.html" title="RDRAM">Direct RAMBUS DRAM (DRDRAM)</a></b>.....</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Double Data Rate (DDR) SDRAM">edit</a>]</div>
<p><a name="Double_Data_Rate_.28DDR.29_SDRAM" id="Double_Data_Rate_.28DDR.29_SDRAM"></a></p>
<h3>Double Data Rate (DDR) SDRAM</h3>
<p><b><a href="/wiki/DDR_SDRAM.html" title="DDR SDRAM">Double data rate (DDR) SDRAM</a></b> was a later development of SDRAM, used in PC memory from 2000 onwards. <b><a href="/wiki/DDR2_SDRAM.html" title="DDR2 SDRAM">DDR2 SDRAM</a></b> is a minor enhancement on DDR-SDRAM that mainly affords higher clock speeds and somewhat deeper pipelining.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Quad Data Rate (QDR) SDRAM">edit</a>]</div>
<p><a name="Quad_Data_Rate_.28QDR.29_SDRAM" id="Quad_Data_Rate_.28QDR.29_SDRAM"></a></p>
<h3>Quad Data Rate (QDR) SDRAM</h3>
<p><b><a href="/wiki/Quad_Data_Rate_SDRAM.html" title="Quad Data Rate SDRAM">Quad Data Rate SDRAM</a></b></p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pseudostatic RAM (PSRAM)">edit</a>]</div>
<p><a name="Pseudostatic_RAM_.28PSRAM.29" id="Pseudostatic_RAM_.28PSRAM.29"></a></p>
<h3>Pseudostatic RAM (PSRAM)</h3>
<p><b>PSRAM</b> is dynamic RAM with built-in refresh and address-control circuitry to make it behave similarly to static RAM (SRAM). It combines the high density of DRAM with the ease of use of true SRAM.</p>
<p>Some DRAM components have a "self-refresh mode". While this involves much of the same logic that is needed for pseudo-static operation, this mode is often equivalent to a standby mode. It is provided primarily to allow a system to suspend operation of its DRAM controller to save power without losing data stored in DRAM, not to allow operation without a separate DRAM controller as is the case with PSRAM.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Spelling and pronunciation">edit</a>]</div>
<p><a name="Spelling_and_pronunciation" id="Spelling_and_pronunciation"></a></p>
<h2>Spelling and pronunciation</h2>
<p>Most industry professionals pronounce DRAM "Dee Ram". Because it is an <a href="/wiki/Acronym.html" title="Acronym">acronym</a>, DRAM should always be spelled in all caps.</p>
<p>Both spelling and pronunciation reflect the fact that the word is a partial acronym (or perhaps more correctly, an initialism), which was derived from the older acronym 'RAM' by the addition of the prefix 'D'.</p>
<p>For other words derived from RAM, a general pronunciation rule is that 'RAM' is always pronounced as single word, while any letters preceding it are spelled out. So, for example, DDR SDRAM is pronounced 'Dee Dee Are Ess Dee Ram'</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: See also">edit</a>]</div>
<p><a name="See_also" id="See_also"></a></p>
<h2>See also</h2>
<ul>
<li><a href="/wiki/DRAM_price_fixing.html" title="DRAM price fixing">DRAM price fixing</a></li>
<li><a href="/wiki/DIMM.html" title="DIMM">DIMM</a></li>
<li><a href="/wiki/Static_random_access_memory.html" title="Static random access memory">Static random access memory</a></li>
<li><a href="/wiki/Flash_memory.html" title="Flash memory">Flash memory</a></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: External links">edit</a>]</div>
<p><a name="External_links" id="External_links"></a></p>
<h2>External links</h2>
<ul>
<li><a  class="external text" title="http://www.cs.berkeley.edu/~pattrsn/294/LEC9/lec.html">Basic DRAM operation</a> has some interesting historical trend charts of cell size and DRAM density from 1995.</li>
<li><a  class="external text" title="http://www.computerwriter.com/archives/1998/cw052198.htm">Back to Basics - Memory, part 3</a></li>
<li><a  class="external text" title="http://www-1.ibm.com/servers/eserver/pseries/campaigns/chipkill.pdf">Benefits of Chipkill-Correct ECC for PC Server Main Memory</a> - A 1997 discussion of SDRAM reliability - some interesting information on "soft errors" from <a href="/wiki/Cosmic_ray.html" title="Cosmic ray">cosmic rays</a>, especially with respect to <a href="/wiki/Error-correcting_code.html" title="Error-correcting code">Error-correcting code</a> schemes</li>
<li><cite id="endnote_ecc_ratesa"><a  title=""><b><sup>a</sup></b></a></cite>&#160; <a  class="external text" title="http://www.tachyonsemi.com/about/papers/Soft%20Errors%201_1%20secure.pdf">Tezzaron Semiconductor Soft Error White Paper</a> 1994 literature review of memory error rate measurements.</li>
<li><a  class="external text" title="http://www.edn.com/article/CA454636.html">Soft errors' impact on system reliability</a> - Ritesh Mastipuram and Edwin C Wee, Cypress Semiconductor, 2004</li>
<li><a  class="external text" title="http://www.nepp.nasa.gov/DocUploads/40D7D6C9-D5AA-40FC-829DC2F6A71B02E9/Scal-00.pdf">Scaling and Technology Issues for Soft Error Rates</a> - A Johnston - 4th Annual Research Conference on Reliability Stanford University, October 2000</li>
<li><a  class="external text" title="http://www.research.ibm.com/journal/rd/462/mandelman.html">Challenges and future directions for the scaling of dynamic random-access memory (DRAM)</a> - J. A. Mandelman, R. H. Dennard, G. B. Bronner, J. K. DeBrosse, R. Divakaruni, Y. Li, and C. J. Radens, IBM 2002</li>
<li><a  class="external text" title="http://arstechnica.com/paedia/r/ram_guide/ram_guide.part1-2.html">Ars Technica: RAM Guide</a></li>
<li><a  class="external text" title="http://www.howell1964.freeserve.co.uk/projects/DRAM_6502.htm">Versatile DRAM interface for the 6502 CPU</a></li>
</ul>


<!-- Saved in parser cache with key enwiki:pcache:idhash:74567-0!1!0!default!!en!2 and timestamp 20060910153043 -->
<div class="printfooter">
Retrieved from "<a </div>
			<div id="catlinks"><p class='catlinks'><a  title="Special:Categories">Categories</a>: <span dir='ltr'><a  title="Category:Articles with sections needing expansion">Articles with sections needing expansion</a></span> | <span dir='ltr'><a  title="Category:Computer memory">Computer memory</a></span></p></div>			<!-- end content -->
			<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<ul>
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/Dynamic_random_access_memory.html">Article</a></li>
				 <li id="ca-talk"><a >Discussion</a></li>
				 <li id="ca-edit"><a >Edit this page</a></li>
				 <li id="ca-history"><a >History</a></li>
		</ul>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a >Sign in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(/images/wiki-en.png);" href="/wiki/Main_Page.html" title="Main Page"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
		<div class='portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage"><a href="/wiki/Main_Page.html">Main Page</a></li>
				<li id="n-portal"><a >Community Portal</a></li>
				<li id="n-Featured-articles"><a >Featured articles</a></li>
				<li id="n-currentevents"><a >Current events</a></li>
				<li id="n-recentchanges"><a >Recent changes</a></li>
				<li id="n-randompage"><a >Random article</a></li>
				<li id="n-help"><a >Help</a></li>
				<li id="n-contact"><a >Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a >Donations</a></li>
			</ul>
		</div>
	</div>
		<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/wiki/Special:Search" id="searchform"><div>
				<input id="searchInput" name="search" type="text" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" value="Search" />
			</div></form>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a >What links here</a></li>
				<li id="t-recentchangeslinked"><a >Related changes</a></li>
<li id="t-upload"><a >Upload file</a></li>
<li id="t-specialpages"><a >Special pages</a></li>
				<li id="t-print"><a >Printable version</a></li>				<li id="t-permalink"><a >Permanent link</a></li><li id="t-cite"><a >Cite this article</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>In other languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-af"><a >Afrikaans</a></li>
				<li class="interwiki-bs"><a >Bosanski</a></li>
				<li class="interwiki-de"><a >Deutsch</a></li>
				<li class="interwiki-el"><a >Ελληνικά</a></li>
				<li class="interwiki-es"><a >Español</a></li>
				<li class="interwiki-fr"><a >Français</a></li>
				<li class="interwiki-ko"><a >한국어</a></li>
				<li class="interwiki-hr"><a >Hrvatski</a></li>
				<li class="interwiki-it"><a >Italiano</a></li>
				<li class="interwiki-he"><a >עברית</a></li>
				<li class="interwiki-nl"><a >Nederlands</a></li>
				<li class="interwiki-ja"><a >日本語</a></li>
				<li class="interwiki-pl"><a >Polski</a></li>
				<li class="interwiki-pt"><a >Português</a></li>
				<li class="interwiki-sk"><a >Slovenčina</a></li>
				<li class="interwiki-fi"><a >Suomi</a></li>
				<li class="interwiki-sv"><a >Svenska</a></li>
				<li class="interwiki-zh"><a >中文</a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a ><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="MediaWiki" /></a></div>
				<div id="f-copyrightico"><a ><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
				<li id="lastmod"> This page was last modified 23:27, 9 September 2006.</li>
				<li id="copyright">All text is available under the terms of the <a class='internal'  title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal'  title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the Wikimedia Foundation, Inc.<br /></li>
				<li id="privacy"><a  title="wikimedia:Privacy policy">Privacy policy</a></li>
				<li id="about"><a  title="Wikipedia:About">About Wikipedia</a></li>
				<li id="disclaimer"><a  title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
		
	
		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
</div>
<!-- Served by srv29 in 0.063 secs. --></body></html>
