Verilator Tree Dump (format 0x3900) from <e8768> to <e16508>
     NETLIST 0x555556de8000 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x555556e6aea0 <e2135> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96300 <e2174> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96900 <e2198> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96f00 <e2222> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df4180 <e3095> {c2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [VSTATIC]  PORT
    1:2: VAR 0x555556df4300 <e1688> {c2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [VSTATIC]  PORT
    1:2: VAR 0x555556df4480 <e1696> {c2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [VSTATIC]  PORT
    1:2: VAR 0x555556df5380 <e1704> {c7am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [VSTATIC]  PORT
    1:2: VAR 0x555556df4600 <e1712> {c3al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [VSTATIC]  PORT
    1:2: VAR 0x555556df4780 <e1720> {c3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [VSTATIC]  PORT
    1:2: VAR 0x555556df4900 <e1728> {c3av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_1 [VSTATIC]  PORT
    1:2: VAR 0x555556df5500 <e1736> {c7ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [VSTATIC]  PORT
    1:2: VAR 0x555556df4a80 <e1744> {c4al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [VSTATIC]  PORT
    1:2: VAR 0x555556df4c00 <e1752> {c4aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [VSTATIC]  PORT
    1:2: VAR 0x555556df4d80 <e1760> {c4av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_2 [VSTATIC]  PORT
    1:2: VAR 0x555556df5680 <e1768> {c7aw} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [VSTATIC]  PORT
    1:2: VAR 0x555556df4f00 <e1776> {c5al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [VSTATIC]  PORT
    1:2: VAR 0x555556df5080 <e1784> {c5aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [VSTATIC]  PORT
    1:2: VAR 0x555556df5200 <e1792> {c5av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_3 [VSTATIC]  PORT
    1:2: VAR 0x555556df5800 <e1800> {c7bb} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [VSTATIC]  PORT
    1:2: VAR 0x555556df5980 <e1808> {c7bg} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [VSTATIC]  PORT
    1:2: VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2: VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2: VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2: VAR 0x555556e97c80 <e2700> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [VSTATIC]  PORT
    1:2: VAR 0x555556e97e00 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [VSTATIC]  PORT
    1:2: VAR 0x555556eba000 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [VSTATIC]  PORT
    1:2: VAR 0x555556eba180 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [VSTATIC]  PORT
    1:2: VAR 0x555556eba300 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2: VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2: VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2: VAR 0x555556eba900 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ebaa80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ebac00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ebad80 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ebaf00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ebb080 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ebb200 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ebb380 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ebb500 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ebb680 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ebb800 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ebb980 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ebbb00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ebbc80 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ebbe00 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556eca000 <e2762> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [VSTATIC]  PORT
    1:2: VAR 0x555556eca180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [VSTATIC]  PORT
    1:2: VAR 0x555556eca300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [VSTATIC]  PORT
    1:2: VAR 0x555556eca480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [VSTATIC]  PORT
    1:2: VAR 0x555556eca600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2: VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2: VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2: VAR 0x555556ecac00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ecad80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ecaf00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ecb080 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ecb200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ecb380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ecb500 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ecb680 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ecb800 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ecb980 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ecbb00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ecbc80 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ecbe00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ed8000 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ed8180 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ed8300 <e2824> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [VSTATIC]  PORT
    1:2: VAR 0x555556ed8480 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [VSTATIC]  PORT
    1:2: VAR 0x555556ed8600 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [VSTATIC]  PORT
    1:2: VAR 0x555556ed8780 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [VSTATIC]  PORT
    1:2: VAR 0x555556ed8900 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2: VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2: VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2: VAR 0x555556ed8f00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ed9080 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ed9200 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ed9380 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ed9500 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ed9680 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ed9800 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ed9980 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ed9b00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ed9c80 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ed9e00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ee8000 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ee8180 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ee8300 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ee8480 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556e50000 <e2887> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [VSTATIC]  PORT
    1:2: VAR 0x555556e50180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [VSTATIC]  PORT
    1:2: VAR 0x555556e50300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [VSTATIC]  PORT
    1:2: VAR 0x555556e50480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [VSTATIC]  PORT
    1:2: VAR 0x555556e50600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2: VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2: VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2: VAR 0x555556e97380 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556e97500 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556e97680 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556e97800 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556e97980 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556e97b00 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556e50c00 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556e50d80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556e50f00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556e51080 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556e51200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556e51380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556e51500 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556e51680 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556e51800 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2: TOPSCOPE 0x555556eed1e0 <e3880> {c1ai}
    1:2:2: SCOPE 0x555556e561e0 <e8767> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x555556e6aea0]
    1:2:2:1: VARSCOPE 0x555556f08680 <e3882> {c2al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08750 <e3885> {c2aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08820 <e3888> {c2av} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f088f0 <e3891> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f089c0 <e3894> {c3al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08a90 <e3897> {c3aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08b60 <e3900> {c3av} @dt=0x555556e2e820@(G/w1)  TOP->c_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96300 <e2174> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08c30 <e3903> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08d00 <e3906> {c4al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08dd0 <e3909> {c4aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08ea0 <e3912> {c4av} @dt=0x555556e2e820@(G/w1)  TOP->c_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96900 <e2198> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08f70 <e3915> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09040 <e3918> {c5al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09110 <e3921> {c5aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f091e0 <e3924> {c5av} @dt=0x555556e2e820@(G/w1)  TOP->c_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96f00 <e2222> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f092b0 <e3927> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09380 <e3930> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09450 <e3949> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4180 <e3095> {c2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09520 <e3952> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4300 <e1688> {c2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f095f0 <e3955> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556df4480 <e1696> {c2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f096c0 <e3958> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5380 <e1704> {c7am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09790 <e3961> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4600 <e1712> {c3al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09860 <e3964> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4780 <e1720> {c3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09930 <e3967> {c3av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4900 <e1728> {c3av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09a00 <e3970> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5500 <e1736> {c7ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09ad0 <e3973> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4a80 <e1744> {c4al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09ba0 <e3976> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4c00 <e1752> {c4aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09c70 <e3979> {c4av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4d80 <e1760> {c4av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_2 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09d40 <e3982> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5680 <e1768> {c7aw} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09e10 <e3985> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4f00 <e1776> {c5al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09ee0 <e3988> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5080 <e1784> {c5aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18000 <e3991> {c5av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5200 <e1792> {c5av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_3 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f180d0 <e3994> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5800 <e1800> {c7bb} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f181a0 <e3997> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556df5980 <e1808> {c7bg} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18270 <e4000> {c9ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f18340 <e4003> {c9as} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f18410 <e4006> {c9ba} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f184e0 <e4014> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97c80 <e2700> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f185b0 <e4017> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97e00 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18680 <e4020> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba000 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18750 <e4023> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba180 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18820 <e4026> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556eba300 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f188f0 <e4029> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f189c0 <e4032> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f18a90 <e4035> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f18b60 <e4041> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556eba900 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18c30 <e4044> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebaa80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18d00 <e4047> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebac00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18dd0 <e4054> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebad80 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18ea0 <e4057> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebaf00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18f70 <e4060> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb080 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19040 <e4067> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb200 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19110 <e4070> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb380 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f191e0 <e4073> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb500 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f192b0 <e4080> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb680 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19380 <e4083> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb800 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19450 <e4086> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb980 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19520 <e4093> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbb00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f195f0 <e4096> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbc80 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f196c0 <e4099> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbe00 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19790 <e4108> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca000 <e2762> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19860 <e4111> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19930 <e4114> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19a00 <e4117> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19ad0 <e4120> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556eca600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19ba0 <e4123> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f19c70 <e4126> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f19d40 <e4129> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f19e10 <e4135> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecac00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19ee0 <e4138> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecad80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c000 <e4141> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaf00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c0d0 <e4148> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb080 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c1a0 <e4151> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c270 <e4154> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c340 <e4161> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb500 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c410 <e4164> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb680 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c4e0 <e4167> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb800 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c5b0 <e4174> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb980 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c680 <e4177> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbb00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c750 <e4180> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbc80 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c820 <e4187> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbe00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c8f0 <e4190> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8000 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c9c0 <e4193> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8180 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2ca90 <e4202> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8300 <e2824> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2cb60 <e4205> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8480 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2cc30 <e4208> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8600 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2cd00 <e4211> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8780 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2cdd0 <e4214> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8900 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2cea0 <e4217> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f2cf70 <e4220> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f2d040 <e4223> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f2d110 <e4229> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8f00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d1e0 <e4232> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9080 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d2b0 <e4235> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9200 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d380 <e4242> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9380 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d450 <e4245> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9500 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d520 <e4248> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9680 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d5f0 <e4255> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9800 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d6c0 <e4258> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9980 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d790 <e4261> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9b00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d860 <e4268> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9c80 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d930 <e4271> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9e00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2da00 <e4274> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8000 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2dad0 <e4281> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8180 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2dba0 <e4284> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8300 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2dc70 <e4287> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8480 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2dd40 <e4296> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50000 <e2887> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2de10 <e4299> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2dee0 <e4302> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c000 <e4305> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c0d0 <e4308> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e50600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f4c270 <e4314> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f4c340 <e4317> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f4c410 <e4323> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e97380 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c4e0 <e4326> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e97500 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c5b0 <e4329> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e97680 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c680 <e4336> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e97800 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c750 <e4339> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e97980 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c820 <e4342> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e97b00 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c8f0 <e4349> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e50c00 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c9c0 <e4352> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e50d80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4ca90 <e4355> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e50f00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4cb60 <e4362> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e51080 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4cc30 <e4365> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e51200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4cd00 <e4368> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e51380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4cdd0 <e4375> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e51500 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4cea0 <e4378> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e51680 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4cf70 <e4381> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e51800 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed290 <e2949> {c2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556ef1560 <e2946> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556ef1680 <e2947> {c2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [LV] => VARSCOPE 0x555556f09450 <e3949> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4180 <e3095> {c2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed340 <e3931> {c2aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556ef17a0 <e2955> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556ef18c0 <e2956> {c2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [LV] => VARSCOPE 0x555556f09520 <e3952> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4300 <e1688> {c2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed3f0 <e3932> {c2av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556ef19e0 <e2964> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556ef1b00 <e2965> {c2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [LV] => VARSCOPE 0x555556f095f0 <e3955> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556df4480 <e1696> {c2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed4a0 <e3933> {c7am} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556ef1c20 <e2973> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [RV] <- VARSCOPE 0x555556f088f0 <e3891> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556ef1d40 <e2974> {c7am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [LV] => VARSCOPE 0x555556f096c0 <e3958> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5380 <e1704> {c7am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed550 <e3934> {c3al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556ef1e60 <e2982> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f16000 <e2983> {c3al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [LV] => VARSCOPE 0x555556f09790 <e3961> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4600 <e1712> {c3al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed600 <e3935> {c3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f16120 <e2991> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f16240 <e2992> {c3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [LV] => VARSCOPE 0x555556f09860 <e3964> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4780 <e1720> {c3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed6b0 <e3936> {c3av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f16360 <e3000> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [RV] <- VARSCOPE 0x555556f08b60 <e3900> {c3av} @dt=0x555556e2e820@(G/w1)  TOP->c_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96300 <e2174> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f16480 <e3001> {c3av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_1 [LV] => VARSCOPE 0x555556f09930 <e3967> {c3av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4900 <e1728> {c3av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_1 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed760 <e3937> {c7ar} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f165a0 <e3009> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [RV] <- VARSCOPE 0x555556f08c30 <e3903> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f166c0 <e3010> {c7ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [LV] => VARSCOPE 0x555556f09a00 <e3970> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5500 <e1736> {c7ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed810 <e3938> {c4al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f167e0 <e3018> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f16900 <e3019> {c4al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [LV] => VARSCOPE 0x555556f09ad0 <e3973> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4a80 <e1744> {c4al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed8c0 <e3939> {c4aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f16a20 <e3027> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f16b40 <e3028> {c4aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [LV] => VARSCOPE 0x555556f09ba0 <e3976> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4c00 <e1752> {c4aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed970 <e3940> {c4av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f16c60 <e3036> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [RV] <- VARSCOPE 0x555556f08ea0 <e3912> {c4av} @dt=0x555556e2e820@(G/w1)  TOP->c_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96900 <e2198> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f16d80 <e3037> {c4av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_2 [LV] => VARSCOPE 0x555556f09c70 <e3979> {c4av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4d80 <e1760> {c4av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_2 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eeda20 <e3941> {c7aw} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f16ea0 <e3045> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [RV] <- VARSCOPE 0x555556f08f70 <e3915> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f16fc0 <e3046> {c7aw} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [LV] => VARSCOPE 0x555556f09d40 <e3982> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5680 <e1768> {c7aw} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eedad0 <e3942> {c5al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f170e0 <e3054> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f17200 <e3055> {c5al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [LV] => VARSCOPE 0x555556f09e10 <e3985> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4f00 <e1776> {c5al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eedb80 <e3943> {c5aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f17320 <e3063> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f17440 <e3064> {c5aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [LV] => VARSCOPE 0x555556f09ee0 <e3988> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5080 <e1784> {c5aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eedc30 <e3944> {c5av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f17560 <e3072> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [RV] <- VARSCOPE 0x555556f091e0 <e3924> {c5av} @dt=0x555556e2e820@(G/w1)  TOP->c_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96f00 <e2222> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f17680 <e3073> {c5av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_3 [LV] => VARSCOPE 0x555556f18000 <e3991> {c5av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5200 <e1792> {c5av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_3 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eedce0 <e3945> {c7bb} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f177a0 <e3081> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [RV] <- VARSCOPE 0x555556f092b0 <e3927> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f178c0 <e3082> {c7bb} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [LV] => VARSCOPE 0x555556f180d0 <e3994> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5800 <e1800> {c7bb} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eedd90 <e3946> {c7bg} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f179e0 <e3090> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [RV] <- VARSCOPE 0x555556f09380 <e3930> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f17b00 <e3091> {c7bg} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [LV] => VARSCOPE 0x555556f181a0 <e3997> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556df5980 <e1808> {c7bg} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eede40 <e4007> {d2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f17c20 <e2659> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [RV] <- VARSCOPE 0x555556f095f0 <e3955> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556df4480 <e1696> {c2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f17d40 <e2660> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [LV] => VARSCOPE 0x555556f184e0 <e4014> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97c80 <e2700> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eedef0 <e4008> {d2aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f17e60 <e2668> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [RV] <- VARSCOPE 0x555556f09450 <e3949> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4180 <e3095> {c2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f1a000 <e2669> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [LV] => VARSCOPE 0x555556f185b0 <e4017> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97e00 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f1c000 <e4009> {d2av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1a120 <e2677> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [RV] <- VARSCOPE 0x555556f09520 <e3952> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4300 <e1688> {c2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f1a240 <e2678> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [LV] => VARSCOPE 0x555556f18680 <e4020> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba000 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f1c0b0 <e4010> {d3am} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1a360 <e2686> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [RV] <- VARSCOPE 0x555556f096c0 <e3958> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5380 <e1704> {c7am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f1a480 <e2687> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [LV] => VARSCOPE 0x555556f18750 <e4023> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba180 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f1c160 <e4011> {d3ar} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1a5a0 <e2695> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f1a6c0 <e2696> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [LV] => VARSCOPE 0x555556f18820 <e4026> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556eba300 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f1c210 <e4036> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1a7e0 <e2477> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [RV] <- VARSCOPE 0x555556f185b0 <e4017> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97e00 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f1a900 <e2478> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__a [LV] => VARSCOPE 0x555556f18b60 <e4041> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556eba900 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f1c2c0 <e4037> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1aa20 <e2486> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [RV] <- VARSCOPE 0x555556f18680 <e4020> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba000 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f1ab40 <e2487> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__b [LV] => VARSCOPE 0x555556f18c30 <e4044> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebaa80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f1c370 <e4038> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1ac60 <e2495> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f1ad80 <e2496> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__y [LV] => VARSCOPE 0x555556f18d00 <e4047> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebac00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f1c420 <e4048> {e5af}
    1:2:2:2:1: SENTREE 0x555556f1c4d0 <e739> {e5am}
    1:2:2:2:1:1: SENITEM 0x555556f1c580 <e360> {e5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f1aea0 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:1:1: SENITEM 0x555556f1c630 <e365> {e5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f1afc0 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x555556f68240 <e9137#> {e8al}
    1:2:2:2:2:1: VARREF 0x555556f5ea20 <e9143#> {e7ap} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: IF 0x555556f37bc0 <e8964#> {e9ap}
    1:2:2:2:2:2:1: VARREF 0x555556f5e120 <e8970#> {e8at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2: ASSIGN 0x555556f1c9a0 <e5785> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556efc100 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556f1b320 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f188f0 <e4029> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3: IF 0x555556f37c80 <e5799> {e10ap}
    1:2:2:2:2:2:3:1: NOT 0x555556facf20 <e8979#> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: VARREF 0x555556f5e240 <e8977#> {e8at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2: ASSIGN 0x555556f1cb00 <e5791> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1: CONST 0x555556efc300 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: VARREF 0x555556f1b440 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f188f0 <e4029> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:3: IF 0x555556f68300 <e5899> {e12al}
    1:2:2:2:2:3:1: NOT 0x555556fad130 <e9152#> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:1:1: VARREF 0x555556f5eb40 <e9150#> {e7ap} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2: IF 0x555556f37ec0 <e9112#> {e13ap}
    1:2:2:2:2:3:2:1: VARREF 0x555556f5e5a0 <e9118#> {e12at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:2: ASSIGN 0x555556f1cdc0 <e5835> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:2:1: CONST 0x555556efc600 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:3:2:2:2: VARREF 0x555556f1b680 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f188f0 <e4029> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3: IF 0x555556f68000 <e5849> {e14ap}
    1:2:2:2:2:3:2:3:1: NOT 0x555556fad080 <e9127#> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:1:1: VARREF 0x555556f5e6c0 <e9125#> {e12at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:3:2: ASSIGN 0x555556f1cf20 <e5841> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:2:1: CONST 0x555556efc800 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:3:2:2: VARREF 0x555556f1b7a0 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f188f0 <e4029> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2: ASSIGNALIAS 0x555556f1cfd0 <e4049> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1b8c0 <e2511> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [RV] <- VARSCOPE 0x555556f185b0 <e4017> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97e00 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f1b9e0 <e2512> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__a [LV] => VARSCOPE 0x555556f18dd0 <e4054> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebad80 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f1d080 <e4050> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1bb00 <e2520> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [RV] <- VARSCOPE 0x555556f18680 <e4020> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba000 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f1bc20 <e2521> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__b [LV] => VARSCOPE 0x555556f18ea0 <e4057> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebaf00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f1d130 <e4051> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1bd40 <e2529> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f1be60 <e2530> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__y [LV] => VARSCOPE 0x555556f18f70 <e4060> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb080 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f1d1e0 <e4061> {f5af}
    1:2:2:2:1: SENTREE 0x555556f1d290 <e746> {f5am}
    1:2:2:2:1:1: SENITEM 0x555556f1d340 <e489> {f5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f1e000 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:1:1: SENITEM 0x555556f1d3f0 <e494> {f5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f1e120 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x555556f68b40 <e9524#> {f8al}
    1:2:2:2:2:1: VARREF 0x555556f5f7a0 <e9530#> {f7ap} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: IF 0x555556f68540 <e9351#> {f9ap}
    1:2:2:2:2:2:1: VARREF 0x555556f5eea0 <e9357#> {f8at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2: ASSIGN 0x555556f1d760 <e5935> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556efcb00 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556f1e480 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f189c0 <e4032> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3: IF 0x555556f68600 <e5949> {f10ap}
    1:2:2:2:2:2:3:1: NOT 0x555556fad340 <e9366#> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: VARREF 0x555556f5efc0 <e9364#> {f8at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2: ASSIGN 0x555556f1d8c0 <e5941> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1: CONST 0x555556efcd00 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2: VARREF 0x555556f1e5a0 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f189c0 <e4032> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:3: IF 0x555556f68c00 <e6049> {f12al}
    1:2:2:2:2:3:1: NOT 0x555556fad550 <e9539#> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:1:1: VARREF 0x555556f5f8c0 <e9537#> {f7ap} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2: IF 0x555556f68840 <e9499#> {f13ap}
    1:2:2:2:2:3:2:1: VARREF 0x555556f5f320 <e9505#> {f12at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:2: ASSIGN 0x555556f1db80 <e5985> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:2:1: CONST 0x555556efd000 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:2:2: VARREF 0x555556f1e7e0 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f189c0 <e4032> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3: IF 0x555556f68900 <e5999> {f14ap}
    1:2:2:2:2:3:2:3:1: NOT 0x555556fad4a0 <e9514#> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:1:1: VARREF 0x555556f5f440 <e9512#> {f12at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:3:2: ASSIGN 0x555556f1dce0 <e5991> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:2:1: CONST 0x555556efd200 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:3:2:2: VARREF 0x555556f1e900 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f189c0 <e4032> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2: ASSIGNALIAS 0x555556f1dd90 <e4062> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1ea20 <e2546> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [RV] <- VARSCOPE 0x555556f184e0 <e4014> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97c80 <e2700> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f1eb40 <e2547> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__a [LV] => VARSCOPE 0x555556f19040 <e4067> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb200 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f1de40 <e4063> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1ec60 <e2555> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f1ed80 <e2556> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__b [LV] => VARSCOPE 0x555556f19110 <e4070> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb380 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f1def0 <e4064> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1eea0 <e2564> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [RV] <- VARSCOPE 0x555556f18750 <e4023> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba180 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f1efc0 <e2565> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__y [LV] => VARSCOPE 0x555556f191e0 <e4073> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb500 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f20000 <e4074> {e5af}
    1:2:2:2:1: SENTREE 0x555556f200b0 <e739> {e5am}
    1:2:2:2:1:1: SENITEM 0x555556f20160 <e3739> {e5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f1f0e0 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f20210 <e3741> {e5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f1f200 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x555556f69440 <e9911#> {e8al}
    1:2:2:2:2:1: VARREF 0x555556f6e5a0 <e9917#> {e7ap} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: IF 0x555556f68e40 <e9738#> {e9ap}
    1:2:2:2:2:2:1: VARREF 0x555556f5fc20 <e9744#> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2: ASSIGN 0x555556f20580 <e6085> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556efd500 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556f1f560 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  s_0 [LV] => VARSCOPE 0x555556f088f0 <e3891> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3: IF 0x555556f68f00 <e6099> {e10ap}
    1:2:2:2:2:2:3:1: NOT 0x555556fad760 <e9753#> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: VARREF 0x555556f5fd40 <e9751#> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2: ASSIGN 0x555556f206e0 <e6091> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1: CONST 0x555556efd700 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: VARREF 0x555556f1f680 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  s_0 [LV] => VARSCOPE 0x555556f088f0 <e3891> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3: IF 0x555556f69500 <e6199> {e12al}
    1:2:2:2:2:3:1: NOT 0x555556fad970 <e9926#> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:1:1: VARREF 0x555556f6e6c0 <e9924#> {e7ap} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2: IF 0x555556f69140 <e9886#> {e13ap}
    1:2:2:2:2:3:2:1: VARREF 0x555556f6e120 <e9892#> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:3:2:2: ASSIGN 0x555556f209a0 <e6135> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:2:1: CONST 0x555556efda00 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:3:2:2:2: VARREF 0x555556f1f8c0 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  s_0 [LV] => VARSCOPE 0x555556f088f0 <e3891> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:3: IF 0x555556f69200 <e6149> {e14ap}
    1:2:2:2:2:3:2:3:1: NOT 0x555556fad8c0 <e9901#> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:1:1: VARREF 0x555556f6e240 <e9899#> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3:2: ASSIGN 0x555556f20b00 <e6141> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:2:1: CONST 0x555556efdc00 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:3:2:2: VARREF 0x555556f1f9e0 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  s_0 [LV] => VARSCOPE 0x555556f088f0 <e3891> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f20bb0 <e4075> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1fb00 <e2581> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f1fc20 <e2582> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__a [LV] => VARSCOPE 0x555556f192b0 <e4080> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb680 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f20c60 <e4076> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1fd40 <e2590> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [RV] <- VARSCOPE 0x555556f184e0 <e4014> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97c80 <e2700> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f1fe60 <e2591> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__b [LV] => VARSCOPE 0x555556f19380 <e4083> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb800 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f20d10 <e4077> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f22000 <e2599> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f18a90 <e4035> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f22120 <e2600> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__y [LV] => VARSCOPE 0x555556f19450 <e4086> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb980 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f20dc0 <e4087> {f5af}
    1:2:2:2:1: SENTREE 0x555556f20e70 <e746> {f5am}
    1:2:2:2:1:1: SENITEM 0x555556f20f20 <e489> {f5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f22240 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f20fd0 <e494> {f5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f22360 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x555556f69d40 <e10298#> {f8al}
    1:2:2:2:2:1: VARREF 0x555556f6f320 <e10304#> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2: IF 0x555556f69740 <e10125#> {f9ap}
    1:2:2:2:2:2:1: VARREF 0x555556f6ea20 <e10131#> {f8at} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2: ASSIGN 0x555556f21340 <e6235> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556efdf00 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556f226c0 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f18a90 <e4035> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:3: IF 0x555556f69800 <e6249> {f10ap}
    1:2:2:2:2:2:3:1: NOT 0x555556fadb80 <e10140#> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: VARREF 0x555556f6eb40 <e10138#> {f8at} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2: ASSIGN 0x555556f214a0 <e6241> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1: CONST 0x555556f24100 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2: VARREF 0x555556f227e0 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f18a90 <e4035> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:3: IF 0x555556f69e00 <e6349> {f12al}
    1:2:2:2:2:3:1: NOT 0x555556fadd90 <e10313#> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:1:1: VARREF 0x555556f6f440 <e10311#> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:3:2: IF 0x555556f69a40 <e10273#> {f13ap}
    1:2:2:2:2:3:2:1: VARREF 0x555556f6eea0 <e10279#> {f12at} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:2: ASSIGN 0x555556f21760 <e6285> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:2:1: CONST 0x555556f24400 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:2:2: VARREF 0x555556f22a20 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f18a90 <e4035> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3: IF 0x555556f69b00 <e6299> {f14ap}
    1:2:2:2:2:3:2:3:1: NOT 0x555556fadce0 <e10288#> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:1:1: VARREF 0x555556f6efc0 <e10286#> {f12at} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:3:2: ASSIGN 0x555556f218c0 <e6291> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:2:1: CONST 0x555556f24600 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:3:2:2: VARREF 0x555556f22b40 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f18a90 <e4035> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2: ASSIGNALIAS 0x555556f21970 <e4088> {g2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f22c60 <e2616> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f18a90 <e4035> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f22d80 <e2617> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__a [LV] => VARSCOPE 0x555556f19520 <e4093> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbb00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f21a20 <e4089> {g2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f22ea0 <e2625> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f22fc0 <e2626> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__b [LV] => VARSCOPE 0x555556f195f0 <e4096> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbc80 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f21ad0 <e4090> {g3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f230e0 <e2634> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [RV] <- VARSCOPE 0x555556f18820 <e4026> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556eba300 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f23200 <e2635> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__y [LV] => VARSCOPE 0x555556f196c0 <e4099> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbe00 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f21b80 <e4100> {g5af}
    1:2:2:2:1: SENTREE 0x555556f21c30 <e753> {g5am}
    1:2:2:2:1:1: SENITEM 0x555556f21ce0 <e3742> {g5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f23320 <e1252> {g5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f21d90 <e3744> {g5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f23440 <e1251> {g5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f18a90 <e4035> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: IF 0x555556f746c0 <e10685#> {g8al}
    1:2:2:2:2:1: VARREF 0x555556f76120 <e10691#> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f18a90 <e4035> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2: IF 0x555556f740c0 <e10512#> {g9ap}
    1:2:2:2:2:2:1: VARREF 0x555556f6f7a0 <e10518#> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2: ASSIGN 0x555556f26160 <e6385> {g9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556f24900 <e2047> {g9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556f237a0 <e2048> {g9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [LV] => VARSCOPE 0x555556f18270 <e4000> {c9ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2:3: IF 0x555556f74180 <e6399> {g10ap}
    1:2:2:2:2:2:3:1: NOT 0x555556fb4000 <e10527#> {g10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: VARREF 0x555556f6f8c0 <e10525#> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2: ASSIGN 0x555556f262c0 <e6391> {g10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1: CONST 0x555556f24b00 <e2060> {g10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: VARREF 0x555556f238c0 <e2061> {g10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [LV] => VARSCOPE 0x555556f18270 <e4000> {c9ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:3: IF 0x555556f74780 <e6499> {g12al}
    1:2:2:2:2:3:1: NOT 0x555556fb4210 <e10700#> {g12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:1:1: VARREF 0x555556f76240 <e10698#> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f18a90 <e4035> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:3:2: IF 0x555556f743c0 <e10660#> {g13ap}
    1:2:2:2:2:3:2:1: VARREF 0x555556f6fc20 <e10666#> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:3:2:2: ASSIGN 0x555556f26580 <e6435> {g13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:2:1: CONST 0x555556f24e00 <e2083> {g13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:3:2:2:2: VARREF 0x555556f23b00 <e2084> {g13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [LV] => VARSCOPE 0x555556f18270 <e4000> {c9ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3: IF 0x555556f74480 <e6449> {g14ap}
    1:2:2:2:2:3:2:3:1: NOT 0x555556fb4160 <e10675#> {g14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:1:1: VARREF 0x555556f6fd40 <e10673#> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3:2: ASSIGN 0x555556f266e0 <e6441> {g14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:2:1: CONST 0x555556f25000 <e2096> {g14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:3:2:2: VARREF 0x555556f23c20 <e2097> {g14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [LV] => VARSCOPE 0x555556f18270 <e4000> {c9ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2: ASSIGNALIAS 0x555556f26790 <e4101> {d2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f23d40 <e2721> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f23e60 <e2722> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [LV] => VARSCOPE 0x555556f19790 <e4108> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca000 <e2762> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f26840 <e4102> {d2aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2a000 <e2730> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [RV] <- VARSCOPE 0x555556f09790 <e3961> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4600 <e1712> {c3al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f2a120 <e2731> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [LV] => VARSCOPE 0x555556f19860 <e4111> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f268f0 <e4103> {d2av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2a240 <e2739> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [RV] <- VARSCOPE 0x555556f09860 <e3964> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4780 <e1720> {c3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f2a360 <e2740> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [LV] => VARSCOPE 0x555556f19930 <e4114> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f269a0 <e4104> {d3am} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2a480 <e2748> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [RV] <- VARSCOPE 0x555556f09a00 <e3970> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5500 <e1736> {c7ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f2a5a0 <e2749> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [LV] => VARSCOPE 0x555556f19a00 <e4117> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f26a50 <e4105> {d3ar} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2a6c0 <e2757> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f2a7e0 <e2758> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [LV] => VARSCOPE 0x555556f19ad0 <e4120> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556eca600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f26b00 <e4130> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2a900 <e2477> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [RV] <- VARSCOPE 0x555556f19860 <e4111> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f2aa20 <e2478> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__a [LV] => VARSCOPE 0x555556f19e10 <e4135> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecac00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f26bb0 <e4131> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2ab40 <e2486> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [RV] <- VARSCOPE 0x555556f19930 <e4114> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f2ac60 <e2487> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__b [LV] => VARSCOPE 0x555556f19ee0 <e4138> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecad80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f26c60 <e4132> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2ad80 <e2495> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f2aea0 <e2496> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__y [LV] => VARSCOPE 0x555556f2c000 <e4141> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaf00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f26d10 <e4142> {e5af}
    1:2:2:2:1: SENTREE 0x555556f26dc0 <e739> {e5am}
    1:2:2:2:1:1: SENITEM 0x555556f26e70 <e360> {e5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f2afc0 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:1:1: SENITEM 0x555556f26f20 <e365> {e5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f2b0e0 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x555556f74fc0 <e11072#> {e8al}
    1:2:2:2:2:1: VARREF 0x555556f76ea0 <e11078#> {e7ap} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: IF 0x555556f749c0 <e10899#> {e9ap}
    1:2:2:2:2:2:1: VARREF 0x555556f765a0 <e10905#> {e8at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2: ASSIGN 0x555556f27290 <e6535> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556f25300 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556f2b440 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f19ba0 <e4123> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3: IF 0x555556f74a80 <e6549> {e10ap}
    1:2:2:2:2:2:3:1: NOT 0x555556fb4420 <e10914#> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: VARREF 0x555556f766c0 <e10912#> {e8at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2: ASSIGN 0x555556f273f0 <e6541> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1: CONST 0x555556f25500 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: VARREF 0x555556f2b560 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f19ba0 <e4123> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:3: IF 0x555556f75080 <e6649> {e12al}
    1:2:2:2:2:3:1: NOT 0x555556fb4630 <e11087#> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:1:1: VARREF 0x555556f76fc0 <e11085#> {e7ap} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2: IF 0x555556f74cc0 <e11047#> {e13ap}
    1:2:2:2:2:3:2:1: VARREF 0x555556f76a20 <e11053#> {e12at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:2: ASSIGN 0x555556f276b0 <e6585> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:2:1: CONST 0x555556f25800 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:3:2:2:2: VARREF 0x555556f2b7a0 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f19ba0 <e4123> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3: IF 0x555556f74d80 <e6599> {e14ap}
    1:2:2:2:2:3:2:3:1: NOT 0x555556fb4580 <e11062#> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:1:1: VARREF 0x555556f76b40 <e11060#> {e12at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:3:2: ASSIGN 0x555556f27810 <e6591> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:2:1: CONST 0x555556f25a00 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:3:2:2: VARREF 0x555556f2b8c0 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f19ba0 <e4123> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2: ASSIGNALIAS 0x555556f278c0 <e4143> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2b9e0 <e2511> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [RV] <- VARSCOPE 0x555556f19860 <e4111> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f2bb00 <e2512> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__a [LV] => VARSCOPE 0x555556f2c0d0 <e4148> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb080 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f27970 <e4144> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2bc20 <e2520> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [RV] <- VARSCOPE 0x555556f19930 <e4114> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f2bd40 <e2521> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__b [LV] => VARSCOPE 0x555556f2c1a0 <e4151> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f27a20 <e4145> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2be60 <e2529> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f2e000 <e2530> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__y [LV] => VARSCOPE 0x555556f2c270 <e4154> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f27ad0 <e4155> {f5af}
    1:2:2:2:1: SENTREE 0x555556f27b80 <e746> {f5am}
    1:2:2:2:1:1: SENITEM 0x555556f27c30 <e489> {f5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f2e120 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:1:1: SENITEM 0x555556f27ce0 <e494> {f5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f2e240 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x555556f758c0 <e11459#> {f8al}
    1:2:2:2:2:1: VARREF 0x555556f77c20 <e11465#> {f7ap} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: IF 0x555556f752c0 <e11286#> {f9ap}
    1:2:2:2:2:2:1: VARREF 0x555556f77320 <e11292#> {f8at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2: ASSIGN 0x555556f300b0 <e6685> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556f25d00 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556f2e5a0 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f19c70 <e4126> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3: IF 0x555556f75380 <e6699> {f10ap}
    1:2:2:2:2:2:3:1: NOT 0x555556fb4840 <e11301#> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: VARREF 0x555556f77440 <e11299#> {f8at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2: ASSIGN 0x555556f30210 <e6691> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1: CONST 0x555556f25f00 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2: VARREF 0x555556f2e6c0 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f19c70 <e4126> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:3: IF 0x555556f75980 <e6799> {f12al}
    1:2:2:2:2:3:1: NOT 0x555556fb4a50 <e11474#> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:1:1: VARREF 0x555556f77d40 <e11472#> {f7ap} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2: IF 0x555556f755c0 <e11434#> {f13ap}
    1:2:2:2:2:3:2:1: VARREF 0x555556f777a0 <e11440#> {f12at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:2: ASSIGN 0x555556f304d0 <e6735> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:2:1: CONST 0x555556f32200 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:2:2: VARREF 0x555556f2e900 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f19c70 <e4126> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3: IF 0x555556f75680 <e6749> {f14ap}
    1:2:2:2:2:3:2:3:1: NOT 0x555556fb49a0 <e11449#> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:1:1: VARREF 0x555556f778c0 <e11447#> {f12at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:3:2: ASSIGN 0x555556f30630 <e6741> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:2:1: CONST 0x555556f32400 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:3:2:2: VARREF 0x555556f2ea20 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f19c70 <e4126> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2: ASSIGNALIAS 0x555556f306e0 <e4156> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2eb40 <e2546> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [RV] <- VARSCOPE 0x555556f19790 <e4108> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca000 <e2762> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f2ec60 <e2547> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__a [LV] => VARSCOPE 0x555556f2c340 <e4161> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb500 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f30790 <e4157> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2ed80 <e2555> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f2eea0 <e2556> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__b [LV] => VARSCOPE 0x555556f2c410 <e4164> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb680 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f30840 <e4158> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2efc0 <e2564> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [RV] <- VARSCOPE 0x555556f19a00 <e4117> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f2f0e0 <e2565> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__y [LV] => VARSCOPE 0x555556f2c4e0 <e4167> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb800 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f308f0 <e4168> {e5af}
    1:2:2:2:1: SENTREE 0x555556f309a0 <e739> {e5am}
    1:2:2:2:1:1: SENITEM 0x555556f30a50 <e360> {e5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f2f200 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f30b00 <e365> {e5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f2f320 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: IF 0x555556f82240 <e11846#> {e8al}
    1:2:2:2:2:1: VARREF 0x555556f7ea20 <e11852#> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2: IF 0x555556f75bc0 <e11673#> {e9ap}
    1:2:2:2:2:2:1: VARREF 0x555556f7e120 <e11679#> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2: ASSIGN 0x555556f30e70 <e6835> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556f32700 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556f2f680 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  s_1 [LV] => VARSCOPE 0x555556f08c30 <e3903> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3: IF 0x555556f75c80 <e6849> {e10ap}
    1:2:2:2:2:2:3:1: NOT 0x555556fb4c60 <e11688#> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: VARREF 0x555556f7e240 <e11686#> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2: ASSIGN 0x555556f30fd0 <e6841> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1: CONST 0x555556f32900 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: VARREF 0x555556f2f7a0 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  s_1 [LV] => VARSCOPE 0x555556f08c30 <e3903> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3: IF 0x555556f82300 <e6949> {e12al}
    1:2:2:2:2:3:1: NOT 0x555556fb4e70 <e11861#> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:1:1: VARREF 0x555556f7eb40 <e11859#> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:3:2: IF 0x555556f75ec0 <e11821#> {e13ap}
    1:2:2:2:2:3:2:1: VARREF 0x555556f7e5a0 <e11827#> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:3:2:2: ASSIGN 0x555556f31290 <e6885> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:2:1: CONST 0x555556f32c00 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:3:2:2:2: VARREF 0x555556f2f9e0 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  s_1 [LV] => VARSCOPE 0x555556f08c30 <e3903> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:3: IF 0x555556f82000 <e6899> {e14ap}
    1:2:2:2:2:3:2:3:1: NOT 0x555556fb4dc0 <e11836#> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:1:1: VARREF 0x555556f7e6c0 <e11834#> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3:2: ASSIGN 0x555556f313f0 <e6891> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:2:1: CONST 0x555556f32e00 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:3:2:2: VARREF 0x555556f2fb00 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  s_1 [LV] => VARSCOPE 0x555556f08c30 <e3903> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f314a0 <e4169> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2fc20 <e2581> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f2fd40 <e2582> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__a [LV] => VARSCOPE 0x555556f2c5b0 <e4174> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb980 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f31550 <e4170> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2fe60 <e2590> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [RV] <- VARSCOPE 0x555556f19790 <e4108> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca000 <e2762> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f34000 <e2591> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__b [LV] => VARSCOPE 0x555556f2c680 <e4177> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbb00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f31600 <e4171> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f34120 <e2599> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f19d40 <e4129> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f34240 <e2600> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__y [LV] => VARSCOPE 0x555556f2c750 <e4180> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbc80 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f316b0 <e4181> {f5af}
    1:2:2:2:1: SENTREE 0x555556f31760 <e746> {f5am}
    1:2:2:2:1:1: SENITEM 0x555556f31810 <e3745> {f5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f34360 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f318c0 <e3747> {f5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f34480 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: IF 0x555556f82b40 <e12233#> {f8al}
    1:2:2:2:2:1: VARREF 0x555556f7f7a0 <e12239#> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2: IF 0x555556f82540 <e12060#> {f9ap}
    1:2:2:2:2:2:1: VARREF 0x555556f7eea0 <e12066#> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2:2: ASSIGN 0x555556f31c30 <e6985> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556f33100 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556f347e0 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f19d40 <e4129> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:3: IF 0x555556f82600 <e6999> {f10ap}
    1:2:2:2:2:2:3:1: NOT 0x555556fb5080 <e12075#> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: VARREF 0x555556f7efc0 <e12073#> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2: ASSIGN 0x555556f31d90 <e6991> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1: CONST 0x555556f33300 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2: VARREF 0x555556f34900 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f19d40 <e4129> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:3: IF 0x555556f82c00 <e7099> {f12al}
    1:2:2:2:2:3:1: NOT 0x555556fb5290 <e12248#> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:1:1: VARREF 0x555556f7f8c0 <e12246#> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:3:2: IF 0x555556f82840 <e12208#> {f13ap}
    1:2:2:2:2:3:2:1: VARREF 0x555556f7f320 <e12214#> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:3:2:2: ASSIGN 0x555556f380b0 <e7035> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:2:1: CONST 0x555556f33600 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:2:2: VARREF 0x555556f34b40 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f19d40 <e4129> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3: IF 0x555556f82900 <e7049> {f14ap}
    1:2:2:2:2:3:2:3:1: NOT 0x555556fb51e0 <e12223#> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:1:1: VARREF 0x555556f7f440 <e12221#> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3:2: ASSIGN 0x555556f38210 <e7041> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:2:1: CONST 0x555556f33800 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:3:2:2: VARREF 0x555556f34c60 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f19d40 <e4129> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2: ASSIGNALIAS 0x555556f382c0 <e4182> {g2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f34d80 <e2616> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f19d40 <e4129> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f34ea0 <e2617> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__a [LV] => VARSCOPE 0x555556f2c820 <e4187> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbe00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f38370 <e4183> {g2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f34fc0 <e2625> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f350e0 <e2626> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__b [LV] => VARSCOPE 0x555556f2c8f0 <e4190> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8000 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f38420 <e4184> {g3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f35200 <e2634> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [RV] <- VARSCOPE 0x555556f19ad0 <e4120> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556eca600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f35320 <e2635> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__y [LV] => VARSCOPE 0x555556f2c9c0 <e4193> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8180 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f384d0 <e4194> {g5af}
    1:2:2:2:1: SENTREE 0x555556f38580 <e753> {g5am}
    1:2:2:2:1:1: SENITEM 0x555556f38630 <e3748> {g5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f35440 <e1252> {g5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f386e0 <e3750> {g5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f35560 <e1251> {g5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f19d40 <e4129> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: IF 0x555556f83440 <e12620#> {g8al}
    1:2:2:2:2:1: VARREF 0x555556f865a0 <e12626#> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f19d40 <e4129> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2: IF 0x555556f82e40 <e12447#> {g9ap}
    1:2:2:2:2:2:1: VARREF 0x555556f7fc20 <e12453#> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2: ASSIGN 0x555556f38a50 <e7135> {g9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556f33b00 <e2047> {g9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556f358c0 <e2048> {g9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [LV] => VARSCOPE 0x555556f18340 <e4003> {c9as} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2:3: IF 0x555556f82f00 <e7149> {g10ap}
    1:2:2:2:2:2:3:1: NOT 0x555556fb54a0 <e12462#> {g10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: VARREF 0x555556f7fd40 <e12460#> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2: ASSIGN 0x555556f38bb0 <e7141> {g10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1: CONST 0x555556f33d00 <e2060> {g10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: VARREF 0x555556f359e0 <e2061> {g10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [LV] => VARSCOPE 0x555556f18340 <e4003> {c9as} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:3: IF 0x555556f83500 <e7249> {g12al}
    1:2:2:2:2:3:1: NOT 0x555556fb56b0 <e12635#> {g12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:1:1: VARREF 0x555556f866c0 <e12633#> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f19d40 <e4129> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:3:2: IF 0x555556f83140 <e12595#> {g13ap}
    1:2:2:2:2:3:2:1: VARREF 0x555556f86120 <e12601#> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:3:2:2: ASSIGN 0x555556f38e70 <e7185> {g13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:2:1: CONST 0x555556f3a000 <e2083> {g13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:3:2:2:2: VARREF 0x555556f35c20 <e2084> {g13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [LV] => VARSCOPE 0x555556f18340 <e4003> {c9as} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3: IF 0x555556f83200 <e7199> {g14ap}
    1:2:2:2:2:3:2:3:1: NOT 0x555556fb5600 <e12610#> {g14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:1:1: VARREF 0x555556f86240 <e12608#> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3:2: ASSIGN 0x555556f38fd0 <e7191> {g14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:2:1: CONST 0x555556f3a200 <e2096> {g14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:3:2:2: VARREF 0x555556f35d40 <e2097> {g14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [LV] => VARSCOPE 0x555556f18340 <e4003> {c9as} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2: ASSIGNALIAS 0x555556f39080 <e4195> {d2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f35e60 <e2783> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f3c000 <e2784> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [LV] => VARSCOPE 0x555556f2ca90 <e4202> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8300 <e2824> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f39130 <e4196> {d2aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f3c120 <e2792> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [RV] <- VARSCOPE 0x555556f09ad0 <e3973> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4a80 <e1744> {c4al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f3c240 <e2793> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [LV] => VARSCOPE 0x555556f2cb60 <e4205> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8480 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f391e0 <e4197> {d2av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f3c360 <e2801> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [RV] <- VARSCOPE 0x555556f09ba0 <e3976> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4c00 <e1752> {c4aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f3c480 <e2802> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [LV] => VARSCOPE 0x555556f2cc30 <e4208> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8600 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f39290 <e4198> {d3am} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f3c5a0 <e2810> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [RV] <- VARSCOPE 0x555556f09d40 <e3982> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5680 <e1768> {c7aw} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f3c6c0 <e2811> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [LV] => VARSCOPE 0x555556f2cd00 <e4211> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8780 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f39340 <e4199> {d3ar} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f3c7e0 <e2819> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f3c900 <e2820> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [LV] => VARSCOPE 0x555556f2cdd0 <e4214> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8900 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f393f0 <e4224> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f3ca20 <e2477> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [RV] <- VARSCOPE 0x555556f2cb60 <e4205> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8480 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f3cb40 <e2478> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__a [LV] => VARSCOPE 0x555556f2d110 <e4229> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8f00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f394a0 <e4225> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f3cc60 <e2486> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [RV] <- VARSCOPE 0x555556f2cc30 <e4208> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8600 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f3cd80 <e2487> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__b [LV] => VARSCOPE 0x555556f2d1e0 <e4232> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9080 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f39550 <e4226> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f3cea0 <e2495> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f3cfc0 <e2496> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__y [LV] => VARSCOPE 0x555556f2d2b0 <e4235> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9200 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f39600 <e4236> {e5af}
    1:2:2:2:1: SENTREE 0x555556f396b0 <e739> {e5am}
    1:2:2:2:1:1: SENITEM 0x555556f39760 <e360> {e5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f3d0e0 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:1:1: SENITEM 0x555556f39810 <e365> {e5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f3d200 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x555556f83d40 <e13007#> {e8al}
    1:2:2:2:2:1: VARREF 0x555556f87320 <e13013#> {e7ap} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: IF 0x555556f83740 <e12834#> {e9ap}
    1:2:2:2:2:2:1: VARREF 0x555556f86a20 <e12840#> {e8at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2: ASSIGN 0x555556f39b80 <e7285> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556f3a500 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556f3d560 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f2cea0 <e4217> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3: IF 0x555556f83800 <e7299> {e10ap}
    1:2:2:2:2:2:3:1: NOT 0x555556fb58c0 <e12849#> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: VARREF 0x555556f86b40 <e12847#> {e8at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2: ASSIGN 0x555556f39ce0 <e7291> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1: CONST 0x555556f3a700 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: VARREF 0x555556f3d680 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f2cea0 <e4217> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:3: IF 0x555556f83e00 <e7399> {e12al}
    1:2:2:2:2:3:1: NOT 0x555556fb5ad0 <e13022#> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:1:1: VARREF 0x555556f87440 <e13020#> {e7ap} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2: IF 0x555556f83a40 <e12982#> {e13ap}
    1:2:2:2:2:3:2:1: VARREF 0x555556f86ea0 <e12988#> {e12at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:2: ASSIGN 0x555556f3e000 <e7335> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:2:1: CONST 0x555556f3aa00 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:3:2:2:2: VARREF 0x555556f3d8c0 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f2cea0 <e4217> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3: IF 0x555556f83b00 <e7349> {e14ap}
    1:2:2:2:2:3:2:3:1: NOT 0x555556fb5a20 <e12997#> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:1:1: VARREF 0x555556f86fc0 <e12995#> {e12at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:3:2: ASSIGN 0x555556f3e160 <e7341> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:2:1: CONST 0x555556f3ac00 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:3:2:2: VARREF 0x555556f3d9e0 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f2cea0 <e4217> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2: ASSIGNALIAS 0x555556f3e210 <e4237> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f3db00 <e2511> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [RV] <- VARSCOPE 0x555556f2cb60 <e4205> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8480 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f3dc20 <e2512> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__a [LV] => VARSCOPE 0x555556f2d380 <e4242> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9380 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f3e2c0 <e4238> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f3dd40 <e2520> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [RV] <- VARSCOPE 0x555556f2cc30 <e4208> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8600 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f3de60 <e2521> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__b [LV] => VARSCOPE 0x555556f2d450 <e4245> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9500 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f3e370 <e4239> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f40000 <e2529> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f40120 <e2530> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__y [LV] => VARSCOPE 0x555556f2d520 <e4248> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9680 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f3e420 <e4249> {f5af}
    1:2:2:2:1: SENTREE 0x555556f3e4d0 <e746> {f5am}
    1:2:2:2:1:1: SENITEM 0x555556f3e580 <e489> {f5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f40240 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:1:1: SENITEM 0x555556f3e630 <e494> {f5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f40360 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x555556f8e6c0 <e13394#> {f8al}
    1:2:2:2:2:1: VARREF 0x555556f90120 <e13400#> {f7ap} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: IF 0x555556f8e0c0 <e13221#> {f9ap}
    1:2:2:2:2:2:1: VARREF 0x555556f877a0 <e13227#> {f8at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2: ASSIGN 0x555556f3e9a0 <e7435> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556f3af00 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556f406c0 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f2cf70 <e4220> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3: IF 0x555556f8e180 <e7449> {f10ap}
    1:2:2:2:2:2:3:1: NOT 0x555556fb5ce0 <e13236#> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: VARREF 0x555556f878c0 <e13234#> {f8at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2: ASSIGN 0x555556f3eb00 <e7441> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1: CONST 0x555556f3b100 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2: VARREF 0x555556f407e0 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f2cf70 <e4220> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:3: IF 0x555556f8e780 <e7549> {f12al}
    1:2:2:2:2:3:1: NOT 0x555556fb5ef0 <e13409#> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:1:1: VARREF 0x555556f90240 <e13407#> {f7ap} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2: IF 0x555556f8e3c0 <e13369#> {f13ap}
    1:2:2:2:2:3:2:1: VARREF 0x555556f87c20 <e13375#> {f12at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:2: ASSIGN 0x555556f3edc0 <e7485> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:2:1: CONST 0x555556f3b400 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:2:2: VARREF 0x555556f40a20 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f2cf70 <e4220> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3: IF 0x555556f8e480 <e7499> {f14ap}
    1:2:2:2:2:3:2:3:1: NOT 0x555556fb5e40 <e13384#> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:1:1: VARREF 0x555556f87d40 <e13382#> {f12at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:3:2: ASSIGN 0x555556f3ef20 <e7491> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:2:1: CONST 0x555556f3b600 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:3:2:2: VARREF 0x555556f40b40 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f2cf70 <e4220> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2: ASSIGNALIAS 0x555556f3efd0 <e4250> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f40c60 <e2546> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [RV] <- VARSCOPE 0x555556f2ca90 <e4202> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8300 <e2824> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f40d80 <e2547> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__a [LV] => VARSCOPE 0x555556f2d5f0 <e4255> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9800 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f3f080 <e4251> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f40ea0 <e2555> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f40fc0 <e2556> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__b [LV] => VARSCOPE 0x555556f2d6c0 <e4258> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9980 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f3f130 <e4252> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f410e0 <e2564> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [RV] <- VARSCOPE 0x555556f2cd00 <e4211> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8780 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f41200 <e2565> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__y [LV] => VARSCOPE 0x555556f2d790 <e4261> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9b00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f3f1e0 <e4262> {e5af}
    1:2:2:2:1: SENTREE 0x555556f3f290 <e739> {e5am}
    1:2:2:2:1:1: SENITEM 0x555556f3f340 <e360> {e5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f41320 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f3f3f0 <e365> {e5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f41440 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: IF 0x555556f8efc0 <e13781#> {e8al}
    1:2:2:2:2:1: VARREF 0x555556f90ea0 <e13787#> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2: IF 0x555556f8e9c0 <e13608#> {e9ap}
    1:2:2:2:2:2:1: VARREF 0x555556f905a0 <e13614#> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2: ASSIGN 0x555556f3f760 <e7585> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556f3b900 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556f417a0 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  s_2 [LV] => VARSCOPE 0x555556f08f70 <e3915> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3: IF 0x555556f8ea80 <e7599> {e10ap}
    1:2:2:2:2:2:3:1: NOT 0x555556fc2160 <e13623#> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: VARREF 0x555556f906c0 <e13621#> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2: ASSIGN 0x555556f3f8c0 <e7591> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1: CONST 0x555556f3bb00 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: VARREF 0x555556f418c0 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  s_2 [LV] => VARSCOPE 0x555556f08f70 <e3915> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3: IF 0x555556f8f080 <e7699> {e12al}
    1:2:2:2:2:3:1: NOT 0x555556fc2370 <e13796#> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:1:1: VARREF 0x555556f90fc0 <e13794#> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:3:2: IF 0x555556f8ecc0 <e13756#> {e13ap}
    1:2:2:2:2:3:2:1: VARREF 0x555556f90a20 <e13762#> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:3:2:2: ASSIGN 0x555556f3fb80 <e7635> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:2:1: CONST 0x555556f3be00 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:3:2:2:2: VARREF 0x555556f41b00 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  s_2 [LV] => VARSCOPE 0x555556f08f70 <e3915> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:3: IF 0x555556f8ed80 <e7649> {e14ap}
    1:2:2:2:2:3:2:3:1: NOT 0x555556fc22c0 <e13771#> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:1:1: VARREF 0x555556f90b40 <e13769#> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3:2: ASSIGN 0x555556f3fce0 <e7641> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:2:1: CONST 0x555556f42000 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:3:2:2: VARREF 0x555556f41c20 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  s_2 [LV] => VARSCOPE 0x555556f08f70 <e3915> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f3fd90 <e4263> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f41d40 <e2581> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f41e60 <e2582> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__a [LV] => VARSCOPE 0x555556f2d860 <e4268> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9c80 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f3fe40 <e4264> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f46000 <e2590> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [RV] <- VARSCOPE 0x555556f2ca90 <e4202> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8300 <e2824> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f46120 <e2591> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__b [LV] => VARSCOPE 0x555556f2d930 <e4271> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9e00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f3fef0 <e4265> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f46240 <e2599> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f2d040 <e4223> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f46360 <e2600> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__y [LV] => VARSCOPE 0x555556f2da00 <e4274> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8000 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f48000 <e4275> {f5af}
    1:2:2:2:1: SENTREE 0x555556f480b0 <e746> {f5am}
    1:2:2:2:1:1: SENITEM 0x555556f48160 <e3751> {f5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f46480 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f48210 <e3753> {f5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f465a0 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: IF 0x555556f8f8c0 <e14168#> {f8al}
    1:2:2:2:2:1: VARREF 0x555556f91c20 <e14174#> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2: IF 0x555556f8f2c0 <e13995#> {f9ap}
    1:2:2:2:2:2:1: VARREF 0x555556f91320 <e14001#> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2:2: ASSIGN 0x555556f48580 <e7735> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556f42300 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556f46900 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f2d040 <e4223> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:3: IF 0x555556f8f380 <e7749> {f10ap}
    1:2:2:2:2:2:3:1: NOT 0x555556fc2580 <e14010#> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: VARREF 0x555556f91440 <e14008#> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2: ASSIGN 0x555556f486e0 <e7741> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1: CONST 0x555556f42500 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2: VARREF 0x555556f46a20 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f2d040 <e4223> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:3: IF 0x555556f8f980 <e7849> {f12al}
    1:2:2:2:2:3:1: NOT 0x555556fc2790 <e14183#> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:1:1: VARREF 0x555556f91d40 <e14181#> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:3:2: IF 0x555556f8f5c0 <e14143#> {f13ap}
    1:2:2:2:2:3:2:1: VARREF 0x555556f917a0 <e14149#> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:3:2:2: ASSIGN 0x555556f489a0 <e7785> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:2:1: CONST 0x555556f42800 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:2:2: VARREF 0x555556f46c60 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f2d040 <e4223> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3: IF 0x555556f8f680 <e7799> {f14ap}
    1:2:2:2:2:3:2:3:1: NOT 0x555556fc26e0 <e14158#> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:1:1: VARREF 0x555556f918c0 <e14156#> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3:2: ASSIGN 0x555556f48b00 <e7791> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:2:1: CONST 0x555556f42a00 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:3:2:2: VARREF 0x555556f46d80 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f2d040 <e4223> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2: ASSIGNALIAS 0x555556f48bb0 <e4276> {g2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f46ea0 <e2616> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f2d040 <e4223> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f46fc0 <e2617> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__a [LV] => VARSCOPE 0x555556f2dad0 <e4281> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8180 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f48c60 <e4277> {g2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f470e0 <e2625> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f47200 <e2626> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__b [LV] => VARSCOPE 0x555556f2dba0 <e4284> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8300 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f48d10 <e4278> {g3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f47320 <e2634> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [RV] <- VARSCOPE 0x555556f2cdd0 <e4214> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8900 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f47440 <e2635> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__y [LV] => VARSCOPE 0x555556f2dc70 <e4287> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8480 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f48dc0 <e4288> {g5af}
    1:2:2:2:1: SENTREE 0x555556f48e70 <e753> {g5am}
    1:2:2:2:1:1: SENITEM 0x555556f48f20 <e3754> {g5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f47560 <e1252> {g5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f48fd0 <e3756> {g5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f47680 <e1251> {g5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f2d040 <e4223> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: IF 0x555556f9a240 <e14555#> {g8al}
    1:2:2:2:2:1: VARREF 0x555556f98a20 <e14561#> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f2d040 <e4223> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2: IF 0x555556f8fbc0 <e14382#> {g9ap}
    1:2:2:2:2:2:1: VARREF 0x555556f98120 <e14388#> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2: ASSIGN 0x555556f49340 <e7885> {g9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556f42d00 <e2047> {g9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556f479e0 <e2048> {g9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [LV] => VARSCOPE 0x555556f18410 <e4006> {c9ba} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2:3: IF 0x555556f8fc80 <e7899> {g10ap}
    1:2:2:2:2:2:3:1: NOT 0x555556fc29a0 <e14397#> {g10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: VARREF 0x555556f98240 <e14395#> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2: ASSIGN 0x555556f494a0 <e7891> {g10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1: CONST 0x555556f42f00 <e2060> {g10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: VARREF 0x555556f47b00 <e2061> {g10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [LV] => VARSCOPE 0x555556f18410 <e4006> {c9ba} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:3: IF 0x555556f9a300 <e7999> {g12al}
    1:2:2:2:2:3:1: NOT 0x555556fc2bb0 <e14570#> {g12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:1:1: VARREF 0x555556f98b40 <e14568#> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f2d040 <e4223> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:3:2: IF 0x555556f8fec0 <e14530#> {g13ap}
    1:2:2:2:2:3:2:1: VARREF 0x555556f985a0 <e14536#> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:3:2:2: ASSIGN 0x555556f49760 <e7935> {g13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:2:1: CONST 0x555556f43200 <e2083> {g13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:3:2:2:2: VARREF 0x555556f47d40 <e2084> {g13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [LV] => VARSCOPE 0x555556f18410 <e4006> {c9ba} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3: IF 0x555556f9a000 <e7949> {g14ap}
    1:2:2:2:2:3:2:3:1: NOT 0x555556fc2b00 <e14545#> {g14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:1:1: VARREF 0x555556f986c0 <e14543#> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3:2: ASSIGN 0x555556f498c0 <e7941> {g14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:2:1: CONST 0x555556f43400 <e2096> {g14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:3:2:2: VARREF 0x555556f47e60 <e2097> {g14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [LV] => VARSCOPE 0x555556f18410 <e4006> {c9ba} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2: ASSIGNALIAS 0x555556f49970 <e4289> {d2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f4a000 <e2846> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f4a120 <e2847> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [LV] => VARSCOPE 0x555556f2dd40 <e4296> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50000 <e2887> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f49a20 <e4290> {d2aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f4a240 <e2855> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [RV] <- VARSCOPE 0x555556f09e10 <e3985> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4f00 <e1776> {c5al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f4a360 <e2856> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [LV] => VARSCOPE 0x555556f2de10 <e4299> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f49ad0 <e4291> {d2av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f4a480 <e2864> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [RV] <- VARSCOPE 0x555556f09ee0 <e3988> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5080 <e1784> {c5aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f4a5a0 <e2865> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [LV] => VARSCOPE 0x555556f2dee0 <e4302> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f49b80 <e4292> {d3am} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f4a6c0 <e2873> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [RV] <- VARSCOPE 0x555556f180d0 <e3994> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5800 <e1800> {c7bb} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f4a7e0 <e2874> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [LV] => VARSCOPE 0x555556f4c000 <e4305> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f49c30 <e4293> {d3ar} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f4a900 <e2882> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [RV] <- VARSCOPE 0x555556f181a0 <e3997> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556df5980 <e1808> {c7bg} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f4aa20 <e2883> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [LV] => VARSCOPE 0x555556f4c0d0 <e4308> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e50600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f49ce0 <e4318> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f4ab40 <e2477> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [RV] <- VARSCOPE 0x555556f2de10 <e4299> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f4ac60 <e2478> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__a [LV] => VARSCOPE 0x555556f4c410 <e4323> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e97380 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f49d90 <e4319> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f4ad80 <e2486> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [RV] <- VARSCOPE 0x555556f2dee0 <e4302> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f4aea0 <e2487> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__b [LV] => VARSCOPE 0x555556f4c4e0 <e4326> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e97500 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f49e40 <e4320> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f4afc0 <e2495> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f4b0e0 <e2496> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__y [LV] => VARSCOPE 0x555556f4c5b0 <e4329> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e97680 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f49ef0 <e4330> {e5af}
    1:2:2:2:1: SENTREE 0x555556f50000 <e739> {e5am}
    1:2:2:2:1:1: SENITEM 0x555556f500b0 <e360> {e5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f4b200 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:1:1: SENITEM 0x555556f50160 <e365> {e5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f4b320 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x555556f9ab40 <e14942#> {e8al}
    1:2:2:2:2:1: VARREF 0x555556f997a0 <e14948#> {e7ap} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: IF 0x555556f9a540 <e14769#> {e9ap}
    1:2:2:2:2:2:1: VARREF 0x555556f98ea0 <e14775#> {e8at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2: ASSIGN 0x555556f504d0 <e8035> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556f43700 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556f4b680 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3: IF 0x555556f9a600 <e8049> {e10ap}
    1:2:2:2:2:2:3:1: NOT 0x555556fc2dc0 <e14784#> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: VARREF 0x555556f98fc0 <e14782#> {e8at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2: ASSIGN 0x555556f50630 <e8041> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1: CONST 0x555556f43900 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: VARREF 0x555556f4b7a0 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:3: IF 0x555556f9ac00 <e8149> {e12al}
    1:2:2:2:2:3:1: NOT 0x555556fc2fd0 <e14957#> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:1:1: VARREF 0x555556f998c0 <e14955#> {e7ap} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2: IF 0x555556f9a840 <e14917#> {e13ap}
    1:2:2:2:2:3:2:1: VARREF 0x555556f99320 <e14923#> {e12at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:2: ASSIGN 0x555556f508f0 <e8085> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:2:1: CONST 0x555556f43c00 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:3:2:2:2: VARREF 0x555556f4b9e0 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3: IF 0x555556f9a900 <e8099> {e14ap}
    1:2:2:2:2:3:2:3:1: NOT 0x555556fc2f20 <e14932#> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:1:1: VARREF 0x555556f99440 <e14930#> {e12at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:3:2: ASSIGN 0x555556f50a50 <e8091> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:2:1: CONST 0x555556f43e00 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:3:2:2: VARREF 0x555556f4bb00 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2: ASSIGNALIAS 0x555556f50b00 <e4331> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f4bc20 <e2511> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [RV] <- VARSCOPE 0x555556f2de10 <e4299> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f4bd40 <e2512> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__a [LV] => VARSCOPE 0x555556f4c680 <e4336> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e97800 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f50bb0 <e4332> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f4be60 <e2520> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [RV] <- VARSCOPE 0x555556f2dee0 <e4302> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f52000 <e2521> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__b [LV] => VARSCOPE 0x555556f4c750 <e4339> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e97980 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f50c60 <e4333> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f52120 <e2529> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f52240 <e2530> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__y [LV] => VARSCOPE 0x555556f4c820 <e4342> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e97b00 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f50d10 <e4343> {f5af}
    1:2:2:2:1: SENTREE 0x555556f50dc0 <e746> {f5am}
    1:2:2:2:1:1: SENITEM 0x555556f50e70 <e489> {f5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f52360 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:1:1: SENITEM 0x555556f50f20 <e494> {f5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f52480 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x555556f9b440 <e15329#> {f8al}
    1:2:2:2:2:1: VARREF 0x555556fa05a0 <e15335#> {f7ap} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: IF 0x555556f9ae40 <e15156#> {f9ap}
    1:2:2:2:2:2:1: VARREF 0x555556f99c20 <e15162#> {f8at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2: ASSIGN 0x555556f51290 <e8185> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556f54100 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556f527e0 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f4c270 <e4314> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3: IF 0x555556f9af00 <e8199> {f10ap}
    1:2:2:2:2:2:3:1: NOT 0x555556fc31e0 <e15171#> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: VARREF 0x555556f99d40 <e15169#> {f8at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2: ASSIGN 0x555556f513f0 <e8191> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1: CONST 0x555556f54300 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2: VARREF 0x555556f52900 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f4c270 <e4314> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:3: IF 0x555556f9b500 <e8299> {f12al}
    1:2:2:2:2:3:1: NOT 0x555556fc33f0 <e15344#> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:1:1: VARREF 0x555556fa06c0 <e15342#> {f7ap} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2: IF 0x555556f9b140 <e15304#> {f13ap}
    1:2:2:2:2:3:2:1: VARREF 0x555556fa0120 <e15310#> {f12at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:2: ASSIGN 0x555556f516b0 <e8235> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:2:1: CONST 0x555556f54600 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:2:2: VARREF 0x555556f52b40 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f4c270 <e4314> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3: IF 0x555556f9b200 <e8249> {f14ap}
    1:2:2:2:2:3:2:3:1: NOT 0x555556fc3340 <e15319#> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:1:1: VARREF 0x555556fa0240 <e15317#> {f12at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:3:2: ASSIGN 0x555556f51810 <e8241> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:2:1: CONST 0x555556f54800 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:3:2:2: VARREF 0x555556f52c60 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f4c270 <e4314> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2: ASSIGNALIAS 0x555556f518c0 <e4344> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f52d80 <e2546> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [RV] <- VARSCOPE 0x555556f2dd40 <e4296> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50000 <e2887> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f52ea0 <e2547> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__a [LV] => VARSCOPE 0x555556f4c8f0 <e4349> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e50c00 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f51970 <e4345> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f52fc0 <e2555> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f530e0 <e2556> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__b [LV] => VARSCOPE 0x555556f4c9c0 <e4352> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e50d80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f51a20 <e4346> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f53200 <e2564> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [RV] <- VARSCOPE 0x555556f4c000 <e4305> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f53320 <e2565> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__y [LV] => VARSCOPE 0x555556f4ca90 <e4355> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e50f00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f51ad0 <e4356> {e5af}
    1:2:2:2:1: SENTREE 0x555556f51b80 <e739> {e5am}
    1:2:2:2:1:1: SENITEM 0x555556f51c30 <e360> {e5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f53440 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f51ce0 <e365> {e5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f53560 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: IF 0x555556f9bd40 <e15716#> {e8al}
    1:2:2:2:2:1: VARREF 0x555556fa1320 <e15722#> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2: IF 0x555556f9b740 <e15543#> {e9ap}
    1:2:2:2:2:2:1: VARREF 0x555556fa0a20 <e15549#> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2: ASSIGN 0x555556f560b0 <e8335> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556f54b00 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2: VARREF 0x555556f538c0 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  s_3 [LV] => VARSCOPE 0x555556f092b0 <e3927> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3: IF 0x555556f9b800 <e8349> {e10ap}
    1:2:2:2:2:2:3:1: NOT 0x555556fc3600 <e15558#> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: VARREF 0x555556fa0b40 <e15556#> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2: ASSIGN 0x555556f56210 <e8341> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1: CONST 0x555556f54d00 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: VARREF 0x555556f539e0 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  s_3 [LV] => VARSCOPE 0x555556f092b0 <e3927> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3: IF 0x555556f9be00 <e8449> {e12al}
    1:2:2:2:2:3:1: NOT 0x555556fc3810 <e15731#> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:1:1: VARREF 0x555556fa1440 <e15729#> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:3:2: IF 0x555556f9ba40 <e15691#> {e13ap}
    1:2:2:2:2:3:2:1: VARREF 0x555556fa0ea0 <e15697#> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:3:2:2: ASSIGN 0x555556f564d0 <e8385> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:2:1: CONST 0x555556f55000 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:3:2:2:2: VARREF 0x555556f53c20 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  s_3 [LV] => VARSCOPE 0x555556f092b0 <e3927> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:3: IF 0x555556f9bb00 <e8399> {e14ap}
    1:2:2:2:2:3:2:3:1: NOT 0x555556fc3760 <e15706#> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:1:1: VARREF 0x555556fa0fc0 <e15704#> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3:2: ASSIGN 0x555556f56630 <e8391> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:2:1: CONST 0x555556f55200 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:3:2:2: VARREF 0x555556f53d40 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  s_3 [LV] => VARSCOPE 0x555556f092b0 <e3927> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f566e0 <e4357> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f53e60 <e2581> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f58000 <e2582> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__a [LV] => VARSCOPE 0x555556f4cb60 <e4362> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e51080 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f56790 <e4358> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f58120 <e2590> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [RV] <- VARSCOPE 0x555556f2dd40 <e4296> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50000 <e2887> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f58240 <e2591> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__b [LV] => VARSCOPE 0x555556f4cc30 <e4365> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e51200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f56840 <e4359> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f58360 <e2599> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f4c340 <e4317> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f58480 <e2600> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__y [LV] => VARSCOPE 0x555556f4cd00 <e4368> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e51380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f568f0 <e4369> {f5af}
    1:2:2:2:1: SENTREE 0x555556f569a0 <e746> {f5am}
    1:2:2:2:1:1: SENITEM 0x555556f56a50 <e3757> {f5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f585a0 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f56b00 <e3759> {f5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f586c0 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: IF 0x555556fa86c0 <e16103#> {f8al}
    1:2:2:2:2:1: VARREF 0x555556faa120 <e16109#> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2: IF 0x555556fa80c0 <e15930#> {f9ap}
    1:2:2:2:2:2:1: VARREF 0x555556fa17a0 <e15936#> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2:2: ASSIGN 0x555556f56e70 <e8485> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556f55500 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556f58a20 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f4c340 <e4317> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:3: IF 0x555556fa8180 <e8499> {f10ap}
    1:2:2:2:2:2:3:1: NOT 0x555556fc3a20 <e15945#> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: VARREF 0x555556fa18c0 <e15943#> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2: ASSIGN 0x555556f56fd0 <e8491> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1: CONST 0x555556f55700 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2: VARREF 0x555556f58b40 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f4c340 <e4317> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:3: IF 0x555556fa8780 <e8599> {f12al}
    1:2:2:2:2:3:1: NOT 0x555556fc3c30 <e16118#> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:1:1: VARREF 0x555556faa240 <e16116#> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:3:2: IF 0x555556fa83c0 <e16078#> {f13ap}
    1:2:2:2:2:3:2:1: VARREF 0x555556fa1c20 <e16084#> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:3:2:2: ASSIGN 0x555556f57290 <e8535> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:2:1: CONST 0x555556f55a00 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:2:2: VARREF 0x555556f58d80 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f4c340 <e4317> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3: IF 0x555556fa8480 <e8549> {f14ap}
    1:2:2:2:2:3:2:3:1: NOT 0x555556fc3b80 <e16093#> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:1:1: VARREF 0x555556fa1d40 <e16091#> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3:2: ASSIGN 0x555556f573f0 <e8541> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:2:1: CONST 0x555556f55c00 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:3:2:2: VARREF 0x555556f58ea0 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f4c340 <e4317> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2: ASSIGNALIAS 0x555556f574a0 <e4370> {g2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f58fc0 <e2616> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f4c340 <e4317> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f590e0 <e2617> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__a [LV] => VARSCOPE 0x555556f4cdd0 <e4375> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e51500 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f57550 <e4371> {g2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f59200 <e2625> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f59320 <e2626> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__b [LV] => VARSCOPE 0x555556f4cea0 <e4378> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e51680 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f57600 <e4372> {g3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f59440 <e2634> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [RV] <- VARSCOPE 0x555556f4c0d0 <e4308> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e50600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f59560 <e2635> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__y [LV] => VARSCOPE 0x555556f4cf70 <e4381> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e51800 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f576b0 <e4382> {g5af}
    1:2:2:2:1: SENTREE 0x555556f57760 <e753> {g5am}
    1:2:2:2:1:1: SENITEM 0x555556f57810 <e3760> {g5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f59680 <e1252> {g5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f578c0 <e3762> {g5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f597a0 <e1251> {g5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f4c340 <e4317> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: IF 0x555556fa8fc0 <e16490#> {g8al}
    1:2:2:2:2:1: VARREF 0x555556faaea0 <e16496#> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f4c340 <e4317> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2: IF 0x555556fa89c0 <e16317#> {g9ap}
    1:2:2:2:2:2:1: VARREF 0x555556faa5a0 <e16323#> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2: ASSIGN 0x555556f57c30 <e8635> {g9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1: CONST 0x555556f55f00 <e2047> {g9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: VARREF 0x555556f59b00 <e2048> {g9ar} @dt=0x555556e2e820@(G/w1)  c_out [LV] => VARSCOPE 0x555556f09380 <e3930> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3: IF 0x555556fa8a80 <e8649> {g10ap}
    1:2:2:2:2:2:3:1: NOT 0x555556fc3e40 <e16332#> {g10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: VARREF 0x555556faa6c0 <e16330#> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2: ASSIGN 0x555556f57d90 <e8641> {g10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1: CONST 0x555556f5a100 <e2060> {g10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: VARREF 0x555556f59c20 <e2061> {g10ar} @dt=0x555556e2e820@(G/w1)  c_out [LV] => VARSCOPE 0x555556f09380 <e3930> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3: IF 0x555556fa9080 <e8749> {g12al}
    1:2:2:2:2:3:1: NOT 0x555556fce0b0 <e16505#> {g12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:1:1: VARREF 0x555556faafc0 <e16503#> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f4c340 <e4317> {d4bl} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:3:2: IF 0x555556fa8cc0 <e16465#> {g13ap}
    1:2:2:2:2:3:2:1: VARREF 0x555556faaa20 <e16471#> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:3:2:2: ASSIGN 0x555556f5c0b0 <e8685> {g13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:2:1: CONST 0x555556f5a400 <e2083> {g13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:3:2:2:2: VARREF 0x555556f59e60 <e2084> {g13ar} @dt=0x555556e2e820@(G/w1)  c_out [LV] => VARSCOPE 0x555556f09380 <e3930> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:3: IF 0x555556fa8d80 <e8699> {g14ap}
    1:2:2:2:2:3:2:3:1: NOT 0x555556fce000 <e16480#> {g14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:1:1: VARREF 0x555556faab40 <e16478#> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} u4=0x1 @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:3:2:3:2: ASSIGN 0x555556f5c210 <e8691> {g14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:3:2:3:2:1: CONST 0x555556f5a600 <e2096> {g14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:3:2:3:2:2: VARREF 0x555556f5e000 <e2097> {g14ar} @dt=0x555556e2e820@(G/w1)  c_out [LV] => VARSCOPE 0x555556f09380 <e3930> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0x555556df2000 <e2> {a0aa}
		   logic  -> BASICDTYPE 0x555556e2e820 <e1238> {g2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556e2e820 <e1238> {g2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556e2ed00 <e1287> {g8an} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556e941a0 <e1885> {e8aj} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556e2e820 <e1238> {g2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556e2ed00 <e1287> {g8an} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556e941a0 <e1885> {e8aj} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x555556df4000 <e7> {a0aa}
    3:1: MODULE 0x555556de8120 <e6> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556df6000 <e8768#> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0x555556de8120]
