{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759819820831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759819820832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  7 14:50:20 2025 " "Processing started: Tue Oct  7 14:50:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759819820832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1759819820832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Avoid_latch_self2 -c Avoid_latch_self2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Avoid_latch_self2 -c Avoid_latch_self2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1759819820832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1759819820996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1759819820996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/avoid_latch/avoid_latch_self2/rtl/avoid_latch_self2.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/avoid_latch/avoid_latch_self2/rtl/avoid_latch_self2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Avoid_latch_self2 " "Found entity 1: Avoid_latch_self2" {  } { { "../RTL/Avoid_latch_self2.v" "" { Text "D:/FPGA/Avoid_latch/Avoid_latch_self2/RTL/Avoid_latch_self2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759819825755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1759819825755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Avoid_latch_self2 " "Elaborating entity \"Avoid_latch_self2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1759819825767 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Avoid_latch_self2.v(10) " "Verilog HDL Always Construct warning at Avoid_latch_self2.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/Avoid_latch_self2.v" "" { Text "D:/FPGA/Avoid_latch/Avoid_latch_self2/RTL/Avoid_latch_self2.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1759819825768 "|Avoid_latch_self2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Avoid_latch_self2.v(12) " "Inferred latch for \"out\[0\]\" at Avoid_latch_self2.v(12)" {  } { { "../RTL/Avoid_latch_self2.v" "" { Text "D:/FPGA/Avoid_latch/Avoid_latch_self2/RTL/Avoid_latch_self2.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1759819825768 "|Avoid_latch_self2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Avoid_latch_self2.v(12) " "Inferred latch for \"out\[1\]\" at Avoid_latch_self2.v(12)" {  } { { "../RTL/Avoid_latch_self2.v" "" { Text "D:/FPGA/Avoid_latch/Avoid_latch_self2/RTL/Avoid_latch_self2.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1759819825768 "|Avoid_latch_self2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Avoid_latch_self2.v(12) " "Inferred latch for \"out\[2\]\" at Avoid_latch_self2.v(12)" {  } { { "../RTL/Avoid_latch_self2.v" "" { Text "D:/FPGA/Avoid_latch/Avoid_latch_self2/RTL/Avoid_latch_self2.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1759819825768 "|Avoid_latch_self2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Avoid_latch_self2.v(12) " "Inferred latch for \"out\[3\]\" at Avoid_latch_self2.v(12)" {  } { { "../RTL/Avoid_latch_self2.v" "" { Text "D:/FPGA/Avoid_latch/Avoid_latch_self2/RTL/Avoid_latch_self2.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1759819825768 "|Avoid_latch_self2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Avoid_latch_self2.v(12) " "Inferred latch for \"out\[4\]\" at Avoid_latch_self2.v(12)" {  } { { "../RTL/Avoid_latch_self2.v" "" { Text "D:/FPGA/Avoid_latch/Avoid_latch_self2/RTL/Avoid_latch_self2.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1759819825768 "|Avoid_latch_self2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Avoid_latch_self2.v(12) " "Inferred latch for \"out\[5\]\" at Avoid_latch_self2.v(12)" {  } { { "../RTL/Avoid_latch_self2.v" "" { Text "D:/FPGA/Avoid_latch/Avoid_latch_self2/RTL/Avoid_latch_self2.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1759819825768 "|Avoid_latch_self2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Avoid_latch_self2.v(12) " "Inferred latch for \"out\[6\]\" at Avoid_latch_self2.v(12)" {  } { { "../RTL/Avoid_latch_self2.v" "" { Text "D:/FPGA/Avoid_latch/Avoid_latch_self2/RTL/Avoid_latch_self2.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1759819825768 "|Avoid_latch_self2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Avoid_latch_self2.v(12) " "Inferred latch for \"out\[7\]\" at Avoid_latch_self2.v(12)" {  } { { "../RTL/Avoid_latch_self2.v" "" { Text "D:/FPGA/Avoid_latch/Avoid_latch_self2/RTL/Avoid_latch_self2.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1759819825768 "|Avoid_latch_self2"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759819825806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  7 14:50:25 2025 " "Processing ended: Tue Oct  7 14:50:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759819825806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759819825806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759819825806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1759819825806 ""}
