// Seed: 1566801826
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always id_5 = 1'b0 == id_6 - -1'b0;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    output wor   id_2,
    input  tri   id_3,
    input  wor   id_4,
    output wor   id_5,
    input  uwire id_6
);
  wire id_8;
  assign id_2 = id_1 - -1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  always_ff return id_8;
  wire id_9;
endmodule
