
bluepill_rak_dht11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d6c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08003e78  08003e78  00004e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003fe8  08003fe8  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003fe8  08003fe8  00004fe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003ff0  08003ff0  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ff0  08003ff0  00004ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003ff4  08003ff4  00004ff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003ff8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000370  2000005c  08004054  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003cc  08004054  000053cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e70d  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fad  00000000  00000000  00013792  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e90  00000000  00000000  00015740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b89  00000000  00000000  000165d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018695  00000000  00000000  00017159  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001174c  00000000  00000000  0002f7ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008cbd1  00000000  00000000  00040f3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cdb0b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044d4  00000000  00000000  000cdb50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000d2024  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003e60 	.word	0x08003e60

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003e60 	.word	0x08003e60

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_fmul>:
 800015c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000160:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000164:	bf1e      	ittt	ne
 8000166:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800016a:	ea92 0f0c 	teqne	r2, ip
 800016e:	ea93 0f0c 	teqne	r3, ip
 8000172:	d06f      	beq.n	8000254 <__aeabi_fmul+0xf8>
 8000174:	441a      	add	r2, r3
 8000176:	ea80 0c01 	eor.w	ip, r0, r1
 800017a:	0240      	lsls	r0, r0, #9
 800017c:	bf18      	it	ne
 800017e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000182:	d01e      	beq.n	80001c2 <__aeabi_fmul+0x66>
 8000184:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000188:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800018c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000190:	fba0 3101 	umull	r3, r1, r0, r1
 8000194:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000198:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 800019c:	bf3e      	ittt	cc
 800019e:	0049      	lslcc	r1, r1, #1
 80001a0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001a4:	005b      	lslcc	r3, r3, #1
 80001a6:	ea40 0001 	orr.w	r0, r0, r1
 80001aa:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001ae:	2afd      	cmp	r2, #253	@ 0xfd
 80001b0:	d81d      	bhi.n	80001ee <__aeabi_fmul+0x92>
 80001b2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001b6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001ba:	bf08      	it	eq
 80001bc:	f020 0001 	biceq.w	r0, r0, #1
 80001c0:	4770      	bx	lr
 80001c2:	f090 0f00 	teq	r0, #0
 80001c6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001ca:	bf08      	it	eq
 80001cc:	0249      	lsleq	r1, r1, #9
 80001ce:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001d2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001d6:	3a7f      	subs	r2, #127	@ 0x7f
 80001d8:	bfc2      	ittt	gt
 80001da:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001de:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001e2:	4770      	bxgt	lr
 80001e4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001e8:	f04f 0300 	mov.w	r3, #0
 80001ec:	3a01      	subs	r2, #1
 80001ee:	dc5d      	bgt.n	80002ac <__aeabi_fmul+0x150>
 80001f0:	f112 0f19 	cmn.w	r2, #25
 80001f4:	bfdc      	itt	le
 80001f6:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80001fa:	4770      	bxle	lr
 80001fc:	f1c2 0200 	rsb	r2, r2, #0
 8000200:	0041      	lsls	r1, r0, #1
 8000202:	fa21 f102 	lsr.w	r1, r1, r2
 8000206:	f1c2 0220 	rsb	r2, r2, #32
 800020a:	fa00 fc02 	lsl.w	ip, r0, r2
 800020e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000212:	f140 0000 	adc.w	r0, r0, #0
 8000216:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800021a:	bf08      	it	eq
 800021c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000220:	4770      	bx	lr
 8000222:	f092 0f00 	teq	r2, #0
 8000226:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800022a:	bf02      	ittt	eq
 800022c:	0040      	lsleq	r0, r0, #1
 800022e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000232:	3a01      	subeq	r2, #1
 8000234:	d0f9      	beq.n	800022a <__aeabi_fmul+0xce>
 8000236:	ea40 000c 	orr.w	r0, r0, ip
 800023a:	f093 0f00 	teq	r3, #0
 800023e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000242:	bf02      	ittt	eq
 8000244:	0049      	lsleq	r1, r1, #1
 8000246:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800024a:	3b01      	subeq	r3, #1
 800024c:	d0f9      	beq.n	8000242 <__aeabi_fmul+0xe6>
 800024e:	ea41 010c 	orr.w	r1, r1, ip
 8000252:	e78f      	b.n	8000174 <__aeabi_fmul+0x18>
 8000254:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000258:	ea92 0f0c 	teq	r2, ip
 800025c:	bf18      	it	ne
 800025e:	ea93 0f0c 	teqne	r3, ip
 8000262:	d00a      	beq.n	800027a <__aeabi_fmul+0x11e>
 8000264:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000268:	bf18      	it	ne
 800026a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800026e:	d1d8      	bne.n	8000222 <__aeabi_fmul+0xc6>
 8000270:	ea80 0001 	eor.w	r0, r0, r1
 8000274:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000278:	4770      	bx	lr
 800027a:	f090 0f00 	teq	r0, #0
 800027e:	bf17      	itett	ne
 8000280:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000284:	4608      	moveq	r0, r1
 8000286:	f091 0f00 	teqne	r1, #0
 800028a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800028e:	d014      	beq.n	80002ba <__aeabi_fmul+0x15e>
 8000290:	ea92 0f0c 	teq	r2, ip
 8000294:	d101      	bne.n	800029a <__aeabi_fmul+0x13e>
 8000296:	0242      	lsls	r2, r0, #9
 8000298:	d10f      	bne.n	80002ba <__aeabi_fmul+0x15e>
 800029a:	ea93 0f0c 	teq	r3, ip
 800029e:	d103      	bne.n	80002a8 <__aeabi_fmul+0x14c>
 80002a0:	024b      	lsls	r3, r1, #9
 80002a2:	bf18      	it	ne
 80002a4:	4608      	movne	r0, r1
 80002a6:	d108      	bne.n	80002ba <__aeabi_fmul+0x15e>
 80002a8:	ea80 0001 	eor.w	r0, r0, r1
 80002ac:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002b0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002b4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002b8:	4770      	bx	lr
 80002ba:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002be:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002c2:	4770      	bx	lr

080002c4 <__aeabi_drsub>:
 80002c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c8:	e002      	b.n	80002d0 <__adddf3>
 80002ca:	bf00      	nop

080002cc <__aeabi_dsub>:
 80002cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002d0 <__adddf3>:
 80002d0:	b530      	push	{r4, r5, lr}
 80002d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002da:	ea94 0f05 	teq	r4, r5
 80002de:	bf08      	it	eq
 80002e0:	ea90 0f02 	teqeq	r0, r2
 80002e4:	bf1f      	itttt	ne
 80002e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f6:	f000 80e2 	beq.w	80004be <__adddf3+0x1ee>
 80002fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000302:	bfb8      	it	lt
 8000304:	426d      	neglt	r5, r5
 8000306:	dd0c      	ble.n	8000322 <__adddf3+0x52>
 8000308:	442c      	add	r4, r5
 800030a:	ea80 0202 	eor.w	r2, r0, r2
 800030e:	ea81 0303 	eor.w	r3, r1, r3
 8000312:	ea82 0000 	eor.w	r0, r2, r0
 8000316:	ea83 0101 	eor.w	r1, r3, r1
 800031a:	ea80 0202 	eor.w	r2, r0, r2
 800031e:	ea81 0303 	eor.w	r3, r1, r3
 8000322:	2d36      	cmp	r5, #54	@ 0x36
 8000324:	bf88      	it	hi
 8000326:	bd30      	pophi	{r4, r5, pc}
 8000328:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800032c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000330:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000334:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x70>
 800033a:	4240      	negs	r0, r0
 800033c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000340:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000344:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000348:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800034c:	d002      	beq.n	8000354 <__adddf3+0x84>
 800034e:	4252      	negs	r2, r2
 8000350:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000354:	ea94 0f05 	teq	r4, r5
 8000358:	f000 80a7 	beq.w	80004aa <__adddf3+0x1da>
 800035c:	f1a4 0401 	sub.w	r4, r4, #1
 8000360:	f1d5 0e20 	rsbs	lr, r5, #32
 8000364:	db0d      	blt.n	8000382 <__adddf3+0xb2>
 8000366:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036a:	fa22 f205 	lsr.w	r2, r2, r5
 800036e:	1880      	adds	r0, r0, r2
 8000370:	f141 0100 	adc.w	r1, r1, #0
 8000374:	fa03 f20e 	lsl.w	r2, r3, lr
 8000378:	1880      	adds	r0, r0, r2
 800037a:	fa43 f305 	asr.w	r3, r3, r5
 800037e:	4159      	adcs	r1, r3
 8000380:	e00e      	b.n	80003a0 <__adddf3+0xd0>
 8000382:	f1a5 0520 	sub.w	r5, r5, #32
 8000386:	f10e 0e20 	add.w	lr, lr, #32
 800038a:	2a01      	cmp	r2, #1
 800038c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000390:	bf28      	it	cs
 8000392:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	18c0      	adds	r0, r0, r3
 800039c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a4:	d507      	bpl.n	80003b6 <__adddf3+0xe6>
 80003a6:	f04f 0e00 	mov.w	lr, #0
 80003aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003ba:	d31b      	bcc.n	80003f4 <__adddf3+0x124>
 80003bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003c0:	d30c      	bcc.n	80003dc <__adddf3+0x10c>
 80003c2:	0849      	lsrs	r1, r1, #1
 80003c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003cc:	f104 0401 	add.w	r4, r4, #1
 80003d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d8:	f080 809a 	bcs.w	8000510 <__adddf3+0x240>
 80003dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003e0:	bf08      	it	eq
 80003e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e6:	f150 0000 	adcs.w	r0, r0, #0
 80003ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ee:	ea41 0105 	orr.w	r1, r1, r5
 80003f2:	bd30      	pop	{r4, r5, pc}
 80003f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f8:	4140      	adcs	r0, r0
 80003fa:	eb41 0101 	adc.w	r1, r1, r1
 80003fe:	3c01      	subs	r4, #1
 8000400:	bf28      	it	cs
 8000402:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000406:	d2e9      	bcs.n	80003dc <__adddf3+0x10c>
 8000408:	f091 0f00 	teq	r1, #0
 800040c:	bf04      	itt	eq
 800040e:	4601      	moveq	r1, r0
 8000410:	2000      	moveq	r0, #0
 8000412:	fab1 f381 	clz	r3, r1
 8000416:	bf08      	it	eq
 8000418:	3320      	addeq	r3, #32
 800041a:	f1a3 030b 	sub.w	r3, r3, #11
 800041e:	f1b3 0220 	subs.w	r2, r3, #32
 8000422:	da0c      	bge.n	800043e <__adddf3+0x16e>
 8000424:	320c      	adds	r2, #12
 8000426:	dd08      	ble.n	800043a <__adddf3+0x16a>
 8000428:	f102 0c14 	add.w	ip, r2, #20
 800042c:	f1c2 020c 	rsb	r2, r2, #12
 8000430:	fa01 f00c 	lsl.w	r0, r1, ip
 8000434:	fa21 f102 	lsr.w	r1, r1, r2
 8000438:	e00c      	b.n	8000454 <__adddf3+0x184>
 800043a:	f102 0214 	add.w	r2, r2, #20
 800043e:	bfd8      	it	le
 8000440:	f1c2 0c20 	rsble	ip, r2, #32
 8000444:	fa01 f102 	lsl.w	r1, r1, r2
 8000448:	fa20 fc0c 	lsr.w	ip, r0, ip
 800044c:	bfdc      	itt	le
 800044e:	ea41 010c 	orrle.w	r1, r1, ip
 8000452:	4090      	lslle	r0, r2
 8000454:	1ae4      	subs	r4, r4, r3
 8000456:	bfa2      	ittt	ge
 8000458:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800045c:	4329      	orrge	r1, r5
 800045e:	bd30      	popge	{r4, r5, pc}
 8000460:	ea6f 0404 	mvn.w	r4, r4
 8000464:	3c1f      	subs	r4, #31
 8000466:	da1c      	bge.n	80004a2 <__adddf3+0x1d2>
 8000468:	340c      	adds	r4, #12
 800046a:	dc0e      	bgt.n	800048a <__adddf3+0x1ba>
 800046c:	f104 0414 	add.w	r4, r4, #20
 8000470:	f1c4 0220 	rsb	r2, r4, #32
 8000474:	fa20 f004 	lsr.w	r0, r0, r4
 8000478:	fa01 f302 	lsl.w	r3, r1, r2
 800047c:	ea40 0003 	orr.w	r0, r0, r3
 8000480:	fa21 f304 	lsr.w	r3, r1, r4
 8000484:	ea45 0103 	orr.w	r1, r5, r3
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	f1c4 040c 	rsb	r4, r4, #12
 800048e:	f1c4 0220 	rsb	r2, r4, #32
 8000492:	fa20 f002 	lsr.w	r0, r0, r2
 8000496:	fa01 f304 	lsl.w	r3, r1, r4
 800049a:	ea40 0003 	orr.w	r0, r0, r3
 800049e:	4629      	mov	r1, r5
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	fa21 f004 	lsr.w	r0, r1, r4
 80004a6:	4629      	mov	r1, r5
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	f094 0f00 	teq	r4, #0
 80004ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004b2:	bf06      	itte	eq
 80004b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b8:	3401      	addeq	r4, #1
 80004ba:	3d01      	subne	r5, #1
 80004bc:	e74e      	b.n	800035c <__adddf3+0x8c>
 80004be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c2:	bf18      	it	ne
 80004c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c8:	d029      	beq.n	800051e <__adddf3+0x24e>
 80004ca:	ea94 0f05 	teq	r4, r5
 80004ce:	bf08      	it	eq
 80004d0:	ea90 0f02 	teqeq	r0, r2
 80004d4:	d005      	beq.n	80004e2 <__adddf3+0x212>
 80004d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004da:	bf04      	itt	eq
 80004dc:	4619      	moveq	r1, r3
 80004de:	4610      	moveq	r0, r2
 80004e0:	bd30      	pop	{r4, r5, pc}
 80004e2:	ea91 0f03 	teq	r1, r3
 80004e6:	bf1e      	ittt	ne
 80004e8:	2100      	movne	r1, #0
 80004ea:	2000      	movne	r0, #0
 80004ec:	bd30      	popne	{r4, r5, pc}
 80004ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f2:	d105      	bne.n	8000500 <__adddf3+0x230>
 80004f4:	0040      	lsls	r0, r0, #1
 80004f6:	4149      	adcs	r1, r1
 80004f8:	bf28      	it	cs
 80004fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fe:	bd30      	pop	{r4, r5, pc}
 8000500:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000504:	bf3c      	itt	cc
 8000506:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800050a:	bd30      	popcc	{r4, r5, pc}
 800050c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000510:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000514:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000518:	f04f 0000 	mov.w	r0, #0
 800051c:	bd30      	pop	{r4, r5, pc}
 800051e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000522:	bf1a      	itte	ne
 8000524:	4619      	movne	r1, r3
 8000526:	4610      	movne	r0, r2
 8000528:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800052c:	bf1c      	itt	ne
 800052e:	460b      	movne	r3, r1
 8000530:	4602      	movne	r2, r0
 8000532:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000536:	bf06      	itte	eq
 8000538:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800053c:	ea91 0f03 	teqeq	r1, r3
 8000540:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	bf00      	nop

08000548 <__aeabi_ui2d>:
 8000548:	f090 0f00 	teq	r0, #0
 800054c:	bf04      	itt	eq
 800054e:	2100      	moveq	r1, #0
 8000550:	4770      	bxeq	lr
 8000552:	b530      	push	{r4, r5, lr}
 8000554:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000558:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800055c:	f04f 0500 	mov.w	r5, #0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e750      	b.n	8000408 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_i2d>:
 8000568:	f090 0f00 	teq	r0, #0
 800056c:	bf04      	itt	eq
 800056e:	2100      	moveq	r1, #0
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000578:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800057c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000580:	bf48      	it	mi
 8000582:	4240      	negmi	r0, r0
 8000584:	f04f 0100 	mov.w	r1, #0
 8000588:	e73e      	b.n	8000408 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_f2d>:
 800058c:	0042      	lsls	r2, r0, #1
 800058e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000592:	ea4f 0131 	mov.w	r1, r1, rrx
 8000596:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059a:	bf1f      	itttt	ne
 800059c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a8:	4770      	bxne	lr
 80005aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ae:	bf08      	it	eq
 80005b0:	4770      	bxeq	lr
 80005b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b6:	bf04      	itt	eq
 80005b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005cc:	e71c      	b.n	8000408 <__adddf3+0x138>
 80005ce:	bf00      	nop

080005d0 <__aeabi_ul2d>:
 80005d0:	ea50 0201 	orrs.w	r2, r0, r1
 80005d4:	bf08      	it	eq
 80005d6:	4770      	bxeq	lr
 80005d8:	b530      	push	{r4, r5, lr}
 80005da:	f04f 0500 	mov.w	r5, #0
 80005de:	e00a      	b.n	80005f6 <__aeabi_l2d+0x16>

080005e0 <__aeabi_l2d>:
 80005e0:	ea50 0201 	orrs.w	r2, r0, r1
 80005e4:	bf08      	it	eq
 80005e6:	4770      	bxeq	lr
 80005e8:	b530      	push	{r4, r5, lr}
 80005ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ee:	d502      	bpl.n	80005f6 <__aeabi_l2d+0x16>
 80005f0:	4240      	negs	r0, r0
 80005f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000602:	f43f aed8 	beq.w	80003b6 <__adddf3+0xe6>
 8000606:	f04f 0203 	mov.w	r2, #3
 800060a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060e:	bf18      	it	ne
 8000610:	3203      	addne	r2, #3
 8000612:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000616:	bf18      	it	ne
 8000618:	3203      	addne	r2, #3
 800061a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061e:	f1c2 0320 	rsb	r3, r2, #32
 8000622:	fa00 fc03 	lsl.w	ip, r0, r3
 8000626:	fa20 f002 	lsr.w	r0, r0, r2
 800062a:	fa01 fe03 	lsl.w	lr, r1, r3
 800062e:	ea40 000e 	orr.w	r0, r0, lr
 8000632:	fa21 f102 	lsr.w	r1, r1, r2
 8000636:	4414      	add	r4, r2
 8000638:	e6bd      	b.n	80003b6 <__adddf3+0xe6>
 800063a:	bf00      	nop

0800063c <__aeabi_dmul>:
 800063c:	b570      	push	{r4, r5, r6, lr}
 800063e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000642:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000646:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064a:	bf1d      	ittte	ne
 800064c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000650:	ea94 0f0c 	teqne	r4, ip
 8000654:	ea95 0f0c 	teqne	r5, ip
 8000658:	f000 f8de 	bleq	8000818 <__aeabi_dmul+0x1dc>
 800065c:	442c      	add	r4, r5
 800065e:	ea81 0603 	eor.w	r6, r1, r3
 8000662:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000666:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066e:	bf18      	it	ne
 8000670:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000678:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800067c:	d038      	beq.n	80006f0 <__aeabi_dmul+0xb4>
 800067e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000682:	f04f 0500 	mov.w	r5, #0
 8000686:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000692:	f04f 0600 	mov.w	r6, #0
 8000696:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069a:	f09c 0f00 	teq	ip, #0
 800069e:	bf18      	it	ne
 80006a0:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a4:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a8:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006ac:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006b0:	d204      	bcs.n	80006bc <__aeabi_dmul+0x80>
 80006b2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b6:	416d      	adcs	r5, r5
 80006b8:	eb46 0606 	adc.w	r6, r6, r6
 80006bc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006cc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d4:	bf88      	it	hi
 80006d6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006da:	d81e      	bhi.n	800071a <__aeabi_dmul+0xde>
 80006dc:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006e0:	bf08      	it	eq
 80006e2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e6:	f150 0000 	adcs.w	r0, r0, #0
 80006ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ee:	bd70      	pop	{r4, r5, r6, pc}
 80006f0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f4:	ea46 0101 	orr.w	r1, r6, r1
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000704:	bfc2      	ittt	gt
 8000706:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070e:	bd70      	popgt	{r4, r5, r6, pc}
 8000710:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000714:	f04f 0e00 	mov.w	lr, #0
 8000718:	3c01      	subs	r4, #1
 800071a:	f300 80ab 	bgt.w	8000874 <__aeabi_dmul+0x238>
 800071e:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000722:	bfde      	ittt	le
 8000724:	2000      	movle	r0, #0
 8000726:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800072a:	bd70      	pople	{r4, r5, r6, pc}
 800072c:	f1c4 0400 	rsb	r4, r4, #0
 8000730:	3c20      	subs	r4, #32
 8000732:	da35      	bge.n	80007a0 <__aeabi_dmul+0x164>
 8000734:	340c      	adds	r4, #12
 8000736:	dc1b      	bgt.n	8000770 <__aeabi_dmul+0x134>
 8000738:	f104 0414 	add.w	r4, r4, #20
 800073c:	f1c4 0520 	rsb	r5, r4, #32
 8000740:	fa00 f305 	lsl.w	r3, r0, r5
 8000744:	fa20 f004 	lsr.w	r0, r0, r4
 8000748:	fa01 f205 	lsl.w	r2, r1, r5
 800074c:	ea40 0002 	orr.w	r0, r0, r2
 8000750:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000754:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	fa21 f604 	lsr.w	r6, r1, r4
 8000760:	eb42 0106 	adc.w	r1, r2, r6
 8000764:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000768:	bf08      	it	eq
 800076a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076e:	bd70      	pop	{r4, r5, r6, pc}
 8000770:	f1c4 040c 	rsb	r4, r4, #12
 8000774:	f1c4 0520 	rsb	r5, r4, #32
 8000778:	fa00 f304 	lsl.w	r3, r0, r4
 800077c:	fa20 f005 	lsr.w	r0, r0, r5
 8000780:	fa01 f204 	lsl.w	r2, r1, r4
 8000784:	ea40 0002 	orr.w	r0, r0, r2
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000790:	f141 0100 	adc.w	r1, r1, #0
 8000794:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000798:	bf08      	it	eq
 800079a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079e:	bd70      	pop	{r4, r5, r6, pc}
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f205 	lsl.w	r2, r0, r5
 80007a8:	ea4e 0e02 	orr.w	lr, lr, r2
 80007ac:	fa20 f304 	lsr.w	r3, r0, r4
 80007b0:	fa01 f205 	lsl.w	r2, r1, r5
 80007b4:	ea43 0302 	orr.w	r3, r3, r2
 80007b8:	fa21 f004 	lsr.w	r0, r1, r4
 80007bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c0:	fa21 f204 	lsr.w	r2, r1, r4
 80007c4:	ea20 0002 	bic.w	r0, r0, r2
 80007c8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d0:	bf08      	it	eq
 80007d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d6:	bd70      	pop	{r4, r5, r6, pc}
 80007d8:	f094 0f00 	teq	r4, #0
 80007dc:	d10f      	bne.n	80007fe <__aeabi_dmul+0x1c2>
 80007de:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007e2:	0040      	lsls	r0, r0, #1
 80007e4:	eb41 0101 	adc.w	r1, r1, r1
 80007e8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007ec:	bf08      	it	eq
 80007ee:	3c01      	subeq	r4, #1
 80007f0:	d0f7      	beq.n	80007e2 <__aeabi_dmul+0x1a6>
 80007f2:	ea41 0106 	orr.w	r1, r1, r6
 80007f6:	f095 0f00 	teq	r5, #0
 80007fa:	bf18      	it	ne
 80007fc:	4770      	bxne	lr
 80007fe:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000802:	0052      	lsls	r2, r2, #1
 8000804:	eb43 0303 	adc.w	r3, r3, r3
 8000808:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800080c:	bf08      	it	eq
 800080e:	3d01      	subeq	r5, #1
 8000810:	d0f7      	beq.n	8000802 <__aeabi_dmul+0x1c6>
 8000812:	ea43 0306 	orr.w	r3, r3, r6
 8000816:	4770      	bx	lr
 8000818:	ea94 0f0c 	teq	r4, ip
 800081c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000820:	bf18      	it	ne
 8000822:	ea95 0f0c 	teqne	r5, ip
 8000826:	d00c      	beq.n	8000842 <__aeabi_dmul+0x206>
 8000828:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800082c:	bf18      	it	ne
 800082e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000832:	d1d1      	bne.n	80007d8 <__aeabi_dmul+0x19c>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000846:	bf06      	itte	eq
 8000848:	4610      	moveq	r0, r2
 800084a:	4619      	moveq	r1, r3
 800084c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000850:	d019      	beq.n	8000886 <__aeabi_dmul+0x24a>
 8000852:	ea94 0f0c 	teq	r4, ip
 8000856:	d102      	bne.n	800085e <__aeabi_dmul+0x222>
 8000858:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800085c:	d113      	bne.n	8000886 <__aeabi_dmul+0x24a>
 800085e:	ea95 0f0c 	teq	r5, ip
 8000862:	d105      	bne.n	8000870 <__aeabi_dmul+0x234>
 8000864:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000868:	bf1c      	itt	ne
 800086a:	4610      	movne	r0, r2
 800086c:	4619      	movne	r1, r3
 800086e:	d10a      	bne.n	8000886 <__aeabi_dmul+0x24a>
 8000870:	ea81 0103 	eor.w	r1, r1, r3
 8000874:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000878:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800087c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000880:	f04f 0000 	mov.w	r0, #0
 8000884:	bd70      	pop	{r4, r5, r6, pc}
 8000886:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800088a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088e:	bd70      	pop	{r4, r5, r6, pc}

08000890 <__aeabi_ddiv>:
 8000890:	b570      	push	{r4, r5, r6, lr}
 8000892:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000896:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800089a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089e:	bf1d      	ittte	ne
 80008a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a4:	ea94 0f0c 	teqne	r4, ip
 80008a8:	ea95 0f0c 	teqne	r5, ip
 80008ac:	f000 f8a7 	bleq	80009fe <__aeabi_ddiv+0x16e>
 80008b0:	eba4 0405 	sub.w	r4, r4, r5
 80008b4:	ea81 0e03 	eor.w	lr, r1, r3
 80008b8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008bc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c0:	f000 8088 	beq.w	80009d4 <__aeabi_ddiv+0x144>
 80008c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c8:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008cc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008dc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e4:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e8:	429d      	cmp	r5, r3
 80008ea:	bf08      	it	eq
 80008ec:	4296      	cmpeq	r6, r2
 80008ee:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008f2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f6:	d202      	bcs.n	80008fe <__aeabi_ddiv+0x6e>
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	1ab6      	subs	r6, r6, r2
 8000900:	eb65 0503 	sbc.w	r5, r5, r3
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090e:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000912:	ebb6 0e02 	subs.w	lr, r6, r2
 8000916:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091a:	bf22      	ittt	cs
 800091c:	1ab6      	subcs	r6, r6, r2
 800091e:	4675      	movcs	r5, lr
 8000920:	ea40 000c 	orrcs.w	r0, r0, ip
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	ebb6 0e02 	subs.w	lr, r6, r2
 800092e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000932:	bf22      	ittt	cs
 8000934:	1ab6      	subcs	r6, r6, r2
 8000936:	4675      	movcs	r5, lr
 8000938:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800093c:	085b      	lsrs	r3, r3, #1
 800093e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000942:	ebb6 0e02 	subs.w	lr, r6, r2
 8000946:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094a:	bf22      	ittt	cs
 800094c:	1ab6      	subcs	r6, r6, r2
 800094e:	4675      	movcs	r5, lr
 8000950:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000954:	085b      	lsrs	r3, r3, #1
 8000956:	ea4f 0232 	mov.w	r2, r2, rrx
 800095a:	ebb6 0e02 	subs.w	lr, r6, r2
 800095e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000962:	bf22      	ittt	cs
 8000964:	1ab6      	subcs	r6, r6, r2
 8000966:	4675      	movcs	r5, lr
 8000968:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800096c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000970:	d018      	beq.n	80009a4 <__aeabi_ddiv+0x114>
 8000972:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000976:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000982:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000986:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098e:	d1c0      	bne.n	8000912 <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	d10b      	bne.n	80009ae <__aeabi_ddiv+0x11e>
 8000996:	ea41 0100 	orr.w	r1, r1, r0
 800099a:	f04f 0000 	mov.w	r0, #0
 800099e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009a2:	e7b6      	b.n	8000912 <__aeabi_ddiv+0x82>
 80009a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a8:	bf04      	itt	eq
 80009aa:	4301      	orreq	r1, r0
 80009ac:	2000      	moveq	r0, #0
 80009ae:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009b2:	bf88      	it	hi
 80009b4:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b8:	f63f aeaf 	bhi.w	800071a <__aeabi_dmul+0xde>
 80009bc:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c0:	bf04      	itt	eq
 80009c2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ca:	f150 0000 	adcs.w	r0, r0, #0
 80009ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d2:	bd70      	pop	{r4, r5, r6, pc}
 80009d4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009dc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e0:	bfc2      	ittt	gt
 80009e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ea:	bd70      	popgt	{r4, r5, r6, pc}
 80009ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009f0:	f04f 0e00 	mov.w	lr, #0
 80009f4:	3c01      	subs	r4, #1
 80009f6:	e690      	b.n	800071a <__aeabi_dmul+0xde>
 80009f8:	ea45 0e06 	orr.w	lr, r5, r6
 80009fc:	e68d      	b.n	800071a <__aeabi_dmul+0xde>
 80009fe:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a02:	ea94 0f0c 	teq	r4, ip
 8000a06:	bf08      	it	eq
 8000a08:	ea95 0f0c 	teqeq	r5, ip
 8000a0c:	f43f af3b 	beq.w	8000886 <__aeabi_dmul+0x24a>
 8000a10:	ea94 0f0c 	teq	r4, ip
 8000a14:	d10a      	bne.n	8000a2c <__aeabi_ddiv+0x19c>
 8000a16:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1a:	f47f af34 	bne.w	8000886 <__aeabi_dmul+0x24a>
 8000a1e:	ea95 0f0c 	teq	r5, ip
 8000a22:	f47f af25 	bne.w	8000870 <__aeabi_dmul+0x234>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e72c      	b.n	8000886 <__aeabi_dmul+0x24a>
 8000a2c:	ea95 0f0c 	teq	r5, ip
 8000a30:	d106      	bne.n	8000a40 <__aeabi_ddiv+0x1b0>
 8000a32:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a36:	f43f aefd 	beq.w	8000834 <__aeabi_dmul+0x1f8>
 8000a3a:	4610      	mov	r0, r2
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	e722      	b.n	8000886 <__aeabi_dmul+0x24a>
 8000a40:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a44:	bf18      	it	ne
 8000a46:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4a:	f47f aec5 	bne.w	80007d8 <__aeabi_dmul+0x19c>
 8000a4e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a52:	f47f af0d 	bne.w	8000870 <__aeabi_dmul+0x234>
 8000a56:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5a:	f47f aeeb 	bne.w	8000834 <__aeabi_dmul+0x1f8>
 8000a5e:	e712      	b.n	8000886 <__aeabi_dmul+0x24a>

08000a60 <__aeabi_d2f>:
 8000a60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a64:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a68:	bf24      	itt	cs
 8000a6a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a6e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a72:	d90d      	bls.n	8000a90 <__aeabi_d2f+0x30>
 8000a74:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a78:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a7c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a80:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a84:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a88:	bf08      	it	eq
 8000a8a:	f020 0001 	biceq.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a94:	d121      	bne.n	8000ada <__aeabi_d2f+0x7a>
 8000a96:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a9a:	bfbc      	itt	lt
 8000a9c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000aa0:	4770      	bxlt	lr
 8000aa2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aa6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aaa:	f1c2 0218 	rsb	r2, r2, #24
 8000aae:	f1c2 0c20 	rsb	ip, r2, #32
 8000ab2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ab6:	fa20 f002 	lsr.w	r0, r0, r2
 8000aba:	bf18      	it	ne
 8000abc:	f040 0001 	orrne.w	r0, r0, #1
 8000ac0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ac8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000acc:	ea40 000c 	orr.w	r0, r0, ip
 8000ad0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ad8:	e7cc      	b.n	8000a74 <__aeabi_d2f+0x14>
 8000ada:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ade:	d107      	bne.n	8000af0 <__aeabi_d2f+0x90>
 8000ae0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae4:	bf1e      	ittt	ne
 8000ae6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000aea:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aee:	4770      	bxne	lr
 8000af0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000af4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000af8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_frsub>:
 8000b00:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b04:	e002      	b.n	8000b0c <__addsf3>
 8000b06:	bf00      	nop

08000b08 <__aeabi_fsub>:
 8000b08:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b0c <__addsf3>:
 8000b0c:	0042      	lsls	r2, r0, #1
 8000b0e:	bf1f      	itttt	ne
 8000b10:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b14:	ea92 0f03 	teqne	r2, r3
 8000b18:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b1c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b20:	d06a      	beq.n	8000bf8 <__addsf3+0xec>
 8000b22:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b26:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b2a:	bfc1      	itttt	gt
 8000b2c:	18d2      	addgt	r2, r2, r3
 8000b2e:	4041      	eorgt	r1, r0
 8000b30:	4048      	eorgt	r0, r1
 8000b32:	4041      	eorgt	r1, r0
 8000b34:	bfb8      	it	lt
 8000b36:	425b      	neglt	r3, r3
 8000b38:	2b19      	cmp	r3, #25
 8000b3a:	bf88      	it	hi
 8000b3c:	4770      	bxhi	lr
 8000b3e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b42:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b46:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b4a:	bf18      	it	ne
 8000b4c:	4240      	negne	r0, r0
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b52:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b56:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b5a:	bf18      	it	ne
 8000b5c:	4249      	negne	r1, r1
 8000b5e:	ea92 0f03 	teq	r2, r3
 8000b62:	d03f      	beq.n	8000be4 <__addsf3+0xd8>
 8000b64:	f1a2 0201 	sub.w	r2, r2, #1
 8000b68:	fa41 fc03 	asr.w	ip, r1, r3
 8000b6c:	eb10 000c 	adds.w	r0, r0, ip
 8000b70:	f1c3 0320 	rsb	r3, r3, #32
 8000b74:	fa01 f103 	lsl.w	r1, r1, r3
 8000b78:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b7c:	d502      	bpl.n	8000b84 <__addsf3+0x78>
 8000b7e:	4249      	negs	r1, r1
 8000b80:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b84:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b88:	d313      	bcc.n	8000bb2 <__addsf3+0xa6>
 8000b8a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b8e:	d306      	bcc.n	8000b9e <__addsf3+0x92>
 8000b90:	0840      	lsrs	r0, r0, #1
 8000b92:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b96:	f102 0201 	add.w	r2, r2, #1
 8000b9a:	2afe      	cmp	r2, #254	@ 0xfe
 8000b9c:	d251      	bcs.n	8000c42 <__addsf3+0x136>
 8000b9e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000ba2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ba6:	bf08      	it	eq
 8000ba8:	f020 0001 	biceq.w	r0, r0, #1
 8000bac:	ea40 0003 	orr.w	r0, r0, r3
 8000bb0:	4770      	bx	lr
 8000bb2:	0049      	lsls	r1, r1, #1
 8000bb4:	eb40 0000 	adc.w	r0, r0, r0
 8000bb8:	3a01      	subs	r2, #1
 8000bba:	bf28      	it	cs
 8000bbc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000bc0:	d2ed      	bcs.n	8000b9e <__addsf3+0x92>
 8000bc2:	fab0 fc80 	clz	ip, r0
 8000bc6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bca:	ebb2 020c 	subs.w	r2, r2, ip
 8000bce:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bd2:	bfaa      	itet	ge
 8000bd4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bd8:	4252      	neglt	r2, r2
 8000bda:	4318      	orrge	r0, r3
 8000bdc:	bfbc      	itt	lt
 8000bde:	40d0      	lsrlt	r0, r2
 8000be0:	4318      	orrlt	r0, r3
 8000be2:	4770      	bx	lr
 8000be4:	f092 0f00 	teq	r2, #0
 8000be8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000bec:	bf06      	itte	eq
 8000bee:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000bf2:	3201      	addeq	r2, #1
 8000bf4:	3b01      	subne	r3, #1
 8000bf6:	e7b5      	b.n	8000b64 <__addsf3+0x58>
 8000bf8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bfc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c00:	bf18      	it	ne
 8000c02:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c06:	d021      	beq.n	8000c4c <__addsf3+0x140>
 8000c08:	ea92 0f03 	teq	r2, r3
 8000c0c:	d004      	beq.n	8000c18 <__addsf3+0x10c>
 8000c0e:	f092 0f00 	teq	r2, #0
 8000c12:	bf08      	it	eq
 8000c14:	4608      	moveq	r0, r1
 8000c16:	4770      	bx	lr
 8000c18:	ea90 0f01 	teq	r0, r1
 8000c1c:	bf1c      	itt	ne
 8000c1e:	2000      	movne	r0, #0
 8000c20:	4770      	bxne	lr
 8000c22:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c26:	d104      	bne.n	8000c32 <__addsf3+0x126>
 8000c28:	0040      	lsls	r0, r0, #1
 8000c2a:	bf28      	it	cs
 8000c2c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c30:	4770      	bx	lr
 8000c32:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c36:	bf3c      	itt	cc
 8000c38:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c3c:	4770      	bxcc	lr
 8000c3e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c42:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c46:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c4a:	4770      	bx	lr
 8000c4c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c50:	bf16      	itet	ne
 8000c52:	4608      	movne	r0, r1
 8000c54:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c58:	4601      	movne	r1, r0
 8000c5a:	0242      	lsls	r2, r0, #9
 8000c5c:	bf06      	itte	eq
 8000c5e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c62:	ea90 0f01 	teqeq	r0, r1
 8000c66:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c6a:	4770      	bx	lr

08000c6c <__aeabi_ui2f>:
 8000c6c:	f04f 0300 	mov.w	r3, #0
 8000c70:	e004      	b.n	8000c7c <__aeabi_i2f+0x8>
 8000c72:	bf00      	nop

08000c74 <__aeabi_i2f>:
 8000c74:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c78:	bf48      	it	mi
 8000c7a:	4240      	negmi	r0, r0
 8000c7c:	ea5f 0c00 	movs.w	ip, r0
 8000c80:	bf08      	it	eq
 8000c82:	4770      	bxeq	lr
 8000c84:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c88:	4601      	mov	r1, r0
 8000c8a:	f04f 0000 	mov.w	r0, #0
 8000c8e:	e01c      	b.n	8000cca <__aeabi_l2f+0x2a>

08000c90 <__aeabi_ul2f>:
 8000c90:	ea50 0201 	orrs.w	r2, r0, r1
 8000c94:	bf08      	it	eq
 8000c96:	4770      	bxeq	lr
 8000c98:	f04f 0300 	mov.w	r3, #0
 8000c9c:	e00a      	b.n	8000cb4 <__aeabi_l2f+0x14>
 8000c9e:	bf00      	nop

08000ca0 <__aeabi_l2f>:
 8000ca0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ca4:	bf08      	it	eq
 8000ca6:	4770      	bxeq	lr
 8000ca8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cac:	d502      	bpl.n	8000cb4 <__aeabi_l2f+0x14>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	ea5f 0c01 	movs.w	ip, r1
 8000cb8:	bf02      	ittt	eq
 8000cba:	4684      	moveq	ip, r0
 8000cbc:	4601      	moveq	r1, r0
 8000cbe:	2000      	moveq	r0, #0
 8000cc0:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cc4:	bf08      	it	eq
 8000cc6:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cca:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cce:	fabc f28c 	clz	r2, ip
 8000cd2:	3a08      	subs	r2, #8
 8000cd4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cd8:	db10      	blt.n	8000cfc <__aeabi_l2f+0x5c>
 8000cda:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cde:	4463      	add	r3, ip
 8000ce0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ce4:	f1c2 0220 	rsb	r2, r2, #32
 8000ce8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000cec:	fa20 f202 	lsr.w	r2, r0, r2
 8000cf0:	eb43 0002 	adc.w	r0, r3, r2
 8000cf4:	bf08      	it	eq
 8000cf6:	f020 0001 	biceq.w	r0, r0, #1
 8000cfa:	4770      	bx	lr
 8000cfc:	f102 0220 	add.w	r2, r2, #32
 8000d00:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d04:	f1c2 0220 	rsb	r2, r2, #32
 8000d08:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d0c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d10:	eb43 0002 	adc.w	r0, r3, r2
 8000d14:	bf08      	it	eq
 8000d16:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d1a:	4770      	bx	lr

08000d1c <__aeabi_f2iz>:
 8000d1c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d20:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000d24:	d30f      	bcc.n	8000d46 <__aeabi_f2iz+0x2a>
 8000d26:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000d2a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000d2e:	d90d      	bls.n	8000d4c <__aeabi_f2iz+0x30>
 8000d30:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000d34:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000d38:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d3c:	fa23 f002 	lsr.w	r0, r3, r2
 8000d40:	bf18      	it	ne
 8000d42:	4240      	negne	r0, r0
 8000d44:	4770      	bx	lr
 8000d46:	f04f 0000 	mov.w	r0, #0
 8000d4a:	4770      	bx	lr
 8000d4c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000d50:	d101      	bne.n	8000d56 <__aeabi_f2iz+0x3a>
 8000d52:	0242      	lsls	r2, r0, #9
 8000d54:	d105      	bne.n	8000d62 <__aeabi_f2iz+0x46>
 8000d56:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000d5a:	bf08      	it	eq
 8000d5c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000d60:	4770      	bx	lr
 8000d62:	f04f 0000 	mov.w	r0, #0
 8000d66:	4770      	bx	lr

08000d68 <RAK_sendCmd>:
extern UART_HandleTypeDef huart2;


unsigned char rx_buffer[128];

void RAK_sendCmd(unsigned char *comando, unsigned int time){
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	6039      	str	r1, [r7, #0]

	memset(rx_buffer, 0, 100); // Limpia buffer
 8000d72:	2264      	movs	r2, #100	@ 0x64
 8000d74:	2100      	movs	r1, #0
 8000d76:	4822      	ldr	r0, [pc, #136]	@ (8000e00 <RAK_sendCmd+0x98>)
 8000d78:	f002 fbce 	bl	8003518 <memset>

	HAL_UART_Transmit(&huart2, (unsigned char*)"Tx: ", 4, 100);
 8000d7c:	2364      	movs	r3, #100	@ 0x64
 8000d7e:	2204      	movs	r2, #4
 8000d80:	4920      	ldr	r1, [pc, #128]	@ (8000e04 <RAK_sendCmd+0x9c>)
 8000d82:	4821      	ldr	r0, [pc, #132]	@ (8000e08 <RAK_sendCmd+0xa0>)
 8000d84:	f002 f926 	bl	8002fd4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, comando, strlen((char*)comando), HAL_MAX_DELAY);
 8000d88:	6878      	ldr	r0, [r7, #4]
 8000d8a:	f7ff f9df 	bl	800014c <strlen>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	b29a      	uxth	r2, r3
 8000d92:	f04f 33ff 	mov.w	r3, #4294967295
 8000d96:	6879      	ldr	r1, [r7, #4]
 8000d98:	481b      	ldr	r0, [pc, #108]	@ (8000e08 <RAK_sendCmd+0xa0>)
 8000d9a:	f002 f91b 	bl	8002fd4 <HAL_UART_Transmit>

	HAL_UART_Transmit(&huart1, comando, strlen((char*)comando), HAL_MAX_DELAY);
 8000d9e:	6878      	ldr	r0, [r7, #4]
 8000da0:	f7ff f9d4 	bl	800014c <strlen>
 8000da4:	4603      	mov	r3, r0
 8000da6:	b29a      	uxth	r2, r3
 8000da8:	f04f 33ff 	mov.w	r3, #4294967295
 8000dac:	6879      	ldr	r1, [r7, #4]
 8000dae:	4817      	ldr	r0, [pc, #92]	@ (8000e0c <RAK_sendCmd+0xa4>)
 8000db0:	f002 f910 	bl	8002fd4 <HAL_UART_Transmit>

	// Esperamos respuesta
	HAL_UART_Receive(&huart1, rx_buffer, sizeof(rx_buffer), 1000);
 8000db4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000db8:	2280      	movs	r2, #128	@ 0x80
 8000dba:	4911      	ldr	r1, [pc, #68]	@ (8000e00 <RAK_sendCmd+0x98>)
 8000dbc:	4813      	ldr	r0, [pc, #76]	@ (8000e0c <RAK_sendCmd+0xa4>)
 8000dbe:	f002 f994 	bl	80030ea <HAL_UART_Receive>

	HAL_UART_Transmit(&huart2, (unsigned char*)"Rx: ", 4, 100);
 8000dc2:	2364      	movs	r3, #100	@ 0x64
 8000dc4:	2204      	movs	r2, #4
 8000dc6:	4912      	ldr	r1, [pc, #72]	@ (8000e10 <RAK_sendCmd+0xa8>)
 8000dc8:	480f      	ldr	r0, [pc, #60]	@ (8000e08 <RAK_sendCmd+0xa0>)
 8000dca:	f002 f903 	bl	8002fd4 <HAL_UART_Transmit>

	HAL_Delay(time);
 8000dce:	6838      	ldr	r0, [r7, #0]
 8000dd0:	f000 fe10 	bl	80019f4 <HAL_Delay>

	HAL_UART_Transmit(&huart2, rx_buffer, strlen((char*)rx_buffer), 400);
 8000dd4:	480a      	ldr	r0, [pc, #40]	@ (8000e00 <RAK_sendCmd+0x98>)
 8000dd6:	f7ff f9b9 	bl	800014c <strlen>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	b29a      	uxth	r2, r3
 8000dde:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8000de2:	4907      	ldr	r1, [pc, #28]	@ (8000e00 <RAK_sendCmd+0x98>)
 8000de4:	4808      	ldr	r0, [pc, #32]	@ (8000e08 <RAK_sendCmd+0xa0>)
 8000de6:	f002 f8f5 	bl	8002fd4 <HAL_UART_Transmit>

	HAL_UART_Transmit(&huart2, (unsigned char*)"\r\n", 2, 100);
 8000dea:	2364      	movs	r3, #100	@ 0x64
 8000dec:	2202      	movs	r2, #2
 8000dee:	4909      	ldr	r1, [pc, #36]	@ (8000e14 <RAK_sendCmd+0xac>)
 8000df0:	4805      	ldr	r0, [pc, #20]	@ (8000e08 <RAK_sendCmd+0xa0>)
 8000df2:	f002 f8ef 	bl	8002fd4 <HAL_UART_Transmit>

}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	20000078 	.word	0x20000078
 8000e04:	08003e78 	.word	0x08003e78
 8000e08:	200001e4 	.word	0x200001e4
 8000e0c:	2000019c 	.word	0x2000019c
 8000e10:	08003e80 	.word	0x08003e80
 8000e14:	08003e88 	.word	0x08003e88

08000e18 <init_Rak>:

void init_Rak() {
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
    RAK_sendCmd((unsigned char*)"ATZ\r\n", 1500);
 8000e1c:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8000e20:	480d      	ldr	r0, [pc, #52]	@ (8000e58 <init_Rak+0x40>)
 8000e22:	f7ff ffa1 	bl	8000d68 <RAK_sendCmd>
    RAK_sendCmd((unsigned char*)"AT+NWM=1\r\n", 800);
 8000e26:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8000e2a:	480c      	ldr	r0, [pc, #48]	@ (8000e5c <init_Rak+0x44>)
 8000e2c:	f7ff ff9c 	bl	8000d68 <RAK_sendCmd>
    RAK_sendCmd((unsigned char*)"AT+BAND=6\r\n", 800);
 8000e30:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8000e34:	480a      	ldr	r0, [pc, #40]	@ (8000e60 <init_Rak+0x48>)
 8000e36:	f7ff ff97 	bl	8000d68 <RAK_sendCmd>
    RAK_sendCmd((unsigned char*)"AT+DEVEUI=AC1F09FFFE08250B\r\n", 800);
 8000e3a:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8000e3e:	4809      	ldr	r0, [pc, #36]	@ (8000e64 <init_Rak+0x4c>)
 8000e40:	f7ff ff92 	bl	8000d68 <RAK_sendCmd>
    RAK_sendCmd((unsigned char*)"AT+APPKEY=2658398efec01a91dd2716cbf5247353\r\n", 1000);
 8000e44:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000e48:	4807      	ldr	r0, [pc, #28]	@ (8000e68 <init_Rak+0x50>)
 8000e4a:	f7ff ff8d 	bl	8000d68 <RAK_sendCmd>
    joinRakloop();
 8000e4e:	f000 f80d 	bl	8000e6c <joinRakloop>
  }
 8000e52:	bf00      	nop
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	08003e8c 	.word	0x08003e8c
 8000e5c:	08003e94 	.word	0x08003e94
 8000e60:	08003ea0 	.word	0x08003ea0
 8000e64:	08003eac 	.word	0x08003eac
 8000e68:	08003ecc 	.word	0x08003ecc

08000e6c <joinRakloop>:

void joinRakloop(){
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
 HAL_UART_Transmit(&huart2, (unsigned char*)"--- JOINING... ---\r\n", 20, 100);
 8000e70:	2364      	movs	r3, #100	@ 0x64
 8000e72:	2214      	movs	r2, #20
 8000e74:	4910      	ldr	r1, [pc, #64]	@ (8000eb8 <joinRakloop+0x4c>)
 8000e76:	4811      	ldr	r0, [pc, #68]	@ (8000ebc <joinRakloop+0x50>)
 8000e78:	f002 f8ac 	bl	8002fd4 <HAL_UART_Transmit>
 RAK_sendCmd((unsigned char*)"AT+JOIN=1:0:10:8\r\n", 200);
 8000e7c:	21c8      	movs	r1, #200	@ 0xc8
 8000e7e:	4810      	ldr	r0, [pc, #64]	@ (8000ec0 <joinRakloop+0x54>)
 8000e80:	f7ff ff72 	bl	8000d68 <RAK_sendCmd>
 while(1){
  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000e84:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e88:	480e      	ldr	r0, [pc, #56]	@ (8000ec4 <joinRakloop+0x58>)
 8000e8a:	f001 f86e 	bl	8001f6a <HAL_GPIO_TogglePin>
	      // Consultar estado cada 5 segundos
	  RAK_sendCmd((unsigned char*)"AT+NJS=?\r\n", 5000);
 8000e8e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000e92:	480d      	ldr	r0, [pc, #52]	@ (8000ec8 <joinRakloop+0x5c>)
 8000e94:	f7ff ff68 	bl	8000d68 <RAK_sendCmd>
    if(strstr((char*)rx_buffer,"+AT+NJS=1") != NULL ){
 8000e98:	490c      	ldr	r1, [pc, #48]	@ (8000ecc <joinRakloop+0x60>)
 8000e9a:	480d      	ldr	r0, [pc, #52]	@ (8000ed0 <joinRakloop+0x64>)
 8000e9c:	f002 fb44 	bl	8003528 <strstr>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d0ee      	beq.n	8000e84 <joinRakloop+0x18>
      HAL_UART_Transmit(&huart2, (unsigned char*)"RAK: JOINED!", 12, 100);
 8000ea6:	2364      	movs	r3, #100	@ 0x64
 8000ea8:	220c      	movs	r2, #12
 8000eaa:	490a      	ldr	r1, [pc, #40]	@ (8000ed4 <joinRakloop+0x68>)
 8000eac:	4803      	ldr	r0, [pc, #12]	@ (8000ebc <joinRakloop+0x50>)
 8000eae:	f002 f891 	bl	8002fd4 <HAL_UART_Transmit>
      break;
 8000eb2:	bf00      	nop
    }
 }
}
 8000eb4:	bf00      	nop
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	08003efc 	.word	0x08003efc
 8000ebc:	200001e4 	.word	0x200001e4
 8000ec0:	08003f14 	.word	0x08003f14
 8000ec4:	40011000 	.word	0x40011000
 8000ec8:	08003f28 	.word	0x08003f28
 8000ecc:	08003f34 	.word	0x08003f34
 8000ed0:	20000078 	.word	0x20000078
 8000ed4:	08003f40 	.word	0x08003f40

08000ed8 <microDelay>:
uint32_t pMillis , cMillis ;

extern TIM_HandleTypeDef htim1;


void microDelay(uint16_t delay){
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);
 8000ee2:	4b08      	ldr	r3, [pc, #32]	@ (8000f04 <microDelay+0x2c>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	625a      	str	r2, [r3, #36]	@ 0x24
	 while (__HAL_TIM_GET_COUNTER(&htim1)< delay);
 8000eea:	bf00      	nop
 8000eec:	4b05      	ldr	r3, [pc, #20]	@ (8000f04 <microDelay+0x2c>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000ef2:	88fb      	ldrh	r3, [r7, #6]
 8000ef4:	429a      	cmp	r2, r3
 8000ef6:	d3f9      	bcc.n	8000eec <microDelay+0x14>
}
 8000ef8:	bf00      	nop
 8000efa:	bf00      	nop
 8000efc:	370c      	adds	r7, #12
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bc80      	pop	{r7}
 8000f02:	4770      	bx	lr
 8000f04:	20000154 	.word	0x20000154

08000f08 <DHT11_Start>:
uint8_t DHT11_Start(void){
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b086      	sub	sp, #24
 8000f0c:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	75fb      	strb	r3, [r7, #23]
	          /*---- GPIO EN MODO DE SALIDA ---*/
	GPIO_InitTypeDef GPIO_InitStructPrivate = {0};
 8000f12:	1d3b      	adds	r3, r7, #4
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	605a      	str	r2, [r3, #4]
 8000f1a:	609a      	str	r2, [r3, #8]
 8000f1c:	60da      	str	r2, [r3, #12]
	GPIO_InitStructPrivate.Pin = DHT11_PIN;
 8000f1e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f22:	607b      	str	r3, [r7, #4]
	GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
 8000f24:	2301      	movs	r3, #1
 8000f26:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate);
 8000f30:	1d3b      	adds	r3, r7, #4
 8000f32:	4619      	mov	r1, r3
 8000f34:	482d      	ldr	r0, [pc, #180]	@ (8000fec <DHT11_Start+0xe4>)
 8000f36:	f000 fe65 	bl	8001c04 <HAL_GPIO_Init>
	HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 0);   // pull the pin low
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f40:	482a      	ldr	r0, [pc, #168]	@ (8000fec <DHT11_Start+0xe4>)
 8000f42:	f000 fffa 	bl	8001f3a <HAL_GPIO_WritePin>
	microDelay(20000); // espera 20 ms
 8000f46:	f644 6020 	movw	r0, #20000	@ 0x4e20
 8000f4a:	f7ff ffc5 	bl	8000ed8 <microDelay>
	HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 8000f4e:	2201      	movs	r2, #1
 8000f50:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f54:	4825      	ldr	r0, [pc, #148]	@ (8000fec <DHT11_Start+0xe4>)
 8000f56:	f000 fff0 	bl	8001f3a <HAL_GPIO_WritePin>
	microDelay (30);   // wait for 30us
 8000f5a:	201e      	movs	r0, #30
 8000f5c:	f7ff ffbc 	bl	8000ed8 <microDelay>
	/*------------GPIO EN MODO ENTRADA----*/
	GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 8000f60:	2300      	movs	r3, #0
 8000f62:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 8000f64:	2301      	movs	r3, #1
 8000f66:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as input
 8000f68:	1d3b      	adds	r3, r7, #4
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	481f      	ldr	r0, [pc, #124]	@ (8000fec <DHT11_Start+0xe4>)
 8000f6e:	f000 fe49 	bl	8001c04 <HAL_GPIO_Init>
	microDelay (40);
 8000f72:	2028      	movs	r0, #40	@ 0x28
 8000f74:	f7ff ffb0 	bl	8000ed8 <microDelay>

	/* ---- LOGICA DE LA RESPUESTA DEL DHT11 -----*/

	if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 8000f78:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f7c:	481b      	ldr	r0, [pc, #108]	@ (8000fec <DHT11_Start+0xe4>)
 8000f7e:	f000 ffc5 	bl	8001f0c <HAL_GPIO_ReadPin>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d10c      	bne.n	8000fa2 <DHT11_Start+0x9a>
		  {
		     microDelay (80);
 8000f88:	2050      	movs	r0, #80	@ 0x50
 8000f8a:	f7ff ffa5 	bl	8000ed8 <microDelay>
		     if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))) Response = 1;
 8000f8e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f92:	4816      	ldr	r0, [pc, #88]	@ (8000fec <DHT11_Start+0xe4>)
 8000f94:	f000 ffba 	bl	8001f0c <HAL_GPIO_ReadPin>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <DHT11_Start+0x9a>
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	75fb      	strb	r3, [r7, #23]
		  }
		   pMillis = HAL_GetTick();
 8000fa2:	f000 fd1d 	bl	80019e0 <HAL_GetTick>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	4a11      	ldr	r2, [pc, #68]	@ (8000ff0 <DHT11_Start+0xe8>)
 8000faa:	6013      	str	r3, [r2, #0]
		   cMillis = HAL_GetTick();
 8000fac:	f000 fd18 	bl	80019e0 <HAL_GetTick>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	4a10      	ldr	r2, [pc, #64]	@ (8000ff4 <DHT11_Start+0xec>)
 8000fb4:	6013      	str	r3, [r2, #0]
		   while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8000fb6:	e004      	b.n	8000fc2 <DHT11_Start+0xba>
		   {
		     cMillis = HAL_GetTick();
 8000fb8:	f000 fd12 	bl	80019e0 <HAL_GetTick>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	4a0d      	ldr	r2, [pc, #52]	@ (8000ff4 <DHT11_Start+0xec>)
 8000fc0:	6013      	str	r3, [r2, #0]
		   while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8000fc2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fc6:	4809      	ldr	r0, [pc, #36]	@ (8000fec <DHT11_Start+0xe4>)
 8000fc8:	f000 ffa0 	bl	8001f0c <HAL_GPIO_ReadPin>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d006      	beq.n	8000fe0 <DHT11_Start+0xd8>
 8000fd2:	4b07      	ldr	r3, [pc, #28]	@ (8000ff0 <DHT11_Start+0xe8>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	1c9a      	adds	r2, r3, #2
 8000fd8:	4b06      	ldr	r3, [pc, #24]	@ (8000ff4 <DHT11_Start+0xec>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	429a      	cmp	r2, r3
 8000fde:	d8eb      	bhi.n	8000fb8 <DHT11_Start+0xb0>
		   }
		   return Response;
 8000fe0:	7dfb      	ldrb	r3, [r7, #23]
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3718      	adds	r7, #24
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	40010c00 	.word	0x40010c00
 8000ff0:	200000f8 	.word	0x200000f8
 8000ff4:	200000fc 	.word	0x200000fc

08000ff8 <DHT11_Read>:

uint8_t DHT11_Read (void){
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0

	uint8_t a,b;
	for( a = 0 ; a < 8 ; a++) {
 8000ffe:	2300      	movs	r3, #0
 8001000:	71fb      	strb	r3, [r7, #7]
 8001002:	e066      	b.n	80010d2 <DHT11_Read+0xda>
		pMillis= HAL_GetTick();
 8001004:	f000 fcec 	bl	80019e0 <HAL_GetTick>
 8001008:	4603      	mov	r3, r0
 800100a:	4a36      	ldr	r2, [pc, #216]	@ (80010e4 <DHT11_Read+0xec>)
 800100c:	6013      	str	r3, [r2, #0]
		cMillis= HAL_GetTick();
 800100e:	f000 fce7 	bl	80019e0 <HAL_GetTick>
 8001012:	4603      	mov	r3, r0
 8001014:	4a34      	ldr	r2, [pc, #208]	@ (80010e8 <DHT11_Read+0xf0>)
 8001016:	6013      	str	r3, [r2, #0]
		while(!(HAL_GPIO_ReadPin(DHT11_PORT,DHT11_PIN)) && pMillis +2 > cMillis){
 8001018:	e004      	b.n	8001024 <DHT11_Read+0x2c>
			cMillis = HAL_GetTick();
 800101a:	f000 fce1 	bl	80019e0 <HAL_GetTick>
 800101e:	4603      	mov	r3, r0
 8001020:	4a31      	ldr	r2, [pc, #196]	@ (80010e8 <DHT11_Read+0xf0>)
 8001022:	6013      	str	r3, [r2, #0]
		while(!(HAL_GPIO_ReadPin(DHT11_PORT,DHT11_PIN)) && pMillis +2 > cMillis){
 8001024:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001028:	4830      	ldr	r0, [pc, #192]	@ (80010ec <DHT11_Read+0xf4>)
 800102a:	f000 ff6f 	bl	8001f0c <HAL_GPIO_ReadPin>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d106      	bne.n	8001042 <DHT11_Read+0x4a>
 8001034:	4b2b      	ldr	r3, [pc, #172]	@ (80010e4 <DHT11_Read+0xec>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	1c9a      	adds	r2, r3, #2
 800103a:	4b2b      	ldr	r3, [pc, #172]	@ (80010e8 <DHT11_Read+0xf0>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	429a      	cmp	r2, r3
 8001040:	d8eb      	bhi.n	800101a <DHT11_Read+0x22>
		}
		microDelay(40);
 8001042:	2028      	movs	r0, #40	@ 0x28
 8001044:	f7ff ff48 	bl	8000ed8 <microDelay>
		  if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 8001048:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800104c:	4827      	ldr	r0, [pc, #156]	@ (80010ec <DHT11_Read+0xf4>)
 800104e:	f000 ff5d 	bl	8001f0c <HAL_GPIO_ReadPin>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d10e      	bne.n	8001076 <DHT11_Read+0x7e>
			  b&= ~(1<<(7-a));
 8001058:	79fb      	ldrb	r3, [r7, #7]
 800105a:	f1c3 0307 	rsb	r3, r3, #7
 800105e:	2201      	movs	r2, #1
 8001060:	fa02 f303 	lsl.w	r3, r2, r3
 8001064:	b25b      	sxtb	r3, r3
 8001066:	43db      	mvns	r3, r3
 8001068:	b25a      	sxtb	r2, r3
 800106a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800106e:	4013      	ands	r3, r2
 8001070:	b25b      	sxtb	r3, r3
 8001072:	71bb      	strb	r3, [r7, #6]
 8001074:	e00b      	b.n	800108e <DHT11_Read+0x96>
		  else
			  b|=(1<<(7-a));
 8001076:	79fb      	ldrb	r3, [r7, #7]
 8001078:	f1c3 0307 	rsb	r3, r3, #7
 800107c:	2201      	movs	r2, #1
 800107e:	fa02 f303 	lsl.w	r3, r2, r3
 8001082:	b25a      	sxtb	r2, r3
 8001084:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001088:	4313      	orrs	r3, r2
 800108a:	b25b      	sxtb	r3, r3
 800108c:	71bb      	strb	r3, [r7, #6]
		  pMillis= HAL_GetTick();
 800108e:	f000 fca7 	bl	80019e0 <HAL_GetTick>
 8001092:	4603      	mov	r3, r0
 8001094:	4a13      	ldr	r2, [pc, #76]	@ (80010e4 <DHT11_Read+0xec>)
 8001096:	6013      	str	r3, [r2, #0]
		  cMillis= HAL_GetTick();
 8001098:	f000 fca2 	bl	80019e0 <HAL_GetTick>
 800109c:	4603      	mov	r3, r0
 800109e:	4a12      	ldr	r2, [pc, #72]	@ (80010e8 <DHT11_Read+0xf0>)
 80010a0:	6013      	str	r3, [r2, #0]
		  while((HAL_GPIO_ReadPin(DHT11_PORT,DHT11_PIN)) && pMillis +2 > cMillis)
 80010a2:	e004      	b.n	80010ae <DHT11_Read+0xb6>
		  {
		      cMillis = HAL_GetTick();
 80010a4:	f000 fc9c 	bl	80019e0 <HAL_GetTick>
 80010a8:	4603      	mov	r3, r0
 80010aa:	4a0f      	ldr	r2, [pc, #60]	@ (80010e8 <DHT11_Read+0xf0>)
 80010ac:	6013      	str	r3, [r2, #0]
		  while((HAL_GPIO_ReadPin(DHT11_PORT,DHT11_PIN)) && pMillis +2 > cMillis)
 80010ae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010b2:	480e      	ldr	r0, [pc, #56]	@ (80010ec <DHT11_Read+0xf4>)
 80010b4:	f000 ff2a 	bl	8001f0c <HAL_GPIO_ReadPin>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d006      	beq.n	80010cc <DHT11_Read+0xd4>
 80010be:	4b09      	ldr	r3, [pc, #36]	@ (80010e4 <DHT11_Read+0xec>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	1c9a      	adds	r2, r3, #2
 80010c4:	4b08      	ldr	r3, [pc, #32]	@ (80010e8 <DHT11_Read+0xf0>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d8eb      	bhi.n	80010a4 <DHT11_Read+0xac>
	for( a = 0 ; a < 8 ; a++) {
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	3301      	adds	r3, #1
 80010d0:	71fb      	strb	r3, [r7, #7]
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	2b07      	cmp	r3, #7
 80010d6:	d995      	bls.n	8001004 <DHT11_Read+0xc>

		  }
	}

	return b;
 80010d8:	79bb      	ldrb	r3, [r7, #6]
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	200000f8 	.word	0x200000f8
 80010e8:	200000fc 	.word	0x200000fc
 80010ec:	40010c00 	.word	0x40010c00

080010f0 <Rak_EnviaDatos>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Rak_EnviaDatos(int datoint , float humdty , float temp){
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b088      	sub	sp, #32
 80010f4:	af02      	add	r7, sp, #8
 80010f6:	60f8      	str	r0, [r7, #12]
 80010f8:	60b9      	str	r1, [r7, #8]
 80010fa:	607a      	str	r2, [r7, #4]

	uint8_t idByte=(uint8_t)datoint;
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	75fb      	strb	r3, [r7, #23]
	int16_t humint=(int16_t)(humdty*100);
 8001100:	4914      	ldr	r1, [pc, #80]	@ (8001154 <Rak_EnviaDatos+0x64>)
 8001102:	68b8      	ldr	r0, [r7, #8]
 8001104:	f7ff f82a 	bl	800015c <__aeabi_fmul>
 8001108:	4603      	mov	r3, r0
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff fe06 	bl	8000d1c <__aeabi_f2iz>
 8001110:	4603      	mov	r3, r0
 8001112:	82bb      	strh	r3, [r7, #20]
	int16_t tempint=(int16_t)(temp*100);
 8001114:	490f      	ldr	r1, [pc, #60]	@ (8001154 <Rak_EnviaDatos+0x64>)
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	f7ff f820 	bl	800015c <__aeabi_fmul>
 800111c:	4603      	mov	r3, r0
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff fdfc 	bl	8000d1c <__aeabi_f2iz>
 8001124:	4603      	mov	r3, r0
 8001126:	827b      	strh	r3, [r7, #18]

	snprintf(bufferAT,sizeof(bufferAT),"AT+SEND=3:%02X%04X%04x\r\n",idByte,humint,tempint);
 8001128:	7df9      	ldrb	r1, [r7, #23]
 800112a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800112e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001132:	9201      	str	r2, [sp, #4]
 8001134:	9300      	str	r3, [sp, #0]
 8001136:	460b      	mov	r3, r1
 8001138:	4a07      	ldr	r2, [pc, #28]	@ (8001158 <Rak_EnviaDatos+0x68>)
 800113a:	2140      	movs	r1, #64	@ 0x40
 800113c:	4807      	ldr	r0, [pc, #28]	@ (800115c <Rak_EnviaDatos+0x6c>)
 800113e:	f002 f9b5 	bl	80034ac <sniprintf>

	RAK_sendCmd(bufferAT, 2000);
 8001142:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001146:	4805      	ldr	r0, [pc, #20]	@ (800115c <Rak_EnviaDatos+0x6c>)
 8001148:	f7ff fe0e 	bl	8000d68 <RAK_sendCmd>
}
 800114c:	bf00      	nop
 800114e:	3718      	adds	r7, #24
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	42c80000 	.word	0x42c80000
 8001158:	08003f50 	.word	0x08003f50
 800115c:	2000022c 	.word	0x2000022c

08001160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001160:	b590      	push	{r4, r7, lr}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001166:	f000 fbe3 	bl	8001930 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800116a:	f000 f8b5 	bl	80012d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800116e:	f000 f9cb 	bl	8001508 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001172:	f000 f8f7 	bl	8001364 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001176:	f000 f923 	bl	80013c0 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800117a:	f000 f971 	bl	8001460 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800117e:	f000 f999 	bl	80014b4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  init_Rak(); // INICIALIZAMOS EL RAK
 8001182:	f7ff fe49 	bl	8000e18 <init_Rak>
  int val_adc=0;
 8001186:	2300      	movs	r3, #0
 8001188:	607b      	str	r3, [r7, #4]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  val_adc++;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	3301      	adds	r3, #1
 800118e:	607b      	str	r3, [r7, #4]
	  if(val_adc > 255) val_adc=0;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2bff      	cmp	r3, #255	@ 0xff
 8001194:	dd01      	ble.n	800119a <main+0x3a>
 8001196:	2300      	movs	r3, #0
 8001198:	607b      	str	r3, [r7, #4]
	/*  -----------*/
	  if(DHT11_Start())
 800119a:	f7ff feb5 	bl	8000f08 <DHT11_Start>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d06b      	beq.n	800127c <main+0x11c>
	  		    {
	  		      RHI = DHT11_Read(); // Relative humidity integral
 80011a4:	f7ff ff28 	bl	8000ff8 <DHT11_Read>
 80011a8:	4603      	mov	r3, r0
 80011aa:	461a      	mov	r2, r3
 80011ac:	4b3f      	ldr	r3, [pc, #252]	@ (80012ac <main+0x14c>)
 80011ae:	701a      	strb	r2, [r3, #0]
	  		      RHD = DHT11_Read(); // Relative humidity decimal
 80011b0:	f7ff ff22 	bl	8000ff8 <DHT11_Read>
 80011b4:	4603      	mov	r3, r0
 80011b6:	461a      	mov	r2, r3
 80011b8:	4b3d      	ldr	r3, [pc, #244]	@ (80012b0 <main+0x150>)
 80011ba:	701a      	strb	r2, [r3, #0]
	  		      TCI = DHT11_Read(); // Celsius integral
 80011bc:	f7ff ff1c 	bl	8000ff8 <DHT11_Read>
 80011c0:	4603      	mov	r3, r0
 80011c2:	461a      	mov	r2, r3
 80011c4:	4b3b      	ldr	r3, [pc, #236]	@ (80012b4 <main+0x154>)
 80011c6:	701a      	strb	r2, [r3, #0]
	  		      TCD = DHT11_Read(); // Celsius decimal
 80011c8:	f7ff ff16 	bl	8000ff8 <DHT11_Read>
 80011cc:	4603      	mov	r3, r0
 80011ce:	461a      	mov	r2, r3
 80011d0:	4b39      	ldr	r3, [pc, #228]	@ (80012b8 <main+0x158>)
 80011d2:	701a      	strb	r2, [r3, #0]
	  		      SUM = DHT11_Read(); // Check sum
 80011d4:	f7ff ff10 	bl	8000ff8 <DHT11_Read>
 80011d8:	4603      	mov	r3, r0
 80011da:	461a      	mov	r2, r3
 80011dc:	4b37      	ldr	r3, [pc, #220]	@ (80012bc <main+0x15c>)
 80011de:	701a      	strb	r2, [r3, #0]
	  		      if (RHI + RHD + TCI + TCD == SUM)
 80011e0:	4b32      	ldr	r3, [pc, #200]	@ (80012ac <main+0x14c>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	461a      	mov	r2, r3
 80011e6:	4b32      	ldr	r3, [pc, #200]	@ (80012b0 <main+0x150>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	4413      	add	r3, r2
 80011ec:	4a31      	ldr	r2, [pc, #196]	@ (80012b4 <main+0x154>)
 80011ee:	7812      	ldrb	r2, [r2, #0]
 80011f0:	4413      	add	r3, r2
 80011f2:	4a31      	ldr	r2, [pc, #196]	@ (80012b8 <main+0x158>)
 80011f4:	7812      	ldrb	r2, [r2, #0]
 80011f6:	4413      	add	r3, r2
 80011f8:	4a30      	ldr	r2, [pc, #192]	@ (80012bc <main+0x15c>)
 80011fa:	7812      	ldrb	r2, [r2, #0]
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d13d      	bne.n	800127c <main+0x11c>
	  		      {
	  		        // Can use RHI and TCI for any purposes if whole number only needed
	  		        tCelsius = (float)TCI + (float)(TCD/10.0);
 8001200:	4b2c      	ldr	r3, [pc, #176]	@ (80012b4 <main+0x154>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff fd31 	bl	8000c6c <__aeabi_ui2f>
 800120a:	4604      	mov	r4, r0
 800120c:	4b2a      	ldr	r3, [pc, #168]	@ (80012b8 <main+0x158>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff f9a9 	bl	8000568 <__aeabi_i2d>
 8001216:	f04f 0200 	mov.w	r2, #0
 800121a:	4b29      	ldr	r3, [pc, #164]	@ (80012c0 <main+0x160>)
 800121c:	f7ff fb38 	bl	8000890 <__aeabi_ddiv>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	4610      	mov	r0, r2
 8001226:	4619      	mov	r1, r3
 8001228:	f7ff fc1a 	bl	8000a60 <__aeabi_d2f>
 800122c:	4603      	mov	r3, r0
 800122e:	4619      	mov	r1, r3
 8001230:	4620      	mov	r0, r4
 8001232:	f7ff fc6b 	bl	8000b0c <__addsf3>
 8001236:	4603      	mov	r3, r0
 8001238:	461a      	mov	r2, r3
 800123a:	4b22      	ldr	r3, [pc, #136]	@ (80012c4 <main+0x164>)
 800123c:	601a      	str	r2, [r3, #0]
	  		        RH = (float)RHI + (float)(RHD/10.0);
 800123e:	4b1b      	ldr	r3, [pc, #108]	@ (80012ac <main+0x14c>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff fd12 	bl	8000c6c <__aeabi_ui2f>
 8001248:	4604      	mov	r4, r0
 800124a:	4b19      	ldr	r3, [pc, #100]	@ (80012b0 <main+0x150>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff f98a 	bl	8000568 <__aeabi_i2d>
 8001254:	f04f 0200 	mov.w	r2, #0
 8001258:	4b19      	ldr	r3, [pc, #100]	@ (80012c0 <main+0x160>)
 800125a:	f7ff fb19 	bl	8000890 <__aeabi_ddiv>
 800125e:	4602      	mov	r2, r0
 8001260:	460b      	mov	r3, r1
 8001262:	4610      	mov	r0, r2
 8001264:	4619      	mov	r1, r3
 8001266:	f7ff fbfb 	bl	8000a60 <__aeabi_d2f>
 800126a:	4603      	mov	r3, r0
 800126c:	4619      	mov	r1, r3
 800126e:	4620      	mov	r0, r4
 8001270:	f7ff fc4c 	bl	8000b0c <__addsf3>
 8001274:	4603      	mov	r3, r0
 8001276:	461a      	mov	r2, r3
 8001278:	4b13      	ldr	r3, [pc, #76]	@ (80012c8 <main+0x168>)
 800127a:	601a      	str	r2, [r3, #0]
	  		      }
	  		    }
	  HAL_UART_Transmit(&huart2, (uint8_t*)"--- Enviando Datos ---\r\n", 24, 100);
 800127c:	2364      	movs	r3, #100	@ 0x64
 800127e:	2218      	movs	r2, #24
 8001280:	4912      	ldr	r1, [pc, #72]	@ (80012cc <main+0x16c>)
 8001282:	4813      	ldr	r0, [pc, #76]	@ (80012d0 <main+0x170>)
 8001284:	f001 fea6 	bl	8002fd4 <HAL_UART_Transmit>
	  Rak_EnviaDatos(val_adc, RH, tCelsius);
 8001288:	4b0f      	ldr	r3, [pc, #60]	@ (80012c8 <main+0x168>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a0d      	ldr	r2, [pc, #52]	@ (80012c4 <main+0x164>)
 800128e:	6812      	ldr	r2, [r2, #0]
 8001290:	4619      	mov	r1, r3
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f7ff ff2c 	bl	80010f0 <Rak_EnviaDatos>
	  HAL_Delay(15000);
 8001298:	f643 2098 	movw	r0, #15000	@ 0x3a98
 800129c:	f000 fbaa 	bl	80019f4 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80012a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012a4:	480b      	ldr	r0, [pc, #44]	@ (80012d4 <main+0x174>)
 80012a6:	f000 fe60 	bl	8001f6a <HAL_GPIO_TogglePin>
	  val_adc++;
 80012aa:	e76e      	b.n	800118a <main+0x2a>
 80012ac:	2000026c 	.word	0x2000026c
 80012b0:	2000026d 	.word	0x2000026d
 80012b4:	2000026e 	.word	0x2000026e
 80012b8:	2000026f 	.word	0x2000026f
 80012bc:	20000270 	.word	0x20000270
 80012c0:	40240000 	.word	0x40240000
 80012c4:	20000274 	.word	0x20000274
 80012c8:	20000278 	.word	0x20000278
 80012cc:	08003f6c 	.word	0x08003f6c
 80012d0:	200001e4 	.word	0x200001e4
 80012d4:	40011000 	.word	0x40011000

080012d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b090      	sub	sp, #64	@ 0x40
 80012dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012de:	f107 0318 	add.w	r3, r7, #24
 80012e2:	2228      	movs	r2, #40	@ 0x28
 80012e4:	2100      	movs	r1, #0
 80012e6:	4618      	mov	r0, r3
 80012e8:	f002 f916 	bl	8003518 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012ec:	1d3b      	adds	r3, r7, #4
 80012ee:	2200      	movs	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	605a      	str	r2, [r3, #4]
 80012f4:	609a      	str	r2, [r3, #8]
 80012f6:	60da      	str	r2, [r3, #12]
 80012f8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012fa:	2301      	movs	r3, #1
 80012fc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012fe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001302:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001304:	2300      	movs	r3, #0
 8001306:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001308:	2301      	movs	r3, #1
 800130a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800130c:	2302      	movs	r3, #2
 800130e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001310:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001314:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001316:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800131a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800131c:	f107 0318 	add.w	r3, r7, #24
 8001320:	4618      	mov	r0, r3
 8001322:	f000 ff7f 	bl	8002224 <HAL_RCC_OscConfig>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800132c:	f000 f95a 	bl	80015e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001330:	230f      	movs	r3, #15
 8001332:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001334:	2302      	movs	r3, #2
 8001336:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001338:	2300      	movs	r3, #0
 800133a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800133c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001340:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001342:	2300      	movs	r3, #0
 8001344:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001346:	1d3b      	adds	r3, r7, #4
 8001348:	2102      	movs	r1, #2
 800134a:	4618      	mov	r0, r3
 800134c:	f001 f9ec 	bl	8002728 <HAL_RCC_ClockConfig>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001356:	f000 f945 	bl	80015e4 <Error_Handler>
  }
}
 800135a:	bf00      	nop
 800135c:	3740      	adds	r7, #64	@ 0x40
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
	...

08001364 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001368:	4b12      	ldr	r3, [pc, #72]	@ (80013b4 <MX_I2C1_Init+0x50>)
 800136a:	4a13      	ldr	r2, [pc, #76]	@ (80013b8 <MX_I2C1_Init+0x54>)
 800136c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800136e:	4b11      	ldr	r3, [pc, #68]	@ (80013b4 <MX_I2C1_Init+0x50>)
 8001370:	4a12      	ldr	r2, [pc, #72]	@ (80013bc <MX_I2C1_Init+0x58>)
 8001372:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001374:	4b0f      	ldr	r3, [pc, #60]	@ (80013b4 <MX_I2C1_Init+0x50>)
 8001376:	2200      	movs	r2, #0
 8001378:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800137a:	4b0e      	ldr	r3, [pc, #56]	@ (80013b4 <MX_I2C1_Init+0x50>)
 800137c:	2200      	movs	r2, #0
 800137e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001380:	4b0c      	ldr	r3, [pc, #48]	@ (80013b4 <MX_I2C1_Init+0x50>)
 8001382:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001386:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001388:	4b0a      	ldr	r3, [pc, #40]	@ (80013b4 <MX_I2C1_Init+0x50>)
 800138a:	2200      	movs	r2, #0
 800138c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800138e:	4b09      	ldr	r3, [pc, #36]	@ (80013b4 <MX_I2C1_Init+0x50>)
 8001390:	2200      	movs	r2, #0
 8001392:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001394:	4b07      	ldr	r3, [pc, #28]	@ (80013b4 <MX_I2C1_Init+0x50>)
 8001396:	2200      	movs	r2, #0
 8001398:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800139a:	4b06      	ldr	r3, [pc, #24]	@ (80013b4 <MX_I2C1_Init+0x50>)
 800139c:	2200      	movs	r2, #0
 800139e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013a0:	4804      	ldr	r0, [pc, #16]	@ (80013b4 <MX_I2C1_Init+0x50>)
 80013a2:	f000 fdfb 	bl	8001f9c <HAL_I2C_Init>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80013ac:	f000 f91a 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013b0:	bf00      	nop
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	20000100 	.word	0x20000100
 80013b8:	40005400 	.word	0x40005400
 80013bc:	00061a80 	.word	0x00061a80

080013c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b086      	sub	sp, #24
 80013c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013c6:	f107 0308 	add.w	r3, r7, #8
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	605a      	str	r2, [r3, #4]
 80013d0:	609a      	str	r2, [r3, #8]
 80013d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013d4:	463b      	mov	r3, r7
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001458 <MX_TIM1_Init+0x98>)
 80013de:	4a1f      	ldr	r2, [pc, #124]	@ (800145c <MX_TIM1_Init+0x9c>)
 80013e0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80013e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001458 <MX_TIM1_Init+0x98>)
 80013e4:	2247      	movs	r2, #71	@ 0x47
 80013e6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001458 <MX_TIM1_Init+0x98>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80013ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001458 <MX_TIM1_Init+0x98>)
 80013f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013f4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013f6:	4b18      	ldr	r3, [pc, #96]	@ (8001458 <MX_TIM1_Init+0x98>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013fc:	4b16      	ldr	r3, [pc, #88]	@ (8001458 <MX_TIM1_Init+0x98>)
 80013fe:	2200      	movs	r2, #0
 8001400:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001402:	4b15      	ldr	r3, [pc, #84]	@ (8001458 <MX_TIM1_Init+0x98>)
 8001404:	2200      	movs	r2, #0
 8001406:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001408:	4813      	ldr	r0, [pc, #76]	@ (8001458 <MX_TIM1_Init+0x98>)
 800140a:	f001 fb1b 	bl	8002a44 <HAL_TIM_Base_Init>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001414:	f000 f8e6 	bl	80015e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001418:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800141c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800141e:	f107 0308 	add.w	r3, r7, #8
 8001422:	4619      	mov	r1, r3
 8001424:	480c      	ldr	r0, [pc, #48]	@ (8001458 <MX_TIM1_Init+0x98>)
 8001426:	f001 fb5c 	bl	8002ae2 <HAL_TIM_ConfigClockSource>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001430:	f000 f8d8 	bl	80015e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001434:	2300      	movs	r3, #0
 8001436:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001438:	2300      	movs	r3, #0
 800143a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800143c:	463b      	mov	r3, r7
 800143e:	4619      	mov	r1, r3
 8001440:	4805      	ldr	r0, [pc, #20]	@ (8001458 <MX_TIM1_Init+0x98>)
 8001442:	f001 fd19 	bl	8002e78 <HAL_TIMEx_MasterConfigSynchronization>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800144c:	f000 f8ca 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001450:	bf00      	nop
 8001452:	3718      	adds	r7, #24
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	20000154 	.word	0x20000154
 800145c:	40012c00 	.word	0x40012c00

08001460 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001464:	4b11      	ldr	r3, [pc, #68]	@ (80014ac <MX_USART1_UART_Init+0x4c>)
 8001466:	4a12      	ldr	r2, [pc, #72]	@ (80014b0 <MX_USART1_UART_Init+0x50>)
 8001468:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800146a:	4b10      	ldr	r3, [pc, #64]	@ (80014ac <MX_USART1_UART_Init+0x4c>)
 800146c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001470:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001472:	4b0e      	ldr	r3, [pc, #56]	@ (80014ac <MX_USART1_UART_Init+0x4c>)
 8001474:	2200      	movs	r2, #0
 8001476:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001478:	4b0c      	ldr	r3, [pc, #48]	@ (80014ac <MX_USART1_UART_Init+0x4c>)
 800147a:	2200      	movs	r2, #0
 800147c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800147e:	4b0b      	ldr	r3, [pc, #44]	@ (80014ac <MX_USART1_UART_Init+0x4c>)
 8001480:	2200      	movs	r2, #0
 8001482:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001484:	4b09      	ldr	r3, [pc, #36]	@ (80014ac <MX_USART1_UART_Init+0x4c>)
 8001486:	220c      	movs	r2, #12
 8001488:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800148a:	4b08      	ldr	r3, [pc, #32]	@ (80014ac <MX_USART1_UART_Init+0x4c>)
 800148c:	2200      	movs	r2, #0
 800148e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001490:	4b06      	ldr	r3, [pc, #24]	@ (80014ac <MX_USART1_UART_Init+0x4c>)
 8001492:	2200      	movs	r2, #0
 8001494:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001496:	4805      	ldr	r0, [pc, #20]	@ (80014ac <MX_USART1_UART_Init+0x4c>)
 8001498:	f001 fd4c 	bl	8002f34 <HAL_UART_Init>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80014a2:	f000 f89f 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014a6:	bf00      	nop
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	2000019c 	.word	0x2000019c
 80014b0:	40013800 	.word	0x40013800

080014b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014b8:	4b11      	ldr	r3, [pc, #68]	@ (8001500 <MX_USART2_UART_Init+0x4c>)
 80014ba:	4a12      	ldr	r2, [pc, #72]	@ (8001504 <MX_USART2_UART_Init+0x50>)
 80014bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014be:	4b10      	ldr	r3, [pc, #64]	@ (8001500 <MX_USART2_UART_Init+0x4c>)
 80014c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001500 <MX_USART2_UART_Init+0x4c>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001500 <MX_USART2_UART_Init+0x4c>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001500 <MX_USART2_UART_Init+0x4c>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014d8:	4b09      	ldr	r3, [pc, #36]	@ (8001500 <MX_USART2_UART_Init+0x4c>)
 80014da:	220c      	movs	r2, #12
 80014dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014de:	4b08      	ldr	r3, [pc, #32]	@ (8001500 <MX_USART2_UART_Init+0x4c>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014e4:	4b06      	ldr	r3, [pc, #24]	@ (8001500 <MX_USART2_UART_Init+0x4c>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014ea:	4805      	ldr	r0, [pc, #20]	@ (8001500 <MX_USART2_UART_Init+0x4c>)
 80014ec:	f001 fd22 	bl	8002f34 <HAL_UART_Init>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014f6:	f000 f875 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014fa:	bf00      	nop
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	200001e4 	.word	0x200001e4
 8001504:	40004400 	.word	0x40004400

08001508 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b088      	sub	sp, #32
 800150c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800150e:	f107 0310 	add.w	r3, r7, #16
 8001512:	2200      	movs	r2, #0
 8001514:	601a      	str	r2, [r3, #0]
 8001516:	605a      	str	r2, [r3, #4]
 8001518:	609a      	str	r2, [r3, #8]
 800151a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800151c:	4b2e      	ldr	r3, [pc, #184]	@ (80015d8 <MX_GPIO_Init+0xd0>)
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	4a2d      	ldr	r2, [pc, #180]	@ (80015d8 <MX_GPIO_Init+0xd0>)
 8001522:	f043 0310 	orr.w	r3, r3, #16
 8001526:	6193      	str	r3, [r2, #24]
 8001528:	4b2b      	ldr	r3, [pc, #172]	@ (80015d8 <MX_GPIO_Init+0xd0>)
 800152a:	699b      	ldr	r3, [r3, #24]
 800152c:	f003 0310 	and.w	r3, r3, #16
 8001530:	60fb      	str	r3, [r7, #12]
 8001532:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001534:	4b28      	ldr	r3, [pc, #160]	@ (80015d8 <MX_GPIO_Init+0xd0>)
 8001536:	699b      	ldr	r3, [r3, #24]
 8001538:	4a27      	ldr	r2, [pc, #156]	@ (80015d8 <MX_GPIO_Init+0xd0>)
 800153a:	f043 0320 	orr.w	r3, r3, #32
 800153e:	6193      	str	r3, [r2, #24]
 8001540:	4b25      	ldr	r3, [pc, #148]	@ (80015d8 <MX_GPIO_Init+0xd0>)
 8001542:	699b      	ldr	r3, [r3, #24]
 8001544:	f003 0320 	and.w	r3, r3, #32
 8001548:	60bb      	str	r3, [r7, #8]
 800154a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800154c:	4b22      	ldr	r3, [pc, #136]	@ (80015d8 <MX_GPIO_Init+0xd0>)
 800154e:	699b      	ldr	r3, [r3, #24]
 8001550:	4a21      	ldr	r2, [pc, #132]	@ (80015d8 <MX_GPIO_Init+0xd0>)
 8001552:	f043 0304 	orr.w	r3, r3, #4
 8001556:	6193      	str	r3, [r2, #24]
 8001558:	4b1f      	ldr	r3, [pc, #124]	@ (80015d8 <MX_GPIO_Init+0xd0>)
 800155a:	699b      	ldr	r3, [r3, #24]
 800155c:	f003 0304 	and.w	r3, r3, #4
 8001560:	607b      	str	r3, [r7, #4]
 8001562:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001564:	4b1c      	ldr	r3, [pc, #112]	@ (80015d8 <MX_GPIO_Init+0xd0>)
 8001566:	699b      	ldr	r3, [r3, #24]
 8001568:	4a1b      	ldr	r2, [pc, #108]	@ (80015d8 <MX_GPIO_Init+0xd0>)
 800156a:	f043 0308 	orr.w	r3, r3, #8
 800156e:	6193      	str	r3, [r2, #24]
 8001570:	4b19      	ldr	r3, [pc, #100]	@ (80015d8 <MX_GPIO_Init+0xd0>)
 8001572:	699b      	ldr	r3, [r3, #24]
 8001574:	f003 0308 	and.w	r3, r3, #8
 8001578:	603b      	str	r3, [r7, #0]
 800157a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800157c:	2200      	movs	r2, #0
 800157e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001582:	4816      	ldr	r0, [pc, #88]	@ (80015dc <MX_GPIO_Init+0xd4>)
 8001584:	f000 fcd9 	bl	8001f3a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8001588:	2200      	movs	r2, #0
 800158a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800158e:	4814      	ldr	r0, [pc, #80]	@ (80015e0 <MX_GPIO_Init+0xd8>)
 8001590:	f000 fcd3 	bl	8001f3a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001594:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001598:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800159a:	2301      	movs	r3, #1
 800159c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159e:	2300      	movs	r3, #0
 80015a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a2:	2302      	movs	r3, #2
 80015a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015a6:	f107 0310 	add.w	r3, r7, #16
 80015aa:	4619      	mov	r1, r3
 80015ac:	480b      	ldr	r0, [pc, #44]	@ (80015dc <MX_GPIO_Init+0xd4>)
 80015ae:	f000 fb29 	bl	8001c04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80015b2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b8:	2301      	movs	r3, #1
 80015ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	2300      	movs	r3, #0
 80015be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c0:	2302      	movs	r3, #2
 80015c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015c4:	f107 0310 	add.w	r3, r7, #16
 80015c8:	4619      	mov	r1, r3
 80015ca:	4805      	ldr	r0, [pc, #20]	@ (80015e0 <MX_GPIO_Init+0xd8>)
 80015cc:	f000 fb1a 	bl	8001c04 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015d0:	bf00      	nop
 80015d2:	3720      	adds	r7, #32
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	40021000 	.word	0x40021000
 80015dc:	40011000 	.word	0x40011000
 80015e0:	40010c00 	.word	0x40010c00

080015e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015e8:	b672      	cpsid	i
}
 80015ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015ec:	bf00      	nop
 80015ee:	e7fd      	b.n	80015ec <Error_Handler+0x8>

080015f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b085      	sub	sp, #20
 80015f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80015f6:	4b15      	ldr	r3, [pc, #84]	@ (800164c <HAL_MspInit+0x5c>)
 80015f8:	699b      	ldr	r3, [r3, #24]
 80015fa:	4a14      	ldr	r2, [pc, #80]	@ (800164c <HAL_MspInit+0x5c>)
 80015fc:	f043 0301 	orr.w	r3, r3, #1
 8001600:	6193      	str	r3, [r2, #24]
 8001602:	4b12      	ldr	r3, [pc, #72]	@ (800164c <HAL_MspInit+0x5c>)
 8001604:	699b      	ldr	r3, [r3, #24]
 8001606:	f003 0301 	and.w	r3, r3, #1
 800160a:	60bb      	str	r3, [r7, #8]
 800160c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800160e:	4b0f      	ldr	r3, [pc, #60]	@ (800164c <HAL_MspInit+0x5c>)
 8001610:	69db      	ldr	r3, [r3, #28]
 8001612:	4a0e      	ldr	r2, [pc, #56]	@ (800164c <HAL_MspInit+0x5c>)
 8001614:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001618:	61d3      	str	r3, [r2, #28]
 800161a:	4b0c      	ldr	r3, [pc, #48]	@ (800164c <HAL_MspInit+0x5c>)
 800161c:	69db      	ldr	r3, [r3, #28]
 800161e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001622:	607b      	str	r3, [r7, #4]
 8001624:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001626:	4b0a      	ldr	r3, [pc, #40]	@ (8001650 <HAL_MspInit+0x60>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	60fb      	str	r3, [r7, #12]
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001632:	60fb      	str	r3, [r7, #12]
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800163a:	60fb      	str	r3, [r7, #12]
 800163c:	4a04      	ldr	r2, [pc, #16]	@ (8001650 <HAL_MspInit+0x60>)
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001642:	bf00      	nop
 8001644:	3714      	adds	r7, #20
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr
 800164c:	40021000 	.word	0x40021000
 8001650:	40010000 	.word	0x40010000

08001654 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b088      	sub	sp, #32
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800165c:	f107 0310 	add.w	r3, r7, #16
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	605a      	str	r2, [r3, #4]
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a15      	ldr	r2, [pc, #84]	@ (80016c4 <HAL_I2C_MspInit+0x70>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d123      	bne.n	80016bc <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001674:	4b14      	ldr	r3, [pc, #80]	@ (80016c8 <HAL_I2C_MspInit+0x74>)
 8001676:	699b      	ldr	r3, [r3, #24]
 8001678:	4a13      	ldr	r2, [pc, #76]	@ (80016c8 <HAL_I2C_MspInit+0x74>)
 800167a:	f043 0308 	orr.w	r3, r3, #8
 800167e:	6193      	str	r3, [r2, #24]
 8001680:	4b11      	ldr	r3, [pc, #68]	@ (80016c8 <HAL_I2C_MspInit+0x74>)
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	f003 0308 	and.w	r3, r3, #8
 8001688:	60fb      	str	r3, [r7, #12]
 800168a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800168c:	23c0      	movs	r3, #192	@ 0xc0
 800168e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001690:	2312      	movs	r3, #18
 8001692:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001694:	2303      	movs	r3, #3
 8001696:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001698:	f107 0310 	add.w	r3, r7, #16
 800169c:	4619      	mov	r1, r3
 800169e:	480b      	ldr	r0, [pc, #44]	@ (80016cc <HAL_I2C_MspInit+0x78>)
 80016a0:	f000 fab0 	bl	8001c04 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016a4:	4b08      	ldr	r3, [pc, #32]	@ (80016c8 <HAL_I2C_MspInit+0x74>)
 80016a6:	69db      	ldr	r3, [r3, #28]
 80016a8:	4a07      	ldr	r2, [pc, #28]	@ (80016c8 <HAL_I2C_MspInit+0x74>)
 80016aa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80016ae:	61d3      	str	r3, [r2, #28]
 80016b0:	4b05      	ldr	r3, [pc, #20]	@ (80016c8 <HAL_I2C_MspInit+0x74>)
 80016b2:	69db      	ldr	r3, [r3, #28]
 80016b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016b8:	60bb      	str	r3, [r7, #8]
 80016ba:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80016bc:	bf00      	nop
 80016be:	3720      	adds	r7, #32
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40005400 	.word	0x40005400
 80016c8:	40021000 	.word	0x40021000
 80016cc:	40010c00 	.word	0x40010c00

080016d0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a09      	ldr	r2, [pc, #36]	@ (8001704 <HAL_TIM_Base_MspInit+0x34>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d10b      	bne.n	80016fa <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016e2:	4b09      	ldr	r3, [pc, #36]	@ (8001708 <HAL_TIM_Base_MspInit+0x38>)
 80016e4:	699b      	ldr	r3, [r3, #24]
 80016e6:	4a08      	ldr	r2, [pc, #32]	@ (8001708 <HAL_TIM_Base_MspInit+0x38>)
 80016e8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80016ec:	6193      	str	r3, [r2, #24]
 80016ee:	4b06      	ldr	r3, [pc, #24]	@ (8001708 <HAL_TIM_Base_MspInit+0x38>)
 80016f0:	699b      	ldr	r3, [r3, #24]
 80016f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80016f6:	60fb      	str	r3, [r7, #12]
 80016f8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80016fa:	bf00      	nop
 80016fc:	3714      	adds	r7, #20
 80016fe:	46bd      	mov	sp, r7
 8001700:	bc80      	pop	{r7}
 8001702:	4770      	bx	lr
 8001704:	40012c00 	.word	0x40012c00
 8001708:	40021000 	.word	0x40021000

0800170c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b08a      	sub	sp, #40	@ 0x28
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001714:	f107 0318 	add.w	r3, r7, #24
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]
 800171c:	605a      	str	r2, [r3, #4]
 800171e:	609a      	str	r2, [r3, #8]
 8001720:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a37      	ldr	r2, [pc, #220]	@ (8001804 <HAL_UART_MspInit+0xf8>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d132      	bne.n	8001792 <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800172c:	4b36      	ldr	r3, [pc, #216]	@ (8001808 <HAL_UART_MspInit+0xfc>)
 800172e:	699b      	ldr	r3, [r3, #24]
 8001730:	4a35      	ldr	r2, [pc, #212]	@ (8001808 <HAL_UART_MspInit+0xfc>)
 8001732:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001736:	6193      	str	r3, [r2, #24]
 8001738:	4b33      	ldr	r3, [pc, #204]	@ (8001808 <HAL_UART_MspInit+0xfc>)
 800173a:	699b      	ldr	r3, [r3, #24]
 800173c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001740:	617b      	str	r3, [r7, #20]
 8001742:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001744:	4b30      	ldr	r3, [pc, #192]	@ (8001808 <HAL_UART_MspInit+0xfc>)
 8001746:	699b      	ldr	r3, [r3, #24]
 8001748:	4a2f      	ldr	r2, [pc, #188]	@ (8001808 <HAL_UART_MspInit+0xfc>)
 800174a:	f043 0304 	orr.w	r3, r3, #4
 800174e:	6193      	str	r3, [r2, #24]
 8001750:	4b2d      	ldr	r3, [pc, #180]	@ (8001808 <HAL_UART_MspInit+0xfc>)
 8001752:	699b      	ldr	r3, [r3, #24]
 8001754:	f003 0304 	and.w	r3, r3, #4
 8001758:	613b      	str	r3, [r7, #16]
 800175a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800175c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001760:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001762:	2302      	movs	r3, #2
 8001764:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001766:	2303      	movs	r3, #3
 8001768:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800176a:	f107 0318 	add.w	r3, r7, #24
 800176e:	4619      	mov	r1, r3
 8001770:	4826      	ldr	r0, [pc, #152]	@ (800180c <HAL_UART_MspInit+0x100>)
 8001772:	f000 fa47 	bl	8001c04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001776:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800177a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800177c:	2300      	movs	r3, #0
 800177e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001784:	f107 0318 	add.w	r3, r7, #24
 8001788:	4619      	mov	r1, r3
 800178a:	4820      	ldr	r0, [pc, #128]	@ (800180c <HAL_UART_MspInit+0x100>)
 800178c:	f000 fa3a 	bl	8001c04 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001790:	e034      	b.n	80017fc <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a1e      	ldr	r2, [pc, #120]	@ (8001810 <HAL_UART_MspInit+0x104>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d12f      	bne.n	80017fc <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 800179c:	4b1a      	ldr	r3, [pc, #104]	@ (8001808 <HAL_UART_MspInit+0xfc>)
 800179e:	69db      	ldr	r3, [r3, #28]
 80017a0:	4a19      	ldr	r2, [pc, #100]	@ (8001808 <HAL_UART_MspInit+0xfc>)
 80017a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017a6:	61d3      	str	r3, [r2, #28]
 80017a8:	4b17      	ldr	r3, [pc, #92]	@ (8001808 <HAL_UART_MspInit+0xfc>)
 80017aa:	69db      	ldr	r3, [r3, #28]
 80017ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b4:	4b14      	ldr	r3, [pc, #80]	@ (8001808 <HAL_UART_MspInit+0xfc>)
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	4a13      	ldr	r2, [pc, #76]	@ (8001808 <HAL_UART_MspInit+0xfc>)
 80017ba:	f043 0304 	orr.w	r3, r3, #4
 80017be:	6193      	str	r3, [r2, #24]
 80017c0:	4b11      	ldr	r3, [pc, #68]	@ (8001808 <HAL_UART_MspInit+0xfc>)
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	f003 0304 	and.w	r3, r3, #4
 80017c8:	60bb      	str	r3, [r7, #8]
 80017ca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80017cc:	2304      	movs	r3, #4
 80017ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d0:	2302      	movs	r3, #2
 80017d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017d4:	2303      	movs	r3, #3
 80017d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d8:	f107 0318 	add.w	r3, r7, #24
 80017dc:	4619      	mov	r1, r3
 80017de:	480b      	ldr	r0, [pc, #44]	@ (800180c <HAL_UART_MspInit+0x100>)
 80017e0:	f000 fa10 	bl	8001c04 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80017e4:	2308      	movs	r3, #8
 80017e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017e8:	2300      	movs	r3, #0
 80017ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ec:	2300      	movs	r3, #0
 80017ee:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f0:	f107 0318 	add.w	r3, r7, #24
 80017f4:	4619      	mov	r1, r3
 80017f6:	4805      	ldr	r0, [pc, #20]	@ (800180c <HAL_UART_MspInit+0x100>)
 80017f8:	f000 fa04 	bl	8001c04 <HAL_GPIO_Init>
}
 80017fc:	bf00      	nop
 80017fe:	3728      	adds	r7, #40	@ 0x28
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	40013800 	.word	0x40013800
 8001808:	40021000 	.word	0x40021000
 800180c:	40010800 	.word	0x40010800
 8001810:	40004400 	.word	0x40004400

08001814 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <NMI_Handler+0x4>

0800181c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001820:	bf00      	nop
 8001822:	e7fd      	b.n	8001820 <HardFault_Handler+0x4>

08001824 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001828:	bf00      	nop
 800182a:	e7fd      	b.n	8001828 <MemManage_Handler+0x4>

0800182c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001830:	bf00      	nop
 8001832:	e7fd      	b.n	8001830 <BusFault_Handler+0x4>

08001834 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001838:	bf00      	nop
 800183a:	e7fd      	b.n	8001838 <UsageFault_Handler+0x4>

0800183c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001840:	bf00      	nop
 8001842:	46bd      	mov	sp, r7
 8001844:	bc80      	pop	{r7}
 8001846:	4770      	bx	lr

08001848 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800184c:	bf00      	nop
 800184e:	46bd      	mov	sp, r7
 8001850:	bc80      	pop	{r7}
 8001852:	4770      	bx	lr

08001854 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001858:	bf00      	nop
 800185a:	46bd      	mov	sp, r7
 800185c:	bc80      	pop	{r7}
 800185e:	4770      	bx	lr

08001860 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001864:	f000 f8aa 	bl	80019bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001868:	bf00      	nop
 800186a:	bd80      	pop	{r7, pc}

0800186c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b086      	sub	sp, #24
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001874:	4a14      	ldr	r2, [pc, #80]	@ (80018c8 <_sbrk+0x5c>)
 8001876:	4b15      	ldr	r3, [pc, #84]	@ (80018cc <_sbrk+0x60>)
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001880:	4b13      	ldr	r3, [pc, #76]	@ (80018d0 <_sbrk+0x64>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d102      	bne.n	800188e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001888:	4b11      	ldr	r3, [pc, #68]	@ (80018d0 <_sbrk+0x64>)
 800188a:	4a12      	ldr	r2, [pc, #72]	@ (80018d4 <_sbrk+0x68>)
 800188c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800188e:	4b10      	ldr	r3, [pc, #64]	@ (80018d0 <_sbrk+0x64>)
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4413      	add	r3, r2
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	429a      	cmp	r2, r3
 800189a:	d207      	bcs.n	80018ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800189c:	f001 fe5a 	bl	8003554 <__errno>
 80018a0:	4603      	mov	r3, r0
 80018a2:	220c      	movs	r2, #12
 80018a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018a6:	f04f 33ff 	mov.w	r3, #4294967295
 80018aa:	e009      	b.n	80018c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018ac:	4b08      	ldr	r3, [pc, #32]	@ (80018d0 <_sbrk+0x64>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018b2:	4b07      	ldr	r3, [pc, #28]	@ (80018d0 <_sbrk+0x64>)
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4413      	add	r3, r2
 80018ba:	4a05      	ldr	r2, [pc, #20]	@ (80018d0 <_sbrk+0x64>)
 80018bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018be:	68fb      	ldr	r3, [r7, #12]
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3718      	adds	r7, #24
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	20005000 	.word	0x20005000
 80018cc:	00000400 	.word	0x00000400
 80018d0:	2000027c 	.word	0x2000027c
 80018d4:	200003d0 	.word	0x200003d0

080018d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr

080018e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018e4:	f7ff fff8 	bl	80018d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018e8:	480b      	ldr	r0, [pc, #44]	@ (8001918 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80018ea:	490c      	ldr	r1, [pc, #48]	@ (800191c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80018ec:	4a0c      	ldr	r2, [pc, #48]	@ (8001920 <LoopFillZerobss+0x16>)
  movs r3, #0
 80018ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018f0:	e002      	b.n	80018f8 <LoopCopyDataInit>

080018f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018f6:	3304      	adds	r3, #4

080018f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018fc:	d3f9      	bcc.n	80018f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018fe:	4a09      	ldr	r2, [pc, #36]	@ (8001924 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001900:	4c09      	ldr	r4, [pc, #36]	@ (8001928 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001902:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001904:	e001      	b.n	800190a <LoopFillZerobss>

08001906 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001906:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001908:	3204      	adds	r2, #4

0800190a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800190a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800190c:	d3fb      	bcc.n	8001906 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800190e:	f001 fe27 	bl	8003560 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001912:	f7ff fc25 	bl	8001160 <main>
  bx lr
 8001916:	4770      	bx	lr
  ldr r0, =_sdata
 8001918:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800191c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001920:	08003ff8 	.word	0x08003ff8
  ldr r2, =_sbss
 8001924:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001928:	200003cc 	.word	0x200003cc

0800192c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800192c:	e7fe      	b.n	800192c <ADC1_2_IRQHandler>
	...

08001930 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001934:	4b08      	ldr	r3, [pc, #32]	@ (8001958 <HAL_Init+0x28>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a07      	ldr	r2, [pc, #28]	@ (8001958 <HAL_Init+0x28>)
 800193a:	f043 0310 	orr.w	r3, r3, #16
 800193e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001940:	2003      	movs	r0, #3
 8001942:	f000 f92b 	bl	8001b9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001946:	200f      	movs	r0, #15
 8001948:	f000 f808 	bl	800195c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800194c:	f7ff fe50 	bl	80015f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001950:	2300      	movs	r3, #0
}
 8001952:	4618      	mov	r0, r3
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40022000 	.word	0x40022000

0800195c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001964:	4b12      	ldr	r3, [pc, #72]	@ (80019b0 <HAL_InitTick+0x54>)
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	4b12      	ldr	r3, [pc, #72]	@ (80019b4 <HAL_InitTick+0x58>)
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	4619      	mov	r1, r3
 800196e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001972:	fbb3 f3f1 	udiv	r3, r3, r1
 8001976:	fbb2 f3f3 	udiv	r3, r2, r3
 800197a:	4618      	mov	r0, r3
 800197c:	f000 f935 	bl	8001bea <HAL_SYSTICK_Config>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e00e      	b.n	80019a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2b0f      	cmp	r3, #15
 800198e:	d80a      	bhi.n	80019a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001990:	2200      	movs	r2, #0
 8001992:	6879      	ldr	r1, [r7, #4]
 8001994:	f04f 30ff 	mov.w	r0, #4294967295
 8001998:	f000 f90b 	bl	8001bb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800199c:	4a06      	ldr	r2, [pc, #24]	@ (80019b8 <HAL_InitTick+0x5c>)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019a2:	2300      	movs	r3, #0
 80019a4:	e000      	b.n	80019a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	3708      	adds	r7, #8
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	20000000 	.word	0x20000000
 80019b4:	20000008 	.word	0x20000008
 80019b8:	20000004 	.word	0x20000004

080019bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019c0:	4b05      	ldr	r3, [pc, #20]	@ (80019d8 <HAL_IncTick+0x1c>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	461a      	mov	r2, r3
 80019c6:	4b05      	ldr	r3, [pc, #20]	@ (80019dc <HAL_IncTick+0x20>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4413      	add	r3, r2
 80019cc:	4a03      	ldr	r2, [pc, #12]	@ (80019dc <HAL_IncTick+0x20>)
 80019ce:	6013      	str	r3, [r2, #0]
}
 80019d0:	bf00      	nop
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr
 80019d8:	20000008 	.word	0x20000008
 80019dc:	20000280 	.word	0x20000280

080019e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  return uwTick;
 80019e4:	4b02      	ldr	r3, [pc, #8]	@ (80019f0 <HAL_GetTick+0x10>)
 80019e6:	681b      	ldr	r3, [r3, #0]
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bc80      	pop	{r7}
 80019ee:	4770      	bx	lr
 80019f0:	20000280 	.word	0x20000280

080019f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b084      	sub	sp, #16
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019fc:	f7ff fff0 	bl	80019e0 <HAL_GetTick>
 8001a00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a0c:	d005      	beq.n	8001a1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a38 <HAL_Delay+0x44>)
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	461a      	mov	r2, r3
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	4413      	add	r3, r2
 8001a18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a1a:	bf00      	nop
 8001a1c:	f7ff ffe0 	bl	80019e0 <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	68fa      	ldr	r2, [r7, #12]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d8f7      	bhi.n	8001a1c <HAL_Delay+0x28>
  {
  }
}
 8001a2c:	bf00      	nop
 8001a2e:	bf00      	nop
 8001a30:	3710      	adds	r7, #16
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	20000008 	.word	0x20000008

08001a3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f003 0307 	and.w	r3, r3, #7
 8001a4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a80 <__NVIC_SetPriorityGrouping+0x44>)
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a52:	68ba      	ldr	r2, [r7, #8]
 8001a54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a58:	4013      	ands	r3, r2
 8001a5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a6e:	4a04      	ldr	r2, [pc, #16]	@ (8001a80 <__NVIC_SetPriorityGrouping+0x44>)
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	60d3      	str	r3, [r2, #12]
}
 8001a74:	bf00      	nop
 8001a76:	3714      	adds	r7, #20
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bc80      	pop	{r7}
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	e000ed00 	.word	0xe000ed00

08001a84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a88:	4b04      	ldr	r3, [pc, #16]	@ (8001a9c <__NVIC_GetPriorityGrouping+0x18>)
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	0a1b      	lsrs	r3, r3, #8
 8001a8e:	f003 0307 	and.w	r3, r3, #7
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bc80      	pop	{r7}
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	e000ed00 	.word	0xe000ed00

08001aa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	6039      	str	r1, [r7, #0]
 8001aaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	db0a      	blt.n	8001aca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	b2da      	uxtb	r2, r3
 8001ab8:	490c      	ldr	r1, [pc, #48]	@ (8001aec <__NVIC_SetPriority+0x4c>)
 8001aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001abe:	0112      	lsls	r2, r2, #4
 8001ac0:	b2d2      	uxtb	r2, r2
 8001ac2:	440b      	add	r3, r1
 8001ac4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ac8:	e00a      	b.n	8001ae0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	b2da      	uxtb	r2, r3
 8001ace:	4908      	ldr	r1, [pc, #32]	@ (8001af0 <__NVIC_SetPriority+0x50>)
 8001ad0:	79fb      	ldrb	r3, [r7, #7]
 8001ad2:	f003 030f 	and.w	r3, r3, #15
 8001ad6:	3b04      	subs	r3, #4
 8001ad8:	0112      	lsls	r2, r2, #4
 8001ada:	b2d2      	uxtb	r2, r2
 8001adc:	440b      	add	r3, r1
 8001ade:	761a      	strb	r2, [r3, #24]
}
 8001ae0:	bf00      	nop
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bc80      	pop	{r7}
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	e000e100 	.word	0xe000e100
 8001af0:	e000ed00 	.word	0xe000ed00

08001af4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b089      	sub	sp, #36	@ 0x24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	f003 0307 	and.w	r3, r3, #7
 8001b06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b08:	69fb      	ldr	r3, [r7, #28]
 8001b0a:	f1c3 0307 	rsb	r3, r3, #7
 8001b0e:	2b04      	cmp	r3, #4
 8001b10:	bf28      	it	cs
 8001b12:	2304      	movcs	r3, #4
 8001b14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	3304      	adds	r3, #4
 8001b1a:	2b06      	cmp	r3, #6
 8001b1c:	d902      	bls.n	8001b24 <NVIC_EncodePriority+0x30>
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	3b03      	subs	r3, #3
 8001b22:	e000      	b.n	8001b26 <NVIC_EncodePriority+0x32>
 8001b24:	2300      	movs	r3, #0
 8001b26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b28:	f04f 32ff 	mov.w	r2, #4294967295
 8001b2c:	69bb      	ldr	r3, [r7, #24]
 8001b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b32:	43da      	mvns	r2, r3
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	401a      	ands	r2, r3
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	fa01 f303 	lsl.w	r3, r1, r3
 8001b46:	43d9      	mvns	r1, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b4c:	4313      	orrs	r3, r2
         );
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3724      	adds	r7, #36	@ 0x24
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bc80      	pop	{r7}
 8001b56:	4770      	bx	lr

08001b58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	3b01      	subs	r3, #1
 8001b64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b68:	d301      	bcc.n	8001b6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e00f      	b.n	8001b8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b98 <SysTick_Config+0x40>)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	3b01      	subs	r3, #1
 8001b74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b76:	210f      	movs	r1, #15
 8001b78:	f04f 30ff 	mov.w	r0, #4294967295
 8001b7c:	f7ff ff90 	bl	8001aa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b80:	4b05      	ldr	r3, [pc, #20]	@ (8001b98 <SysTick_Config+0x40>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b86:	4b04      	ldr	r3, [pc, #16]	@ (8001b98 <SysTick_Config+0x40>)
 8001b88:	2207      	movs	r2, #7
 8001b8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	e000e010 	.word	0xe000e010

08001b9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f7ff ff49 	bl	8001a3c <__NVIC_SetPriorityGrouping>
}
 8001baa:	bf00      	nop
 8001bac:	3708      	adds	r7, #8
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}

08001bb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b086      	sub	sp, #24
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	4603      	mov	r3, r0
 8001bba:	60b9      	str	r1, [r7, #8]
 8001bbc:	607a      	str	r2, [r7, #4]
 8001bbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bc4:	f7ff ff5e 	bl	8001a84 <__NVIC_GetPriorityGrouping>
 8001bc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bca:	687a      	ldr	r2, [r7, #4]
 8001bcc:	68b9      	ldr	r1, [r7, #8]
 8001bce:	6978      	ldr	r0, [r7, #20]
 8001bd0:	f7ff ff90 	bl	8001af4 <NVIC_EncodePriority>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bda:	4611      	mov	r1, r2
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7ff ff5f 	bl	8001aa0 <__NVIC_SetPriority>
}
 8001be2:	bf00      	nop
 8001be4:	3718      	adds	r7, #24
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}

08001bea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b082      	sub	sp, #8
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f7ff ffb0 	bl	8001b58 <SysTick_Config>
 8001bf8:	4603      	mov	r3, r0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
	...

08001c04 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b08b      	sub	sp, #44	@ 0x2c
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c12:	2300      	movs	r3, #0
 8001c14:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c16:	e169      	b.n	8001eec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c18:	2201      	movs	r2, #1
 8001c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	69fa      	ldr	r2, [r7, #28]
 8001c28:	4013      	ands	r3, r2
 8001c2a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	f040 8158 	bne.w	8001ee6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	4a9a      	ldr	r2, [pc, #616]	@ (8001ea4 <HAL_GPIO_Init+0x2a0>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d05e      	beq.n	8001cfe <HAL_GPIO_Init+0xfa>
 8001c40:	4a98      	ldr	r2, [pc, #608]	@ (8001ea4 <HAL_GPIO_Init+0x2a0>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d875      	bhi.n	8001d32 <HAL_GPIO_Init+0x12e>
 8001c46:	4a98      	ldr	r2, [pc, #608]	@ (8001ea8 <HAL_GPIO_Init+0x2a4>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d058      	beq.n	8001cfe <HAL_GPIO_Init+0xfa>
 8001c4c:	4a96      	ldr	r2, [pc, #600]	@ (8001ea8 <HAL_GPIO_Init+0x2a4>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d86f      	bhi.n	8001d32 <HAL_GPIO_Init+0x12e>
 8001c52:	4a96      	ldr	r2, [pc, #600]	@ (8001eac <HAL_GPIO_Init+0x2a8>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d052      	beq.n	8001cfe <HAL_GPIO_Init+0xfa>
 8001c58:	4a94      	ldr	r2, [pc, #592]	@ (8001eac <HAL_GPIO_Init+0x2a8>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d869      	bhi.n	8001d32 <HAL_GPIO_Init+0x12e>
 8001c5e:	4a94      	ldr	r2, [pc, #592]	@ (8001eb0 <HAL_GPIO_Init+0x2ac>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d04c      	beq.n	8001cfe <HAL_GPIO_Init+0xfa>
 8001c64:	4a92      	ldr	r2, [pc, #584]	@ (8001eb0 <HAL_GPIO_Init+0x2ac>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d863      	bhi.n	8001d32 <HAL_GPIO_Init+0x12e>
 8001c6a:	4a92      	ldr	r2, [pc, #584]	@ (8001eb4 <HAL_GPIO_Init+0x2b0>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d046      	beq.n	8001cfe <HAL_GPIO_Init+0xfa>
 8001c70:	4a90      	ldr	r2, [pc, #576]	@ (8001eb4 <HAL_GPIO_Init+0x2b0>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d85d      	bhi.n	8001d32 <HAL_GPIO_Init+0x12e>
 8001c76:	2b12      	cmp	r3, #18
 8001c78:	d82a      	bhi.n	8001cd0 <HAL_GPIO_Init+0xcc>
 8001c7a:	2b12      	cmp	r3, #18
 8001c7c:	d859      	bhi.n	8001d32 <HAL_GPIO_Init+0x12e>
 8001c7e:	a201      	add	r2, pc, #4	@ (adr r2, 8001c84 <HAL_GPIO_Init+0x80>)
 8001c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c84:	08001cff 	.word	0x08001cff
 8001c88:	08001cd9 	.word	0x08001cd9
 8001c8c:	08001ceb 	.word	0x08001ceb
 8001c90:	08001d2d 	.word	0x08001d2d
 8001c94:	08001d33 	.word	0x08001d33
 8001c98:	08001d33 	.word	0x08001d33
 8001c9c:	08001d33 	.word	0x08001d33
 8001ca0:	08001d33 	.word	0x08001d33
 8001ca4:	08001d33 	.word	0x08001d33
 8001ca8:	08001d33 	.word	0x08001d33
 8001cac:	08001d33 	.word	0x08001d33
 8001cb0:	08001d33 	.word	0x08001d33
 8001cb4:	08001d33 	.word	0x08001d33
 8001cb8:	08001d33 	.word	0x08001d33
 8001cbc:	08001d33 	.word	0x08001d33
 8001cc0:	08001d33 	.word	0x08001d33
 8001cc4:	08001d33 	.word	0x08001d33
 8001cc8:	08001ce1 	.word	0x08001ce1
 8001ccc:	08001cf5 	.word	0x08001cf5
 8001cd0:	4a79      	ldr	r2, [pc, #484]	@ (8001eb8 <HAL_GPIO_Init+0x2b4>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d013      	beq.n	8001cfe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001cd6:	e02c      	b.n	8001d32 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	623b      	str	r3, [r7, #32]
          break;
 8001cde:	e029      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	3304      	adds	r3, #4
 8001ce6:	623b      	str	r3, [r7, #32]
          break;
 8001ce8:	e024      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	68db      	ldr	r3, [r3, #12]
 8001cee:	3308      	adds	r3, #8
 8001cf0:	623b      	str	r3, [r7, #32]
          break;
 8001cf2:	e01f      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	330c      	adds	r3, #12
 8001cfa:	623b      	str	r3, [r7, #32]
          break;
 8001cfc:	e01a      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d102      	bne.n	8001d0c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d06:	2304      	movs	r3, #4
 8001d08:	623b      	str	r3, [r7, #32]
          break;
 8001d0a:	e013      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d105      	bne.n	8001d20 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d14:	2308      	movs	r3, #8
 8001d16:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	69fa      	ldr	r2, [r7, #28]
 8001d1c:	611a      	str	r2, [r3, #16]
          break;
 8001d1e:	e009      	b.n	8001d34 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d20:	2308      	movs	r3, #8
 8001d22:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	69fa      	ldr	r2, [r7, #28]
 8001d28:	615a      	str	r2, [r3, #20]
          break;
 8001d2a:	e003      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	623b      	str	r3, [r7, #32]
          break;
 8001d30:	e000      	b.n	8001d34 <HAL_GPIO_Init+0x130>
          break;
 8001d32:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d34:	69bb      	ldr	r3, [r7, #24]
 8001d36:	2bff      	cmp	r3, #255	@ 0xff
 8001d38:	d801      	bhi.n	8001d3e <HAL_GPIO_Init+0x13a>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	e001      	b.n	8001d42 <HAL_GPIO_Init+0x13e>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	3304      	adds	r3, #4
 8001d42:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	2bff      	cmp	r3, #255	@ 0xff
 8001d48:	d802      	bhi.n	8001d50 <HAL_GPIO_Init+0x14c>
 8001d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	e002      	b.n	8001d56 <HAL_GPIO_Init+0x152>
 8001d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d52:	3b08      	subs	r3, #8
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	210f      	movs	r1, #15
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	fa01 f303 	lsl.w	r3, r1, r3
 8001d64:	43db      	mvns	r3, r3
 8001d66:	401a      	ands	r2, r3
 8001d68:	6a39      	ldr	r1, [r7, #32]
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d70:	431a      	orrs	r2, r3
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	f000 80b1 	beq.w	8001ee6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d84:	4b4d      	ldr	r3, [pc, #308]	@ (8001ebc <HAL_GPIO_Init+0x2b8>)
 8001d86:	699b      	ldr	r3, [r3, #24]
 8001d88:	4a4c      	ldr	r2, [pc, #304]	@ (8001ebc <HAL_GPIO_Init+0x2b8>)
 8001d8a:	f043 0301 	orr.w	r3, r3, #1
 8001d8e:	6193      	str	r3, [r2, #24]
 8001d90:	4b4a      	ldr	r3, [pc, #296]	@ (8001ebc <HAL_GPIO_Init+0x2b8>)
 8001d92:	699b      	ldr	r3, [r3, #24]
 8001d94:	f003 0301 	and.w	r3, r3, #1
 8001d98:	60bb      	str	r3, [r7, #8]
 8001d9a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d9c:	4a48      	ldr	r2, [pc, #288]	@ (8001ec0 <HAL_GPIO_Init+0x2bc>)
 8001d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001da0:	089b      	lsrs	r3, r3, #2
 8001da2:	3302      	adds	r3, #2
 8001da4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001da8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dac:	f003 0303 	and.w	r3, r3, #3
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	220f      	movs	r2, #15
 8001db4:	fa02 f303 	lsl.w	r3, r2, r3
 8001db8:	43db      	mvns	r3, r3
 8001dba:	68fa      	ldr	r2, [r7, #12]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	4a40      	ldr	r2, [pc, #256]	@ (8001ec4 <HAL_GPIO_Init+0x2c0>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d013      	beq.n	8001df0 <HAL_GPIO_Init+0x1ec>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	4a3f      	ldr	r2, [pc, #252]	@ (8001ec8 <HAL_GPIO_Init+0x2c4>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d00d      	beq.n	8001dec <HAL_GPIO_Init+0x1e8>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	4a3e      	ldr	r2, [pc, #248]	@ (8001ecc <HAL_GPIO_Init+0x2c8>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d007      	beq.n	8001de8 <HAL_GPIO_Init+0x1e4>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	4a3d      	ldr	r2, [pc, #244]	@ (8001ed0 <HAL_GPIO_Init+0x2cc>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d101      	bne.n	8001de4 <HAL_GPIO_Init+0x1e0>
 8001de0:	2303      	movs	r3, #3
 8001de2:	e006      	b.n	8001df2 <HAL_GPIO_Init+0x1ee>
 8001de4:	2304      	movs	r3, #4
 8001de6:	e004      	b.n	8001df2 <HAL_GPIO_Init+0x1ee>
 8001de8:	2302      	movs	r3, #2
 8001dea:	e002      	b.n	8001df2 <HAL_GPIO_Init+0x1ee>
 8001dec:	2301      	movs	r3, #1
 8001dee:	e000      	b.n	8001df2 <HAL_GPIO_Init+0x1ee>
 8001df0:	2300      	movs	r3, #0
 8001df2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001df4:	f002 0203 	and.w	r2, r2, #3
 8001df8:	0092      	lsls	r2, r2, #2
 8001dfa:	4093      	lsls	r3, r2
 8001dfc:	68fa      	ldr	r2, [r7, #12]
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e02:	492f      	ldr	r1, [pc, #188]	@ (8001ec0 <HAL_GPIO_Init+0x2bc>)
 8001e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e06:	089b      	lsrs	r3, r3, #2
 8001e08:	3302      	adds	r3, #2
 8001e0a:	68fa      	ldr	r2, [r7, #12]
 8001e0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d006      	beq.n	8001e2a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e1c:	4b2d      	ldr	r3, [pc, #180]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e1e:	689a      	ldr	r2, [r3, #8]
 8001e20:	492c      	ldr	r1, [pc, #176]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e22:	69bb      	ldr	r3, [r7, #24]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	608b      	str	r3, [r1, #8]
 8001e28:	e006      	b.n	8001e38 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e2a:	4b2a      	ldr	r3, [pc, #168]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e2c:	689a      	ldr	r2, [r3, #8]
 8001e2e:	69bb      	ldr	r3, [r7, #24]
 8001e30:	43db      	mvns	r3, r3
 8001e32:	4928      	ldr	r1, [pc, #160]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e34:	4013      	ands	r3, r2
 8001e36:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d006      	beq.n	8001e52 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e44:	4b23      	ldr	r3, [pc, #140]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e46:	68da      	ldr	r2, [r3, #12]
 8001e48:	4922      	ldr	r1, [pc, #136]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e4a:	69bb      	ldr	r3, [r7, #24]
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	60cb      	str	r3, [r1, #12]
 8001e50:	e006      	b.n	8001e60 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e52:	4b20      	ldr	r3, [pc, #128]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e54:	68da      	ldr	r2, [r3, #12]
 8001e56:	69bb      	ldr	r3, [r7, #24]
 8001e58:	43db      	mvns	r3, r3
 8001e5a:	491e      	ldr	r1, [pc, #120]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d006      	beq.n	8001e7a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e6c:	4b19      	ldr	r3, [pc, #100]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e6e:	685a      	ldr	r2, [r3, #4]
 8001e70:	4918      	ldr	r1, [pc, #96]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e72:	69bb      	ldr	r3, [r7, #24]
 8001e74:	4313      	orrs	r3, r2
 8001e76:	604b      	str	r3, [r1, #4]
 8001e78:	e006      	b.n	8001e88 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e7a:	4b16      	ldr	r3, [pc, #88]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e7c:	685a      	ldr	r2, [r3, #4]
 8001e7e:	69bb      	ldr	r3, [r7, #24]
 8001e80:	43db      	mvns	r3, r3
 8001e82:	4914      	ldr	r1, [pc, #80]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e84:	4013      	ands	r3, r2
 8001e86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d021      	beq.n	8001ed8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e94:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	490e      	ldr	r1, [pc, #56]	@ (8001ed4 <HAL_GPIO_Init+0x2d0>)
 8001e9a:	69bb      	ldr	r3, [r7, #24]
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	600b      	str	r3, [r1, #0]
 8001ea0:	e021      	b.n	8001ee6 <HAL_GPIO_Init+0x2e2>
 8001ea2:	bf00      	nop
 8001ea4:	10320000 	.word	0x10320000
 8001ea8:	10310000 	.word	0x10310000
 8001eac:	10220000 	.word	0x10220000
 8001eb0:	10210000 	.word	0x10210000
 8001eb4:	10120000 	.word	0x10120000
 8001eb8:	10110000 	.word	0x10110000
 8001ebc:	40021000 	.word	0x40021000
 8001ec0:	40010000 	.word	0x40010000
 8001ec4:	40010800 	.word	0x40010800
 8001ec8:	40010c00 	.word	0x40010c00
 8001ecc:	40011000 	.word	0x40011000
 8001ed0:	40011400 	.word	0x40011400
 8001ed4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8001f08 <HAL_GPIO_Init+0x304>)
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	69bb      	ldr	r3, [r7, #24]
 8001ede:	43db      	mvns	r3, r3
 8001ee0:	4909      	ldr	r1, [pc, #36]	@ (8001f08 <HAL_GPIO_Init+0x304>)
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee8:	3301      	adds	r3, #1
 8001eea:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	f47f ae8e 	bne.w	8001c18 <HAL_GPIO_Init+0x14>
  }
}
 8001efc:	bf00      	nop
 8001efe:	bf00      	nop
 8001f00:	372c      	adds	r7, #44	@ 0x2c
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bc80      	pop	{r7}
 8001f06:	4770      	bx	lr
 8001f08:	40010400 	.word	0x40010400

08001f0c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b085      	sub	sp, #20
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	460b      	mov	r3, r1
 8001f16:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	689a      	ldr	r2, [r3, #8]
 8001f1c:	887b      	ldrh	r3, [r7, #2]
 8001f1e:	4013      	ands	r3, r2
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d002      	beq.n	8001f2a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f24:	2301      	movs	r3, #1
 8001f26:	73fb      	strb	r3, [r7, #15]
 8001f28:	e001      	b.n	8001f2e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3714      	adds	r7, #20
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bc80      	pop	{r7}
 8001f38:	4770      	bx	lr

08001f3a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f3a:	b480      	push	{r7}
 8001f3c:	b083      	sub	sp, #12
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	6078      	str	r0, [r7, #4]
 8001f42:	460b      	mov	r3, r1
 8001f44:	807b      	strh	r3, [r7, #2]
 8001f46:	4613      	mov	r3, r2
 8001f48:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f4a:	787b      	ldrb	r3, [r7, #1]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d003      	beq.n	8001f58 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f50:	887a      	ldrh	r2, [r7, #2]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f56:	e003      	b.n	8001f60 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f58:	887b      	ldrh	r3, [r7, #2]
 8001f5a:	041a      	lsls	r2, r3, #16
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	611a      	str	r2, [r3, #16]
}
 8001f60:	bf00      	nop
 8001f62:	370c      	adds	r7, #12
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bc80      	pop	{r7}
 8001f68:	4770      	bx	lr

08001f6a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	b085      	sub	sp, #20
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	6078      	str	r0, [r7, #4]
 8001f72:	460b      	mov	r3, r1
 8001f74:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	68db      	ldr	r3, [r3, #12]
 8001f7a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f7c:	887a      	ldrh	r2, [r7, #2]
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	4013      	ands	r3, r2
 8001f82:	041a      	lsls	r2, r3, #16
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	43d9      	mvns	r1, r3
 8001f88:	887b      	ldrh	r3, [r7, #2]
 8001f8a:	400b      	ands	r3, r1
 8001f8c:	431a      	orrs	r2, r3
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	611a      	str	r2, [r3, #16]
}
 8001f92:	bf00      	nop
 8001f94:	3714      	adds	r7, #20
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bc80      	pop	{r7}
 8001f9a:	4770      	bx	lr

08001f9c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b084      	sub	sp, #16
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d101      	bne.n	8001fae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e12b      	b.n	8002206 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d106      	bne.n	8001fc8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f7ff fb46 	bl	8001654 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2224      	movs	r2, #36	@ 0x24
 8001fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f022 0201 	bic.w	r2, r2, #1
 8001fde:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001fee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ffe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002000:	f000 fcda 	bl	80029b8 <HAL_RCC_GetPCLK1Freq>
 8002004:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	4a81      	ldr	r2, [pc, #516]	@ (8002210 <HAL_I2C_Init+0x274>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d807      	bhi.n	8002020 <HAL_I2C_Init+0x84>
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	4a80      	ldr	r2, [pc, #512]	@ (8002214 <HAL_I2C_Init+0x278>)
 8002014:	4293      	cmp	r3, r2
 8002016:	bf94      	ite	ls
 8002018:	2301      	movls	r3, #1
 800201a:	2300      	movhi	r3, #0
 800201c:	b2db      	uxtb	r3, r3
 800201e:	e006      	b.n	800202e <HAL_I2C_Init+0x92>
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	4a7d      	ldr	r2, [pc, #500]	@ (8002218 <HAL_I2C_Init+0x27c>)
 8002024:	4293      	cmp	r3, r2
 8002026:	bf94      	ite	ls
 8002028:	2301      	movls	r3, #1
 800202a:	2300      	movhi	r3, #0
 800202c:	b2db      	uxtb	r3, r3
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e0e7      	b.n	8002206 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	4a78      	ldr	r2, [pc, #480]	@ (800221c <HAL_I2C_Init+0x280>)
 800203a:	fba2 2303 	umull	r2, r3, r2, r3
 800203e:	0c9b      	lsrs	r3, r3, #18
 8002040:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	68ba      	ldr	r2, [r7, #8]
 8002052:	430a      	orrs	r2, r1
 8002054:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	6a1b      	ldr	r3, [r3, #32]
 800205c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	4a6a      	ldr	r2, [pc, #424]	@ (8002210 <HAL_I2C_Init+0x274>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d802      	bhi.n	8002070 <HAL_I2C_Init+0xd4>
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	3301      	adds	r3, #1
 800206e:	e009      	b.n	8002084 <HAL_I2C_Init+0xe8>
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002076:	fb02 f303 	mul.w	r3, r2, r3
 800207a:	4a69      	ldr	r2, [pc, #420]	@ (8002220 <HAL_I2C_Init+0x284>)
 800207c:	fba2 2303 	umull	r2, r3, r2, r3
 8002080:	099b      	lsrs	r3, r3, #6
 8002082:	3301      	adds	r3, #1
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	6812      	ldr	r2, [r2, #0]
 8002088:	430b      	orrs	r3, r1
 800208a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	69db      	ldr	r3, [r3, #28]
 8002092:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002096:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	495c      	ldr	r1, [pc, #368]	@ (8002210 <HAL_I2C_Init+0x274>)
 80020a0:	428b      	cmp	r3, r1
 80020a2:	d819      	bhi.n	80020d8 <HAL_I2C_Init+0x13c>
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	1e59      	subs	r1, r3, #1
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	005b      	lsls	r3, r3, #1
 80020ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80020b2:	1c59      	adds	r1, r3, #1
 80020b4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80020b8:	400b      	ands	r3, r1
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d00a      	beq.n	80020d4 <HAL_I2C_Init+0x138>
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	1e59      	subs	r1, r3, #1
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	005b      	lsls	r3, r3, #1
 80020c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80020cc:	3301      	adds	r3, #1
 80020ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020d2:	e051      	b.n	8002178 <HAL_I2C_Init+0x1dc>
 80020d4:	2304      	movs	r3, #4
 80020d6:	e04f      	b.n	8002178 <HAL_I2C_Init+0x1dc>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d111      	bne.n	8002104 <HAL_I2C_Init+0x168>
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	1e58      	subs	r0, r3, #1
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6859      	ldr	r1, [r3, #4]
 80020e8:	460b      	mov	r3, r1
 80020ea:	005b      	lsls	r3, r3, #1
 80020ec:	440b      	add	r3, r1
 80020ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80020f2:	3301      	adds	r3, #1
 80020f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	bf0c      	ite	eq
 80020fc:	2301      	moveq	r3, #1
 80020fe:	2300      	movne	r3, #0
 8002100:	b2db      	uxtb	r3, r3
 8002102:	e012      	b.n	800212a <HAL_I2C_Init+0x18e>
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	1e58      	subs	r0, r3, #1
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6859      	ldr	r1, [r3, #4]
 800210c:	460b      	mov	r3, r1
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	440b      	add	r3, r1
 8002112:	0099      	lsls	r1, r3, #2
 8002114:	440b      	add	r3, r1
 8002116:	fbb0 f3f3 	udiv	r3, r0, r3
 800211a:	3301      	adds	r3, #1
 800211c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002120:	2b00      	cmp	r3, #0
 8002122:	bf0c      	ite	eq
 8002124:	2301      	moveq	r3, #1
 8002126:	2300      	movne	r3, #0
 8002128:	b2db      	uxtb	r3, r3
 800212a:	2b00      	cmp	r3, #0
 800212c:	d001      	beq.n	8002132 <HAL_I2C_Init+0x196>
 800212e:	2301      	movs	r3, #1
 8002130:	e022      	b.n	8002178 <HAL_I2C_Init+0x1dc>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d10e      	bne.n	8002158 <HAL_I2C_Init+0x1bc>
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	1e58      	subs	r0, r3, #1
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6859      	ldr	r1, [r3, #4]
 8002142:	460b      	mov	r3, r1
 8002144:	005b      	lsls	r3, r3, #1
 8002146:	440b      	add	r3, r1
 8002148:	fbb0 f3f3 	udiv	r3, r0, r3
 800214c:	3301      	adds	r3, #1
 800214e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002152:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002156:	e00f      	b.n	8002178 <HAL_I2C_Init+0x1dc>
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	1e58      	subs	r0, r3, #1
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6859      	ldr	r1, [r3, #4]
 8002160:	460b      	mov	r3, r1
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	440b      	add	r3, r1
 8002166:	0099      	lsls	r1, r3, #2
 8002168:	440b      	add	r3, r1
 800216a:	fbb0 f3f3 	udiv	r3, r0, r3
 800216e:	3301      	adds	r3, #1
 8002170:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002174:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002178:	6879      	ldr	r1, [r7, #4]
 800217a:	6809      	ldr	r1, [r1, #0]
 800217c:	4313      	orrs	r3, r2
 800217e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	69da      	ldr	r2, [r3, #28]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6a1b      	ldr	r3, [r3, #32]
 8002192:	431a      	orrs	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	430a      	orrs	r2, r1
 800219a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80021a6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	6911      	ldr	r1, [r2, #16]
 80021ae:	687a      	ldr	r2, [r7, #4]
 80021b0:	68d2      	ldr	r2, [r2, #12]
 80021b2:	4311      	orrs	r1, r2
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	6812      	ldr	r2, [r2, #0]
 80021b8:	430b      	orrs	r3, r1
 80021ba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	68db      	ldr	r3, [r3, #12]
 80021c2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	695a      	ldr	r2, [r3, #20]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	699b      	ldr	r3, [r3, #24]
 80021ce:	431a      	orrs	r2, r3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	430a      	orrs	r2, r1
 80021d6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f042 0201 	orr.w	r2, r2, #1
 80021e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2220      	movs	r2, #32
 80021f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2200      	movs	r2, #0
 8002200:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	000186a0 	.word	0x000186a0
 8002214:	001e847f 	.word	0x001e847f
 8002218:	003d08ff 	.word	0x003d08ff
 800221c:	431bde83 	.word	0x431bde83
 8002220:	10624dd3 	.word	0x10624dd3

08002224 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b086      	sub	sp, #24
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d101      	bne.n	8002236 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e272      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	2b00      	cmp	r3, #0
 8002240:	f000 8087 	beq.w	8002352 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002244:	4b92      	ldr	r3, [pc, #584]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f003 030c 	and.w	r3, r3, #12
 800224c:	2b04      	cmp	r3, #4
 800224e:	d00c      	beq.n	800226a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002250:	4b8f      	ldr	r3, [pc, #572]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f003 030c 	and.w	r3, r3, #12
 8002258:	2b08      	cmp	r3, #8
 800225a:	d112      	bne.n	8002282 <HAL_RCC_OscConfig+0x5e>
 800225c:	4b8c      	ldr	r3, [pc, #560]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002264:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002268:	d10b      	bne.n	8002282 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800226a:	4b89      	ldr	r3, [pc, #548]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d06c      	beq.n	8002350 <HAL_RCC_OscConfig+0x12c>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d168      	bne.n	8002350 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e24c      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800228a:	d106      	bne.n	800229a <HAL_RCC_OscConfig+0x76>
 800228c:	4b80      	ldr	r3, [pc, #512]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a7f      	ldr	r2, [pc, #508]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 8002292:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002296:	6013      	str	r3, [r2, #0]
 8002298:	e02e      	b.n	80022f8 <HAL_RCC_OscConfig+0xd4>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d10c      	bne.n	80022bc <HAL_RCC_OscConfig+0x98>
 80022a2:	4b7b      	ldr	r3, [pc, #492]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a7a      	ldr	r2, [pc, #488]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022ac:	6013      	str	r3, [r2, #0]
 80022ae:	4b78      	ldr	r3, [pc, #480]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a77      	ldr	r2, [pc, #476]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022b8:	6013      	str	r3, [r2, #0]
 80022ba:	e01d      	b.n	80022f8 <HAL_RCC_OscConfig+0xd4>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022c4:	d10c      	bne.n	80022e0 <HAL_RCC_OscConfig+0xbc>
 80022c6:	4b72      	ldr	r3, [pc, #456]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a71      	ldr	r2, [pc, #452]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022d0:	6013      	str	r3, [r2, #0]
 80022d2:	4b6f      	ldr	r3, [pc, #444]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a6e      	ldr	r2, [pc, #440]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022dc:	6013      	str	r3, [r2, #0]
 80022de:	e00b      	b.n	80022f8 <HAL_RCC_OscConfig+0xd4>
 80022e0:	4b6b      	ldr	r3, [pc, #428]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a6a      	ldr	r2, [pc, #424]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022ea:	6013      	str	r3, [r2, #0]
 80022ec:	4b68      	ldr	r3, [pc, #416]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a67      	ldr	r2, [pc, #412]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 80022f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d013      	beq.n	8002328 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002300:	f7ff fb6e 	bl	80019e0 <HAL_GetTick>
 8002304:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002306:	e008      	b.n	800231a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002308:	f7ff fb6a 	bl	80019e0 <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	2b64      	cmp	r3, #100	@ 0x64
 8002314:	d901      	bls.n	800231a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e200      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800231a:	4b5d      	ldr	r3, [pc, #372]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d0f0      	beq.n	8002308 <HAL_RCC_OscConfig+0xe4>
 8002326:	e014      	b.n	8002352 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002328:	f7ff fb5a 	bl	80019e0 <HAL_GetTick>
 800232c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800232e:	e008      	b.n	8002342 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002330:	f7ff fb56 	bl	80019e0 <HAL_GetTick>
 8002334:	4602      	mov	r2, r0
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	2b64      	cmp	r3, #100	@ 0x64
 800233c:	d901      	bls.n	8002342 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800233e:	2303      	movs	r3, #3
 8002340:	e1ec      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002342:	4b53      	ldr	r3, [pc, #332]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d1f0      	bne.n	8002330 <HAL_RCC_OscConfig+0x10c>
 800234e:	e000      	b.n	8002352 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002350:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0302 	and.w	r3, r3, #2
 800235a:	2b00      	cmp	r3, #0
 800235c:	d063      	beq.n	8002426 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800235e:	4b4c      	ldr	r3, [pc, #304]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f003 030c 	and.w	r3, r3, #12
 8002366:	2b00      	cmp	r3, #0
 8002368:	d00b      	beq.n	8002382 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800236a:	4b49      	ldr	r3, [pc, #292]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	f003 030c 	and.w	r3, r3, #12
 8002372:	2b08      	cmp	r3, #8
 8002374:	d11c      	bne.n	80023b0 <HAL_RCC_OscConfig+0x18c>
 8002376:	4b46      	ldr	r3, [pc, #280]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d116      	bne.n	80023b0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002382:	4b43      	ldr	r3, [pc, #268]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0302 	and.w	r3, r3, #2
 800238a:	2b00      	cmp	r3, #0
 800238c:	d005      	beq.n	800239a <HAL_RCC_OscConfig+0x176>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	691b      	ldr	r3, [r3, #16]
 8002392:	2b01      	cmp	r3, #1
 8002394:	d001      	beq.n	800239a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e1c0      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800239a:	4b3d      	ldr	r3, [pc, #244]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	695b      	ldr	r3, [r3, #20]
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	4939      	ldr	r1, [pc, #228]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 80023aa:	4313      	orrs	r3, r2
 80023ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023ae:	e03a      	b.n	8002426 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	691b      	ldr	r3, [r3, #16]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d020      	beq.n	80023fa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023b8:	4b36      	ldr	r3, [pc, #216]	@ (8002494 <HAL_RCC_OscConfig+0x270>)
 80023ba:	2201      	movs	r2, #1
 80023bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023be:	f7ff fb0f 	bl	80019e0 <HAL_GetTick>
 80023c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023c4:	e008      	b.n	80023d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023c6:	f7ff fb0b 	bl	80019e0 <HAL_GetTick>
 80023ca:	4602      	mov	r2, r0
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	1ad3      	subs	r3, r2, r3
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d901      	bls.n	80023d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80023d4:	2303      	movs	r3, #3
 80023d6:	e1a1      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023d8:	4b2d      	ldr	r3, [pc, #180]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0302 	and.w	r3, r3, #2
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d0f0      	beq.n	80023c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023e4:	4b2a      	ldr	r3, [pc, #168]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	695b      	ldr	r3, [r3, #20]
 80023f0:	00db      	lsls	r3, r3, #3
 80023f2:	4927      	ldr	r1, [pc, #156]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 80023f4:	4313      	orrs	r3, r2
 80023f6:	600b      	str	r3, [r1, #0]
 80023f8:	e015      	b.n	8002426 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023fa:	4b26      	ldr	r3, [pc, #152]	@ (8002494 <HAL_RCC_OscConfig+0x270>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002400:	f7ff faee 	bl	80019e0 <HAL_GetTick>
 8002404:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002406:	e008      	b.n	800241a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002408:	f7ff faea 	bl	80019e0 <HAL_GetTick>
 800240c:	4602      	mov	r2, r0
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	2b02      	cmp	r3, #2
 8002414:	d901      	bls.n	800241a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e180      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800241a:	4b1d      	ldr	r3, [pc, #116]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0302 	and.w	r3, r3, #2
 8002422:	2b00      	cmp	r3, #0
 8002424:	d1f0      	bne.n	8002408 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0308 	and.w	r3, r3, #8
 800242e:	2b00      	cmp	r3, #0
 8002430:	d03a      	beq.n	80024a8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	699b      	ldr	r3, [r3, #24]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d019      	beq.n	800246e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800243a:	4b17      	ldr	r3, [pc, #92]	@ (8002498 <HAL_RCC_OscConfig+0x274>)
 800243c:	2201      	movs	r2, #1
 800243e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002440:	f7ff face 	bl	80019e0 <HAL_GetTick>
 8002444:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002446:	e008      	b.n	800245a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002448:	f7ff faca 	bl	80019e0 <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	2b02      	cmp	r3, #2
 8002454:	d901      	bls.n	800245a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e160      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800245a:	4b0d      	ldr	r3, [pc, #52]	@ (8002490 <HAL_RCC_OscConfig+0x26c>)
 800245c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800245e:	f003 0302 	and.w	r3, r3, #2
 8002462:	2b00      	cmp	r3, #0
 8002464:	d0f0      	beq.n	8002448 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002466:	2001      	movs	r0, #1
 8002468:	f000 face 	bl	8002a08 <RCC_Delay>
 800246c:	e01c      	b.n	80024a8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800246e:	4b0a      	ldr	r3, [pc, #40]	@ (8002498 <HAL_RCC_OscConfig+0x274>)
 8002470:	2200      	movs	r2, #0
 8002472:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002474:	f7ff fab4 	bl	80019e0 <HAL_GetTick>
 8002478:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800247a:	e00f      	b.n	800249c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800247c:	f7ff fab0 	bl	80019e0 <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	2b02      	cmp	r3, #2
 8002488:	d908      	bls.n	800249c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e146      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
 800248e:	bf00      	nop
 8002490:	40021000 	.word	0x40021000
 8002494:	42420000 	.word	0x42420000
 8002498:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800249c:	4b92      	ldr	r3, [pc, #584]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 800249e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a0:	f003 0302 	and.w	r3, r3, #2
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d1e9      	bne.n	800247c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 0304 	and.w	r3, r3, #4
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	f000 80a6 	beq.w	8002602 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024b6:	2300      	movs	r3, #0
 80024b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024ba:	4b8b      	ldr	r3, [pc, #556]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 80024bc:	69db      	ldr	r3, [r3, #28]
 80024be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d10d      	bne.n	80024e2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024c6:	4b88      	ldr	r3, [pc, #544]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 80024c8:	69db      	ldr	r3, [r3, #28]
 80024ca:	4a87      	ldr	r2, [pc, #540]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 80024cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024d0:	61d3      	str	r3, [r2, #28]
 80024d2:	4b85      	ldr	r3, [pc, #532]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 80024d4:	69db      	ldr	r3, [r3, #28]
 80024d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024da:	60bb      	str	r3, [r7, #8]
 80024dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024de:	2301      	movs	r3, #1
 80024e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024e2:	4b82      	ldr	r3, [pc, #520]	@ (80026ec <HAL_RCC_OscConfig+0x4c8>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d118      	bne.n	8002520 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024ee:	4b7f      	ldr	r3, [pc, #508]	@ (80026ec <HAL_RCC_OscConfig+0x4c8>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a7e      	ldr	r2, [pc, #504]	@ (80026ec <HAL_RCC_OscConfig+0x4c8>)
 80024f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024fa:	f7ff fa71 	bl	80019e0 <HAL_GetTick>
 80024fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002500:	e008      	b.n	8002514 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002502:	f7ff fa6d 	bl	80019e0 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	2b64      	cmp	r3, #100	@ 0x64
 800250e:	d901      	bls.n	8002514 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002510:	2303      	movs	r3, #3
 8002512:	e103      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002514:	4b75      	ldr	r3, [pc, #468]	@ (80026ec <HAL_RCC_OscConfig+0x4c8>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800251c:	2b00      	cmp	r3, #0
 800251e:	d0f0      	beq.n	8002502 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d106      	bne.n	8002536 <HAL_RCC_OscConfig+0x312>
 8002528:	4b6f      	ldr	r3, [pc, #444]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 800252a:	6a1b      	ldr	r3, [r3, #32]
 800252c:	4a6e      	ldr	r2, [pc, #440]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 800252e:	f043 0301 	orr.w	r3, r3, #1
 8002532:	6213      	str	r3, [r2, #32]
 8002534:	e02d      	b.n	8002592 <HAL_RCC_OscConfig+0x36e>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d10c      	bne.n	8002558 <HAL_RCC_OscConfig+0x334>
 800253e:	4b6a      	ldr	r3, [pc, #424]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002540:	6a1b      	ldr	r3, [r3, #32]
 8002542:	4a69      	ldr	r2, [pc, #420]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002544:	f023 0301 	bic.w	r3, r3, #1
 8002548:	6213      	str	r3, [r2, #32]
 800254a:	4b67      	ldr	r3, [pc, #412]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 800254c:	6a1b      	ldr	r3, [r3, #32]
 800254e:	4a66      	ldr	r2, [pc, #408]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002550:	f023 0304 	bic.w	r3, r3, #4
 8002554:	6213      	str	r3, [r2, #32]
 8002556:	e01c      	b.n	8002592 <HAL_RCC_OscConfig+0x36e>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	2b05      	cmp	r3, #5
 800255e:	d10c      	bne.n	800257a <HAL_RCC_OscConfig+0x356>
 8002560:	4b61      	ldr	r3, [pc, #388]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002562:	6a1b      	ldr	r3, [r3, #32]
 8002564:	4a60      	ldr	r2, [pc, #384]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002566:	f043 0304 	orr.w	r3, r3, #4
 800256a:	6213      	str	r3, [r2, #32]
 800256c:	4b5e      	ldr	r3, [pc, #376]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 800256e:	6a1b      	ldr	r3, [r3, #32]
 8002570:	4a5d      	ldr	r2, [pc, #372]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002572:	f043 0301 	orr.w	r3, r3, #1
 8002576:	6213      	str	r3, [r2, #32]
 8002578:	e00b      	b.n	8002592 <HAL_RCC_OscConfig+0x36e>
 800257a:	4b5b      	ldr	r3, [pc, #364]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 800257c:	6a1b      	ldr	r3, [r3, #32]
 800257e:	4a5a      	ldr	r2, [pc, #360]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002580:	f023 0301 	bic.w	r3, r3, #1
 8002584:	6213      	str	r3, [r2, #32]
 8002586:	4b58      	ldr	r3, [pc, #352]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002588:	6a1b      	ldr	r3, [r3, #32]
 800258a:	4a57      	ldr	r2, [pc, #348]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 800258c:	f023 0304 	bic.w	r3, r3, #4
 8002590:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d015      	beq.n	80025c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800259a:	f7ff fa21 	bl	80019e0 <HAL_GetTick>
 800259e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025a0:	e00a      	b.n	80025b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025a2:	f7ff fa1d 	bl	80019e0 <HAL_GetTick>
 80025a6:	4602      	mov	r2, r0
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d901      	bls.n	80025b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80025b4:	2303      	movs	r3, #3
 80025b6:	e0b1      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025b8:	4b4b      	ldr	r3, [pc, #300]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 80025ba:	6a1b      	ldr	r3, [r3, #32]
 80025bc:	f003 0302 	and.w	r3, r3, #2
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d0ee      	beq.n	80025a2 <HAL_RCC_OscConfig+0x37e>
 80025c4:	e014      	b.n	80025f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025c6:	f7ff fa0b 	bl	80019e0 <HAL_GetTick>
 80025ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025cc:	e00a      	b.n	80025e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ce:	f7ff fa07 	bl	80019e0 <HAL_GetTick>
 80025d2:	4602      	mov	r2, r0
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025dc:	4293      	cmp	r3, r2
 80025de:	d901      	bls.n	80025e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e09b      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025e4:	4b40      	ldr	r3, [pc, #256]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 80025e6:	6a1b      	ldr	r3, [r3, #32]
 80025e8:	f003 0302 	and.w	r3, r3, #2
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d1ee      	bne.n	80025ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80025f0:	7dfb      	ldrb	r3, [r7, #23]
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	d105      	bne.n	8002602 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025f6:	4b3c      	ldr	r3, [pc, #240]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 80025f8:	69db      	ldr	r3, [r3, #28]
 80025fa:	4a3b      	ldr	r2, [pc, #236]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 80025fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002600:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	69db      	ldr	r3, [r3, #28]
 8002606:	2b00      	cmp	r3, #0
 8002608:	f000 8087 	beq.w	800271a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800260c:	4b36      	ldr	r3, [pc, #216]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f003 030c 	and.w	r3, r3, #12
 8002614:	2b08      	cmp	r3, #8
 8002616:	d061      	beq.n	80026dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	69db      	ldr	r3, [r3, #28]
 800261c:	2b02      	cmp	r3, #2
 800261e:	d146      	bne.n	80026ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002620:	4b33      	ldr	r3, [pc, #204]	@ (80026f0 <HAL_RCC_OscConfig+0x4cc>)
 8002622:	2200      	movs	r2, #0
 8002624:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002626:	f7ff f9db 	bl	80019e0 <HAL_GetTick>
 800262a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800262c:	e008      	b.n	8002640 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800262e:	f7ff f9d7 	bl	80019e0 <HAL_GetTick>
 8002632:	4602      	mov	r2, r0
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	1ad3      	subs	r3, r2, r3
 8002638:	2b02      	cmp	r3, #2
 800263a:	d901      	bls.n	8002640 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800263c:	2303      	movs	r3, #3
 800263e:	e06d      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002640:	4b29      	ldr	r3, [pc, #164]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002648:	2b00      	cmp	r3, #0
 800264a:	d1f0      	bne.n	800262e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6a1b      	ldr	r3, [r3, #32]
 8002650:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002654:	d108      	bne.n	8002668 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002656:	4b24      	ldr	r3, [pc, #144]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	4921      	ldr	r1, [pc, #132]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 8002664:	4313      	orrs	r3, r2
 8002666:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002668:	4b1f      	ldr	r3, [pc, #124]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a19      	ldr	r1, [r3, #32]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002678:	430b      	orrs	r3, r1
 800267a:	491b      	ldr	r1, [pc, #108]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 800267c:	4313      	orrs	r3, r2
 800267e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002680:	4b1b      	ldr	r3, [pc, #108]	@ (80026f0 <HAL_RCC_OscConfig+0x4cc>)
 8002682:	2201      	movs	r2, #1
 8002684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002686:	f7ff f9ab 	bl	80019e0 <HAL_GetTick>
 800268a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800268c:	e008      	b.n	80026a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800268e:	f7ff f9a7 	bl	80019e0 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	2b02      	cmp	r3, #2
 800269a:	d901      	bls.n	80026a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e03d      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026a0:	4b11      	ldr	r3, [pc, #68]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d0f0      	beq.n	800268e <HAL_RCC_OscConfig+0x46a>
 80026ac:	e035      	b.n	800271a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026ae:	4b10      	ldr	r3, [pc, #64]	@ (80026f0 <HAL_RCC_OscConfig+0x4cc>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b4:	f7ff f994 	bl	80019e0 <HAL_GetTick>
 80026b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026ba:	e008      	b.n	80026ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026bc:	f7ff f990 	bl	80019e0 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e026      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026ce:	4b06      	ldr	r3, [pc, #24]	@ (80026e8 <HAL_RCC_OscConfig+0x4c4>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d1f0      	bne.n	80026bc <HAL_RCC_OscConfig+0x498>
 80026da:	e01e      	b.n	800271a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	69db      	ldr	r3, [r3, #28]
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d107      	bne.n	80026f4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e019      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
 80026e8:	40021000 	.word	0x40021000
 80026ec:	40007000 	.word	0x40007000
 80026f0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002724 <HAL_RCC_OscConfig+0x500>)
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6a1b      	ldr	r3, [r3, #32]
 8002704:	429a      	cmp	r2, r3
 8002706:	d106      	bne.n	8002716 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002712:	429a      	cmp	r2, r3
 8002714:	d001      	beq.n	800271a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e000      	b.n	800271c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800271a:	2300      	movs	r3, #0
}
 800271c:	4618      	mov	r0, r3
 800271e:	3718      	adds	r7, #24
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	40021000 	.word	0x40021000

08002728 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d101      	bne.n	800273c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e0d0      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800273c:	4b6a      	ldr	r3, [pc, #424]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 0307 	and.w	r3, r3, #7
 8002744:	683a      	ldr	r2, [r7, #0]
 8002746:	429a      	cmp	r2, r3
 8002748:	d910      	bls.n	800276c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800274a:	4b67      	ldr	r3, [pc, #412]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f023 0207 	bic.w	r2, r3, #7
 8002752:	4965      	ldr	r1, [pc, #404]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	4313      	orrs	r3, r2
 8002758:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800275a:	4b63      	ldr	r3, [pc, #396]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0307 	and.w	r3, r3, #7
 8002762:	683a      	ldr	r2, [r7, #0]
 8002764:	429a      	cmp	r2, r3
 8002766:	d001      	beq.n	800276c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e0b8      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0302 	and.w	r3, r3, #2
 8002774:	2b00      	cmp	r3, #0
 8002776:	d020      	beq.n	80027ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0304 	and.w	r3, r3, #4
 8002780:	2b00      	cmp	r3, #0
 8002782:	d005      	beq.n	8002790 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002784:	4b59      	ldr	r3, [pc, #356]	@ (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	4a58      	ldr	r2, [pc, #352]	@ (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 800278a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800278e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0308 	and.w	r3, r3, #8
 8002798:	2b00      	cmp	r3, #0
 800279a:	d005      	beq.n	80027a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800279c:	4b53      	ldr	r3, [pc, #332]	@ (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	4a52      	ldr	r2, [pc, #328]	@ (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80027a2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80027a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027a8:	4b50      	ldr	r3, [pc, #320]	@ (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	494d      	ldr	r1, [pc, #308]	@ (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0301 	and.w	r3, r3, #1
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d040      	beq.n	8002848 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d107      	bne.n	80027de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ce:	4b47      	ldr	r3, [pc, #284]	@ (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d115      	bne.n	8002806 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e07f      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d107      	bne.n	80027f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027e6:	4b41      	ldr	r3, [pc, #260]	@ (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d109      	bne.n	8002806 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e073      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027f6:	4b3d      	ldr	r3, [pc, #244]	@ (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d101      	bne.n	8002806 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e06b      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002806:	4b39      	ldr	r3, [pc, #228]	@ (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	f023 0203 	bic.w	r2, r3, #3
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	4936      	ldr	r1, [pc, #216]	@ (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 8002814:	4313      	orrs	r3, r2
 8002816:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002818:	f7ff f8e2 	bl	80019e0 <HAL_GetTick>
 800281c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800281e:	e00a      	b.n	8002836 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002820:	f7ff f8de 	bl	80019e0 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800282e:	4293      	cmp	r3, r2
 8002830:	d901      	bls.n	8002836 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e053      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002836:	4b2d      	ldr	r3, [pc, #180]	@ (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f003 020c 	and.w	r2, r3, #12
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	429a      	cmp	r2, r3
 8002846:	d1eb      	bne.n	8002820 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002848:	4b27      	ldr	r3, [pc, #156]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0307 	and.w	r3, r3, #7
 8002850:	683a      	ldr	r2, [r7, #0]
 8002852:	429a      	cmp	r2, r3
 8002854:	d210      	bcs.n	8002878 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002856:	4b24      	ldr	r3, [pc, #144]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f023 0207 	bic.w	r2, r3, #7
 800285e:	4922      	ldr	r1, [pc, #136]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	4313      	orrs	r3, r2
 8002864:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002866:	4b20      	ldr	r3, [pc, #128]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0307 	and.w	r3, r3, #7
 800286e:	683a      	ldr	r2, [r7, #0]
 8002870:	429a      	cmp	r2, r3
 8002872:	d001      	beq.n	8002878 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e032      	b.n	80028de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0304 	and.w	r3, r3, #4
 8002880:	2b00      	cmp	r3, #0
 8002882:	d008      	beq.n	8002896 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002884:	4b19      	ldr	r3, [pc, #100]	@ (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	4916      	ldr	r1, [pc, #88]	@ (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 8002892:	4313      	orrs	r3, r2
 8002894:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0308 	and.w	r3, r3, #8
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d009      	beq.n	80028b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028a2:	4b12      	ldr	r3, [pc, #72]	@ (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	691b      	ldr	r3, [r3, #16]
 80028ae:	00db      	lsls	r3, r3, #3
 80028b0:	490e      	ldr	r1, [pc, #56]	@ (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80028b2:	4313      	orrs	r3, r2
 80028b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028b6:	f000 f821 	bl	80028fc <HAL_RCC_GetSysClockFreq>
 80028ba:	4602      	mov	r2, r0
 80028bc:	4b0b      	ldr	r3, [pc, #44]	@ (80028ec <HAL_RCC_ClockConfig+0x1c4>)
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	091b      	lsrs	r3, r3, #4
 80028c2:	f003 030f 	and.w	r3, r3, #15
 80028c6:	490a      	ldr	r1, [pc, #40]	@ (80028f0 <HAL_RCC_ClockConfig+0x1c8>)
 80028c8:	5ccb      	ldrb	r3, [r1, r3]
 80028ca:	fa22 f303 	lsr.w	r3, r2, r3
 80028ce:	4a09      	ldr	r2, [pc, #36]	@ (80028f4 <HAL_RCC_ClockConfig+0x1cc>)
 80028d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80028d2:	4b09      	ldr	r3, [pc, #36]	@ (80028f8 <HAL_RCC_ClockConfig+0x1d0>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7ff f840 	bl	800195c <HAL_InitTick>

  return HAL_OK;
 80028dc:	2300      	movs	r3, #0
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3710      	adds	r7, #16
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	40022000 	.word	0x40022000
 80028ec:	40021000 	.word	0x40021000
 80028f0:	08003f88 	.word	0x08003f88
 80028f4:	20000000 	.word	0x20000000
 80028f8:	20000004 	.word	0x20000004

080028fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b087      	sub	sp, #28
 8002900:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002902:	2300      	movs	r3, #0
 8002904:	60fb      	str	r3, [r7, #12]
 8002906:	2300      	movs	r3, #0
 8002908:	60bb      	str	r3, [r7, #8]
 800290a:	2300      	movs	r3, #0
 800290c:	617b      	str	r3, [r7, #20]
 800290e:	2300      	movs	r3, #0
 8002910:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002912:	2300      	movs	r3, #0
 8002914:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002916:	4b1e      	ldr	r3, [pc, #120]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x94>)
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f003 030c 	and.w	r3, r3, #12
 8002922:	2b04      	cmp	r3, #4
 8002924:	d002      	beq.n	800292c <HAL_RCC_GetSysClockFreq+0x30>
 8002926:	2b08      	cmp	r3, #8
 8002928:	d003      	beq.n	8002932 <HAL_RCC_GetSysClockFreq+0x36>
 800292a:	e027      	b.n	800297c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800292c:	4b19      	ldr	r3, [pc, #100]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x98>)
 800292e:	613b      	str	r3, [r7, #16]
      break;
 8002930:	e027      	b.n	8002982 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	0c9b      	lsrs	r3, r3, #18
 8002936:	f003 030f 	and.w	r3, r3, #15
 800293a:	4a17      	ldr	r2, [pc, #92]	@ (8002998 <HAL_RCC_GetSysClockFreq+0x9c>)
 800293c:	5cd3      	ldrb	r3, [r2, r3]
 800293e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d010      	beq.n	800296c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800294a:	4b11      	ldr	r3, [pc, #68]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x94>)
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	0c5b      	lsrs	r3, r3, #17
 8002950:	f003 0301 	and.w	r3, r3, #1
 8002954:	4a11      	ldr	r2, [pc, #68]	@ (800299c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002956:	5cd3      	ldrb	r3, [r2, r3]
 8002958:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	4a0d      	ldr	r2, [pc, #52]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x98>)
 800295e:	fb03 f202 	mul.w	r2, r3, r2
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	fbb2 f3f3 	udiv	r3, r2, r3
 8002968:	617b      	str	r3, [r7, #20]
 800296a:	e004      	b.n	8002976 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4a0c      	ldr	r2, [pc, #48]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002970:	fb02 f303 	mul.w	r3, r2, r3
 8002974:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	613b      	str	r3, [r7, #16]
      break;
 800297a:	e002      	b.n	8002982 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800297c:	4b05      	ldr	r3, [pc, #20]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x98>)
 800297e:	613b      	str	r3, [r7, #16]
      break;
 8002980:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002982:	693b      	ldr	r3, [r7, #16]
}
 8002984:	4618      	mov	r0, r3
 8002986:	371c      	adds	r7, #28
 8002988:	46bd      	mov	sp, r7
 800298a:	bc80      	pop	{r7}
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	40021000 	.word	0x40021000
 8002994:	007a1200 	.word	0x007a1200
 8002998:	08003fa0 	.word	0x08003fa0
 800299c:	08003fb0 	.word	0x08003fb0
 80029a0:	003d0900 	.word	0x003d0900

080029a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029a8:	4b02      	ldr	r3, [pc, #8]	@ (80029b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80029aa:	681b      	ldr	r3, [r3, #0]
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bc80      	pop	{r7}
 80029b2:	4770      	bx	lr
 80029b4:	20000000 	.word	0x20000000

080029b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029bc:	f7ff fff2 	bl	80029a4 <HAL_RCC_GetHCLKFreq>
 80029c0:	4602      	mov	r2, r0
 80029c2:	4b05      	ldr	r3, [pc, #20]	@ (80029d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	0a1b      	lsrs	r3, r3, #8
 80029c8:	f003 0307 	and.w	r3, r3, #7
 80029cc:	4903      	ldr	r1, [pc, #12]	@ (80029dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80029ce:	5ccb      	ldrb	r3, [r1, r3]
 80029d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	40021000 	.word	0x40021000
 80029dc:	08003f98 	.word	0x08003f98

080029e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029e4:	f7ff ffde 	bl	80029a4 <HAL_RCC_GetHCLKFreq>
 80029e8:	4602      	mov	r2, r0
 80029ea:	4b05      	ldr	r3, [pc, #20]	@ (8002a00 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	0adb      	lsrs	r3, r3, #11
 80029f0:	f003 0307 	and.w	r3, r3, #7
 80029f4:	4903      	ldr	r1, [pc, #12]	@ (8002a04 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029f6:	5ccb      	ldrb	r3, [r1, r3]
 80029f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	40021000 	.word	0x40021000
 8002a04:	08003f98 	.word	0x08003f98

08002a08 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a10:	4b0a      	ldr	r3, [pc, #40]	@ (8002a3c <RCC_Delay+0x34>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a0a      	ldr	r2, [pc, #40]	@ (8002a40 <RCC_Delay+0x38>)
 8002a16:	fba2 2303 	umull	r2, r3, r2, r3
 8002a1a:	0a5b      	lsrs	r3, r3, #9
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	fb02 f303 	mul.w	r3, r2, r3
 8002a22:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a24:	bf00      	nop
  }
  while (Delay --);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	1e5a      	subs	r2, r3, #1
 8002a2a:	60fa      	str	r2, [r7, #12]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d1f9      	bne.n	8002a24 <RCC_Delay+0x1c>
}
 8002a30:	bf00      	nop
 8002a32:	bf00      	nop
 8002a34:	3714      	adds	r7, #20
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bc80      	pop	{r7}
 8002a3a:	4770      	bx	lr
 8002a3c:	20000000 	.word	0x20000000
 8002a40:	10624dd3 	.word	0x10624dd3

08002a44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e041      	b.n	8002ada <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d106      	bne.n	8002a70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f7fe fe30 	bl	80016d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2202      	movs	r2, #2
 8002a74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	3304      	adds	r3, #4
 8002a80:	4619      	mov	r1, r3
 8002a82:	4610      	mov	r0, r2
 8002a84:	f000 f8f4 	bl	8002c70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2201      	movs	r2, #1
 8002a94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3708      	adds	r7, #8
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b084      	sub	sp, #16
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]
 8002aea:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002aec:	2300      	movs	r3, #0
 8002aee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d101      	bne.n	8002afe <HAL_TIM_ConfigClockSource+0x1c>
 8002afa:	2302      	movs	r3, #2
 8002afc:	e0b4      	b.n	8002c68 <HAL_TIM_ConfigClockSource+0x186>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2201      	movs	r2, #1
 8002b02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2202      	movs	r2, #2
 8002b0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002b1c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002b24:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	68ba      	ldr	r2, [r7, #8]
 8002b2c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b36:	d03e      	beq.n	8002bb6 <HAL_TIM_ConfigClockSource+0xd4>
 8002b38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b3c:	f200 8087 	bhi.w	8002c4e <HAL_TIM_ConfigClockSource+0x16c>
 8002b40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b44:	f000 8086 	beq.w	8002c54 <HAL_TIM_ConfigClockSource+0x172>
 8002b48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b4c:	d87f      	bhi.n	8002c4e <HAL_TIM_ConfigClockSource+0x16c>
 8002b4e:	2b70      	cmp	r3, #112	@ 0x70
 8002b50:	d01a      	beq.n	8002b88 <HAL_TIM_ConfigClockSource+0xa6>
 8002b52:	2b70      	cmp	r3, #112	@ 0x70
 8002b54:	d87b      	bhi.n	8002c4e <HAL_TIM_ConfigClockSource+0x16c>
 8002b56:	2b60      	cmp	r3, #96	@ 0x60
 8002b58:	d050      	beq.n	8002bfc <HAL_TIM_ConfigClockSource+0x11a>
 8002b5a:	2b60      	cmp	r3, #96	@ 0x60
 8002b5c:	d877      	bhi.n	8002c4e <HAL_TIM_ConfigClockSource+0x16c>
 8002b5e:	2b50      	cmp	r3, #80	@ 0x50
 8002b60:	d03c      	beq.n	8002bdc <HAL_TIM_ConfigClockSource+0xfa>
 8002b62:	2b50      	cmp	r3, #80	@ 0x50
 8002b64:	d873      	bhi.n	8002c4e <HAL_TIM_ConfigClockSource+0x16c>
 8002b66:	2b40      	cmp	r3, #64	@ 0x40
 8002b68:	d058      	beq.n	8002c1c <HAL_TIM_ConfigClockSource+0x13a>
 8002b6a:	2b40      	cmp	r3, #64	@ 0x40
 8002b6c:	d86f      	bhi.n	8002c4e <HAL_TIM_ConfigClockSource+0x16c>
 8002b6e:	2b30      	cmp	r3, #48	@ 0x30
 8002b70:	d064      	beq.n	8002c3c <HAL_TIM_ConfigClockSource+0x15a>
 8002b72:	2b30      	cmp	r3, #48	@ 0x30
 8002b74:	d86b      	bhi.n	8002c4e <HAL_TIM_ConfigClockSource+0x16c>
 8002b76:	2b20      	cmp	r3, #32
 8002b78:	d060      	beq.n	8002c3c <HAL_TIM_ConfigClockSource+0x15a>
 8002b7a:	2b20      	cmp	r3, #32
 8002b7c:	d867      	bhi.n	8002c4e <HAL_TIM_ConfigClockSource+0x16c>
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d05c      	beq.n	8002c3c <HAL_TIM_ConfigClockSource+0x15a>
 8002b82:	2b10      	cmp	r3, #16
 8002b84:	d05a      	beq.n	8002c3c <HAL_TIM_ConfigClockSource+0x15a>
 8002b86:	e062      	b.n	8002c4e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002b98:	f000 f94f 	bl	8002e3a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002baa:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	68ba      	ldr	r2, [r7, #8]
 8002bb2:	609a      	str	r2, [r3, #8]
      break;
 8002bb4:	e04f      	b.n	8002c56 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002bc6:	f000 f938 	bl	8002e3a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	689a      	ldr	r2, [r3, #8]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002bd8:	609a      	str	r2, [r3, #8]
      break;
 8002bda:	e03c      	b.n	8002c56 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002be8:	461a      	mov	r2, r3
 8002bea:	f000 f8af 	bl	8002d4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	2150      	movs	r1, #80	@ 0x50
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f000 f906 	bl	8002e06 <TIM_ITRx_SetConfig>
      break;
 8002bfa:	e02c      	b.n	8002c56 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c08:	461a      	mov	r2, r3
 8002c0a:	f000 f8cd 	bl	8002da8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2160      	movs	r1, #96	@ 0x60
 8002c14:	4618      	mov	r0, r3
 8002c16:	f000 f8f6 	bl	8002e06 <TIM_ITRx_SetConfig>
      break;
 8002c1a:	e01c      	b.n	8002c56 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c28:	461a      	mov	r2, r3
 8002c2a:	f000 f88f 	bl	8002d4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2140      	movs	r1, #64	@ 0x40
 8002c34:	4618      	mov	r0, r3
 8002c36:	f000 f8e6 	bl	8002e06 <TIM_ITRx_SetConfig>
      break;
 8002c3a:	e00c      	b.n	8002c56 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4619      	mov	r1, r3
 8002c46:	4610      	mov	r0, r2
 8002c48:	f000 f8dd 	bl	8002e06 <TIM_ITRx_SetConfig>
      break;
 8002c4c:	e003      	b.n	8002c56 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	73fb      	strb	r3, [r7, #15]
      break;
 8002c52:	e000      	b.n	8002c56 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002c54:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2201      	movs	r2, #1
 8002c5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002c66:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3710      	adds	r7, #16
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b085      	sub	sp, #20
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	4a2f      	ldr	r2, [pc, #188]	@ (8002d40 <TIM_Base_SetConfig+0xd0>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d00b      	beq.n	8002ca0 <TIM_Base_SetConfig+0x30>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c8e:	d007      	beq.n	8002ca0 <TIM_Base_SetConfig+0x30>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	4a2c      	ldr	r2, [pc, #176]	@ (8002d44 <TIM_Base_SetConfig+0xd4>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d003      	beq.n	8002ca0 <TIM_Base_SetConfig+0x30>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4a2b      	ldr	r2, [pc, #172]	@ (8002d48 <TIM_Base_SetConfig+0xd8>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d108      	bne.n	8002cb2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ca6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	68fa      	ldr	r2, [r7, #12]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	4a22      	ldr	r2, [pc, #136]	@ (8002d40 <TIM_Base_SetConfig+0xd0>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d00b      	beq.n	8002cd2 <TIM_Base_SetConfig+0x62>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cc0:	d007      	beq.n	8002cd2 <TIM_Base_SetConfig+0x62>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4a1f      	ldr	r2, [pc, #124]	@ (8002d44 <TIM_Base_SetConfig+0xd4>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d003      	beq.n	8002cd2 <TIM_Base_SetConfig+0x62>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4a1e      	ldr	r2, [pc, #120]	@ (8002d48 <TIM_Base_SetConfig+0xd8>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d108      	bne.n	8002ce4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002cd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	68fa      	ldr	r2, [r7, #12]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	695b      	ldr	r3, [r3, #20]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	68fa      	ldr	r2, [r7, #12]
 8002cf6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	689a      	ldr	r2, [r3, #8]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	4a0d      	ldr	r2, [pc, #52]	@ (8002d40 <TIM_Base_SetConfig+0xd0>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d103      	bne.n	8002d18 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	691a      	ldr	r2, [r3, #16]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	691b      	ldr	r3, [r3, #16]
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d005      	beq.n	8002d36 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	691b      	ldr	r3, [r3, #16]
 8002d2e:	f023 0201 	bic.w	r2, r3, #1
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	611a      	str	r2, [r3, #16]
  }
}
 8002d36:	bf00      	nop
 8002d38:	3714      	adds	r7, #20
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bc80      	pop	{r7}
 8002d3e:	4770      	bx	lr
 8002d40:	40012c00 	.word	0x40012c00
 8002d44:	40000400 	.word	0x40000400
 8002d48:	40000800 	.word	0x40000800

08002d4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b087      	sub	sp, #28
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	60b9      	str	r1, [r7, #8]
 8002d56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6a1b      	ldr	r3, [r3, #32]
 8002d5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	6a1b      	ldr	r3, [r3, #32]
 8002d62:	f023 0201 	bic.w	r2, r3, #1
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002d76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	011b      	lsls	r3, r3, #4
 8002d7c:	693a      	ldr	r2, [r7, #16]
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	f023 030a 	bic.w	r3, r3, #10
 8002d88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002d8a:	697a      	ldr	r2, [r7, #20]
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	693a      	ldr	r2, [r7, #16]
 8002d96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	697a      	ldr	r2, [r7, #20]
 8002d9c:	621a      	str	r2, [r3, #32]
}
 8002d9e:	bf00      	nop
 8002da0:	371c      	adds	r7, #28
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bc80      	pop	{r7}
 8002da6:	4770      	bx	lr

08002da8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b087      	sub	sp, #28
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	6a1b      	ldr	r3, [r3, #32]
 8002db8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6a1b      	ldr	r3, [r3, #32]
 8002dbe:	f023 0210 	bic.w	r2, r3, #16
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	699b      	ldr	r3, [r3, #24]
 8002dca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002dd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	031b      	lsls	r3, r3, #12
 8002dd8:	693a      	ldr	r2, [r7, #16]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002de4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	011b      	lsls	r3, r3, #4
 8002dea:	697a      	ldr	r2, [r7, #20]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	693a      	ldr	r2, [r7, #16]
 8002df4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	697a      	ldr	r2, [r7, #20]
 8002dfa:	621a      	str	r2, [r3, #32]
}
 8002dfc:	bf00      	nop
 8002dfe:	371c      	adds	r7, #28
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bc80      	pop	{r7}
 8002e04:	4770      	bx	lr

08002e06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e06:	b480      	push	{r7}
 8002e08:	b085      	sub	sp, #20
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
 8002e0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e1e:	683a      	ldr	r2, [r7, #0]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	f043 0307 	orr.w	r3, r3, #7
 8002e28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	68fa      	ldr	r2, [r7, #12]
 8002e2e:	609a      	str	r2, [r3, #8]
}
 8002e30:	bf00      	nop
 8002e32:	3714      	adds	r7, #20
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bc80      	pop	{r7}
 8002e38:	4770      	bx	lr

08002e3a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e3a:	b480      	push	{r7}
 8002e3c:	b087      	sub	sp, #28
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	60f8      	str	r0, [r7, #12]
 8002e42:	60b9      	str	r1, [r7, #8]
 8002e44:	607a      	str	r2, [r7, #4]
 8002e46:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002e54:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	021a      	lsls	r2, r3, #8
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	431a      	orrs	r2, r3
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	4313      	orrs	r3, r2
 8002e62:	697a      	ldr	r2, [r7, #20]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	697a      	ldr	r2, [r7, #20]
 8002e6c:	609a      	str	r2, [r3, #8]
}
 8002e6e:	bf00      	nop
 8002e70:	371c      	adds	r7, #28
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bc80      	pop	{r7}
 8002e76:	4770      	bx	lr

08002e78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b085      	sub	sp, #20
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d101      	bne.n	8002e90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002e8c:	2302      	movs	r3, #2
 8002e8e:	e046      	b.n	8002f1e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2202      	movs	r2, #2
 8002e9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002eb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	68fa      	ldr	r2, [r7, #12]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a16      	ldr	r2, [pc, #88]	@ (8002f28 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d00e      	beq.n	8002ef2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002edc:	d009      	beq.n	8002ef2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a12      	ldr	r2, [pc, #72]	@ (8002f2c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d004      	beq.n	8002ef2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a10      	ldr	r2, [pc, #64]	@ (8002f30 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d10c      	bne.n	8002f0c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ef8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	68ba      	ldr	r2, [r7, #8]
 8002f00:	4313      	orrs	r3, r2
 8002f02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	68ba      	ldr	r2, [r7, #8]
 8002f0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3714      	adds	r7, #20
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bc80      	pop	{r7}
 8002f26:	4770      	bx	lr
 8002f28:	40012c00 	.word	0x40012c00
 8002f2c:	40000400 	.word	0x40000400
 8002f30:	40000800 	.word	0x40000800

08002f34 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d101      	bne.n	8002f46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e042      	b.n	8002fcc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d106      	bne.n	8002f60 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f7fe fbd6 	bl	800170c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2224      	movs	r2, #36	@ 0x24
 8002f64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	68da      	ldr	r2, [r3, #12]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f76:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f000 fa09 	bl	8003390 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	691a      	ldr	r2, [r3, #16]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002f8c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	695a      	ldr	r2, [r3, #20]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002f9c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68da      	ldr	r2, [r3, #12]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002fac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2220      	movs	r2, #32
 8002fb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2220      	movs	r2, #32
 8002fc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002fca:	2300      	movs	r3, #0
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3708      	adds	r7, #8
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b08a      	sub	sp, #40	@ 0x28
 8002fd8:	af02      	add	r7, sp, #8
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	60b9      	str	r1, [r7, #8]
 8002fde:	603b      	str	r3, [r7, #0]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	2b20      	cmp	r3, #32
 8002ff2:	d175      	bne.n	80030e0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d002      	beq.n	8003000 <HAL_UART_Transmit+0x2c>
 8002ffa:	88fb      	ldrh	r3, [r7, #6]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d101      	bne.n	8003004 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e06e      	b.n	80030e2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2200      	movs	r2, #0
 8003008:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2221      	movs	r2, #33	@ 0x21
 800300e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003012:	f7fe fce5 	bl	80019e0 <HAL_GetTick>
 8003016:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	88fa      	ldrh	r2, [r7, #6]
 800301c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	88fa      	ldrh	r2, [r7, #6]
 8003022:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800302c:	d108      	bne.n	8003040 <HAL_UART_Transmit+0x6c>
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	691b      	ldr	r3, [r3, #16]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d104      	bne.n	8003040 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003036:	2300      	movs	r3, #0
 8003038:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	61bb      	str	r3, [r7, #24]
 800303e:	e003      	b.n	8003048 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003044:	2300      	movs	r3, #0
 8003046:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003048:	e02e      	b.n	80030a8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	9300      	str	r3, [sp, #0]
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	2200      	movs	r2, #0
 8003052:	2180      	movs	r1, #128	@ 0x80
 8003054:	68f8      	ldr	r0, [r7, #12]
 8003056:	f000 f8df 	bl	8003218 <UART_WaitOnFlagUntilTimeout>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d005      	beq.n	800306c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2220      	movs	r2, #32
 8003064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003068:	2303      	movs	r3, #3
 800306a:	e03a      	b.n	80030e2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800306c:	69fb      	ldr	r3, [r7, #28]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d10b      	bne.n	800308a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	881b      	ldrh	r3, [r3, #0]
 8003076:	461a      	mov	r2, r3
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003080:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	3302      	adds	r3, #2
 8003086:	61bb      	str	r3, [r7, #24]
 8003088:	e007      	b.n	800309a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	781a      	ldrb	r2, [r3, #0]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	3301      	adds	r3, #1
 8003098:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800309e:	b29b      	uxth	r3, r3
 80030a0:	3b01      	subs	r3, #1
 80030a2:	b29a      	uxth	r2, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d1cb      	bne.n	800304a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	9300      	str	r3, [sp, #0]
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	2200      	movs	r2, #0
 80030ba:	2140      	movs	r1, #64	@ 0x40
 80030bc:	68f8      	ldr	r0, [r7, #12]
 80030be:	f000 f8ab 	bl	8003218 <UART_WaitOnFlagUntilTimeout>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d005      	beq.n	80030d4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2220      	movs	r2, #32
 80030cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	e006      	b.n	80030e2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2220      	movs	r2, #32
 80030d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80030dc:	2300      	movs	r3, #0
 80030de:	e000      	b.n	80030e2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80030e0:	2302      	movs	r3, #2
  }
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	3720      	adds	r7, #32
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}

080030ea <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030ea:	b580      	push	{r7, lr}
 80030ec:	b08a      	sub	sp, #40	@ 0x28
 80030ee:	af02      	add	r7, sp, #8
 80030f0:	60f8      	str	r0, [r7, #12]
 80030f2:	60b9      	str	r1, [r7, #8]
 80030f4:	603b      	str	r3, [r7, #0]
 80030f6:	4613      	mov	r3, r2
 80030f8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80030fa:	2300      	movs	r3, #0
 80030fc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003104:	b2db      	uxtb	r3, r3
 8003106:	2b20      	cmp	r3, #32
 8003108:	f040 8081 	bne.w	800320e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d002      	beq.n	8003118 <HAL_UART_Receive+0x2e>
 8003112:	88fb      	ldrh	r3, [r7, #6]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d101      	bne.n	800311c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e079      	b.n	8003210 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2200      	movs	r2, #0
 8003120:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2222      	movs	r2, #34	@ 0x22
 8003126:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2200      	movs	r2, #0
 800312e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003130:	f7fe fc56 	bl	80019e0 <HAL_GetTick>
 8003134:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	88fa      	ldrh	r2, [r7, #6]
 800313a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	88fa      	ldrh	r2, [r7, #6]
 8003140:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800314a:	d108      	bne.n	800315e <HAL_UART_Receive+0x74>
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d104      	bne.n	800315e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003154:	2300      	movs	r3, #0
 8003156:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	61bb      	str	r3, [r7, #24]
 800315c:	e003      	b.n	8003166 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003162:	2300      	movs	r3, #0
 8003164:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003166:	e047      	b.n	80031f8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	9300      	str	r3, [sp, #0]
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	2200      	movs	r2, #0
 8003170:	2120      	movs	r1, #32
 8003172:	68f8      	ldr	r0, [r7, #12]
 8003174:	f000 f850 	bl	8003218 <UART_WaitOnFlagUntilTimeout>
 8003178:	4603      	mov	r3, r0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d005      	beq.n	800318a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2220      	movs	r2, #32
 8003182:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e042      	b.n	8003210 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d10c      	bne.n	80031aa <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	b29b      	uxth	r3, r3
 8003198:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800319c:	b29a      	uxth	r2, r3
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80031a2:	69bb      	ldr	r3, [r7, #24]
 80031a4:	3302      	adds	r3, #2
 80031a6:	61bb      	str	r3, [r7, #24]
 80031a8:	e01f      	b.n	80031ea <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031b2:	d007      	beq.n	80031c4 <HAL_UART_Receive+0xda>
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d10a      	bne.n	80031d2 <HAL_UART_Receive+0xe8>
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	691b      	ldr	r3, [r3, #16]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d106      	bne.n	80031d2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	b2da      	uxtb	r2, r3
 80031cc:	69fb      	ldr	r3, [r7, #28]
 80031ce:	701a      	strb	r2, [r3, #0]
 80031d0:	e008      	b.n	80031e4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031de:	b2da      	uxtb	r2, r3
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	3301      	adds	r3, #1
 80031e8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80031ee:	b29b      	uxth	r3, r3
 80031f0:	3b01      	subs	r3, #1
 80031f2:	b29a      	uxth	r2, r3
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80031fc:	b29b      	uxth	r3, r3
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d1b2      	bne.n	8003168 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2220      	movs	r2, #32
 8003206:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800320a:	2300      	movs	r3, #0
 800320c:	e000      	b.n	8003210 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800320e:	2302      	movs	r3, #2
  }
}
 8003210:	4618      	mov	r0, r3
 8003212:	3720      	adds	r7, #32
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}

08003218 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b086      	sub	sp, #24
 800321c:	af00      	add	r7, sp, #0
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	603b      	str	r3, [r7, #0]
 8003224:	4613      	mov	r3, r2
 8003226:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003228:	e03b      	b.n	80032a2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800322a:	6a3b      	ldr	r3, [r7, #32]
 800322c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003230:	d037      	beq.n	80032a2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003232:	f7fe fbd5 	bl	80019e0 <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	6a3a      	ldr	r2, [r7, #32]
 800323e:	429a      	cmp	r2, r3
 8003240:	d302      	bcc.n	8003248 <UART_WaitOnFlagUntilTimeout+0x30>
 8003242:	6a3b      	ldr	r3, [r7, #32]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d101      	bne.n	800324c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e03a      	b.n	80032c2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	f003 0304 	and.w	r3, r3, #4
 8003256:	2b00      	cmp	r3, #0
 8003258:	d023      	beq.n	80032a2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	2b80      	cmp	r3, #128	@ 0x80
 800325e:	d020      	beq.n	80032a2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	2b40      	cmp	r3, #64	@ 0x40
 8003264:	d01d      	beq.n	80032a2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 0308 	and.w	r3, r3, #8
 8003270:	2b08      	cmp	r3, #8
 8003272:	d116      	bne.n	80032a2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003274:	2300      	movs	r3, #0
 8003276:	617b      	str	r3, [r7, #20]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	617b      	str	r3, [r7, #20]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	617b      	str	r3, [r7, #20]
 8003288:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800328a:	68f8      	ldr	r0, [r7, #12]
 800328c:	f000 f81d 	bl	80032ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2208      	movs	r2, #8
 8003294:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2200      	movs	r2, #0
 800329a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e00f      	b.n	80032c2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	4013      	ands	r3, r2
 80032ac:	68ba      	ldr	r2, [r7, #8]
 80032ae:	429a      	cmp	r2, r3
 80032b0:	bf0c      	ite	eq
 80032b2:	2301      	moveq	r3, #1
 80032b4:	2300      	movne	r3, #0
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	461a      	mov	r2, r3
 80032ba:	79fb      	ldrb	r3, [r7, #7]
 80032bc:	429a      	cmp	r2, r3
 80032be:	d0b4      	beq.n	800322a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3718      	adds	r7, #24
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}

080032ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80032ca:	b480      	push	{r7}
 80032cc:	b095      	sub	sp, #84	@ 0x54
 80032ce:	af00      	add	r7, sp, #0
 80032d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	330c      	adds	r3, #12
 80032d8:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032dc:	e853 3f00 	ldrex	r3, [r3]
 80032e0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80032e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80032e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	330c      	adds	r3, #12
 80032f0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80032f2:	643a      	str	r2, [r7, #64]	@ 0x40
 80032f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032f6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80032f8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80032fa:	e841 2300 	strex	r3, r2, [r1]
 80032fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003302:	2b00      	cmp	r3, #0
 8003304:	d1e5      	bne.n	80032d2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	3314      	adds	r3, #20
 800330c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800330e:	6a3b      	ldr	r3, [r7, #32]
 8003310:	e853 3f00 	ldrex	r3, [r3]
 8003314:	61fb      	str	r3, [r7, #28]
   return(result);
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	f023 0301 	bic.w	r3, r3, #1
 800331c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	3314      	adds	r3, #20
 8003324:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003326:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003328:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800332a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800332c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800332e:	e841 2300 	strex	r3, r2, [r1]
 8003332:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003336:	2b00      	cmp	r3, #0
 8003338:	d1e5      	bne.n	8003306 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800333e:	2b01      	cmp	r3, #1
 8003340:	d119      	bne.n	8003376 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	330c      	adds	r3, #12
 8003348:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	e853 3f00 	ldrex	r3, [r3]
 8003350:	60bb      	str	r3, [r7, #8]
   return(result);
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	f023 0310 	bic.w	r3, r3, #16
 8003358:	647b      	str	r3, [r7, #68]	@ 0x44
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	330c      	adds	r3, #12
 8003360:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003362:	61ba      	str	r2, [r7, #24]
 8003364:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003366:	6979      	ldr	r1, [r7, #20]
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	e841 2300 	strex	r3, r2, [r1]
 800336e:	613b      	str	r3, [r7, #16]
   return(result);
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d1e5      	bne.n	8003342 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2220      	movs	r2, #32
 800337a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003384:	bf00      	nop
 8003386:	3754      	adds	r7, #84	@ 0x54
 8003388:	46bd      	mov	sp, r7
 800338a:	bc80      	pop	{r7}
 800338c:	4770      	bx	lr
	...

08003390 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b084      	sub	sp, #16
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	691b      	ldr	r3, [r3, #16]
 800339e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	68da      	ldr	r2, [r3, #12]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	430a      	orrs	r2, r1
 80033ac:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	689a      	ldr	r2, [r3, #8]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	691b      	ldr	r3, [r3, #16]
 80033b6:	431a      	orrs	r2, r3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	695b      	ldr	r3, [r3, #20]
 80033bc:	4313      	orrs	r3, r2
 80033be:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80033ca:	f023 030c 	bic.w	r3, r3, #12
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	6812      	ldr	r2, [r2, #0]
 80033d2:	68b9      	ldr	r1, [r7, #8]
 80033d4:	430b      	orrs	r3, r1
 80033d6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	695b      	ldr	r3, [r3, #20]
 80033de:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	699a      	ldr	r2, [r3, #24]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	430a      	orrs	r2, r1
 80033ec:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a2c      	ldr	r2, [pc, #176]	@ (80034a4 <UART_SetConfig+0x114>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d103      	bne.n	8003400 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80033f8:	f7ff faf2 	bl	80029e0 <HAL_RCC_GetPCLK2Freq>
 80033fc:	60f8      	str	r0, [r7, #12]
 80033fe:	e002      	b.n	8003406 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003400:	f7ff fada 	bl	80029b8 <HAL_RCC_GetPCLK1Freq>
 8003404:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003406:	68fa      	ldr	r2, [r7, #12]
 8003408:	4613      	mov	r3, r2
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	4413      	add	r3, r2
 800340e:	009a      	lsls	r2, r3, #2
 8003410:	441a      	add	r2, r3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	fbb2 f3f3 	udiv	r3, r2, r3
 800341c:	4a22      	ldr	r2, [pc, #136]	@ (80034a8 <UART_SetConfig+0x118>)
 800341e:	fba2 2303 	umull	r2, r3, r2, r3
 8003422:	095b      	lsrs	r3, r3, #5
 8003424:	0119      	lsls	r1, r3, #4
 8003426:	68fa      	ldr	r2, [r7, #12]
 8003428:	4613      	mov	r3, r2
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	4413      	add	r3, r2
 800342e:	009a      	lsls	r2, r3, #2
 8003430:	441a      	add	r2, r3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	fbb2 f2f3 	udiv	r2, r2, r3
 800343c:	4b1a      	ldr	r3, [pc, #104]	@ (80034a8 <UART_SetConfig+0x118>)
 800343e:	fba3 0302 	umull	r0, r3, r3, r2
 8003442:	095b      	lsrs	r3, r3, #5
 8003444:	2064      	movs	r0, #100	@ 0x64
 8003446:	fb00 f303 	mul.w	r3, r0, r3
 800344a:	1ad3      	subs	r3, r2, r3
 800344c:	011b      	lsls	r3, r3, #4
 800344e:	3332      	adds	r3, #50	@ 0x32
 8003450:	4a15      	ldr	r2, [pc, #84]	@ (80034a8 <UART_SetConfig+0x118>)
 8003452:	fba2 2303 	umull	r2, r3, r2, r3
 8003456:	095b      	lsrs	r3, r3, #5
 8003458:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800345c:	4419      	add	r1, r3
 800345e:	68fa      	ldr	r2, [r7, #12]
 8003460:	4613      	mov	r3, r2
 8003462:	009b      	lsls	r3, r3, #2
 8003464:	4413      	add	r3, r2
 8003466:	009a      	lsls	r2, r3, #2
 8003468:	441a      	add	r2, r3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	fbb2 f2f3 	udiv	r2, r2, r3
 8003474:	4b0c      	ldr	r3, [pc, #48]	@ (80034a8 <UART_SetConfig+0x118>)
 8003476:	fba3 0302 	umull	r0, r3, r3, r2
 800347a:	095b      	lsrs	r3, r3, #5
 800347c:	2064      	movs	r0, #100	@ 0x64
 800347e:	fb00 f303 	mul.w	r3, r0, r3
 8003482:	1ad3      	subs	r3, r2, r3
 8003484:	011b      	lsls	r3, r3, #4
 8003486:	3332      	adds	r3, #50	@ 0x32
 8003488:	4a07      	ldr	r2, [pc, #28]	@ (80034a8 <UART_SetConfig+0x118>)
 800348a:	fba2 2303 	umull	r2, r3, r2, r3
 800348e:	095b      	lsrs	r3, r3, #5
 8003490:	f003 020f 	and.w	r2, r3, #15
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	440a      	add	r2, r1
 800349a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800349c:	bf00      	nop
 800349e:	3710      	adds	r7, #16
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	40013800 	.word	0x40013800
 80034a8:	51eb851f 	.word	0x51eb851f

080034ac <sniprintf>:
 80034ac:	b40c      	push	{r2, r3}
 80034ae:	b530      	push	{r4, r5, lr}
 80034b0:	4b18      	ldr	r3, [pc, #96]	@ (8003514 <sniprintf+0x68>)
 80034b2:	1e0c      	subs	r4, r1, #0
 80034b4:	681d      	ldr	r5, [r3, #0]
 80034b6:	b09d      	sub	sp, #116	@ 0x74
 80034b8:	da08      	bge.n	80034cc <sniprintf+0x20>
 80034ba:	238b      	movs	r3, #139	@ 0x8b
 80034bc:	f04f 30ff 	mov.w	r0, #4294967295
 80034c0:	602b      	str	r3, [r5, #0]
 80034c2:	b01d      	add	sp, #116	@ 0x74
 80034c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80034c8:	b002      	add	sp, #8
 80034ca:	4770      	bx	lr
 80034cc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80034d0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80034d4:	f04f 0300 	mov.w	r3, #0
 80034d8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80034da:	bf0c      	ite	eq
 80034dc:	4623      	moveq	r3, r4
 80034de:	f104 33ff 	addne.w	r3, r4, #4294967295
 80034e2:	9304      	str	r3, [sp, #16]
 80034e4:	9307      	str	r3, [sp, #28]
 80034e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80034ea:	9002      	str	r0, [sp, #8]
 80034ec:	9006      	str	r0, [sp, #24]
 80034ee:	f8ad 3016 	strh.w	r3, [sp, #22]
 80034f2:	4628      	mov	r0, r5
 80034f4:	ab21      	add	r3, sp, #132	@ 0x84
 80034f6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80034f8:	a902      	add	r1, sp, #8
 80034fa:	9301      	str	r3, [sp, #4]
 80034fc:	f000 f9a8 	bl	8003850 <_svfiprintf_r>
 8003500:	1c43      	adds	r3, r0, #1
 8003502:	bfbc      	itt	lt
 8003504:	238b      	movlt	r3, #139	@ 0x8b
 8003506:	602b      	strlt	r3, [r5, #0]
 8003508:	2c00      	cmp	r4, #0
 800350a:	d0da      	beq.n	80034c2 <sniprintf+0x16>
 800350c:	2200      	movs	r2, #0
 800350e:	9b02      	ldr	r3, [sp, #8]
 8003510:	701a      	strb	r2, [r3, #0]
 8003512:	e7d6      	b.n	80034c2 <sniprintf+0x16>
 8003514:	2000000c 	.word	0x2000000c

08003518 <memset>:
 8003518:	4603      	mov	r3, r0
 800351a:	4402      	add	r2, r0
 800351c:	4293      	cmp	r3, r2
 800351e:	d100      	bne.n	8003522 <memset+0xa>
 8003520:	4770      	bx	lr
 8003522:	f803 1b01 	strb.w	r1, [r3], #1
 8003526:	e7f9      	b.n	800351c <memset+0x4>

08003528 <strstr>:
 8003528:	780a      	ldrb	r2, [r1, #0]
 800352a:	b570      	push	{r4, r5, r6, lr}
 800352c:	b96a      	cbnz	r2, 800354a <strstr+0x22>
 800352e:	bd70      	pop	{r4, r5, r6, pc}
 8003530:	429a      	cmp	r2, r3
 8003532:	d109      	bne.n	8003548 <strstr+0x20>
 8003534:	460c      	mov	r4, r1
 8003536:	4605      	mov	r5, r0
 8003538:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800353c:	2b00      	cmp	r3, #0
 800353e:	d0f6      	beq.n	800352e <strstr+0x6>
 8003540:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003544:	429e      	cmp	r6, r3
 8003546:	d0f7      	beq.n	8003538 <strstr+0x10>
 8003548:	3001      	adds	r0, #1
 800354a:	7803      	ldrb	r3, [r0, #0]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1ef      	bne.n	8003530 <strstr+0x8>
 8003550:	4618      	mov	r0, r3
 8003552:	e7ec      	b.n	800352e <strstr+0x6>

08003554 <__errno>:
 8003554:	4b01      	ldr	r3, [pc, #4]	@ (800355c <__errno+0x8>)
 8003556:	6818      	ldr	r0, [r3, #0]
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	2000000c 	.word	0x2000000c

08003560 <__libc_init_array>:
 8003560:	b570      	push	{r4, r5, r6, lr}
 8003562:	2600      	movs	r6, #0
 8003564:	4d0c      	ldr	r5, [pc, #48]	@ (8003598 <__libc_init_array+0x38>)
 8003566:	4c0d      	ldr	r4, [pc, #52]	@ (800359c <__libc_init_array+0x3c>)
 8003568:	1b64      	subs	r4, r4, r5
 800356a:	10a4      	asrs	r4, r4, #2
 800356c:	42a6      	cmp	r6, r4
 800356e:	d109      	bne.n	8003584 <__libc_init_array+0x24>
 8003570:	f000 fc76 	bl	8003e60 <_init>
 8003574:	2600      	movs	r6, #0
 8003576:	4d0a      	ldr	r5, [pc, #40]	@ (80035a0 <__libc_init_array+0x40>)
 8003578:	4c0a      	ldr	r4, [pc, #40]	@ (80035a4 <__libc_init_array+0x44>)
 800357a:	1b64      	subs	r4, r4, r5
 800357c:	10a4      	asrs	r4, r4, #2
 800357e:	42a6      	cmp	r6, r4
 8003580:	d105      	bne.n	800358e <__libc_init_array+0x2e>
 8003582:	bd70      	pop	{r4, r5, r6, pc}
 8003584:	f855 3b04 	ldr.w	r3, [r5], #4
 8003588:	4798      	blx	r3
 800358a:	3601      	adds	r6, #1
 800358c:	e7ee      	b.n	800356c <__libc_init_array+0xc>
 800358e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003592:	4798      	blx	r3
 8003594:	3601      	adds	r6, #1
 8003596:	e7f2      	b.n	800357e <__libc_init_array+0x1e>
 8003598:	08003ff0 	.word	0x08003ff0
 800359c:	08003ff0 	.word	0x08003ff0
 80035a0:	08003ff0 	.word	0x08003ff0
 80035a4:	08003ff4 	.word	0x08003ff4

080035a8 <__retarget_lock_acquire_recursive>:
 80035a8:	4770      	bx	lr

080035aa <__retarget_lock_release_recursive>:
 80035aa:	4770      	bx	lr

080035ac <_free_r>:
 80035ac:	b538      	push	{r3, r4, r5, lr}
 80035ae:	4605      	mov	r5, r0
 80035b0:	2900      	cmp	r1, #0
 80035b2:	d040      	beq.n	8003636 <_free_r+0x8a>
 80035b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80035b8:	1f0c      	subs	r4, r1, #4
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	bfb8      	it	lt
 80035be:	18e4      	addlt	r4, r4, r3
 80035c0:	f000 f8de 	bl	8003780 <__malloc_lock>
 80035c4:	4a1c      	ldr	r2, [pc, #112]	@ (8003638 <_free_r+0x8c>)
 80035c6:	6813      	ldr	r3, [r2, #0]
 80035c8:	b933      	cbnz	r3, 80035d8 <_free_r+0x2c>
 80035ca:	6063      	str	r3, [r4, #4]
 80035cc:	6014      	str	r4, [r2, #0]
 80035ce:	4628      	mov	r0, r5
 80035d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80035d4:	f000 b8da 	b.w	800378c <__malloc_unlock>
 80035d8:	42a3      	cmp	r3, r4
 80035da:	d908      	bls.n	80035ee <_free_r+0x42>
 80035dc:	6820      	ldr	r0, [r4, #0]
 80035de:	1821      	adds	r1, r4, r0
 80035e0:	428b      	cmp	r3, r1
 80035e2:	bf01      	itttt	eq
 80035e4:	6819      	ldreq	r1, [r3, #0]
 80035e6:	685b      	ldreq	r3, [r3, #4]
 80035e8:	1809      	addeq	r1, r1, r0
 80035ea:	6021      	streq	r1, [r4, #0]
 80035ec:	e7ed      	b.n	80035ca <_free_r+0x1e>
 80035ee:	461a      	mov	r2, r3
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	b10b      	cbz	r3, 80035f8 <_free_r+0x4c>
 80035f4:	42a3      	cmp	r3, r4
 80035f6:	d9fa      	bls.n	80035ee <_free_r+0x42>
 80035f8:	6811      	ldr	r1, [r2, #0]
 80035fa:	1850      	adds	r0, r2, r1
 80035fc:	42a0      	cmp	r0, r4
 80035fe:	d10b      	bne.n	8003618 <_free_r+0x6c>
 8003600:	6820      	ldr	r0, [r4, #0]
 8003602:	4401      	add	r1, r0
 8003604:	1850      	adds	r0, r2, r1
 8003606:	4283      	cmp	r3, r0
 8003608:	6011      	str	r1, [r2, #0]
 800360a:	d1e0      	bne.n	80035ce <_free_r+0x22>
 800360c:	6818      	ldr	r0, [r3, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	4408      	add	r0, r1
 8003612:	6010      	str	r0, [r2, #0]
 8003614:	6053      	str	r3, [r2, #4]
 8003616:	e7da      	b.n	80035ce <_free_r+0x22>
 8003618:	d902      	bls.n	8003620 <_free_r+0x74>
 800361a:	230c      	movs	r3, #12
 800361c:	602b      	str	r3, [r5, #0]
 800361e:	e7d6      	b.n	80035ce <_free_r+0x22>
 8003620:	6820      	ldr	r0, [r4, #0]
 8003622:	1821      	adds	r1, r4, r0
 8003624:	428b      	cmp	r3, r1
 8003626:	bf01      	itttt	eq
 8003628:	6819      	ldreq	r1, [r3, #0]
 800362a:	685b      	ldreq	r3, [r3, #4]
 800362c:	1809      	addeq	r1, r1, r0
 800362e:	6021      	streq	r1, [r4, #0]
 8003630:	6063      	str	r3, [r4, #4]
 8003632:	6054      	str	r4, [r2, #4]
 8003634:	e7cb      	b.n	80035ce <_free_r+0x22>
 8003636:	bd38      	pop	{r3, r4, r5, pc}
 8003638:	200003c8 	.word	0x200003c8

0800363c <sbrk_aligned>:
 800363c:	b570      	push	{r4, r5, r6, lr}
 800363e:	4e0f      	ldr	r6, [pc, #60]	@ (800367c <sbrk_aligned+0x40>)
 8003640:	460c      	mov	r4, r1
 8003642:	6831      	ldr	r1, [r6, #0]
 8003644:	4605      	mov	r5, r0
 8003646:	b911      	cbnz	r1, 800364e <sbrk_aligned+0x12>
 8003648:	f000 fba8 	bl	8003d9c <_sbrk_r>
 800364c:	6030      	str	r0, [r6, #0]
 800364e:	4621      	mov	r1, r4
 8003650:	4628      	mov	r0, r5
 8003652:	f000 fba3 	bl	8003d9c <_sbrk_r>
 8003656:	1c43      	adds	r3, r0, #1
 8003658:	d103      	bne.n	8003662 <sbrk_aligned+0x26>
 800365a:	f04f 34ff 	mov.w	r4, #4294967295
 800365e:	4620      	mov	r0, r4
 8003660:	bd70      	pop	{r4, r5, r6, pc}
 8003662:	1cc4      	adds	r4, r0, #3
 8003664:	f024 0403 	bic.w	r4, r4, #3
 8003668:	42a0      	cmp	r0, r4
 800366a:	d0f8      	beq.n	800365e <sbrk_aligned+0x22>
 800366c:	1a21      	subs	r1, r4, r0
 800366e:	4628      	mov	r0, r5
 8003670:	f000 fb94 	bl	8003d9c <_sbrk_r>
 8003674:	3001      	adds	r0, #1
 8003676:	d1f2      	bne.n	800365e <sbrk_aligned+0x22>
 8003678:	e7ef      	b.n	800365a <sbrk_aligned+0x1e>
 800367a:	bf00      	nop
 800367c:	200003c4 	.word	0x200003c4

08003680 <_malloc_r>:
 8003680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003684:	1ccd      	adds	r5, r1, #3
 8003686:	f025 0503 	bic.w	r5, r5, #3
 800368a:	3508      	adds	r5, #8
 800368c:	2d0c      	cmp	r5, #12
 800368e:	bf38      	it	cc
 8003690:	250c      	movcc	r5, #12
 8003692:	2d00      	cmp	r5, #0
 8003694:	4606      	mov	r6, r0
 8003696:	db01      	blt.n	800369c <_malloc_r+0x1c>
 8003698:	42a9      	cmp	r1, r5
 800369a:	d904      	bls.n	80036a6 <_malloc_r+0x26>
 800369c:	230c      	movs	r3, #12
 800369e:	6033      	str	r3, [r6, #0]
 80036a0:	2000      	movs	r0, #0
 80036a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80036a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800377c <_malloc_r+0xfc>
 80036aa:	f000 f869 	bl	8003780 <__malloc_lock>
 80036ae:	f8d8 3000 	ldr.w	r3, [r8]
 80036b2:	461c      	mov	r4, r3
 80036b4:	bb44      	cbnz	r4, 8003708 <_malloc_r+0x88>
 80036b6:	4629      	mov	r1, r5
 80036b8:	4630      	mov	r0, r6
 80036ba:	f7ff ffbf 	bl	800363c <sbrk_aligned>
 80036be:	1c43      	adds	r3, r0, #1
 80036c0:	4604      	mov	r4, r0
 80036c2:	d158      	bne.n	8003776 <_malloc_r+0xf6>
 80036c4:	f8d8 4000 	ldr.w	r4, [r8]
 80036c8:	4627      	mov	r7, r4
 80036ca:	2f00      	cmp	r7, #0
 80036cc:	d143      	bne.n	8003756 <_malloc_r+0xd6>
 80036ce:	2c00      	cmp	r4, #0
 80036d0:	d04b      	beq.n	800376a <_malloc_r+0xea>
 80036d2:	6823      	ldr	r3, [r4, #0]
 80036d4:	4639      	mov	r1, r7
 80036d6:	4630      	mov	r0, r6
 80036d8:	eb04 0903 	add.w	r9, r4, r3
 80036dc:	f000 fb5e 	bl	8003d9c <_sbrk_r>
 80036e0:	4581      	cmp	r9, r0
 80036e2:	d142      	bne.n	800376a <_malloc_r+0xea>
 80036e4:	6821      	ldr	r1, [r4, #0]
 80036e6:	4630      	mov	r0, r6
 80036e8:	1a6d      	subs	r5, r5, r1
 80036ea:	4629      	mov	r1, r5
 80036ec:	f7ff ffa6 	bl	800363c <sbrk_aligned>
 80036f0:	3001      	adds	r0, #1
 80036f2:	d03a      	beq.n	800376a <_malloc_r+0xea>
 80036f4:	6823      	ldr	r3, [r4, #0]
 80036f6:	442b      	add	r3, r5
 80036f8:	6023      	str	r3, [r4, #0]
 80036fa:	f8d8 3000 	ldr.w	r3, [r8]
 80036fe:	685a      	ldr	r2, [r3, #4]
 8003700:	bb62      	cbnz	r2, 800375c <_malloc_r+0xdc>
 8003702:	f8c8 7000 	str.w	r7, [r8]
 8003706:	e00f      	b.n	8003728 <_malloc_r+0xa8>
 8003708:	6822      	ldr	r2, [r4, #0]
 800370a:	1b52      	subs	r2, r2, r5
 800370c:	d420      	bmi.n	8003750 <_malloc_r+0xd0>
 800370e:	2a0b      	cmp	r2, #11
 8003710:	d917      	bls.n	8003742 <_malloc_r+0xc2>
 8003712:	1961      	adds	r1, r4, r5
 8003714:	42a3      	cmp	r3, r4
 8003716:	6025      	str	r5, [r4, #0]
 8003718:	bf18      	it	ne
 800371a:	6059      	strne	r1, [r3, #4]
 800371c:	6863      	ldr	r3, [r4, #4]
 800371e:	bf08      	it	eq
 8003720:	f8c8 1000 	streq.w	r1, [r8]
 8003724:	5162      	str	r2, [r4, r5]
 8003726:	604b      	str	r3, [r1, #4]
 8003728:	4630      	mov	r0, r6
 800372a:	f000 f82f 	bl	800378c <__malloc_unlock>
 800372e:	f104 000b 	add.w	r0, r4, #11
 8003732:	1d23      	adds	r3, r4, #4
 8003734:	f020 0007 	bic.w	r0, r0, #7
 8003738:	1ac2      	subs	r2, r0, r3
 800373a:	bf1c      	itt	ne
 800373c:	1a1b      	subne	r3, r3, r0
 800373e:	50a3      	strne	r3, [r4, r2]
 8003740:	e7af      	b.n	80036a2 <_malloc_r+0x22>
 8003742:	6862      	ldr	r2, [r4, #4]
 8003744:	42a3      	cmp	r3, r4
 8003746:	bf0c      	ite	eq
 8003748:	f8c8 2000 	streq.w	r2, [r8]
 800374c:	605a      	strne	r2, [r3, #4]
 800374e:	e7eb      	b.n	8003728 <_malloc_r+0xa8>
 8003750:	4623      	mov	r3, r4
 8003752:	6864      	ldr	r4, [r4, #4]
 8003754:	e7ae      	b.n	80036b4 <_malloc_r+0x34>
 8003756:	463c      	mov	r4, r7
 8003758:	687f      	ldr	r7, [r7, #4]
 800375a:	e7b6      	b.n	80036ca <_malloc_r+0x4a>
 800375c:	461a      	mov	r2, r3
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	42a3      	cmp	r3, r4
 8003762:	d1fb      	bne.n	800375c <_malloc_r+0xdc>
 8003764:	2300      	movs	r3, #0
 8003766:	6053      	str	r3, [r2, #4]
 8003768:	e7de      	b.n	8003728 <_malloc_r+0xa8>
 800376a:	230c      	movs	r3, #12
 800376c:	4630      	mov	r0, r6
 800376e:	6033      	str	r3, [r6, #0]
 8003770:	f000 f80c 	bl	800378c <__malloc_unlock>
 8003774:	e794      	b.n	80036a0 <_malloc_r+0x20>
 8003776:	6005      	str	r5, [r0, #0]
 8003778:	e7d6      	b.n	8003728 <_malloc_r+0xa8>
 800377a:	bf00      	nop
 800377c:	200003c8 	.word	0x200003c8

08003780 <__malloc_lock>:
 8003780:	4801      	ldr	r0, [pc, #4]	@ (8003788 <__malloc_lock+0x8>)
 8003782:	f7ff bf11 	b.w	80035a8 <__retarget_lock_acquire_recursive>
 8003786:	bf00      	nop
 8003788:	200003c0 	.word	0x200003c0

0800378c <__malloc_unlock>:
 800378c:	4801      	ldr	r0, [pc, #4]	@ (8003794 <__malloc_unlock+0x8>)
 800378e:	f7ff bf0c 	b.w	80035aa <__retarget_lock_release_recursive>
 8003792:	bf00      	nop
 8003794:	200003c0 	.word	0x200003c0

08003798 <__ssputs_r>:
 8003798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800379c:	461f      	mov	r7, r3
 800379e:	688e      	ldr	r6, [r1, #8]
 80037a0:	4682      	mov	sl, r0
 80037a2:	42be      	cmp	r6, r7
 80037a4:	460c      	mov	r4, r1
 80037a6:	4690      	mov	r8, r2
 80037a8:	680b      	ldr	r3, [r1, #0]
 80037aa:	d82d      	bhi.n	8003808 <__ssputs_r+0x70>
 80037ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80037b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80037b4:	d026      	beq.n	8003804 <__ssputs_r+0x6c>
 80037b6:	6965      	ldr	r5, [r4, #20]
 80037b8:	6909      	ldr	r1, [r1, #16]
 80037ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80037be:	eba3 0901 	sub.w	r9, r3, r1
 80037c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80037c6:	1c7b      	adds	r3, r7, #1
 80037c8:	444b      	add	r3, r9
 80037ca:	106d      	asrs	r5, r5, #1
 80037cc:	429d      	cmp	r5, r3
 80037ce:	bf38      	it	cc
 80037d0:	461d      	movcc	r5, r3
 80037d2:	0553      	lsls	r3, r2, #21
 80037d4:	d527      	bpl.n	8003826 <__ssputs_r+0x8e>
 80037d6:	4629      	mov	r1, r5
 80037d8:	f7ff ff52 	bl	8003680 <_malloc_r>
 80037dc:	4606      	mov	r6, r0
 80037de:	b360      	cbz	r0, 800383a <__ssputs_r+0xa2>
 80037e0:	464a      	mov	r2, r9
 80037e2:	6921      	ldr	r1, [r4, #16]
 80037e4:	f000 faf8 	bl	8003dd8 <memcpy>
 80037e8:	89a3      	ldrh	r3, [r4, #12]
 80037ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80037ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037f2:	81a3      	strh	r3, [r4, #12]
 80037f4:	6126      	str	r6, [r4, #16]
 80037f6:	444e      	add	r6, r9
 80037f8:	6026      	str	r6, [r4, #0]
 80037fa:	463e      	mov	r6, r7
 80037fc:	6165      	str	r5, [r4, #20]
 80037fe:	eba5 0509 	sub.w	r5, r5, r9
 8003802:	60a5      	str	r5, [r4, #8]
 8003804:	42be      	cmp	r6, r7
 8003806:	d900      	bls.n	800380a <__ssputs_r+0x72>
 8003808:	463e      	mov	r6, r7
 800380a:	4632      	mov	r2, r6
 800380c:	4641      	mov	r1, r8
 800380e:	6820      	ldr	r0, [r4, #0]
 8003810:	f000 faaa 	bl	8003d68 <memmove>
 8003814:	2000      	movs	r0, #0
 8003816:	68a3      	ldr	r3, [r4, #8]
 8003818:	1b9b      	subs	r3, r3, r6
 800381a:	60a3      	str	r3, [r4, #8]
 800381c:	6823      	ldr	r3, [r4, #0]
 800381e:	4433      	add	r3, r6
 8003820:	6023      	str	r3, [r4, #0]
 8003822:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003826:	462a      	mov	r2, r5
 8003828:	f000 fae4 	bl	8003df4 <_realloc_r>
 800382c:	4606      	mov	r6, r0
 800382e:	2800      	cmp	r0, #0
 8003830:	d1e0      	bne.n	80037f4 <__ssputs_r+0x5c>
 8003832:	4650      	mov	r0, sl
 8003834:	6921      	ldr	r1, [r4, #16]
 8003836:	f7ff feb9 	bl	80035ac <_free_r>
 800383a:	230c      	movs	r3, #12
 800383c:	f8ca 3000 	str.w	r3, [sl]
 8003840:	89a3      	ldrh	r3, [r4, #12]
 8003842:	f04f 30ff 	mov.w	r0, #4294967295
 8003846:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800384a:	81a3      	strh	r3, [r4, #12]
 800384c:	e7e9      	b.n	8003822 <__ssputs_r+0x8a>
	...

08003850 <_svfiprintf_r>:
 8003850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003854:	4698      	mov	r8, r3
 8003856:	898b      	ldrh	r3, [r1, #12]
 8003858:	4607      	mov	r7, r0
 800385a:	061b      	lsls	r3, r3, #24
 800385c:	460d      	mov	r5, r1
 800385e:	4614      	mov	r4, r2
 8003860:	b09d      	sub	sp, #116	@ 0x74
 8003862:	d510      	bpl.n	8003886 <_svfiprintf_r+0x36>
 8003864:	690b      	ldr	r3, [r1, #16]
 8003866:	b973      	cbnz	r3, 8003886 <_svfiprintf_r+0x36>
 8003868:	2140      	movs	r1, #64	@ 0x40
 800386a:	f7ff ff09 	bl	8003680 <_malloc_r>
 800386e:	6028      	str	r0, [r5, #0]
 8003870:	6128      	str	r0, [r5, #16]
 8003872:	b930      	cbnz	r0, 8003882 <_svfiprintf_r+0x32>
 8003874:	230c      	movs	r3, #12
 8003876:	603b      	str	r3, [r7, #0]
 8003878:	f04f 30ff 	mov.w	r0, #4294967295
 800387c:	b01d      	add	sp, #116	@ 0x74
 800387e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003882:	2340      	movs	r3, #64	@ 0x40
 8003884:	616b      	str	r3, [r5, #20]
 8003886:	2300      	movs	r3, #0
 8003888:	9309      	str	r3, [sp, #36]	@ 0x24
 800388a:	2320      	movs	r3, #32
 800388c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003890:	2330      	movs	r3, #48	@ 0x30
 8003892:	f04f 0901 	mov.w	r9, #1
 8003896:	f8cd 800c 	str.w	r8, [sp, #12]
 800389a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003a34 <_svfiprintf_r+0x1e4>
 800389e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80038a2:	4623      	mov	r3, r4
 80038a4:	469a      	mov	sl, r3
 80038a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80038aa:	b10a      	cbz	r2, 80038b0 <_svfiprintf_r+0x60>
 80038ac:	2a25      	cmp	r2, #37	@ 0x25
 80038ae:	d1f9      	bne.n	80038a4 <_svfiprintf_r+0x54>
 80038b0:	ebba 0b04 	subs.w	fp, sl, r4
 80038b4:	d00b      	beq.n	80038ce <_svfiprintf_r+0x7e>
 80038b6:	465b      	mov	r3, fp
 80038b8:	4622      	mov	r2, r4
 80038ba:	4629      	mov	r1, r5
 80038bc:	4638      	mov	r0, r7
 80038be:	f7ff ff6b 	bl	8003798 <__ssputs_r>
 80038c2:	3001      	adds	r0, #1
 80038c4:	f000 80a7 	beq.w	8003a16 <_svfiprintf_r+0x1c6>
 80038c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80038ca:	445a      	add	r2, fp
 80038cc:	9209      	str	r2, [sp, #36]	@ 0x24
 80038ce:	f89a 3000 	ldrb.w	r3, [sl]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	f000 809f 	beq.w	8003a16 <_svfiprintf_r+0x1c6>
 80038d8:	2300      	movs	r3, #0
 80038da:	f04f 32ff 	mov.w	r2, #4294967295
 80038de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80038e2:	f10a 0a01 	add.w	sl, sl, #1
 80038e6:	9304      	str	r3, [sp, #16]
 80038e8:	9307      	str	r3, [sp, #28]
 80038ea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80038ee:	931a      	str	r3, [sp, #104]	@ 0x68
 80038f0:	4654      	mov	r4, sl
 80038f2:	2205      	movs	r2, #5
 80038f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038f8:	484e      	ldr	r0, [pc, #312]	@ (8003a34 <_svfiprintf_r+0x1e4>)
 80038fa:	f000 fa5f 	bl	8003dbc <memchr>
 80038fe:	9a04      	ldr	r2, [sp, #16]
 8003900:	b9d8      	cbnz	r0, 800393a <_svfiprintf_r+0xea>
 8003902:	06d0      	lsls	r0, r2, #27
 8003904:	bf44      	itt	mi
 8003906:	2320      	movmi	r3, #32
 8003908:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800390c:	0711      	lsls	r1, r2, #28
 800390e:	bf44      	itt	mi
 8003910:	232b      	movmi	r3, #43	@ 0x2b
 8003912:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003916:	f89a 3000 	ldrb.w	r3, [sl]
 800391a:	2b2a      	cmp	r3, #42	@ 0x2a
 800391c:	d015      	beq.n	800394a <_svfiprintf_r+0xfa>
 800391e:	4654      	mov	r4, sl
 8003920:	2000      	movs	r0, #0
 8003922:	f04f 0c0a 	mov.w	ip, #10
 8003926:	9a07      	ldr	r2, [sp, #28]
 8003928:	4621      	mov	r1, r4
 800392a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800392e:	3b30      	subs	r3, #48	@ 0x30
 8003930:	2b09      	cmp	r3, #9
 8003932:	d94b      	bls.n	80039cc <_svfiprintf_r+0x17c>
 8003934:	b1b0      	cbz	r0, 8003964 <_svfiprintf_r+0x114>
 8003936:	9207      	str	r2, [sp, #28]
 8003938:	e014      	b.n	8003964 <_svfiprintf_r+0x114>
 800393a:	eba0 0308 	sub.w	r3, r0, r8
 800393e:	fa09 f303 	lsl.w	r3, r9, r3
 8003942:	4313      	orrs	r3, r2
 8003944:	46a2      	mov	sl, r4
 8003946:	9304      	str	r3, [sp, #16]
 8003948:	e7d2      	b.n	80038f0 <_svfiprintf_r+0xa0>
 800394a:	9b03      	ldr	r3, [sp, #12]
 800394c:	1d19      	adds	r1, r3, #4
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	9103      	str	r1, [sp, #12]
 8003952:	2b00      	cmp	r3, #0
 8003954:	bfbb      	ittet	lt
 8003956:	425b      	neglt	r3, r3
 8003958:	f042 0202 	orrlt.w	r2, r2, #2
 800395c:	9307      	strge	r3, [sp, #28]
 800395e:	9307      	strlt	r3, [sp, #28]
 8003960:	bfb8      	it	lt
 8003962:	9204      	strlt	r2, [sp, #16]
 8003964:	7823      	ldrb	r3, [r4, #0]
 8003966:	2b2e      	cmp	r3, #46	@ 0x2e
 8003968:	d10a      	bne.n	8003980 <_svfiprintf_r+0x130>
 800396a:	7863      	ldrb	r3, [r4, #1]
 800396c:	2b2a      	cmp	r3, #42	@ 0x2a
 800396e:	d132      	bne.n	80039d6 <_svfiprintf_r+0x186>
 8003970:	9b03      	ldr	r3, [sp, #12]
 8003972:	3402      	adds	r4, #2
 8003974:	1d1a      	adds	r2, r3, #4
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	9203      	str	r2, [sp, #12]
 800397a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800397e:	9305      	str	r3, [sp, #20]
 8003980:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003a38 <_svfiprintf_r+0x1e8>
 8003984:	2203      	movs	r2, #3
 8003986:	4650      	mov	r0, sl
 8003988:	7821      	ldrb	r1, [r4, #0]
 800398a:	f000 fa17 	bl	8003dbc <memchr>
 800398e:	b138      	cbz	r0, 80039a0 <_svfiprintf_r+0x150>
 8003990:	2240      	movs	r2, #64	@ 0x40
 8003992:	9b04      	ldr	r3, [sp, #16]
 8003994:	eba0 000a 	sub.w	r0, r0, sl
 8003998:	4082      	lsls	r2, r0
 800399a:	4313      	orrs	r3, r2
 800399c:	3401      	adds	r4, #1
 800399e:	9304      	str	r3, [sp, #16]
 80039a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80039a4:	2206      	movs	r2, #6
 80039a6:	4825      	ldr	r0, [pc, #148]	@ (8003a3c <_svfiprintf_r+0x1ec>)
 80039a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80039ac:	f000 fa06 	bl	8003dbc <memchr>
 80039b0:	2800      	cmp	r0, #0
 80039b2:	d036      	beq.n	8003a22 <_svfiprintf_r+0x1d2>
 80039b4:	4b22      	ldr	r3, [pc, #136]	@ (8003a40 <_svfiprintf_r+0x1f0>)
 80039b6:	bb1b      	cbnz	r3, 8003a00 <_svfiprintf_r+0x1b0>
 80039b8:	9b03      	ldr	r3, [sp, #12]
 80039ba:	3307      	adds	r3, #7
 80039bc:	f023 0307 	bic.w	r3, r3, #7
 80039c0:	3308      	adds	r3, #8
 80039c2:	9303      	str	r3, [sp, #12]
 80039c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80039c6:	4433      	add	r3, r6
 80039c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80039ca:	e76a      	b.n	80038a2 <_svfiprintf_r+0x52>
 80039cc:	460c      	mov	r4, r1
 80039ce:	2001      	movs	r0, #1
 80039d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80039d4:	e7a8      	b.n	8003928 <_svfiprintf_r+0xd8>
 80039d6:	2300      	movs	r3, #0
 80039d8:	f04f 0c0a 	mov.w	ip, #10
 80039dc:	4619      	mov	r1, r3
 80039de:	3401      	adds	r4, #1
 80039e0:	9305      	str	r3, [sp, #20]
 80039e2:	4620      	mov	r0, r4
 80039e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80039e8:	3a30      	subs	r2, #48	@ 0x30
 80039ea:	2a09      	cmp	r2, #9
 80039ec:	d903      	bls.n	80039f6 <_svfiprintf_r+0x1a6>
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d0c6      	beq.n	8003980 <_svfiprintf_r+0x130>
 80039f2:	9105      	str	r1, [sp, #20]
 80039f4:	e7c4      	b.n	8003980 <_svfiprintf_r+0x130>
 80039f6:	4604      	mov	r4, r0
 80039f8:	2301      	movs	r3, #1
 80039fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80039fe:	e7f0      	b.n	80039e2 <_svfiprintf_r+0x192>
 8003a00:	ab03      	add	r3, sp, #12
 8003a02:	9300      	str	r3, [sp, #0]
 8003a04:	462a      	mov	r2, r5
 8003a06:	4638      	mov	r0, r7
 8003a08:	4b0e      	ldr	r3, [pc, #56]	@ (8003a44 <_svfiprintf_r+0x1f4>)
 8003a0a:	a904      	add	r1, sp, #16
 8003a0c:	f3af 8000 	nop.w
 8003a10:	1c42      	adds	r2, r0, #1
 8003a12:	4606      	mov	r6, r0
 8003a14:	d1d6      	bne.n	80039c4 <_svfiprintf_r+0x174>
 8003a16:	89ab      	ldrh	r3, [r5, #12]
 8003a18:	065b      	lsls	r3, r3, #25
 8003a1a:	f53f af2d 	bmi.w	8003878 <_svfiprintf_r+0x28>
 8003a1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003a20:	e72c      	b.n	800387c <_svfiprintf_r+0x2c>
 8003a22:	ab03      	add	r3, sp, #12
 8003a24:	9300      	str	r3, [sp, #0]
 8003a26:	462a      	mov	r2, r5
 8003a28:	4638      	mov	r0, r7
 8003a2a:	4b06      	ldr	r3, [pc, #24]	@ (8003a44 <_svfiprintf_r+0x1f4>)
 8003a2c:	a904      	add	r1, sp, #16
 8003a2e:	f000 f87d 	bl	8003b2c <_printf_i>
 8003a32:	e7ed      	b.n	8003a10 <_svfiprintf_r+0x1c0>
 8003a34:	08003fb2 	.word	0x08003fb2
 8003a38:	08003fb8 	.word	0x08003fb8
 8003a3c:	08003fbc 	.word	0x08003fbc
 8003a40:	00000000 	.word	0x00000000
 8003a44:	08003799 	.word	0x08003799

08003a48 <_printf_common>:
 8003a48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a4c:	4616      	mov	r6, r2
 8003a4e:	4698      	mov	r8, r3
 8003a50:	688a      	ldr	r2, [r1, #8]
 8003a52:	690b      	ldr	r3, [r1, #16]
 8003a54:	4607      	mov	r7, r0
 8003a56:	4293      	cmp	r3, r2
 8003a58:	bfb8      	it	lt
 8003a5a:	4613      	movlt	r3, r2
 8003a5c:	6033      	str	r3, [r6, #0]
 8003a5e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003a62:	460c      	mov	r4, r1
 8003a64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003a68:	b10a      	cbz	r2, 8003a6e <_printf_common+0x26>
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	6033      	str	r3, [r6, #0]
 8003a6e:	6823      	ldr	r3, [r4, #0]
 8003a70:	0699      	lsls	r1, r3, #26
 8003a72:	bf42      	ittt	mi
 8003a74:	6833      	ldrmi	r3, [r6, #0]
 8003a76:	3302      	addmi	r3, #2
 8003a78:	6033      	strmi	r3, [r6, #0]
 8003a7a:	6825      	ldr	r5, [r4, #0]
 8003a7c:	f015 0506 	ands.w	r5, r5, #6
 8003a80:	d106      	bne.n	8003a90 <_printf_common+0x48>
 8003a82:	f104 0a19 	add.w	sl, r4, #25
 8003a86:	68e3      	ldr	r3, [r4, #12]
 8003a88:	6832      	ldr	r2, [r6, #0]
 8003a8a:	1a9b      	subs	r3, r3, r2
 8003a8c:	42ab      	cmp	r3, r5
 8003a8e:	dc2b      	bgt.n	8003ae8 <_printf_common+0xa0>
 8003a90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003a94:	6822      	ldr	r2, [r4, #0]
 8003a96:	3b00      	subs	r3, #0
 8003a98:	bf18      	it	ne
 8003a9a:	2301      	movne	r3, #1
 8003a9c:	0692      	lsls	r2, r2, #26
 8003a9e:	d430      	bmi.n	8003b02 <_printf_common+0xba>
 8003aa0:	4641      	mov	r1, r8
 8003aa2:	4638      	mov	r0, r7
 8003aa4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003aa8:	47c8      	blx	r9
 8003aaa:	3001      	adds	r0, #1
 8003aac:	d023      	beq.n	8003af6 <_printf_common+0xae>
 8003aae:	6823      	ldr	r3, [r4, #0]
 8003ab0:	6922      	ldr	r2, [r4, #16]
 8003ab2:	f003 0306 	and.w	r3, r3, #6
 8003ab6:	2b04      	cmp	r3, #4
 8003ab8:	bf14      	ite	ne
 8003aba:	2500      	movne	r5, #0
 8003abc:	6833      	ldreq	r3, [r6, #0]
 8003abe:	f04f 0600 	mov.w	r6, #0
 8003ac2:	bf08      	it	eq
 8003ac4:	68e5      	ldreq	r5, [r4, #12]
 8003ac6:	f104 041a 	add.w	r4, r4, #26
 8003aca:	bf08      	it	eq
 8003acc:	1aed      	subeq	r5, r5, r3
 8003ace:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003ad2:	bf08      	it	eq
 8003ad4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	bfc4      	itt	gt
 8003adc:	1a9b      	subgt	r3, r3, r2
 8003ade:	18ed      	addgt	r5, r5, r3
 8003ae0:	42b5      	cmp	r5, r6
 8003ae2:	d11a      	bne.n	8003b1a <_printf_common+0xd2>
 8003ae4:	2000      	movs	r0, #0
 8003ae6:	e008      	b.n	8003afa <_printf_common+0xb2>
 8003ae8:	2301      	movs	r3, #1
 8003aea:	4652      	mov	r2, sl
 8003aec:	4641      	mov	r1, r8
 8003aee:	4638      	mov	r0, r7
 8003af0:	47c8      	blx	r9
 8003af2:	3001      	adds	r0, #1
 8003af4:	d103      	bne.n	8003afe <_printf_common+0xb6>
 8003af6:	f04f 30ff 	mov.w	r0, #4294967295
 8003afa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003afe:	3501      	adds	r5, #1
 8003b00:	e7c1      	b.n	8003a86 <_printf_common+0x3e>
 8003b02:	2030      	movs	r0, #48	@ 0x30
 8003b04:	18e1      	adds	r1, r4, r3
 8003b06:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003b0a:	1c5a      	adds	r2, r3, #1
 8003b0c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003b10:	4422      	add	r2, r4
 8003b12:	3302      	adds	r3, #2
 8003b14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003b18:	e7c2      	b.n	8003aa0 <_printf_common+0x58>
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	4622      	mov	r2, r4
 8003b1e:	4641      	mov	r1, r8
 8003b20:	4638      	mov	r0, r7
 8003b22:	47c8      	blx	r9
 8003b24:	3001      	adds	r0, #1
 8003b26:	d0e6      	beq.n	8003af6 <_printf_common+0xae>
 8003b28:	3601      	adds	r6, #1
 8003b2a:	e7d9      	b.n	8003ae0 <_printf_common+0x98>

08003b2c <_printf_i>:
 8003b2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b30:	7e0f      	ldrb	r7, [r1, #24]
 8003b32:	4691      	mov	r9, r2
 8003b34:	2f78      	cmp	r7, #120	@ 0x78
 8003b36:	4680      	mov	r8, r0
 8003b38:	460c      	mov	r4, r1
 8003b3a:	469a      	mov	sl, r3
 8003b3c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003b3e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003b42:	d807      	bhi.n	8003b54 <_printf_i+0x28>
 8003b44:	2f62      	cmp	r7, #98	@ 0x62
 8003b46:	d80a      	bhi.n	8003b5e <_printf_i+0x32>
 8003b48:	2f00      	cmp	r7, #0
 8003b4a:	f000 80d1 	beq.w	8003cf0 <_printf_i+0x1c4>
 8003b4e:	2f58      	cmp	r7, #88	@ 0x58
 8003b50:	f000 80b8 	beq.w	8003cc4 <_printf_i+0x198>
 8003b54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003b58:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003b5c:	e03a      	b.n	8003bd4 <_printf_i+0xa8>
 8003b5e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003b62:	2b15      	cmp	r3, #21
 8003b64:	d8f6      	bhi.n	8003b54 <_printf_i+0x28>
 8003b66:	a101      	add	r1, pc, #4	@ (adr r1, 8003b6c <_printf_i+0x40>)
 8003b68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003b6c:	08003bc5 	.word	0x08003bc5
 8003b70:	08003bd9 	.word	0x08003bd9
 8003b74:	08003b55 	.word	0x08003b55
 8003b78:	08003b55 	.word	0x08003b55
 8003b7c:	08003b55 	.word	0x08003b55
 8003b80:	08003b55 	.word	0x08003b55
 8003b84:	08003bd9 	.word	0x08003bd9
 8003b88:	08003b55 	.word	0x08003b55
 8003b8c:	08003b55 	.word	0x08003b55
 8003b90:	08003b55 	.word	0x08003b55
 8003b94:	08003b55 	.word	0x08003b55
 8003b98:	08003cd7 	.word	0x08003cd7
 8003b9c:	08003c03 	.word	0x08003c03
 8003ba0:	08003c91 	.word	0x08003c91
 8003ba4:	08003b55 	.word	0x08003b55
 8003ba8:	08003b55 	.word	0x08003b55
 8003bac:	08003cf9 	.word	0x08003cf9
 8003bb0:	08003b55 	.word	0x08003b55
 8003bb4:	08003c03 	.word	0x08003c03
 8003bb8:	08003b55 	.word	0x08003b55
 8003bbc:	08003b55 	.word	0x08003b55
 8003bc0:	08003c99 	.word	0x08003c99
 8003bc4:	6833      	ldr	r3, [r6, #0]
 8003bc6:	1d1a      	adds	r2, r3, #4
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	6032      	str	r2, [r6, #0]
 8003bcc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003bd0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e09c      	b.n	8003d12 <_printf_i+0x1e6>
 8003bd8:	6833      	ldr	r3, [r6, #0]
 8003bda:	6820      	ldr	r0, [r4, #0]
 8003bdc:	1d19      	adds	r1, r3, #4
 8003bde:	6031      	str	r1, [r6, #0]
 8003be0:	0606      	lsls	r6, r0, #24
 8003be2:	d501      	bpl.n	8003be8 <_printf_i+0xbc>
 8003be4:	681d      	ldr	r5, [r3, #0]
 8003be6:	e003      	b.n	8003bf0 <_printf_i+0xc4>
 8003be8:	0645      	lsls	r5, r0, #25
 8003bea:	d5fb      	bpl.n	8003be4 <_printf_i+0xb8>
 8003bec:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003bf0:	2d00      	cmp	r5, #0
 8003bf2:	da03      	bge.n	8003bfc <_printf_i+0xd0>
 8003bf4:	232d      	movs	r3, #45	@ 0x2d
 8003bf6:	426d      	negs	r5, r5
 8003bf8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003bfc:	230a      	movs	r3, #10
 8003bfe:	4858      	ldr	r0, [pc, #352]	@ (8003d60 <_printf_i+0x234>)
 8003c00:	e011      	b.n	8003c26 <_printf_i+0xfa>
 8003c02:	6821      	ldr	r1, [r4, #0]
 8003c04:	6833      	ldr	r3, [r6, #0]
 8003c06:	0608      	lsls	r0, r1, #24
 8003c08:	f853 5b04 	ldr.w	r5, [r3], #4
 8003c0c:	d402      	bmi.n	8003c14 <_printf_i+0xe8>
 8003c0e:	0649      	lsls	r1, r1, #25
 8003c10:	bf48      	it	mi
 8003c12:	b2ad      	uxthmi	r5, r5
 8003c14:	2f6f      	cmp	r7, #111	@ 0x6f
 8003c16:	6033      	str	r3, [r6, #0]
 8003c18:	bf14      	ite	ne
 8003c1a:	230a      	movne	r3, #10
 8003c1c:	2308      	moveq	r3, #8
 8003c1e:	4850      	ldr	r0, [pc, #320]	@ (8003d60 <_printf_i+0x234>)
 8003c20:	2100      	movs	r1, #0
 8003c22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003c26:	6866      	ldr	r6, [r4, #4]
 8003c28:	2e00      	cmp	r6, #0
 8003c2a:	60a6      	str	r6, [r4, #8]
 8003c2c:	db05      	blt.n	8003c3a <_printf_i+0x10e>
 8003c2e:	6821      	ldr	r1, [r4, #0]
 8003c30:	432e      	orrs	r6, r5
 8003c32:	f021 0104 	bic.w	r1, r1, #4
 8003c36:	6021      	str	r1, [r4, #0]
 8003c38:	d04b      	beq.n	8003cd2 <_printf_i+0x1a6>
 8003c3a:	4616      	mov	r6, r2
 8003c3c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003c40:	fb03 5711 	mls	r7, r3, r1, r5
 8003c44:	5dc7      	ldrb	r7, [r0, r7]
 8003c46:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003c4a:	462f      	mov	r7, r5
 8003c4c:	42bb      	cmp	r3, r7
 8003c4e:	460d      	mov	r5, r1
 8003c50:	d9f4      	bls.n	8003c3c <_printf_i+0x110>
 8003c52:	2b08      	cmp	r3, #8
 8003c54:	d10b      	bne.n	8003c6e <_printf_i+0x142>
 8003c56:	6823      	ldr	r3, [r4, #0]
 8003c58:	07df      	lsls	r7, r3, #31
 8003c5a:	d508      	bpl.n	8003c6e <_printf_i+0x142>
 8003c5c:	6923      	ldr	r3, [r4, #16]
 8003c5e:	6861      	ldr	r1, [r4, #4]
 8003c60:	4299      	cmp	r1, r3
 8003c62:	bfde      	ittt	le
 8003c64:	2330      	movle	r3, #48	@ 0x30
 8003c66:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003c6a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003c6e:	1b92      	subs	r2, r2, r6
 8003c70:	6122      	str	r2, [r4, #16]
 8003c72:	464b      	mov	r3, r9
 8003c74:	4621      	mov	r1, r4
 8003c76:	4640      	mov	r0, r8
 8003c78:	f8cd a000 	str.w	sl, [sp]
 8003c7c:	aa03      	add	r2, sp, #12
 8003c7e:	f7ff fee3 	bl	8003a48 <_printf_common>
 8003c82:	3001      	adds	r0, #1
 8003c84:	d14a      	bne.n	8003d1c <_printf_i+0x1f0>
 8003c86:	f04f 30ff 	mov.w	r0, #4294967295
 8003c8a:	b004      	add	sp, #16
 8003c8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c90:	6823      	ldr	r3, [r4, #0]
 8003c92:	f043 0320 	orr.w	r3, r3, #32
 8003c96:	6023      	str	r3, [r4, #0]
 8003c98:	2778      	movs	r7, #120	@ 0x78
 8003c9a:	4832      	ldr	r0, [pc, #200]	@ (8003d64 <_printf_i+0x238>)
 8003c9c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003ca0:	6823      	ldr	r3, [r4, #0]
 8003ca2:	6831      	ldr	r1, [r6, #0]
 8003ca4:	061f      	lsls	r7, r3, #24
 8003ca6:	f851 5b04 	ldr.w	r5, [r1], #4
 8003caa:	d402      	bmi.n	8003cb2 <_printf_i+0x186>
 8003cac:	065f      	lsls	r7, r3, #25
 8003cae:	bf48      	it	mi
 8003cb0:	b2ad      	uxthmi	r5, r5
 8003cb2:	6031      	str	r1, [r6, #0]
 8003cb4:	07d9      	lsls	r1, r3, #31
 8003cb6:	bf44      	itt	mi
 8003cb8:	f043 0320 	orrmi.w	r3, r3, #32
 8003cbc:	6023      	strmi	r3, [r4, #0]
 8003cbe:	b11d      	cbz	r5, 8003cc8 <_printf_i+0x19c>
 8003cc0:	2310      	movs	r3, #16
 8003cc2:	e7ad      	b.n	8003c20 <_printf_i+0xf4>
 8003cc4:	4826      	ldr	r0, [pc, #152]	@ (8003d60 <_printf_i+0x234>)
 8003cc6:	e7e9      	b.n	8003c9c <_printf_i+0x170>
 8003cc8:	6823      	ldr	r3, [r4, #0]
 8003cca:	f023 0320 	bic.w	r3, r3, #32
 8003cce:	6023      	str	r3, [r4, #0]
 8003cd0:	e7f6      	b.n	8003cc0 <_printf_i+0x194>
 8003cd2:	4616      	mov	r6, r2
 8003cd4:	e7bd      	b.n	8003c52 <_printf_i+0x126>
 8003cd6:	6833      	ldr	r3, [r6, #0]
 8003cd8:	6825      	ldr	r5, [r4, #0]
 8003cda:	1d18      	adds	r0, r3, #4
 8003cdc:	6961      	ldr	r1, [r4, #20]
 8003cde:	6030      	str	r0, [r6, #0]
 8003ce0:	062e      	lsls	r6, r5, #24
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	d501      	bpl.n	8003cea <_printf_i+0x1be>
 8003ce6:	6019      	str	r1, [r3, #0]
 8003ce8:	e002      	b.n	8003cf0 <_printf_i+0x1c4>
 8003cea:	0668      	lsls	r0, r5, #25
 8003cec:	d5fb      	bpl.n	8003ce6 <_printf_i+0x1ba>
 8003cee:	8019      	strh	r1, [r3, #0]
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	4616      	mov	r6, r2
 8003cf4:	6123      	str	r3, [r4, #16]
 8003cf6:	e7bc      	b.n	8003c72 <_printf_i+0x146>
 8003cf8:	6833      	ldr	r3, [r6, #0]
 8003cfa:	2100      	movs	r1, #0
 8003cfc:	1d1a      	adds	r2, r3, #4
 8003cfe:	6032      	str	r2, [r6, #0]
 8003d00:	681e      	ldr	r6, [r3, #0]
 8003d02:	6862      	ldr	r2, [r4, #4]
 8003d04:	4630      	mov	r0, r6
 8003d06:	f000 f859 	bl	8003dbc <memchr>
 8003d0a:	b108      	cbz	r0, 8003d10 <_printf_i+0x1e4>
 8003d0c:	1b80      	subs	r0, r0, r6
 8003d0e:	6060      	str	r0, [r4, #4]
 8003d10:	6863      	ldr	r3, [r4, #4]
 8003d12:	6123      	str	r3, [r4, #16]
 8003d14:	2300      	movs	r3, #0
 8003d16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d1a:	e7aa      	b.n	8003c72 <_printf_i+0x146>
 8003d1c:	4632      	mov	r2, r6
 8003d1e:	4649      	mov	r1, r9
 8003d20:	4640      	mov	r0, r8
 8003d22:	6923      	ldr	r3, [r4, #16]
 8003d24:	47d0      	blx	sl
 8003d26:	3001      	adds	r0, #1
 8003d28:	d0ad      	beq.n	8003c86 <_printf_i+0x15a>
 8003d2a:	6823      	ldr	r3, [r4, #0]
 8003d2c:	079b      	lsls	r3, r3, #30
 8003d2e:	d413      	bmi.n	8003d58 <_printf_i+0x22c>
 8003d30:	68e0      	ldr	r0, [r4, #12]
 8003d32:	9b03      	ldr	r3, [sp, #12]
 8003d34:	4298      	cmp	r0, r3
 8003d36:	bfb8      	it	lt
 8003d38:	4618      	movlt	r0, r3
 8003d3a:	e7a6      	b.n	8003c8a <_printf_i+0x15e>
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	4632      	mov	r2, r6
 8003d40:	4649      	mov	r1, r9
 8003d42:	4640      	mov	r0, r8
 8003d44:	47d0      	blx	sl
 8003d46:	3001      	adds	r0, #1
 8003d48:	d09d      	beq.n	8003c86 <_printf_i+0x15a>
 8003d4a:	3501      	adds	r5, #1
 8003d4c:	68e3      	ldr	r3, [r4, #12]
 8003d4e:	9903      	ldr	r1, [sp, #12]
 8003d50:	1a5b      	subs	r3, r3, r1
 8003d52:	42ab      	cmp	r3, r5
 8003d54:	dcf2      	bgt.n	8003d3c <_printf_i+0x210>
 8003d56:	e7eb      	b.n	8003d30 <_printf_i+0x204>
 8003d58:	2500      	movs	r5, #0
 8003d5a:	f104 0619 	add.w	r6, r4, #25
 8003d5e:	e7f5      	b.n	8003d4c <_printf_i+0x220>
 8003d60:	08003fc3 	.word	0x08003fc3
 8003d64:	08003fd4 	.word	0x08003fd4

08003d68 <memmove>:
 8003d68:	4288      	cmp	r0, r1
 8003d6a:	b510      	push	{r4, lr}
 8003d6c:	eb01 0402 	add.w	r4, r1, r2
 8003d70:	d902      	bls.n	8003d78 <memmove+0x10>
 8003d72:	4284      	cmp	r4, r0
 8003d74:	4623      	mov	r3, r4
 8003d76:	d807      	bhi.n	8003d88 <memmove+0x20>
 8003d78:	1e43      	subs	r3, r0, #1
 8003d7a:	42a1      	cmp	r1, r4
 8003d7c:	d008      	beq.n	8003d90 <memmove+0x28>
 8003d7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003d82:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003d86:	e7f8      	b.n	8003d7a <memmove+0x12>
 8003d88:	4601      	mov	r1, r0
 8003d8a:	4402      	add	r2, r0
 8003d8c:	428a      	cmp	r2, r1
 8003d8e:	d100      	bne.n	8003d92 <memmove+0x2a>
 8003d90:	bd10      	pop	{r4, pc}
 8003d92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003d96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003d9a:	e7f7      	b.n	8003d8c <memmove+0x24>

08003d9c <_sbrk_r>:
 8003d9c:	b538      	push	{r3, r4, r5, lr}
 8003d9e:	2300      	movs	r3, #0
 8003da0:	4d05      	ldr	r5, [pc, #20]	@ (8003db8 <_sbrk_r+0x1c>)
 8003da2:	4604      	mov	r4, r0
 8003da4:	4608      	mov	r0, r1
 8003da6:	602b      	str	r3, [r5, #0]
 8003da8:	f7fd fd60 	bl	800186c <_sbrk>
 8003dac:	1c43      	adds	r3, r0, #1
 8003dae:	d102      	bne.n	8003db6 <_sbrk_r+0x1a>
 8003db0:	682b      	ldr	r3, [r5, #0]
 8003db2:	b103      	cbz	r3, 8003db6 <_sbrk_r+0x1a>
 8003db4:	6023      	str	r3, [r4, #0]
 8003db6:	bd38      	pop	{r3, r4, r5, pc}
 8003db8:	200003bc 	.word	0x200003bc

08003dbc <memchr>:
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	b510      	push	{r4, lr}
 8003dc0:	b2c9      	uxtb	r1, r1
 8003dc2:	4402      	add	r2, r0
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	d101      	bne.n	8003dce <memchr+0x12>
 8003dca:	2000      	movs	r0, #0
 8003dcc:	e003      	b.n	8003dd6 <memchr+0x1a>
 8003dce:	7804      	ldrb	r4, [r0, #0]
 8003dd0:	3301      	adds	r3, #1
 8003dd2:	428c      	cmp	r4, r1
 8003dd4:	d1f6      	bne.n	8003dc4 <memchr+0x8>
 8003dd6:	bd10      	pop	{r4, pc}

08003dd8 <memcpy>:
 8003dd8:	440a      	add	r2, r1
 8003dda:	4291      	cmp	r1, r2
 8003ddc:	f100 33ff 	add.w	r3, r0, #4294967295
 8003de0:	d100      	bne.n	8003de4 <memcpy+0xc>
 8003de2:	4770      	bx	lr
 8003de4:	b510      	push	{r4, lr}
 8003de6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003dea:	4291      	cmp	r1, r2
 8003dec:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003df0:	d1f9      	bne.n	8003de6 <memcpy+0xe>
 8003df2:	bd10      	pop	{r4, pc}

08003df4 <_realloc_r>:
 8003df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003df8:	4607      	mov	r7, r0
 8003dfa:	4614      	mov	r4, r2
 8003dfc:	460d      	mov	r5, r1
 8003dfe:	b921      	cbnz	r1, 8003e0a <_realloc_r+0x16>
 8003e00:	4611      	mov	r1, r2
 8003e02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003e06:	f7ff bc3b 	b.w	8003680 <_malloc_r>
 8003e0a:	b92a      	cbnz	r2, 8003e18 <_realloc_r+0x24>
 8003e0c:	f7ff fbce 	bl	80035ac <_free_r>
 8003e10:	4625      	mov	r5, r4
 8003e12:	4628      	mov	r0, r5
 8003e14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e18:	f000 f81a 	bl	8003e50 <_malloc_usable_size_r>
 8003e1c:	4284      	cmp	r4, r0
 8003e1e:	4606      	mov	r6, r0
 8003e20:	d802      	bhi.n	8003e28 <_realloc_r+0x34>
 8003e22:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003e26:	d8f4      	bhi.n	8003e12 <_realloc_r+0x1e>
 8003e28:	4621      	mov	r1, r4
 8003e2a:	4638      	mov	r0, r7
 8003e2c:	f7ff fc28 	bl	8003680 <_malloc_r>
 8003e30:	4680      	mov	r8, r0
 8003e32:	b908      	cbnz	r0, 8003e38 <_realloc_r+0x44>
 8003e34:	4645      	mov	r5, r8
 8003e36:	e7ec      	b.n	8003e12 <_realloc_r+0x1e>
 8003e38:	42b4      	cmp	r4, r6
 8003e3a:	4622      	mov	r2, r4
 8003e3c:	4629      	mov	r1, r5
 8003e3e:	bf28      	it	cs
 8003e40:	4632      	movcs	r2, r6
 8003e42:	f7ff ffc9 	bl	8003dd8 <memcpy>
 8003e46:	4629      	mov	r1, r5
 8003e48:	4638      	mov	r0, r7
 8003e4a:	f7ff fbaf 	bl	80035ac <_free_r>
 8003e4e:	e7f1      	b.n	8003e34 <_realloc_r+0x40>

08003e50 <_malloc_usable_size_r>:
 8003e50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e54:	1f18      	subs	r0, r3, #4
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	bfbc      	itt	lt
 8003e5a:	580b      	ldrlt	r3, [r1, r0]
 8003e5c:	18c0      	addlt	r0, r0, r3
 8003e5e:	4770      	bx	lr

08003e60 <_init>:
 8003e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e62:	bf00      	nop
 8003e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e66:	bc08      	pop	{r3}
 8003e68:	469e      	mov	lr, r3
 8003e6a:	4770      	bx	lr

08003e6c <_fini>:
 8003e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e6e:	bf00      	nop
 8003e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e72:	bc08      	pop	{r3}
 8003e74:	469e      	mov	lr, r3
 8003e76:	4770      	bx	lr
