
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 5.39

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: done$_DFFE_PP0P_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v _440_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    19    0.18    0.69    0.41    0.61 ^ _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _000_ (net)
                  0.69    0.00    0.61 ^ done$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.61   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ done$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.32    0.32   library removal time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: start (input port clocked by core_clock)
Endpoint: start_r$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    0.02    0.00    0.00    0.20 v start (in)
                                         start (net)
                  0.00    0.00    0.20 v start_r$_DFF_PP0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ start_r$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.05    0.05   library hold time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: done$_DFFE_PP0P_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v _440_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    19    0.18    0.69    0.41    0.61 ^ _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _000_ (net)
                  0.69    0.00    0.61 ^ done$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.61   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ done$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.10    9.90   library recovery time
                                  9.90   data required time
-----------------------------------------------------------------------------
                                  9.90   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  9.30   slack (MET)


Startpoint: multiplier[0] (input port clocked by core_clock)
Endpoint: product[14]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    10    0.10    0.00    0.00    0.20 ^ multiplier[0] (in)
                                         multiplier[0] (net)
                  0.00    0.00    0.20 ^ _490_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.24    0.44 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _023_ (net)
                  0.07    0.00    0.44 v _491_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.01    0.07    0.16    0.60 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _320_ (net)
                  0.07    0.00    0.60 v _650_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.12    0.33    0.93 ^ _650_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _331_ (net)
                  0.12    0.00    0.93 ^ _504_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.22    0.16    1.10 v _504_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _190_ (net)
                  0.22    0.00    1.10 v _623_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     4    0.06    0.45    0.72    1.82 ^ _623_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _246_ (net)
                  0.45    0.00    1.82 ^ _625_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.47    2.29 v _625_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _253_ (net)
                  0.18    0.00    2.29 v _626_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.51    2.80 ^ _626_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _256_ (net)
                  0.14    0.00    2.80 ^ _478_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.06    0.06    2.86 v _478_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _352_ (net)
                  0.06    0.00    2.86 v _658_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     6    0.05    0.40    0.52    3.38 ^ _658_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _355_ (net)
                  0.40    0.00    3.38 ^ _539_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.12    0.24    3.62 ^ _539_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _049_ (net)
                  0.12    0.00    3.62 ^ _540_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.17    0.07    3.69 v _540_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _050_ (net)
                  0.17    0.00    3.69 v _541_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.17    3.86 v _541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _051_ (net)
                  0.06    0.00    3.86 v _544_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    4.07 v _544_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _054_ (net)
                  0.08    0.00    4.07 v _545_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.21    4.28 v _545_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _055_ (net)
                  0.07    0.00    4.28 v _548_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.00    0.08    0.21    4.49 v _548_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _007_ (net)
                  0.08    0.00    4.49 v product[14]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.49   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ product[14]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -4.49   data arrival time
-----------------------------------------------------------------------------
                                  5.39   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: done$_DFFE_PP0P_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v _440_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    19    0.18    0.69    0.41    0.61 ^ _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _000_ (net)
                  0.69    0.00    0.61 ^ done$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.61   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ done$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.10    9.90   library recovery time
                                  9.90   data required time
-----------------------------------------------------------------------------
                                  9.90   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  9.30   slack (MET)


Startpoint: multiplier[0] (input port clocked by core_clock)
Endpoint: product[14]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    10    0.10    0.00    0.00    0.20 ^ multiplier[0] (in)
                                         multiplier[0] (net)
                  0.00    0.00    0.20 ^ _490_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.24    0.44 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _023_ (net)
                  0.07    0.00    0.44 v _491_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.01    0.07    0.16    0.60 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _320_ (net)
                  0.07    0.00    0.60 v _650_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.12    0.33    0.93 ^ _650_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _331_ (net)
                  0.12    0.00    0.93 ^ _504_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.22    0.16    1.10 v _504_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _190_ (net)
                  0.22    0.00    1.10 v _623_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     4    0.06    0.45    0.72    1.82 ^ _623_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _246_ (net)
                  0.45    0.00    1.82 ^ _625_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.47    2.29 v _625_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _253_ (net)
                  0.18    0.00    2.29 v _626_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.51    2.80 ^ _626_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _256_ (net)
                  0.14    0.00    2.80 ^ _478_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.06    0.06    2.86 v _478_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _352_ (net)
                  0.06    0.00    2.86 v _658_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     6    0.05    0.40    0.52    3.38 ^ _658_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _355_ (net)
                  0.40    0.00    3.38 ^ _539_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.12    0.24    3.62 ^ _539_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _049_ (net)
                  0.12    0.00    3.62 ^ _540_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.17    0.07    3.69 v _540_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _050_ (net)
                  0.17    0.00    3.69 v _541_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.17    3.86 v _541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _051_ (net)
                  0.06    0.00    3.86 v _544_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    4.07 v _544_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _054_ (net)
                  0.08    0.00    4.07 v _545_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.21    4.28 v _545_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _055_ (net)
                  0.07    0.00    4.28 v _548_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.00    0.08    0.21    4.49 v _548_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _007_ (net)
                  0.08    0.00    4.49 v product[14]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.49   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ product[14]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -4.49   data arrival time
-----------------------------------------------------------------------------
                                  5.39   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.21e-03   2.17e-04   1.14e-08   4.42e-03  17.3%
Combinational          1.44e-02   6.74e-03   6.19e-08   2.11e-02  82.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.86e-02   6.96e-03   7.33e-08   2.55e-02 100.0%
                          72.8%      27.2%       0.0%
