{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652612414671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652612414671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 19:00:14 2022 " "Processing started: Sun May 15 19:00:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652612414671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652612414671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 333 -c 333 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off 333 -c 333 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652612414671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1652612415673 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_FinalCPU.v(120) " "Verilog HDL information at tb_FinalCPU.v(120): always construct contains both blocking and non-blocking assignments" {  } { { "tb_FinalCPU.v" "" { Text "F:/Templates1/Templates/Part_3/tb_FinalCPU.v" 120 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1652612415772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_finalcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_finalcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_FinalCPU " "Found entity 1: tb_FinalCPU" {  } { { "tb_FinalCPU.v" "" { Text "F:/Templates1/Templates/Part_3/tb_FinalCPU.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612415774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612415774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.v 1 1 " "Found 1 design units, including 1 entities, in source file signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.v" "" { Text "F:/Templates1/Templates/Part_3/signext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612415779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612415779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 1 1 " "Found 1 design units, including 1 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.v" "" { Text "F:/Templates1/Templates/Part_3/RF.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612415784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612415784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32b " "Found entity 1: mux32b" {  } { { "mux32b.v" "" { Text "F:/Templates1/Templates/Part_3/mux32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612415788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612415788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5b " "Found entity 1: mux5b" {  } { { "mux5B.V" "" { Text "F:/Templates1/Templates/Part_3/mux5B.V" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612415791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612415791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 M3to1 " "Found entity 1: M3to1" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612415796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612415796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_MUX " "Found entity 1: ctrl_MUX" {  } { { "MUX_ctrl.v" "" { Text "F:/Templates1/Templates/Part_3/MUX_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612415799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612415799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612415803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612415803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im.v 1 1 " "Found 1 design units, including 1 entities, in source file im.v" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "IM.v" "" { Text "F:/Templates1/Templates/Part_3/IM.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612415807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612415807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612415811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612415811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612415815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612415815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_dect_u.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_dect_u.v" { { "Info" "ISGN_ENTITY_NAME" "1 detect " "Found entity 1: detect" {  } { { "hazard_dect_u.v" "" { Text "F:/Templates1/Templates/Part_3/hazard_dect_u.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612415818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612415818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forward.v 1 1 " "Found 1 design units, including 1 entities, in source file forward.v" { { "Info" "ISGN_ENTITY_NAME" "1 foward " "Found entity 1: foward" {  } { { "forward.v" "" { Text "F:/Templates1/Templates/Part_3/forward.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612415822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612415822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file finalcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalCPU " "Found entity 1: FinalCPU" {  } { { "FinalCPU.v" "" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612415826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612415826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612415830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612415830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.v 1 1 " "Found 1 design units, including 1 entities, in source file dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "DM.v" "" { Text "F:/Templates1/Templates/Part_3/DM.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612415833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612415833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "F:/Templates1/Templates/Part_3/control.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612415837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612415837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_ctrl " "Found entity 1: ALU_ctrl" {  } { { "ALU_ctrl.v" "" { Text "F:/Templates1/Templates/Part_3/ALU_ctrl.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612415841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612415841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "F:/Templates1/Templates/Part_3/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612415845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612415845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "F:/Templates1/Templates/Part_3/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612415849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612415849 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regdst FinalCPU.v(131) " "Verilog HDL Implicit Net warning at FinalCPU.v(131): created implicit net for \"regdst\"" {  } { { "FinalCPU.v" "" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652612415850 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoReg_MW FinalCPU.v(198) " "Verilog HDL Implicit Net warning at FinalCPU.v(198): created implicit net for \"MemtoReg_MW\"" {  } { { "FinalCPU.v" "" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 198 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652612415850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalCPU " "Elaborating entity \"FinalCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652612415973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM IM:Instr_Memory " "Elaborating entity \"IM\" for hierarchy \"IM:Instr_Memory\"" {  } { { "FinalCPU.v" "Instr_Memory" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652612416041 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "InstrMem IM.v(21) " "Verilog HDL warning at IM.v(21): object InstrMem used but never assigned" {  } { { "IM.v" "" { Text "F:/Templates1/Templates/Part_3/IM.v" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1652612416042 "|FinalCPU|IM:Instr_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstrMem 0 IM.v(21) " "Net \"InstrMem\" at IM.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "IM.v" "" { Text "F:/Templates1/Templates/Part_3/IM.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1652612416049 "|FinalCPU|IM:Instr_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:u_IF_ID " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:u_IF_ID\"" {  } { { "FinalCPU.v" "u_IF_ID" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652612416063 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IF_ID_Write IF_ID.v(12) " "Verilog HDL Always Construct warning at IF_ID.v(12): variable \"IF_ID_Write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416064 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instr IF_ID.v(14) " "Verilog HDL Always Construct warning at IF_ID.v(14): variable \"instr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416064 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IF_ID IF_ID.v(18) " "Verilog HDL Always Construct warning at IF_ID.v(18): variable \"IF_ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416064 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IF_ID IF_ID.v(9) " "Verilog HDL Always Construct warning at IF_ID.v(9): inferring latch(es) for variable \"IF_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416065 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instrr IF_ID.v(9) " "Verilog HDL Always Construct warning at IF_ID.v(9): inferring latch(es) for variable \"instrr\", which holds its previous value in one or more paths through the always construct" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416065 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[0\] IF_ID.v(18) " "Inferred latch for \"instrr\[0\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416066 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[1\] IF_ID.v(18) " "Inferred latch for \"instrr\[1\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416067 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[2\] IF_ID.v(18) " "Inferred latch for \"instrr\[2\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416067 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[3\] IF_ID.v(18) " "Inferred latch for \"instrr\[3\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416067 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[4\] IF_ID.v(18) " "Inferred latch for \"instrr\[4\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416067 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[5\] IF_ID.v(18) " "Inferred latch for \"instrr\[5\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416067 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[6\] IF_ID.v(18) " "Inferred latch for \"instrr\[6\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416067 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[7\] IF_ID.v(18) " "Inferred latch for \"instrr\[7\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416067 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[8\] IF_ID.v(18) " "Inferred latch for \"instrr\[8\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416068 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[9\] IF_ID.v(18) " "Inferred latch for \"instrr\[9\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416068 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[10\] IF_ID.v(18) " "Inferred latch for \"instrr\[10\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416068 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[11\] IF_ID.v(18) " "Inferred latch for \"instrr\[11\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416068 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[12\] IF_ID.v(18) " "Inferred latch for \"instrr\[12\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416068 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[13\] IF_ID.v(18) " "Inferred latch for \"instrr\[13\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416068 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[14\] IF_ID.v(18) " "Inferred latch for \"instrr\[14\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416068 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[15\] IF_ID.v(18) " "Inferred latch for \"instrr\[15\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416069 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[16\] IF_ID.v(18) " "Inferred latch for \"instrr\[16\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416069 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[17\] IF_ID.v(18) " "Inferred latch for \"instrr\[17\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416069 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[18\] IF_ID.v(18) " "Inferred latch for \"instrr\[18\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416069 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[19\] IF_ID.v(18) " "Inferred latch for \"instrr\[19\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416069 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[20\] IF_ID.v(18) " "Inferred latch for \"instrr\[20\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416069 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[21\] IF_ID.v(18) " "Inferred latch for \"instrr\[21\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416069 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[22\] IF_ID.v(18) " "Inferred latch for \"instrr\[22\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416069 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[23\] IF_ID.v(18) " "Inferred latch for \"instrr\[23\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416070 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[24\] IF_ID.v(18) " "Inferred latch for \"instrr\[24\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416070 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[25\] IF_ID.v(18) " "Inferred latch for \"instrr\[25\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416070 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[26\] IF_ID.v(18) " "Inferred latch for \"instrr\[26\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416070 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[27\] IF_ID.v(18) " "Inferred latch for \"instrr\[27\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416070 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[28\] IF_ID.v(18) " "Inferred latch for \"instrr\[28\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416070 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[29\] IF_ID.v(18) " "Inferred latch for \"instrr\[29\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416070 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[30\] IF_ID.v(18) " "Inferred latch for \"instrr\[30\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416070 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrr\[31\] IF_ID.v(18) " "Inferred latch for \"instrr\[31\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416070 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[0\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[0\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416070 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[1\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[1\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416070 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[2\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[2\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416070 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[3\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[3\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416070 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[4\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[4\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416071 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[5\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[5\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416071 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[6\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[6\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416071 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[7\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[7\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416071 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[8\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[8\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416071 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[9\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[9\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416071 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[10\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[10\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416071 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[11\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[11\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416071 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[12\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[12\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416071 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[13\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[13\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416072 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[14\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[14\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416072 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[15\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[15\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416072 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[16\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[16\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416072 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[17\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[17\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416072 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[18\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[18\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416072 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[19\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[19\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416072 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[20\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[20\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416072 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[21\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[21\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416073 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[22\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[22\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416073 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[23\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[23\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416073 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[24\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[24\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416073 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[25\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[25\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416073 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[26\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[26\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416073 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[27\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[27\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416073 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[28\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[28\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416073 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[29\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[29\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416073 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[30\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[30\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416073 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_ID\[31\] IF_ID.v(18) " "Inferred latch for \"IF_ID\[31\]\" at IF_ID.v(18)" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416073 "|FinalCPU|IF_ID:u_IF_ID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect detect:u_detect " "Elaborating entity \"detect\" for hierarchy \"detect:u_detect\"" {  } { { "FinalCPU.v" "u_detect" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652612416093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_MUX ctrl_MUX:u_ctrl_MUX " "Elaborating entity \"ctrl_MUX\" for hierarchy \"ctrl_MUX:u_ctrl_MUX\"" {  } { { "FinalCPU.v" "u_ctrl_MUX" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652612416106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext signext:u_signext " "Elaborating entity \"signext\" for hierarchy \"signext:u_signext\"" {  } { { "FinalCPU.v" "u_signext" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652612416122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:u_control " "Elaborating entity \"control\" for hierarchy \"control:u_control\"" {  } { { "FinalCPU.v" "u_control" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652612416137 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regdst control.v(23) " "Verilog HDL Always Construct warning at control.v(23): inferring latch(es) for variable \"regdst\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "F:/Templates1/Templates/Part_3/control.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416139 "|FinalCPU|control:u_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUsrc control.v(23) " "Verilog HDL Always Construct warning at control.v(23): inferring latch(es) for variable \"ALUsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "F:/Templates1/Templates/Part_3/control.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416139 "|FinalCPU|control:u_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg control.v(23) " "Verilog HDL Always Construct warning at control.v(23): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "F:/Templates1/Templates/Part_3/control.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416140 "|FinalCPU|control:u_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg control.v(23) " "Inferred latch for \"MemtoReg\" at control.v(23)" {  } { { "control.v" "" { Text "F:/Templates1/Templates/Part_3/control.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416140 "|FinalCPU|control:u_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrc control.v(23) " "Inferred latch for \"ALUsrc\" at control.v(23)" {  } { { "control.v" "" { Text "F:/Templates1/Templates/Part_3/control.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416140 "|FinalCPU|control:u_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regdst control.v(23) " "Inferred latch for \"regdst\" at control.v(23)" {  } { { "control.v" "" { Text "F:/Templates1/Templates/Part_3/control.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416140 "|FinalCPU|control:u_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5b mux5b:u1_mux5b " "Elaborating entity \"mux5b\" for hierarchy \"mux5b:u1_mux5b\"" {  } { { "FinalCPU.v" "u1_mux5b" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652612416154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32b mux32b:u0_mux32b " "Elaborating entity \"mux32b\" for hierarchy \"mux32b:u0_mux32b\"" {  } { { "FinalCPU.v" "u0_mux32b" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652612416170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:u_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:u_ALU\"" {  } { { "FinalCPU.v" "u_ALU" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652612416187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M3to1 M3to1:A_M3to1 " "Elaborating entity \"M3to1\" for hierarchy \"M3to1:A_M3to1\"" {  } { { "FinalCPU.v" "A_M3to1" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652612416236 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MUX3.v(11) " "Verilog HDL Case Statement warning at MUX3.v(11): incomplete case statement has no default case item" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1652612416237 "|FinalCPU|M3to1:A_M3to1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out3 MUX3.v(11) " "Verilog HDL Always Construct warning at MUX3.v(11): inferring latch(es) for variable \"out3\", which holds its previous value in one or more paths through the always construct" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416237 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[0\] MUX3.v(11) " "Inferred latch for \"out3\[0\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416238 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[1\] MUX3.v(11) " "Inferred latch for \"out3\[1\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416239 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[2\] MUX3.v(11) " "Inferred latch for \"out3\[2\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416239 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[3\] MUX3.v(11) " "Inferred latch for \"out3\[3\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416239 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[4\] MUX3.v(11) " "Inferred latch for \"out3\[4\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416240 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[5\] MUX3.v(11) " "Inferred latch for \"out3\[5\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416240 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[6\] MUX3.v(11) " "Inferred latch for \"out3\[6\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416240 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[7\] MUX3.v(11) " "Inferred latch for \"out3\[7\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416241 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[8\] MUX3.v(11) " "Inferred latch for \"out3\[8\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416241 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[9\] MUX3.v(11) " "Inferred latch for \"out3\[9\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416241 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[10\] MUX3.v(11) " "Inferred latch for \"out3\[10\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416241 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[11\] MUX3.v(11) " "Inferred latch for \"out3\[11\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416241 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[12\] MUX3.v(11) " "Inferred latch for \"out3\[12\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416242 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[13\] MUX3.v(11) " "Inferred latch for \"out3\[13\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416242 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[14\] MUX3.v(11) " "Inferred latch for \"out3\[14\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416242 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[15\] MUX3.v(11) " "Inferred latch for \"out3\[15\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416242 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[16\] MUX3.v(11) " "Inferred latch for \"out3\[16\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416242 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[17\] MUX3.v(11) " "Inferred latch for \"out3\[17\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416243 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[18\] MUX3.v(11) " "Inferred latch for \"out3\[18\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416243 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[19\] MUX3.v(11) " "Inferred latch for \"out3\[19\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416243 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[20\] MUX3.v(11) " "Inferred latch for \"out3\[20\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416243 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[21\] MUX3.v(11) " "Inferred latch for \"out3\[21\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416243 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[22\] MUX3.v(11) " "Inferred latch for \"out3\[22\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416244 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[23\] MUX3.v(11) " "Inferred latch for \"out3\[23\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416244 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[24\] MUX3.v(11) " "Inferred latch for \"out3\[24\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416244 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[25\] MUX3.v(11) " "Inferred latch for \"out3\[25\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416244 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[26\] MUX3.v(11) " "Inferred latch for \"out3\[26\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416244 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[27\] MUX3.v(11) " "Inferred latch for \"out3\[27\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416244 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[28\] MUX3.v(11) " "Inferred latch for \"out3\[28\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416244 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[29\] MUX3.v(11) " "Inferred latch for \"out3\[29\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416244 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[30\] MUX3.v(11) " "Inferred latch for \"out3\[30\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416244 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[31\] MUX3.v(11) " "Inferred latch for \"out3\[31\]\" at MUX3.v(11)" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416245 "|FinalCPU|M3to1:A_M3to1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "foward foward:u_foward " "Elaborating entity \"foward\" for hierarchy \"foward:u_foward\"" {  } { { "FinalCPU.v" "u_foward" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652612416262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:u_EX_MEM " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:u_EX_MEM\"" {  } { { "FinalCPU.v" "u_EX_MEM" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652612416272 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write_IE EX_MEM.v(36) " "Verilog HDL Always Construct warning at EX_MEM.v(36): variable \"write_IE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416272 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MemtoReg_IE EX_MEM.v(37) " "Verilog HDL Always Construct warning at EX_MEM.v(37): variable \"MemtoReg_IE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416273 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MemRead_IE EX_MEM.v(39) " "Verilog HDL Always Construct warning at EX_MEM.v(39): variable \"MemRead_IE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416273 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MemWrite_IE EX_MEM.v(40) " "Verilog HDL Always Construct warning at EX_MEM.v(40): variable \"MemWrite_IE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416273 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rt_data_IE EX_MEM.v(42) " "Verilog HDL Always Construct warning at EX_MEM.v(42): variable \"Rt_data_IE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416273 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Addr_IE EX_MEM.v(43) " "Verilog HDL Always Construct warning at EX_MEM.v(43): variable \"Addr_IE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416273 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUResult EX_MEM.v(44) " "Verilog HDL Always Construct warning at EX_MEM.v(44): variable \"ALUResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416273 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WB_write EX_MEM.v(49) " "Verilog HDL Always Construct warning at EX_MEM.v(49): variable \"WB_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416273 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WB_MemtoReg EX_MEM.v(50) " "Verilog HDL Always Construct warning at EX_MEM.v(50): variable \"WB_MemtoReg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416273 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M_MemRead EX_MEM.v(52) " "Verilog HDL Always Construct warning at EX_MEM.v(52): variable \"M_MemRead\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416273 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M_MemWrite EX_MEM.v(53) " "Verilog HDL Always Construct warning at EX_MEM.v(53): variable \"M_MemWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416273 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D_Rt_data EX_MEM.v(55) " "Verilog HDL Always Construct warning at EX_MEM.v(55): variable \"D_Rt_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416273 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D_addr EX_MEM.v(56) " "Verilog HDL Always Construct warning at EX_MEM.v(56): variable \"D_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416273 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D_ALUResult EX_MEM.v(57) " "Verilog HDL Always Construct warning at EX_MEM.v(57): variable \"D_ALUResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416273 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WB_write EX_MEM.v(31) " "Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable \"WB_write\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416274 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WB_MemtoReg EX_MEM.v(31) " "Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable \"WB_MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416274 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M_MemRead EX_MEM.v(31) " "Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable \"M_MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416274 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M_MemWrite EX_MEM.v(31) " "Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable \"M_MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416274 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D_Rt_data EX_MEM.v(31) " "Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable \"D_Rt_data\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416274 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D_addr EX_MEM.v(31) " "Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable \"D_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416274 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D_ALUResult EX_MEM.v(31) " "Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable \"D_ALUResult\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416275 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_EM EX_MEM.v(31) " "Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable \"write_EM\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416275 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg_EM EX_MEM.v(31) " "Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable \"MemtoReg_EM\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416275 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead_EM EX_MEM.v(31) " "Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable \"MemRead_EM\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416275 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite_EM EX_MEM.v(31) " "Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable \"MemWrite_EM\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416275 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rt_data_EM EX_MEM.v(31) " "Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable \"Rt_data_EM\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416275 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Addr_EM EX_MEM.v(31) " "Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable \"Addr_EM\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416275 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUResult_EM EX_MEM.v(31) " "Verilog HDL Always Construct warning at EX_MEM.v(31): inferring latch(es) for variable \"ALUResult_EM\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416275 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[0\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[0\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416277 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[1\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[1\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416278 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[2\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[2\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416278 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[3\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[3\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416278 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[4\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[4\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416278 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[5\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[5\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416278 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[6\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[6\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416278 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[7\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[7\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416279 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[8\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[8\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416279 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[9\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[9\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416279 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[10\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[10\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416279 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[11\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[11\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416279 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[12\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[12\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416279 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[13\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[13\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416279 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[14\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[14\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416279 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[15\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[15\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416279 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[16\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[16\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416279 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[17\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[17\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416279 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[18\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[18\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416280 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[19\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[19\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416280 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[20\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[20\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416280 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[21\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[21\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416280 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[22\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[22\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416280 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[23\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[23\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416280 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[24\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[24\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416280 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[25\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[25\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416280 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[26\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[26\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416280 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[27\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[27\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416280 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[28\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[28\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416281 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[29\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[29\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416281 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[30\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[30\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416281 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_EM\[31\] EX_MEM.v(49) " "Inferred latch for \"ALUResult_EM\[31\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416281 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_EM\[0\] EX_MEM.v(49) " "Inferred latch for \"Addr_EM\[0\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416281 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_EM\[1\] EX_MEM.v(49) " "Inferred latch for \"Addr_EM\[1\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416281 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_EM\[2\] EX_MEM.v(49) " "Inferred latch for \"Addr_EM\[2\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416282 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_EM\[3\] EX_MEM.v(49) " "Inferred latch for \"Addr_EM\[3\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416282 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_EM\[4\] EX_MEM.v(49) " "Inferred latch for \"Addr_EM\[4\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416282 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[0\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[0\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416282 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[1\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[1\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416282 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[2\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[2\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416282 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[3\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[3\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416283 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[4\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[4\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416283 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[5\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[5\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416283 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[6\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[6\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416283 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[7\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[7\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416283 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[8\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[8\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416283 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[9\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[9\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416283 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[10\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[10\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416284 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[11\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[11\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416284 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[12\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[12\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416284 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[13\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[13\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416284 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[14\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[14\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416284 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[15\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[15\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416284 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[16\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[16\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416284 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[17\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[17\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416284 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[18\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[18\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416284 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[19\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[19\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416284 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[20\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[20\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416285 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[21\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[21\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416285 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[22\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[22\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416285 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[23\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[23\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416285 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[24\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[24\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416285 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[25\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[25\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416285 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[26\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[26\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416285 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[27\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[27\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416285 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[28\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[28\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416285 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[29\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[29\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416286 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[30\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[30\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416286 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_EM\[31\] EX_MEM.v(49) " "Inferred latch for \"Rt_data_EM\[31\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416286 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite_EM EX_MEM.v(49) " "Inferred latch for \"MemWrite_EM\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416286 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead_EM EX_MEM.v(49) " "Inferred latch for \"MemRead_EM\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416286 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg_EM EX_MEM.v(49) " "Inferred latch for \"MemtoReg_EM\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416286 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_EM EX_MEM.v(49) " "Inferred latch for \"write_EM\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416286 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[0\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[0\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416286 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[1\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[1\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416286 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[2\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[2\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416286 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[3\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[3\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416287 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[4\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[4\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416287 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[5\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[5\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416287 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[6\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[6\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416287 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[7\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[7\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416287 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[8\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[8\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416287 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[9\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[9\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416287 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[10\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[10\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416287 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[11\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[11\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416287 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[12\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[12\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416287 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[13\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[13\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416287 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[14\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[14\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416287 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[15\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[15\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416287 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[16\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[16\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416288 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[17\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[17\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416288 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[18\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[18\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416288 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[19\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[19\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416288 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[20\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[20\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416288 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[21\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[21\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416288 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[22\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[22\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416288 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[23\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[23\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416288 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[24\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[24\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416288 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[25\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[25\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416288 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[26\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[26\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416288 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[27\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[27\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416289 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[28\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[28\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416289 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[29\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[29\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416289 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[30\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[30\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416289 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[31\] EX_MEM.v(49) " "Inferred latch for \"D_ALUResult\[31\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416289 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[0\] EX_MEM.v(49) " "Inferred latch for \"D_addr\[0\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416289 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[1\] EX_MEM.v(49) " "Inferred latch for \"D_addr\[1\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416289 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[2\] EX_MEM.v(49) " "Inferred latch for \"D_addr\[2\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416289 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[3\] EX_MEM.v(49) " "Inferred latch for \"D_addr\[3\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416289 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[4\] EX_MEM.v(49) " "Inferred latch for \"D_addr\[4\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416289 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[0\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[0\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416289 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[1\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[1\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416290 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[2\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[2\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416290 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[3\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[3\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416290 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[4\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[4\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416290 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[5\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[5\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416290 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[6\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[6\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416290 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[7\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[7\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416290 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[8\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[8\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416290 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[9\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[9\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416290 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[10\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[10\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416290 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[11\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[11\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416290 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[12\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[12\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416290 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[13\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[13\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416290 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[14\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[14\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416291 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[15\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[15\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416291 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[16\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[16\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416291 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[17\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[17\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416291 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[18\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[18\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416291 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[19\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[19\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416291 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[20\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[20\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416291 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[21\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[21\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416291 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[22\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[22\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416291 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[23\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[23\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416291 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[24\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[24\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416291 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[25\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[25\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416291 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[26\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[26\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416292 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[27\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[27\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416292 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[28\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[28\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416292 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[29\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[29\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416292 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[30\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[30\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416292 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[31\] EX_MEM.v(49) " "Inferred latch for \"D_Rt_data\[31\]\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416292 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_MemWrite EX_MEM.v(49) " "Inferred latch for \"M_MemWrite\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416292 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_MemRead EX_MEM.v(49) " "Inferred latch for \"M_MemRead\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416292 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_MemtoReg EX_MEM.v(49) " "Inferred latch for \"WB_MemtoReg\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416292 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_write EX_MEM.v(49) " "Inferred latch for \"WB_write\" at EX_MEM.v(49)" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416293 "|FinalCPU|EX_MEM:u_EX_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:Register_File " "Elaborating entity \"RF\" for hierarchy \"RF:Register_File\"" {  } { { "FinalCPU.v" "Register_File" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652612416316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:u_ID_EX " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:u_ID_EX\"" {  } { { "FinalCPU.v" "u_ID_EX" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652612416490 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write ID_EX.v(61) " "Verilog HDL Always Construct warning at ID_EX.v(61): variable \"write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416491 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MemtoReg ID_EX.v(62) " "Verilog HDL Always Construct warning at ID_EX.v(62): variable \"MemtoReg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416491 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MemRead ID_EX.v(64) " "Verilog HDL Always Construct warning at ID_EX.v(64): variable \"MemRead\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416491 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MemWrite ID_EX.v(65) " "Verilog HDL Always Construct warning at ID_EX.v(65): variable \"MemWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416491 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "regdst_s ID_EX.v(67) " "Verilog HDL Always Construct warning at ID_EX.v(67): variable \"regdst_s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416491 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUsrc_s ID_EX.v(68) " "Verilog HDL Always Construct warning at ID_EX.v(68): variable \"ALUsrc_s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416491 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUop_s ID_EX.v(69) " "Verilog HDL Always Construct warning at ID_EX.v(69): variable \"ALUop_s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416491 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rs_data ID_EX.v(71) " "Verilog HDL Always Construct warning at ID_EX.v(71): variable \"Rs_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416491 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rt_data ID_EX.v(72) " "Verilog HDL Always Construct warning at ID_EX.v(72): variable \"Rt_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416491 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rd_addr ID_EX.v(73) " "Verilog HDL Always Construct warning at ID_EX.v(73): variable \"Rd_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416491 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rt_addr ID_EX.v(74) " "Verilog HDL Always Construct warning at ID_EX.v(74): variable \"Rt_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416492 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rs_addr ID_EX.v(75) " "Verilog HDL Always Construct warning at ID_EX.v(75): variable \"Rs_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416492 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "extended ID_EX.v(76) " "Verilog HDL Always Construct warning at ID_EX.v(76): variable \"extended\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416492 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WB_write ID_EX.v(81) " "Verilog HDL Always Construct warning at ID_EX.v(81): variable \"WB_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416492 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WB_MemtoReg ID_EX.v(82) " "Verilog HDL Always Construct warning at ID_EX.v(82): variable \"WB_MemtoReg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416492 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M_MemRead ID_EX.v(84) " "Verilog HDL Always Construct warning at ID_EX.v(84): variable \"M_MemRead\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416492 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M_MemWrite ID_EX.v(85) " "Verilog HDL Always Construct warning at ID_EX.v(85): variable \"M_MemWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416492 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_Regdst ID_EX.v(87) " "Verilog HDL Always Construct warning at ID_EX.v(87): variable \"EX_Regdst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416492 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_ALUsrc ID_EX.v(88) " "Verilog HDL Always Construct warning at ID_EX.v(88): variable \"EX_ALUsrc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416492 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EX_ALUop ID_EX.v(89) " "Verilog HDL Always Construct warning at ID_EX.v(89): variable \"EX_ALUop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416492 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D_Rs_data ID_EX.v(91) " "Verilog HDL Always Construct warning at ID_EX.v(91): variable \"D_Rs_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416492 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D_Rt_data ID_EX.v(92) " "Verilog HDL Always Construct warning at ID_EX.v(92): variable \"D_Rt_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416493 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D_Rd_addr ID_EX.v(93) " "Verilog HDL Always Construct warning at ID_EX.v(93): variable \"D_Rd_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416493 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D_Rt_addr ID_EX.v(94) " "Verilog HDL Always Construct warning at ID_EX.v(94): variable \"D_Rt_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416493 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D_Rs_addr ID_EX.v(95) " "Verilog HDL Always Construct warning at ID_EX.v(95): variable \"D_Rs_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416493 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D_imm ID_EX.v(96) " "Verilog HDL Always Construct warning at ID_EX.v(96): variable \"D_imm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416493 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WB_write ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"WB_write\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416494 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WB_MemtoReg ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"WB_MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416494 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M_MemRead ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"M_MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416494 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M_MemWrite ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"M_MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416494 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EX_Regdst ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"EX_Regdst\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416495 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EX_ALUsrc ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"EX_ALUsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416495 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EX_ALUop ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"EX_ALUop\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416495 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D_Rs_data ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"D_Rs_data\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416495 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D_Rt_data ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"D_Rt_data\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416495 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D_Rd_addr ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"D_Rd_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416495 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D_Rt_addr ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"D_Rt_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416495 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D_Rs_addr ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"D_Rs_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416495 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D_imm ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"D_imm\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416495 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_IE ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"write_IE\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416495 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg_IE ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"MemtoReg_IE\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416495 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead_IE ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"MemRead_IE\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416495 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite_IE ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"MemWrite_IE\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416496 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regdst ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"regdst\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416496 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUsrc ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"ALUsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416496 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUop ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"ALUop\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416496 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rs_data_IE ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"Rs_data_IE\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416496 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rt_data_IE ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"Rt_data_IE\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416496 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rd_addr_IE ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"Rd_addr_IE\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416496 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rt_addr_IE ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"Rt_addr_IE\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416496 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rs_addr_IE ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"Rs_addr_IE\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416496 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm_v ID_EX.v(56) " "Verilog HDL Always Construct warning at ID_EX.v(56): inferring latch(es) for variable \"imm_v\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416496 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[0\] ID_EX.v(81) " "Inferred latch for \"imm_v\[0\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416498 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[1\] ID_EX.v(81) " "Inferred latch for \"imm_v\[1\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416498 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[2\] ID_EX.v(81) " "Inferred latch for \"imm_v\[2\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416498 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[3\] ID_EX.v(81) " "Inferred latch for \"imm_v\[3\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416498 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[4\] ID_EX.v(81) " "Inferred latch for \"imm_v\[4\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416498 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[5\] ID_EX.v(81) " "Inferred latch for \"imm_v\[5\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416498 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[6\] ID_EX.v(81) " "Inferred latch for \"imm_v\[6\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416498 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[7\] ID_EX.v(81) " "Inferred latch for \"imm_v\[7\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416498 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[8\] ID_EX.v(81) " "Inferred latch for \"imm_v\[8\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416498 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[9\] ID_EX.v(81) " "Inferred latch for \"imm_v\[9\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416499 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[10\] ID_EX.v(81) " "Inferred latch for \"imm_v\[10\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416499 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[11\] ID_EX.v(81) " "Inferred latch for \"imm_v\[11\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416499 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[12\] ID_EX.v(81) " "Inferred latch for \"imm_v\[12\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416499 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[13\] ID_EX.v(81) " "Inferred latch for \"imm_v\[13\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416499 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[14\] ID_EX.v(81) " "Inferred latch for \"imm_v\[14\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416499 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[15\] ID_EX.v(81) " "Inferred latch for \"imm_v\[15\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416499 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[16\] ID_EX.v(81) " "Inferred latch for \"imm_v\[16\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416499 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[17\] ID_EX.v(81) " "Inferred latch for \"imm_v\[17\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416499 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[18\] ID_EX.v(81) " "Inferred latch for \"imm_v\[18\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416499 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[19\] ID_EX.v(81) " "Inferred latch for \"imm_v\[19\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416499 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[20\] ID_EX.v(81) " "Inferred latch for \"imm_v\[20\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416499 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[21\] ID_EX.v(81) " "Inferred latch for \"imm_v\[21\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416499 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[22\] ID_EX.v(81) " "Inferred latch for \"imm_v\[22\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416500 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[23\] ID_EX.v(81) " "Inferred latch for \"imm_v\[23\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416500 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[24\] ID_EX.v(81) " "Inferred latch for \"imm_v\[24\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416500 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[25\] ID_EX.v(81) " "Inferred latch for \"imm_v\[25\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416500 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[26\] ID_EX.v(81) " "Inferred latch for \"imm_v\[26\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416500 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[27\] ID_EX.v(81) " "Inferred latch for \"imm_v\[27\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416500 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[28\] ID_EX.v(81) " "Inferred latch for \"imm_v\[28\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416500 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[29\] ID_EX.v(81) " "Inferred latch for \"imm_v\[29\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416500 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[30\] ID_EX.v(81) " "Inferred latch for \"imm_v\[30\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416500 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_v\[31\] ID_EX.v(81) " "Inferred latch for \"imm_v\[31\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416500 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_addr_IE\[0\] ID_EX.v(81) " "Inferred latch for \"Rs_addr_IE\[0\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416500 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_addr_IE\[1\] ID_EX.v(81) " "Inferred latch for \"Rs_addr_IE\[1\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416500 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_addr_IE\[2\] ID_EX.v(81) " "Inferred latch for \"Rs_addr_IE\[2\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416500 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_addr_IE\[3\] ID_EX.v(81) " "Inferred latch for \"Rs_addr_IE\[3\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416500 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_addr_IE\[4\] ID_EX.v(81) " "Inferred latch for \"Rs_addr_IE\[4\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416501 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_addr_IE\[0\] ID_EX.v(81) " "Inferred latch for \"Rt_addr_IE\[0\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416501 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_addr_IE\[1\] ID_EX.v(81) " "Inferred latch for \"Rt_addr_IE\[1\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416501 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_addr_IE\[2\] ID_EX.v(81) " "Inferred latch for \"Rt_addr_IE\[2\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416501 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_addr_IE\[3\] ID_EX.v(81) " "Inferred latch for \"Rt_addr_IE\[3\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416501 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_addr_IE\[4\] ID_EX.v(81) " "Inferred latch for \"Rt_addr_IE\[4\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416501 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_addr_IE\[0\] ID_EX.v(81) " "Inferred latch for \"Rd_addr_IE\[0\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416501 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_addr_IE\[1\] ID_EX.v(81) " "Inferred latch for \"Rd_addr_IE\[1\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416501 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_addr_IE\[2\] ID_EX.v(81) " "Inferred latch for \"Rd_addr_IE\[2\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416501 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_addr_IE\[3\] ID_EX.v(81) " "Inferred latch for \"Rd_addr_IE\[3\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416502 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_addr_IE\[4\] ID_EX.v(81) " "Inferred latch for \"Rd_addr_IE\[4\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416502 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[0\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[0\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416502 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[1\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[1\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416502 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[2\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[2\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416502 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[3\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[3\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416502 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[4\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[4\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416502 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[5\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[5\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416502 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[6\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[6\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416502 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[7\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[7\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416502 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[8\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[8\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416502 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[9\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[9\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416502 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[10\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[10\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416502 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[11\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[11\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416503 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[12\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[12\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416503 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[13\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[13\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416503 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[14\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[14\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416503 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[15\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[15\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416503 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[16\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[16\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416503 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[17\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[17\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416503 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[18\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[18\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416503 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[19\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[19\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416503 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[20\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[20\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416503 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[21\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[21\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416503 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[22\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[22\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416503 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[23\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[23\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416504 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[24\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[24\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416504 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[25\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[25\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416504 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[26\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[26\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416504 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[27\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[27\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416504 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[28\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[28\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416504 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[29\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[29\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416504 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[30\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[30\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416504 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt_data_IE\[31\] ID_EX.v(81) " "Inferred latch for \"Rt_data_IE\[31\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416504 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[0\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[0\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416504 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[1\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[1\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416504 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[2\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[2\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416505 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[3\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[3\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416505 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[4\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[4\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416505 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[5\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[5\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416505 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[6\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[6\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416505 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[7\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[7\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416505 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[8\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[8\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416506 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[9\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[9\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416506 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[10\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[10\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416506 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[11\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[11\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416506 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[12\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[12\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416506 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[13\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[13\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416506 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[14\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[14\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416506 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[15\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[15\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416507 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[16\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[16\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416507 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[17\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[17\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416507 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[18\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[18\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416507 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[19\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[19\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416507 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[20\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[20\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416507 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[21\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[21\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416507 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[22\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[22\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416508 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[23\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[23\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416508 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[24\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[24\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416508 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[25\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[25\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416508 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[26\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[26\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416508 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[27\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[27\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416508 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[28\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[28\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416508 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[29\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[29\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416509 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[30\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[30\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416509 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_data_IE\[31\] ID_EX.v(81) " "Inferred latch for \"Rs_data_IE\[31\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416509 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] ID_EX.v(81) " "Inferred latch for \"ALUop\[0\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416509 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] ID_EX.v(81) " "Inferred latch for \"ALUop\[1\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416509 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrc ID_EX.v(81) " "Inferred latch for \"ALUsrc\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416509 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regdst ID_EX.v(81) " "Inferred latch for \"regdst\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416509 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite_IE ID_EX.v(81) " "Inferred latch for \"MemWrite_IE\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416510 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead_IE ID_EX.v(81) " "Inferred latch for \"MemRead_IE\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416510 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg_IE ID_EX.v(81) " "Inferred latch for \"MemtoReg_IE\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416510 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_IE ID_EX.v(81) " "Inferred latch for \"write_IE\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416510 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[0\] ID_EX.v(81) " "Inferred latch for \"D_imm\[0\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416510 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[1\] ID_EX.v(81) " "Inferred latch for \"D_imm\[1\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416510 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[2\] ID_EX.v(81) " "Inferred latch for \"D_imm\[2\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416510 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[3\] ID_EX.v(81) " "Inferred latch for \"D_imm\[3\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416510 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[4\] ID_EX.v(81) " "Inferred latch for \"D_imm\[4\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416510 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[5\] ID_EX.v(81) " "Inferred latch for \"D_imm\[5\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416510 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[6\] ID_EX.v(81) " "Inferred latch for \"D_imm\[6\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416511 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[7\] ID_EX.v(81) " "Inferred latch for \"D_imm\[7\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416511 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[8\] ID_EX.v(81) " "Inferred latch for \"D_imm\[8\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416511 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[9\] ID_EX.v(81) " "Inferred latch for \"D_imm\[9\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416511 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[10\] ID_EX.v(81) " "Inferred latch for \"D_imm\[10\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416511 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[11\] ID_EX.v(81) " "Inferred latch for \"D_imm\[11\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416511 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[12\] ID_EX.v(81) " "Inferred latch for \"D_imm\[12\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416511 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[13\] ID_EX.v(81) " "Inferred latch for \"D_imm\[13\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416511 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[14\] ID_EX.v(81) " "Inferred latch for \"D_imm\[14\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416511 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[15\] ID_EX.v(81) " "Inferred latch for \"D_imm\[15\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416512 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[16\] ID_EX.v(81) " "Inferred latch for \"D_imm\[16\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416512 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[17\] ID_EX.v(81) " "Inferred latch for \"D_imm\[17\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416512 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[18\] ID_EX.v(81) " "Inferred latch for \"D_imm\[18\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416512 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[19\] ID_EX.v(81) " "Inferred latch for \"D_imm\[19\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416512 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[20\] ID_EX.v(81) " "Inferred latch for \"D_imm\[20\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416512 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[21\] ID_EX.v(81) " "Inferred latch for \"D_imm\[21\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416512 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[22\] ID_EX.v(81) " "Inferred latch for \"D_imm\[22\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416512 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[23\] ID_EX.v(81) " "Inferred latch for \"D_imm\[23\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416512 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[24\] ID_EX.v(81) " "Inferred latch for \"D_imm\[24\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416512 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[25\] ID_EX.v(81) " "Inferred latch for \"D_imm\[25\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416513 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[26\] ID_EX.v(81) " "Inferred latch for \"D_imm\[26\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416513 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[27\] ID_EX.v(81) " "Inferred latch for \"D_imm\[27\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416513 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[28\] ID_EX.v(81) " "Inferred latch for \"D_imm\[28\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416513 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[29\] ID_EX.v(81) " "Inferred latch for \"D_imm\[29\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416513 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[30\] ID_EX.v(81) " "Inferred latch for \"D_imm\[30\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416513 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_imm\[31\] ID_EX.v(81) " "Inferred latch for \"D_imm\[31\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416513 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_addr\[0\] ID_EX.v(81) " "Inferred latch for \"D_Rs_addr\[0\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416513 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_addr\[1\] ID_EX.v(81) " "Inferred latch for \"D_Rs_addr\[1\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416513 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_addr\[2\] ID_EX.v(81) " "Inferred latch for \"D_Rs_addr\[2\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416513 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_addr\[3\] ID_EX.v(81) " "Inferred latch for \"D_Rs_addr\[3\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416513 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_addr\[4\] ID_EX.v(81) " "Inferred latch for \"D_Rs_addr\[4\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416514 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_addr\[0\] ID_EX.v(81) " "Inferred latch for \"D_Rt_addr\[0\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416514 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_addr\[1\] ID_EX.v(81) " "Inferred latch for \"D_Rt_addr\[1\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416514 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_addr\[2\] ID_EX.v(81) " "Inferred latch for \"D_Rt_addr\[2\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416514 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_addr\[3\] ID_EX.v(81) " "Inferred latch for \"D_Rt_addr\[3\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416514 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_addr\[4\] ID_EX.v(81) " "Inferred latch for \"D_Rt_addr\[4\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416514 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rd_addr\[0\] ID_EX.v(81) " "Inferred latch for \"D_Rd_addr\[0\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416514 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rd_addr\[1\] ID_EX.v(81) " "Inferred latch for \"D_Rd_addr\[1\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416514 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rd_addr\[2\] ID_EX.v(81) " "Inferred latch for \"D_Rd_addr\[2\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416514 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rd_addr\[3\] ID_EX.v(81) " "Inferred latch for \"D_Rd_addr\[3\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416514 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rd_addr\[4\] ID_EX.v(81) " "Inferred latch for \"D_Rd_addr\[4\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416514 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[0\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[0\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416514 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[1\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[1\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416514 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[2\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[2\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416515 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[3\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[3\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416515 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[4\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[4\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416515 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[5\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[5\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416515 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[6\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[6\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416515 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[7\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[7\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416515 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[8\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[8\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416515 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[9\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[9\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416515 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[10\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[10\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416515 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[11\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[11\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416515 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[12\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[12\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416515 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[13\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[13\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416515 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[14\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[14\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416515 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[15\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[15\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416516 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[16\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[16\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416516 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[17\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[17\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416516 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[18\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[18\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416516 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[19\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[19\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416516 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[20\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[20\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416516 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[21\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[21\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416516 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[22\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[22\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416516 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[23\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[23\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416516 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[24\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[24\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416516 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[25\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[25\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416516 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[26\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[26\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416516 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[27\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[27\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416516 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[28\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[28\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416517 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[29\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[29\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416517 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[30\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[30\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416517 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rt_data\[31\] ID_EX.v(81) " "Inferred latch for \"D_Rt_data\[31\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416517 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[0\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[0\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416517 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[1\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[1\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416517 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[2\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[2\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416517 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[3\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[3\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416517 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[4\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[4\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416517 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[5\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[5\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416517 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[6\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[6\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416517 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[7\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[7\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416517 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[8\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[8\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416518 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[9\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[9\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416518 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[10\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[10\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416518 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[11\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[11\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416518 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[12\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[12\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416518 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[13\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[13\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416518 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[14\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[14\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416518 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[15\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[15\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416518 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[16\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[16\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416518 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[17\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[17\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416518 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[18\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[18\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416518 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[19\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[19\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416518 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[20\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[20\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416518 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[21\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[21\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416519 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[22\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[22\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416519 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[23\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[23\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416519 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[24\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[24\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416519 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[25\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[25\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416519 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[26\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[26\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416519 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[27\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[27\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416519 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[28\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[28\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416519 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[29\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[29\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416519 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[30\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[30\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416519 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Rs_data\[31\] ID_EX.v(81) " "Inferred latch for \"D_Rs_data\[31\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416519 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_ALUop\[0\] ID_EX.v(81) " "Inferred latch for \"EX_ALUop\[0\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416519 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_ALUop\[1\] ID_EX.v(81) " "Inferred latch for \"EX_ALUop\[1\]\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416520 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_ALUsrc ID_EX.v(81) " "Inferred latch for \"EX_ALUsrc\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416520 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_Regdst ID_EX.v(81) " "Inferred latch for \"EX_Regdst\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416520 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_MemWrite ID_EX.v(81) " "Inferred latch for \"M_MemWrite\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416520 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_MemRead ID_EX.v(81) " "Inferred latch for \"M_MemRead\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416520 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_MemtoReg ID_EX.v(81) " "Inferred latch for \"WB_MemtoReg\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416520 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_write ID_EX.v(81) " "Inferred latch for \"WB_write\" at ID_EX.v(81)" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416520 "|FinalCPU|ID_EX:u_ID_EX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_ctrl ALU_ctrl:u_ALU_ctrl " "Elaborating entity \"ALU_ctrl\" for hierarchy \"ALU_ctrl:u_ALU_ctrl\"" {  } { { "FinalCPU.v" "u_ALU_ctrl" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652612416538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:u_adder " "Elaborating entity \"adder\" for hierarchy \"adder:u_adder\"" {  } { { "FinalCPU.v" "u_adder" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652612416547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM DM:Data_Memory " "Elaborating entity \"DM\" for hierarchy \"DM:Data_Memory\"" {  } { { "FinalCPU.v" "Data_Memory" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652612416559 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_1 DM.v(22) " "Verilog HDL or VHDL warning at DM.v(22): object \"m_1\" assigned a value but never read" {  } { { "DM.v" "" { Text "F:/Templates1/Templates/Part_3/DM.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1652612416559 "|FinalCPU|DM:Data_Memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_2 DM.v(23) " "Verilog HDL or VHDL warning at DM.v(23): object \"m_2\" assigned a value but never read" {  } { { "DM.v" "" { Text "F:/Templates1/Templates/Part_3/DM.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1652612416559 "|FinalCPU|DM:Data_Memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_3 DM.v(24) " "Verilog HDL or VHDL warning at DM.v(24): object \"m_3\" assigned a value but never read" {  } { { "DM.v" "" { Text "F:/Templates1/Templates/Part_3/DM.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1652612416559 "|FinalCPU|DM:Data_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:u_MEM_WB " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:u_MEM_WB\"" {  } { { "FinalCPU.v" "u_MEM_WB" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652612416765 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write_EM MEM_WB.v(28) " "Verilog HDL Always Construct warning at MEM_WB.v(28): variable \"write_EM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416765 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MemtoReg_EM MEM_WB.v(29) " "Verilog HDL Always Construct warning at MEM_WB.v(29): variable \"MemtoReg_EM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416765 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Mrdata MEM_WB.v(31) " "Verilog HDL Always Construct warning at MEM_WB.v(31): variable \"Mrdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416765 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Addr_EM MEM_WB.v(32) " "Verilog HDL Always Construct warning at MEM_WB.v(32): variable \"Addr_EM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416765 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUResult_EM MEM_WB.v(33) " "Verilog HDL Always Construct warning at MEM_WB.v(33): variable \"ALUResult_EM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416765 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WB_write MEM_WB.v(38) " "Verilog HDL Always Construct warning at MEM_WB.v(38): variable \"WB_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416766 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WB_MemtoReg MEM_WB.v(39) " "Verilog HDL Always Construct warning at MEM_WB.v(39): variable \"WB_MemtoReg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416766 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D_Mrdata MEM_WB.v(41) " "Verilog HDL Always Construct warning at MEM_WB.v(41): variable \"D_Mrdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416766 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D_addr MEM_WB.v(42) " "Verilog HDL Always Construct warning at MEM_WB.v(42): variable \"D_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416766 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D_ALUResult MEM_WB.v(43) " "Verilog HDL Always Construct warning at MEM_WB.v(43): variable \"D_ALUResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1652612416766 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WB_write MEM_WB.v(23) " "Verilog HDL Always Construct warning at MEM_WB.v(23): inferring latch(es) for variable \"WB_write\", which holds its previous value in one or more paths through the always construct" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416766 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WB_MemtoReg MEM_WB.v(23) " "Verilog HDL Always Construct warning at MEM_WB.v(23): inferring latch(es) for variable \"WB_MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416766 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D_Mrdata MEM_WB.v(23) " "Verilog HDL Always Construct warning at MEM_WB.v(23): inferring latch(es) for variable \"D_Mrdata\", which holds its previous value in one or more paths through the always construct" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416766 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D_addr MEM_WB.v(23) " "Verilog HDL Always Construct warning at MEM_WB.v(23): inferring latch(es) for variable \"D_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416767 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D_ALUResult MEM_WB.v(23) " "Verilog HDL Always Construct warning at MEM_WB.v(23): inferring latch(es) for variable \"D_ALUResult\", which holds its previous value in one or more paths through the always construct" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416767 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_MW MEM_WB.v(23) " "Verilog HDL Always Construct warning at MEM_WB.v(23): inferring latch(es) for variable \"write_MW\", which holds its previous value in one or more paths through the always construct" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416767 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg_MW MEM_WB.v(23) " "Verilog HDL Always Construct warning at MEM_WB.v(23): inferring latch(es) for variable \"MemtoReg_MW\", which holds its previous value in one or more paths through the always construct" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416767 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mrdata_MW MEM_WB.v(23) " "Verilog HDL Always Construct warning at MEM_WB.v(23): inferring latch(es) for variable \"Mrdata_MW\", which holds its previous value in one or more paths through the always construct" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416767 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rd_addr MEM_WB.v(23) " "Verilog HDL Always Construct warning at MEM_WB.v(23): inferring latch(es) for variable \"Rd_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416767 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUResult_MW MEM_WB.v(23) " "Verilog HDL Always Construct warning at MEM_WB.v(23): inferring latch(es) for variable \"ALUResult_MW\", which holds its previous value in one or more paths through the always construct" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1652612416767 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[0\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[0\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416768 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[1\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[1\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416768 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[2\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[2\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416768 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[3\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[3\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416768 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[4\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[4\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416768 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[5\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[5\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416769 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[6\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[6\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416769 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[7\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[7\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416769 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[8\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[8\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416769 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[9\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[9\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416769 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[10\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[10\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416769 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[11\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[11\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416769 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[12\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[12\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416769 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[13\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[13\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416769 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[14\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[14\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416769 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[15\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[15\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416769 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[16\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[16\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416769 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[17\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[17\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416769 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[18\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[18\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416770 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[19\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[19\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416770 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[20\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[20\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416770 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[21\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[21\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416770 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[22\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[22\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416770 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[23\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[23\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416770 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[24\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[24\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416770 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[25\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[25\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416770 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[26\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[26\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416770 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[27\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[27\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416770 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[28\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[28\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416770 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[29\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[29\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416770 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[30\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[30\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416770 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult_MW\[31\] MEM_WB.v(38) " "Inferred latch for \"ALUResult_MW\[31\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416770 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_addr\[0\] MEM_WB.v(38) " "Inferred latch for \"Rd_addr\[0\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416771 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_addr\[1\] MEM_WB.v(38) " "Inferred latch for \"Rd_addr\[1\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416771 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_addr\[2\] MEM_WB.v(38) " "Inferred latch for \"Rd_addr\[2\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416771 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_addr\[3\] MEM_WB.v(38) " "Inferred latch for \"Rd_addr\[3\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416771 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_addr\[4\] MEM_WB.v(38) " "Inferred latch for \"Rd_addr\[4\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416771 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[0\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[0\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416771 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[1\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[1\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416771 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[2\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[2\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416771 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[3\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[3\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416771 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[4\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[4\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416771 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[5\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[5\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416771 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[6\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[6\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416771 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[7\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[7\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416771 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[8\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[8\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416772 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[9\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[9\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416772 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[10\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[10\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416772 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[11\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[11\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416772 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[12\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[12\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416772 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[13\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[13\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416772 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[14\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[14\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416772 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[15\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[15\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416772 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[16\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[16\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416772 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[17\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[17\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416772 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[18\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[18\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416772 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[19\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[19\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416772 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[20\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[20\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416773 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[21\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[21\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416773 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[22\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[22\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416773 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[23\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[23\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416773 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[24\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[24\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416773 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[25\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[25\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416773 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[26\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[26\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416773 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[27\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[27\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416773 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[28\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[28\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416773 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[29\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[29\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416773 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[30\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[30\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416773 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mrdata_MW\[31\] MEM_WB.v(38) " "Inferred latch for \"Mrdata_MW\[31\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416773 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg_MW MEM_WB.v(38) " "Inferred latch for \"MemtoReg_MW\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416773 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_MW MEM_WB.v(38) " "Inferred latch for \"write_MW\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416773 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[0\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[0\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416774 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[1\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[1\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416774 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[2\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[2\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416774 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[3\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[3\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416774 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[4\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[4\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416774 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[5\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[5\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416774 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[6\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[6\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416774 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[7\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[7\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416774 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[8\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[8\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416774 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[9\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[9\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416774 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[10\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[10\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416774 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[11\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[11\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416774 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[12\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[12\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416774 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[13\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[13\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416775 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[14\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[14\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416775 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[15\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[15\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416775 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[16\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[16\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416775 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[17\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[17\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416775 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[18\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[18\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416775 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[19\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[19\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416775 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[20\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[20\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416775 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[21\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[21\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416775 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[22\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[22\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416775 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[23\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[23\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416775 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[24\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[24\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416775 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[25\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[25\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416775 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[26\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[26\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416776 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[27\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[27\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416776 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[28\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[28\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416776 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[29\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[29\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416776 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[30\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[30\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416776 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_ALUResult\[31\] MEM_WB.v(38) " "Inferred latch for \"D_ALUResult\[31\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416776 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[0\] MEM_WB.v(38) " "Inferred latch for \"D_addr\[0\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416777 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[1\] MEM_WB.v(38) " "Inferred latch for \"D_addr\[1\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416777 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[2\] MEM_WB.v(38) " "Inferred latch for \"D_addr\[2\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416777 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[3\] MEM_WB.v(38) " "Inferred latch for \"D_addr\[3\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416777 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[4\] MEM_WB.v(38) " "Inferred latch for \"D_addr\[4\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416777 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[0\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[0\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416777 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[1\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[1\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416777 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[2\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[2\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416777 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[3\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[3\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416777 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[4\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[4\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416778 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[5\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[5\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416778 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[6\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[6\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416778 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[7\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[7\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416778 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[8\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[8\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416778 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[9\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[9\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416778 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[10\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[10\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416778 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[11\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[11\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416778 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[12\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[12\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416778 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[13\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[13\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416778 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[14\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[14\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416778 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[15\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[15\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416778 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[16\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[16\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416779 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[17\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[17\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416779 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[18\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[18\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416779 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[19\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[19\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416779 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[20\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[20\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416779 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[21\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[21\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416779 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[22\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[22\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416779 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[23\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[23\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416779 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[24\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[24\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416779 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[25\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[25\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416779 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[26\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[26\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416779 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[27\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[27\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416779 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[28\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[28\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416780 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[29\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[29\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416780 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[30\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[30\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416780 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_Mrdata\[31\] MEM_WB.v(38) " "Inferred latch for \"D_Mrdata\[31\]\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416780 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_MemtoReg MEM_WB.v(38) " "Inferred latch for \"WB_MemtoReg\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416780 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_write MEM_WB.v(38) " "Inferred latch for \"WB_write\" at MEM_WB.v(38)" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652612416780 "|FinalCPU|MEM_WB:u_MEM_WB"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Templates1/Templates/Part_3/output_files/333.map.smsg " "Generated suppressed messages file F:/Templates1/Templates/Part_3/output_files/333.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1652612417257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 117 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652612417272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 19:00:17 2022 " "Processing ended: Sun May 15 19:00:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652612417272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652612417272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652612417272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652612417272 ""}
