{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651495192434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651495192434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  2 18:09:52 2022 " "Processing started: Mon May  2 18:09:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651495192434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651495192434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651495192434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651495192809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651495192809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven learning/practicals/router_project/top_module/rtl/router_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven learning/practicals/router_project/top_module/rtl/router_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_top " "Found entity 1: router_top" {  } { { "../rtl/router_top.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651495199951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651495199951 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "router_sync.v(70) " "Verilog HDL information at router_sync.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/router_sync.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_sync.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651495199955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven learning/practicals/router_project/top_module/rtl/router_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven learning/practicals/router_project/top_module/rtl/router_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_sync " "Found entity 1: router_sync" {  } { { "../rtl/router_sync.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651495199955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651495199955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven learning/practicals/router_project/top_module/rtl/router_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven learning/practicals/router_project/top_module/rtl/router_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_reg " "Found entity 1: router_reg" {  } { { "../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651495199961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651495199961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven learning/practicals/router_project/top_module/rtl/router_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven learning/practicals/router_project/top_module/rtl/router_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fsm " "Found entity 1: router_fsm" {  } { { "../rtl/router_fsm.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651495199968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651495199968 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router_fifo.v(43) " "Verilog HDL warning at router_fifo.v(43): extended using \"x\" or \"z\"" {  } { { "../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fifo.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651495199973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven learning/practicals/router_project/top_module/rtl/router_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven learning/practicals/router_project/top_module/rtl/router_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fifo " "Found entity 1: router_fifo" {  } { { "../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651495199973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651495199973 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pointer_equal router_fifo.v(35) " "Verilog HDL Implicit Net warning at router_fifo.v(35): created implicit net for \"pointer_equal\"" {  } { { "../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fifo.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651495199974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "router_top " "Elaborating entity \"router_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651495200005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_fsm router_fsm:FSM " "Elaborating entity \"router_fsm\" for hierarchy \"router_fsm:FSM\"" {  } { { "../rtl/router_top.v" "FSM" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651495200016 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset router_fsm.v(39) " "Verilog HDL or VHDL warning at router_fsm.v(39): object \"reset\" assigned a value but never read" {  } { { "../rtl/router_fsm.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fsm.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651495200028 "|router_top|router_fsm:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_reg router_reg:REGISTER " "Elaborating entity \"router_reg\" for hierarchy \"router_reg:REGISTER\"" {  } { { "../rtl/router_top.v" "REGISTER" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651495200028 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packet_parity_byte router_reg.v(27) " "Verilog HDL or VHDL warning at router_reg.v(27): object \"packet_parity_byte\" assigned a value but never read" {  } { { "../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651495200040 "|router_top|router_reg:REGISTER"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packet_parity_loaded router_reg.v(28) " "Verilog HDL or VHDL warning at router_reg.v(28): object \"packet_parity_loaded\" assigned a value but never read" {  } { { "../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651495200040 "|router_top|router_reg:REGISTER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout router_reg.v(127) " "Verilog HDL Always Construct warning at router_reg.v(127): inferring latch(es) for variable \"dout\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651495200040 "|router_top|router_reg:REGISTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] router_reg.v(127) " "Inferred latch for \"dout\[0\]\" at router_reg.v(127)" {  } { { "../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651495200040 "|router_top|router_reg:REGISTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] router_reg.v(127) " "Inferred latch for \"dout\[1\]\" at router_reg.v(127)" {  } { { "../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651495200040 "|router_top|router_reg:REGISTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] router_reg.v(127) " "Inferred latch for \"dout\[2\]\" at router_reg.v(127)" {  } { { "../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651495200040 "|router_top|router_reg:REGISTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] router_reg.v(127) " "Inferred latch for \"dout\[3\]\" at router_reg.v(127)" {  } { { "../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651495200040 "|router_top|router_reg:REGISTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] router_reg.v(127) " "Inferred latch for \"dout\[4\]\" at router_reg.v(127)" {  } { { "../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651495200040 "|router_top|router_reg:REGISTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] router_reg.v(127) " "Inferred latch for \"dout\[5\]\" at router_reg.v(127)" {  } { { "../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651495200040 "|router_top|router_reg:REGISTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] router_reg.v(127) " "Inferred latch for \"dout\[6\]\" at router_reg.v(127)" {  } { { "../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651495200040 "|router_top|router_reg:REGISTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] router_reg.v(127) " "Inferred latch for \"dout\[7\]\" at router_reg.v(127)" {  } { { "../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651495200040 "|router_top|router_reg:REGISTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_fifo router_fifo:FIFO_0 " "Elaborating entity \"router_fifo\" for hierarchy \"router_fifo:FIFO_0\"" {  } { { "../rtl/router_top.v" "FIFO_0" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651495200041 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "occupied router_fifo.v(46) " "Verilog HDL or VHDL warning at router_fifo.v(46): object \"occupied\" assigned a value but never read" {  } { { "../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fifo.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651495200050 "|router_top|router_fifo:FIFO_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 router_fifo.v(43) " "Verilog HDL assignment warning at router_fifo.v(43): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fifo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651495200050 "|router_top|router_fifo:FIFO_0"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "router_fifo.v(49) " "Verilog HDL warning at router_fifo.v(49): ignoring unsupported system task" {  } { { "../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fifo.v" 49 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1651495200050 "|router_top|router_fifo:FIFO_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_fifo.v(54) " "Verilog HDL assignment warning at router_fifo.v(54): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fifo.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651495200050 "|router_top|router_fifo:FIFO_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_fifo.v(62) " "Verilog HDL assignment warning at router_fifo.v(62): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fifo.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651495200050 "|router_top|router_fifo:FIFO_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 router_fifo.v(71) " "Verilog HDL assignment warning at router_fifo.v(71): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fifo.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651495200050 "|router_top|router_fifo:FIFO_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_fifo.v(74) " "Verilog HDL assignment warning at router_fifo.v(74): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fifo.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651495200050 "|router_top|router_fifo:FIFO_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sync router_sync:SYNCHRONIZER " "Elaborating entity \"router_sync\" for hierarchy \"router_sync:SYNCHRONIZER\"" {  } { { "../rtl/router_top.v" "SYNCHRONIZER" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_top.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651495200052 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_sync.v(85) " "Verilog HDL assignment warning at router_sync.v(85): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/router_sync.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_sync.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651495200060 "|router_top|router_sync:SYNCHRONIZER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_sync.v(92) " "Verilog HDL assignment warning at router_sync.v(92): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/router_sync.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_sync.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651495200060 "|router_top|router_sync:SYNCHRONIZER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_sync.v(99) " "Verilog HDL assignment warning at router_sync.v(99): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/router_sync.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_sync.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651495200060 "|router_top|router_sync:SYNCHRONIZER"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_reg:REGISTER\|dout\[0\] " "Latch router_reg:REGISTER\|dout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_fsm:FSM\|lfd_state " "Ports D and ENA on the latch are fed by the same signal router_fsm:FSM\|lfd_state" {  } { { "../rtl/router_fsm.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fsm.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651495200580 ""}  } { { "../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651495200580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_reg:REGISTER\|dout\[3\] " "Latch router_reg:REGISTER\|dout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_fsm:FSM\|lfd_state " "Ports D and ENA on the latch are fed by the same signal router_fsm:FSM\|lfd_state" {  } { { "../rtl/router_fsm.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fsm.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651495200581 ""}  } { { "../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651495200581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_reg:REGISTER\|dout\[2\] " "Latch router_reg:REGISTER\|dout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_fsm:FSM\|lfd_state " "Ports D and ENA on the latch are fed by the same signal router_fsm:FSM\|lfd_state" {  } { { "../rtl/router_fsm.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fsm.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651495200581 ""}  } { { "../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651495200581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_reg:REGISTER\|dout\[4\] " "Latch router_reg:REGISTER\|dout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_fsm:FSM\|lfd_state " "Ports D and ENA on the latch are fed by the same signal router_fsm:FSM\|lfd_state" {  } { { "../rtl/router_fsm.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fsm.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651495200581 ""}  } { { "../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651495200581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_reg:REGISTER\|dout\[5\] " "Latch router_reg:REGISTER\|dout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_fsm:FSM\|lfd_state " "Ports D and ENA on the latch are fed by the same signal router_fsm:FSM\|lfd_state" {  } { { "../rtl/router_fsm.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fsm.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651495200581 ""}  } { { "../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651495200581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_reg:REGISTER\|dout\[6\] " "Latch router_reg:REGISTER\|dout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_fsm:FSM\|lfd_state " "Ports D and ENA on the latch are fed by the same signal router_fsm:FSM\|lfd_state" {  } { { "../rtl/router_fsm.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fsm.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651495200581 ""}  } { { "../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651495200581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_reg:REGISTER\|dout\[7\] " "Latch router_reg:REGISTER\|dout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_fsm:FSM\|lfd_state " "Ports D and ENA on the latch are fed by the same signal router_fsm:FSM\|lfd_state" {  } { { "../rtl/router_fsm.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fsm.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651495200581 ""}  } { { "../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651495200581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "router_reg:REGISTER\|dout\[1\] " "Latch router_reg:REGISTER\|dout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA router_fsm:FSM\|lfd_state " "Ports D and ENA on the latch are fed by the same signal router_fsm:FSM\|lfd_state" {  } { { "../rtl/router_fsm.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_fsm.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651495200581 ""}  } { { "../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651495200581 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651495200844 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/quartus/output_files/router_top.map.smsg " "Generated suppressed messages file D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/quartus/output_files/router_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651495201228 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651495201317 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651495201317 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "936 " "Implemented 936 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651495201380 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651495201380 ""} { "Info" "ICUT_CUT_TM_LCELLS" "893 " "Implemented 893 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651495201380 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651495201380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651495201390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  2 18:10:01 2022 " "Processing ended: Mon May  2 18:10:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651495201390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651495201390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651495201390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651495201390 ""}
