<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Soundlie: Hardware Descriptive Code: grethpkg Package  Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Soundlie: Hardware Descriptive Code
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">Sound Effects for the Street Musician</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="../../classes.html"><span>Design&#160;Units</span></a></li>
      <li><a href="../../inherits.html"><span>Design&#160;Unit&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Design&#160;Unit&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use Clauses">Use Clauses</a> &#124;
<a href="#Types">Types</a> &#124;
<a href="#Constants">Constants</a> &#124;
<a href="#Components">Components</a> &#124;
<a href="#Functions">Functions</a>  </div>
  <div class="headertitle">
<div class="title">grethpkg Package Reference</div>  </div>
</div><!--header-->
<div class="contents">
<b>Package Body &gt;&gt; </b><a class="el" href="../../df/df2/class__grethpkg.html">grethpkg</a><br/>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Functions"></a>
Functions</h2></td></tr>
 <tr class="memitem:a199917707665823d07bda00ca68f9726"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a199917707665823d07bda00ca68f9726"></a>
<b><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../d8/da5/classgrethpkg.html#a199917707665823d07bda00ca68f9726">mirror</a><b> ( </b><b><span class="vhdlchar">din: </span><span class="stringliteral">in </span><span class="vhdlchar">in std_logic_vector</span></b><b> )</b></td></tr>
<tr class="memitem:a5304525cba82a7a4bd723fb77c9bfef1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5304525cba82a7a4bd723fb77c9bfef1"></a>
<b><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../d8/da5/classgrethpkg.html#a5304525cba82a7a4bd723fb77c9bfef1">crc32_4</a><b> ( </b><b><span class="vhdlchar">d: </span><span class="stringliteral">in </span><span class="vhdlchar">in std_logic_vector (3   downto   0)</span></b><b> , <span class="vhdlchar">crc: </span><span class="stringliteral">in </span><span class="vhdlchar">in std_logic_vector (31   downto   0)</span></b><b> )</b></td></tr>
<tr class="memitem:a26ed50fd35511fa02930f2bd5318d1df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a26ed50fd35511fa02930f2bd5318d1df"></a>
<b><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../d8/da5/classgrethpkg.html#a26ed50fd35511fa02930f2bd5318d1df">crc16_2</a><b> ( </b><b><span class="vhdlchar">d1: </span><span class="stringliteral">in </span><span class="vhdlchar">in std_logic_vector (15   downto   0)</span></b><b> , <span class="vhdlchar">d2: </span><span class="stringliteral">in </span><span class="vhdlchar">in std_logic_vector (25   downto   0)</span></b><b> )</b></td></tr>
<tr class="memitem:a1a38885961351aac57964f19e74f6fde"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a38885961351aac57964f19e74f6fde"></a>
<b><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../d8/da5/classgrethpkg.html#a1a38885961351aac57964f19e74f6fde">crc16</a><b> ( </b><b><span class="vhdlchar">d1: </span><span class="stringliteral">in </span><span class="vhdlchar">in std_logic_vector (15   downto   0)</span></b><b> , <span class="vhdlchar">d2: </span><span class="stringliteral">in </span><span class="vhdlchar">in std_logic_vector (15   downto   0)</span></b><b> )</b></td></tr>
<tr class="memitem:a79d7a7ddb5c7cf9ab91bb4b8ff667e8d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79d7a7ddb5c7cf9ab91bb4b8ff667e8d"></a>
<b><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../d8/da5/classgrethpkg.html#a79d7a7ddb5c7cf9ab91bb4b8ff667e8d">validlen</a><b> ( </b><br/>
<b><span class="vhdlchar">len: </span><span class="stringliteral">in </span><span class="vhdlchar">in std_logic_vector (10   downto   0)</span></b><br/>
<b><span class="vhdlchar">bcnt: </span><span class="stringliteral">in </span><span class="vhdlchar">in std_logic_vector (10   downto   0)</span></b><br/>
<b><span class="vhdlchar">usesz: </span><span class="stringliteral">in </span><span class="vhdlchar">in std_ulogic</span></b><br/>
<b> )</b></td></tr>
<tr class="memitem:aa6165f27d7f46d4e9a3c1058e6b61233"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa6165f27d7f46d4e9a3c1058e6b61233"></a>
<b><b><span class="comment">integer</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../d8/da5/classgrethpkg.html#aa6165f27d7f46d4e9a3c1058e6b61233">getfifosize</a><b> ( </b><br/>
<b><span class="vhdlchar">edcl: </span><span class="stringliteral">in </span><span class="vhdlchar">in integer</span></b><br/>
<b><span class="vhdlchar">fifosize: </span><span class="stringliteral">in </span><span class="vhdlchar">in integer</span></b><br/>
<b><span class="vhdlchar">ebufsize: </span><span class="stringliteral">in </span><span class="vhdlchar">in integer</span></b><br/>
<b> )</b></td></tr>
<tr class="memitem:ac48e6498a51052b85c3acd675772df24"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac48e6498a51052b85c3acd675772df24"></a>
<b><b><span class="comment">integer</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../d8/da5/classgrethpkg.html#ac48e6498a51052b85c3acd675772df24">setburstlength</a><b> ( </b><b><span class="vhdlchar">fifosize: </span><span class="stringliteral">in </span><span class="vhdlchar">in integer</span></b><b> )</b></td></tr>
<tr class="memitem:a5b2348ea9be6df9af342ce1bfa404685"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b2348ea9be6df9af342ce1bfa404685"></a>
<b><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../d8/da5/classgrethpkg.html#a5b2348ea9be6df9af342ce1bfa404685">calccrc</a><b> ( </b><b><span class="vhdlchar">d: </span><span class="stringliteral">in </span><span class="vhdlchar">in std_logic_vector (3   downto   0)</span></b><b> , <span class="vhdlchar">crc: </span><span class="stringliteral">in </span><span class="vhdlchar">in std_logic_vector (31   downto   0)</span></b><b> )</b></td></tr>
<tr class="memitem:a549637c3c156a1a4382e5a473c249cb2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a549637c3c156a1a4382e5a473c249cb2"></a>
<b><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../d8/da5/classgrethpkg.html#a549637c3c156a1a4382e5a473c249cb2">crcadder</a><b> ( </b><b><span class="vhdlchar">d1: </span><span class="stringliteral">in </span><span class="vhdlchar">in std_logic_vector (15   downto   0)</span></b><b> , <span class="vhdlchar">d2: </span><span class="stringliteral">in </span><span class="vhdlchar">in std_logic_vector (17   downto   0)</span></b><b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a6af6eef40212dbaf130d57ce711256"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memitem:a2306e6b22fb33ca087d2f1b289b10e28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2306e6b22fb33ca087d2f1b289b10e28"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#a2306e6b22fb33ca087d2f1b289b10e28">grlib</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:a43ecb358105806229eb7a3074fc4d577"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43ecb358105806229eb7a3074fc4d577"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#a43ecb358105806229eb7a3074fc4d577">ieee.std_logic_1164.all</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a8290b68c465332cd784781f7230e772d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8290b68c465332cd784781f7230e772d"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#a8290b68c465332cd784781f7230e772d">grlib.stdlib.all</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:a137680147d54d7194014807e2b1e896a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a137680147d54d7194014807e2b1e896a"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#a137680147d54d7194014807e2b1e896a">greth_rx</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../d9/d0c/classgreth__rx.html">&lt;Entity greth_rx&gt; </a></em></td></tr>
<tr class="memitem:a013d088740d331e04d26bd57fcb152cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a013d088740d331e04d26bd57fcb152cb"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#a013d088740d331e04d26bd57fcb152cb">greth_tx</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../dd/d5e/classgreth__tx.html">&lt;Entity greth_tx&gt; </a></em></td></tr>
<tr class="memitem:a7d064c332873569432d12cec88c2de4a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d064c332873569432d12cec88c2de4a"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#a7d064c332873569432d12cec88c2de4a">eth_rstgen</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../d9/df3/classeth__rstgen.html">&lt;Entity eth_rstgen&gt; </a></em></td></tr>
<tr class="memitem:ab6db2e3007a83996851ad49d3526b8ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6db2e3007a83996851ad49d3526b8ea"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#ab6db2e3007a83996851ad49d3526b8ea">greth_gbit_tx</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memitem:af9c59c0c1f2d4cd9413b1152fa49c5af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9c59c0c1f2d4cd9413b1152fa49c5af"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#af9c59c0c1f2d4cd9413b1152fa49c5af">greth_gbit_gtx</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memitem:aa9a37f3aa6ac3530794f41ddfb1e2c99"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9a37f3aa6ac3530794f41ddfb1e2c99"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#aa9a37f3aa6ac3530794f41ddfb1e2c99">greth_gbit_rx</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memitem:aa5093b4441adef529a4ef5ae2c2ac0b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5093b4441adef529a4ef5ae2c2ac0b0"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#aa5093b4441adef529a4ef5ae2c2ac0b0">eth_ahb_mst</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../dc/d91/classeth__ahb__mst.html">&lt;Entity eth_ahb_mst&gt; </a></em></td></tr>
<tr class="memitem:ade5909ab5a09a04229edf8f356a71d9f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade5909ab5a09a04229edf8f356a71d9f"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#ade5909ab5a09a04229edf8f356a71d9f">eth_ahb_mst_gbit</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memitem:a966b3181a1dba3ac40ea3ef8559abc3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a966b3181a1dba3ac40ea3ef8559abc3d"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#a966b3181a1dba3ac40ea3ef8559abc3d">eth_edcl_ahb_mst</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../d8/d03/classeth__edcl__ahb__mst.html">&lt;Entity eth_edcl_ahb_mst&gt; </a></em></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a799ed0a55358e62832daaee4405841c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a799ed0a55358e62832daaee4405841c6"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#a799ed0a55358e62832daaee4405841c6">HTRANS_IDLE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 00 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8339ed85431f3071febbf3d0ee65c01a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8339ed85431f3071febbf3d0ee65c01a"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#a8339ed85431f3071febbf3d0ee65c01a">HTRANS_NONSEQ</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 10 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae505806eae06bd76f5a4bc2224e04274"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae505806eae06bd76f5a4bc2224e04274"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#ae505806eae06bd76f5a4bc2224e04274">HTRANS_SEQ</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 11 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0013dd9095183bf824726090b62cb2c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0013dd9095183bf824726090b62cb2c1"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#a0013dd9095183bf824726090b62cb2c1">HBURST_INCR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 001 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0a1c1fe98183801a32755c002b84f1ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a1c1fe98183801a32755c002b84f1ce"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#a0a1c1fe98183801a32755c002b84f1ce">HSIZE_WORD</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 010 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acf8d204ecd931c9dc4145942caf1e1cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf8d204ecd931c9dc4145942caf1e1cc"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#acf8d204ecd931c9dc4145942caf1e1cc">HRESP_OKAY</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 00 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a41acf3b299771e77c4903d2ff0b6004d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41acf3b299771e77c4903d2ff0b6004d"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#a41acf3b299771e77c4903d2ff0b6004d">HRESP_ERROR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 01 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7bd60584a431b1f83135065a141b0fa8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7bd60584a431b1f83135065a141b0fa8"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#a7bd60584a431b1f83135065a141b0fa8">HRESP_RETRY</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 10 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aee7ede99724f1a54177711eef246974b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee7ede99724f1a54177711eef246974b"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#aee7ede99724f1a54177711eef246974b">HRESP_SPLIT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 11 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a26880a62287b559e0d7d6614aa4ee332"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a26880a62287b559e0d7d6614aa4ee332"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#a26880a62287b559e0d7d6614aa4ee332">maxsizerx</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">conv_std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1500</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a21d8d103022ba6452dacb1cb4d3342e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a21d8d103022ba6452dacb1cb4d3342e5"></a>
<a class="el" href="../../d8/da5/classgrethpkg.html#a21d8d103022ba6452dacb1cb4d3342e5">minpload</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">conv_std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">60</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:a5bebe6030568566bce21f76d6f93e55b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5bebe6030568566bce21f76d6f93e55b"></a>
<b><a class="el" href="../../d8/da5/classgrethpkg.html#a5bebe6030568566bce21f76d6f93e55b">data_sync_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">of</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a1af97d7fdf5e6826cfed5bf36a31fac3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1af97d7fdf5e6826cfed5bf36a31fac3"></a>
<b><a class="el" href="../../d8/da5/classgrethpkg.html#a1af97d7fdf5e6826cfed5bf36a31fac3">ctrl_sync_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">of</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:abc560102b8c60943a39850f661b4b388"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc560102b8c60943a39850f661b4b388"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#abc560102b8c60943a39850f661b4b388">ahb_fifo_in_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">renable</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%raddress</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">4%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%write</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%data</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%waddress</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">4%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:af8b5c6c2abb39601e76947457f11c0a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8b5c6c2abb39601e76947457f11c0a0"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#af8b5c6c2abb39601e76947457f11c0a0">ahb_fifo_out_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">data</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ab621ec79e83790304dbbb0494bd7e0c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab621ec79e83790304dbbb0494bd7e0c6"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#ab621ec79e83790304dbbb0494bd7e0c6">nchar_fifo_in_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">renable</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%raddress</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">5%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%write</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%data</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">8%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%waddress</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">5%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a7a6ad723906ffc5764a5a7be0d360368"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a6ad723906ffc5764a5a7be0d360368"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#a7a6ad723906ffc5764a5a7be0d360368">nchar_fifo_out_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">data</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">8%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a6e1977085ef1e60cb774e6dbb074b50e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e1977085ef1e60cb774e6dbb074b50e"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#a6e1977085ef1e60cb774e6dbb074b50e">rmapbuf_in_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">renable</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%raddress</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">7%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%write</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%data</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">7%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%waddress</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">7%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:af46468452bd4200cd12f06e047fda83c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af46468452bd4200cd12f06e047fda83c"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#af46468452bd4200cd12f06e047fda83c">rmapbuf_out_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">data</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">7%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:acbd8173156647eea0138fd7c2050f3c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbd8173156647eea0138fd7c2050f3c2"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#acbd8173156647eea0138fd7c2050f3c2">ahbc_mst_in_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">hgrant</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%hready</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%hresp</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%hrdata</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a3e52c634620c50d2773605eb7aac11b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e52c634620c50d2773605eb7aac11b6"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#a3e52c634620c50d2773605eb7aac11b6">ahbc_mst_out_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">hbusreq</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%hlock</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%htrans</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%haddr</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%hwrite</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%hsize</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">2%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%hburst</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">2%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%hprot</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%hwdata</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a3b123e483658539ddeaf0c795b79eb97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b123e483658539ddeaf0c795b79eb97"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#a3b123e483658539ddeaf0c795b79eb97">apbc_slv_in_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">psel</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%penable</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%paddr</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%pwrite</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%pwdata</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a77bd80bc3f4b2ebee65a7228ed1f5836"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77bd80bc3f4b2ebee65a7228ed1f5836"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#a77bd80bc3f4b2ebee65a7228ed1f5836">apbc_slv_out_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">prdata</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a8783ca618392a22b6531aa61d75d0f42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8783ca618392a22b6531aa61d75d0f42"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#a8783ca618392a22b6531aa61d75d0f42">eth_tx_ahb_in_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">req</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%write</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%addr</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%data</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a8845c239ea6953d6d67d374abbfc8701"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8845c239ea6953d6d67d374abbfc8701"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#a8845c239ea6953d6d67d374abbfc8701">eth_tx_ahb_out_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">grant</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%data</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ready</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%error</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%retry</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a1ce9b6431fad006ea061235b295938a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ce9b6431fad006ea061235b295938a8"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#a1ce9b6431fad006ea061235b295938a8">eth_rx_ahb_in_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">req</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%write</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%addr</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%data</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a53f3fb5cb2a8576c212fb61693d976e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53f3fb5cb2a8576c212fb61693d976e3"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#a53f3fb5cb2a8576c212fb61693d976e3">eth_rx_ahb_out_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">grant</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%ready</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%error</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%retry</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%data</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a23ceb21999bc9e9d9be7dc27f17913ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23ceb21999bc9e9d9be7dc27f17913ac"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#a23ceb21999bc9e9d9be7dc27f17913ac">eth_rx_gbit_ahb_in_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">req</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%write</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%addr</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%data</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%size</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a7f6fae5b51696185eedf031c69640521"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f6fae5b51696185eedf031c69640521"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#a7f6fae5b51696185eedf031c69640521">gbit_host_tx_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">full_duplex</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%start</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%read_ack</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%data</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%valid</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%len</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">10%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rx_col</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rx_crs</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a87aa7e3f672a581a52cbda6681f1e895"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87aa7e3f672a581a52cbda6681f1e895"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#a87aa7e3f672a581a52cbda6681f1e895">gbit_tx_host_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">txd</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%tx_en</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%done</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%read</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%restart</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%status</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:aa268c55ab1182da0dd063643a2047308"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa268c55ab1182da0dd063643a2047308"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#aa268c55ab1182da0dd063643a2047308">gbit_rx_host_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sync_start</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%done</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%write</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%dataout</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">data_sync_type%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%byte_count</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">10%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%status</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%gotframe</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%mcasthash</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">5%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:acaf581d3946710ca2f5541282eb6e5fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acaf581d3946710ca2f5541282eb6e5fe"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#acaf581d3946710ca2f5541282eb6e5fe">gbit_host_rx_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">full_duplex</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%gbit</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%doneack</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%writeack</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%speed</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%writeok</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rxenable</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rxd</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">7%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rx_dv</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rx_er</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rx_col</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rx_crs</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:af578e03521f109b8171f6b15246c1c04"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af578e03521f109b8171f6b15246c1c04"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#af578e03521f109b8171f6b15246c1c04">gbit_gtx_host_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">txd</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">7%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%tx_en</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%tx_er</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%done</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%restart</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%read</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%status</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">2%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a2bd9ac016e09891dbe08830713a40b07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2bd9ac016e09891dbe08830713a40b07"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#a2bd9ac016e09891dbe08830713a40b07">gbit_host_gtx_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">rx_col</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%rx_crs</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%full_duplex</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%burstmode</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%txen</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%start_sync</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%readack</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%valid</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%data</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">data_sync_type%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%len</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">10%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a3329bb87c28b6651d9b36ceaca5c013d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3329bb87c28b6651d9b36ceaca5c013d"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#a3329bb87c28b6651d9b36ceaca5c013d">host_tx_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">rx_col</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%rx_crs</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%full_duplex</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%start</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%readack</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%speed</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%data</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%valid</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%len</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">10%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ac475bdd6fe6bafc7f9307038dcb635c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac475bdd6fe6bafc7f9307038dcb635c5"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#ac475bdd6fe6bafc7f9307038dcb635c5">tx_host_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">txd</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%tx_en</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%tx_er</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%done</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%read</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%restart</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%status</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a37a1a48b2800c443accf1b8a07119abe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37a1a48b2800c443accf1b8a07119abe"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#a37a1a48b2800c443accf1b8a07119abe">rx_host_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">dataout</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%start</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%done</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%write</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%status</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%gotframe</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%byte_count</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">10%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%lentype</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">15%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%mcasthash</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">5%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a56d815bfb9b44ab7ffb813cb1de75b29"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56d815bfb9b44ab7ffb813cb1de75b29"></a>
<b>record: <a class="el" href="../../d8/da5/classgrethpkg.html#a56d815bfb9b44ab7ffb813cb1de75b29">host_rx_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">writeack</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%doneack</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%speed</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%writeok</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rxd</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rx_dv</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rx_crs</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rx_er</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%enable</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b></b></td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>greth_pkg.vhd</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 22 2014 20:06:18 for Soundlie: Hardware Descriptive Code by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
