Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Oct 28 18:00:49 2025
| Host         : design-lab running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
| Design       : fpga
| Device       : xc7vx690tffg1761-3
| Speed File   : -3
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 435
+-----------+------------------+-----------------------------------------------------------+--------+
| Rule      | Severity         | Description                                               | Checks |
+-----------+------------------+-----------------------------------------------------------+--------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks            | 1      |
| TIMING-7  | Critical Warning | No common node between related clocks                     | 1      |
| LUTAR-1   | Warning          | LUT drives async reset alert                              | 9      |
| SYNTH-5   | Warning          | Mapped onto distributed RAM because of timing constraints | 4      |
| SYNTH-6   | Warning          | Timing of a RAM block might be sub-optimal                | 2      |
| SYNTH-16  | Warning          | Address collision                                         | 1      |
| TIMING-16 | Warning          | Large setup violation                                     | 367    |
| TIMING-18 | Warning          | Missing input or output delay                             | 8      |
| XDCH-2    | Warning          | Same min and max delay values on IO port                  | 42     |
+-----------+------------------+-----------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks sfp_mgt_refclk_p and clk_125mhz_mmcm_out are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sfp_mgt_refclk_p] -to [get_clocks clk_125mhz_mmcm_out]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks sfp_mgt_refclk_p and clk_125mhz_mmcm_out are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sfp_mgt_refclk_p] -to [get_clocks clk_125mhz_mmcm_out]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[0]/PRE,
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[1]/PRE,
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[2]/PRE,
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[3]/PRE
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[0]/PRE,
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[1]/PRE,
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[2]/PRE,
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[3]/PRE
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[0]/PRE,
sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[1]/PRE,
sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[2]/PRE,
sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[3]/PRE
sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[0]/PRE,
sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[1]/PRE,
sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[2]/PRE,
sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[3]/PRE
sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[0]/PRE,
sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[1]/PRE,
sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[2]/PRE,
sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[3]/PRE
sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[0]/PRE,
sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[1]/PRE,
sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[2]/PRE,
sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[3]/PRE
sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[0]/PRE,
sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[1]/PRE,
sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[2]/PRE,
sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[3]/PRE
sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[0]/PRE,
sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[1]/PRE,
sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[2]/PRE,
sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[3]/PRE
sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell si5324_i2c_init_inst/sync_reg[3]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sync_reset_sfp_inst/sync_reg_reg[0]/PRE,
sync_reset_sfp_inst/sync_reg_reg[1]/PRE,
sync_reset_sfp_inst/sync_reg_reg[2]/PRE
sync_reset_sfp_inst/sync_reg_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-5#1 Warning
Mapped onto distributed RAM because of timing constraints  
The instance core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#2 Warning
Mapped onto distributed RAM because of timing constraints  
The instance core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#3 Warning
Mapped onto distributed RAM because of timing constraints  
The instance core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_256_383_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#4 Warning
Mapped onto distributed RAM because of timing constraints  
The instance core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_384_511_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#2 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[10]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[11]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[12]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[9]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[13]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_reg_reg[56]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_reg_reg[57]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_reg_reg[58]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_reg_reg[59]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_reg_reg[60]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_reg_reg[61]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_reg_reg[62]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_reg_reg[63]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[0]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/wr_ptr_commit_reg_reg[5]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/wr_ptr_commit_reg_reg[6]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/wr_ptr_commit_reg_reg[7]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/wr_ptr_commit_reg_reg[8]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.028 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg[12]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.028 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg[13]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_reg_reg[12]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_reg_reg[10]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_reg_reg[11]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_reg_reg[13]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.095 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/debug_signals_reg[11]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.095 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/debug_signals_reg[8]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/wr_ptr_commit_reg_reg[1]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/wr_ptr_commit_reg_reg[2]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/wr_ptr_commit_reg_reg[3]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/wr_ptr_commit_reg_reg[4]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.102 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/m_axis_tvalid_pipe_reg_reg[1]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.102 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/m_axis_tvalid_pipe_reg_reg[2]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg[10]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg[11]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg[8]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg[9]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.124 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/debug_signals_reg[10]/S (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.124 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/debug_signals_reg[9]/S (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_reg_reg[32]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_reg_reg[33]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_reg_reg[46]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_reg_reg[47]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_reg_reg[50]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_reg_reg[51]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_reg_reg[52]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_reg_reg[53]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/debug_signals_reg[0]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/debug_signals_reg[1]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/debug_signals_reg[2]/S (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/debug_signals_reg[3]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[13]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.193 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_reg_reg[10]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.193 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_reg_reg[11]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.193 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_reg_reg[12]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.193 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_reg_reg[13]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/debug_signals_reg[12]/S (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/debug_signals_reg[13]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/debug_signals_reg[14]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.251 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/cont_reg_reg[2]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.251 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/cont_reg_reg[3]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.273 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/debug_signals_reg[15]/S (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.282 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg[4]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.282 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg[5]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.282 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg[6]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.282 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg[7]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.297 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg[0]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.297 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg[1]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.297 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg[2]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.297 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg[3]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.355 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg_rep[0]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.379 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg_rep[1]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.379 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg_rep[2]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.379 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg_rep[3]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.379 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg_rep[4]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.425 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[16]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.425 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[17]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.425 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[18]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.425 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[19]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.461 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg_rep[5]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.461 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg_rep[6]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.461 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg_rep[7]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.461 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg_rep[8]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.474 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[24]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.474 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[25]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.474 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[26]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.474 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[27]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.508 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[20]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.508 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[21]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.508 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[22]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.508 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[23]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.516 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[6]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.523 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[28]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.523 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[29]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.523 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[30]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.523 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[31]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.543 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg_rep[10]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.543 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg_rep[11]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.543 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg_rep[12]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.543 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/rx_udp_payload_fifo/rd_ptr_reg_reg_rep[9]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.572 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[0]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.572 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[1]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.572 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[2]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.572 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[4]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.572 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[7]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.578 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[15]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.583 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[12]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.583 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[14]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.583 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[9]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.602 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[10]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.602 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[13]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.616 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[3]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.628 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[0]_replica/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.628 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[11]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.628 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[5]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.628 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg_reg[8]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.789 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[20]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.789 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[21]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.789 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[22]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -1.789 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[23]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -2.228 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[30]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -2.228 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[31]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -2.228 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[5]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -2.228 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[6]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -2.230 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[28]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -2.230 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[29]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -2.230 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[30]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -2.230 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[31]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -2.252 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[0]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -2.252 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[1]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -2.252 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[2]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -2.252 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[3]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -2.263 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[16]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -2.263 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[17]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -2.263 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[18]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -2.263 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[19]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -2.263 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[11]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -2.263 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[14]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -2.263 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[16]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -2.263 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[24]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -2.337 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[13]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -2.337 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[15]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -2.341 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[23]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -2.351 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[24]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -2.351 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[25]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -2.351 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[26]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -2.351 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[27]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -2.361 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[17]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -2.361 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[19]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -2.361 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[1]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -2.361 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[3]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -2.365 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[4]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -2.365 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[5]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -2.365 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[6]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -2.389 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[12]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -2.389 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[18]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -2.389 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[22]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -2.389 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[28]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -2.405 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[4]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -2.429 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[0]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -2.486 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[2]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -2.486 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[7]/S (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -2.486 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[8]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -2.486 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[9]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -2.575 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[7]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -2.599 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[10]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -2.599 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[20]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -2.599 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[21]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -2.744 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[25]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -2.744 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[26]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -2.744 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[27]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -2.744 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_n_reg[29]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[10]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[11]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[8]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[9]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -2.832 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[12]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -2.832 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[13]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -2.832 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[14]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -2.832 ns between sync_reset_156mhz_inst/sync_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and core_inst/pkt_e_reg[15]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -38.428 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[32]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -38.434 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[13]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -38.434 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[20]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -38.465 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[9]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -38.466 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[49]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -38.475 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[1]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -38.476 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[33]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -38.483 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[36]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -38.488 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[10]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -38.508 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[24]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -38.508 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[50]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -38.521 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[42]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -38.522 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[26]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -38.536 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[53]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -38.543 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[57]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -38.553 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[18]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -38.558 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[22]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -38.565 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[11]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -38.569 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[3]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -38.569 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[46]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -38.572 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[59]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -38.573 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[44]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -38.592 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[30]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -38.593 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[38]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -38.653 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[51]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -38.655 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[0]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -38.655 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[17]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -38.655 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[27]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -38.655 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[41]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -38.655 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[43]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -38.655 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[48]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -38.655 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[7]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -38.655 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[8]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -38.657 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[12]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -38.657 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[14]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -38.657 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[23]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -38.657 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[37]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -38.657 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[39]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -38.657 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[40]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -38.657 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[45]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -38.657 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[47]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -38.679 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[54]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -38.679 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[55]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -38.679 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[56]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -38.679 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[58]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -38.679 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[5]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -38.679 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[60]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -38.679 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[61]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -38.745 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[15]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -38.745 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[16]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -38.745 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[19]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -38.745 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[21]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -38.745 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[2]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -38.745 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[31]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -38.745 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[35]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -38.745 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[63]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -38.769 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[25]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -38.769 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[28]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -38.769 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[29]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -38.769 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[34]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -38.769 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[4]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -38.769 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[52]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -38.769 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[62]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -38.769 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[6]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -5.076 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_active_prev_reg/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -5.115 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[0]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -5.149 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_blink_enable_reg/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -5.208 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[1]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -5.276 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_active_prev_reg/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -5.303 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[0]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -5.333 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[16]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -5.333 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[17]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -5.333 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[18]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -5.333 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[19]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -5.375 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[6]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -5.375 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[7]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -5.404 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[12]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -5.404 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[15]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -5.404 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[21]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -5.404 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[23]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -5.404 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[4]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -5.417 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[20]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -5.417 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[24]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -5.417 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[25]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -5.417 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[26]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -5.420 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[13]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -5.420 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[14]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -5.420 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[22]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -5.420 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[5]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -5.430 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[2]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -5.470 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_blink_enable_reg/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -5.479 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[10]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -5.479 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[11]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -5.479 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[9]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -5.487 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[3]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -5.496 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[8]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -5.517 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[0]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -5.517 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[1]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -5.517 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[2]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -5.517 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[3]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -5.568 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[8]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -5.599 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[4]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -5.601 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[10]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -5.605 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[6]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -5.625 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[1]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -5.628 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[11]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -5.629 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[2]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -5.630 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[9]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -5.644 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[7]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -5.649 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[5]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -5.665 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[3]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -5.665 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[7]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -5.686 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[8]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -5.687 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[16]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -5.692 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[10]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -5.704 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[19]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -5.711 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[6]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -5.723 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[4]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -5.729 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[12]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -5.731 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[11]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -5.734 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[14]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -5.735 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[12]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -5.736 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[9]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -5.741 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[14]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -5.745 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[13]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -5.763 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[5]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -5.767 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[18]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -5.773 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[17]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -5.780 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[15]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -5.782 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[15]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -5.784 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[16]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -5.785 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[13]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -5.790 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[18]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -5.829 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[19]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -5.833 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[20]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -5.834 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[17]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -5.839 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[22]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -5.878 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[23]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -5.883 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[21]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -5.888 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[4]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -5.888 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[5]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -5.888 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[6]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -5.888 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[7]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -5.890 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[12]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -5.890 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[13]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -5.890 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[14]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -5.890 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[15]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -5.904 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[16]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -5.904 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[17]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -5.904 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[18]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -5.904 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[19]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -5.906 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[10]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -5.906 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[11]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -5.906 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[8]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -5.906 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[9]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -5.957 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[24]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -5.963 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[22]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -5.966 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[0]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -5.966 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[1]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -5.966 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[2]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -5.966 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[3]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -5.981 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[20]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -5.981 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[21]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -5.981 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[22]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -5.981 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[23]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -6.072 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[26]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -6.087 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[20]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -6.127 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[21]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -6.154 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[23]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -6.167 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[25]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -6.716 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[24]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -6.716 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[26]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -7.329 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[25]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -8.627 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[26]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -8.766 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[24]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -8.936 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[6]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[25]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on JA_FPGA[0] relative to the rising and/or falling clock edge(s) of sfp_mgt_refclk_p.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on JA_FPGA[1] relative to the rising and/or falling clock edge(s) of sfp_mgt_refclk_p.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on JA_FPGA[2] relative to the rising and/or falling clock edge(s) of sfp_mgt_refclk_p.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on JA_FPGA[3] relative to the rising and/or falling clock edge(s) of sfp_mgt_refclk_p.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on JA_FPGA[4] relative to the rising and/or falling clock edge(s) of sfp_mgt_refclk_p.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on JA_FPGA[5] relative to the rising and/or falling clock edge(s) of sfp_mgt_refclk_p.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on JA_FPGA[6] relative to the rising and/or falling clock edge(s) of sfp_mgt_refclk_p.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on JA_FPGA[7] relative to the rising and/or falling clock edge(s) of sfp_mgt_refclk_p.
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'btn[0]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {btn[*]}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 51)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'btn[1]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {btn[*]}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 51)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'i2c_scl' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {i2c_sda i2c_scl}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 127)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'i2c_sda' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {i2c_sda i2c_scl}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 127)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_1_los' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_los sfp_2_los sfp_3_los sfp_4_los}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 113)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_1_mod_detect' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sfp_1_mod_detect sfp_2_mod_detect sfp_3_mod_detect sfp_4_mod_detect}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 109)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_1_tx_fault' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_tx_fault sfp_2_tx_fault sfp_3_tx_fault get_ports sfp_4_tx_fault}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 117)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_2_los' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_los sfp_2_los sfp_3_los sfp_4_los}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 113)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_2_mod_detect' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sfp_1_mod_detect sfp_2_mod_detect sfp_3_mod_detect sfp_4_mod_detect}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 109)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_2_tx_fault' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_tx_fault sfp_2_tx_fault sfp_3_tx_fault get_ports sfp_4_tx_fault}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 117)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_3_los' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_los sfp_2_los sfp_3_los sfp_4_los}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 113)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_3_mod_detect' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sfp_1_mod_detect sfp_2_mod_detect sfp_3_mod_detect sfp_4_mod_detect}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 109)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_3_tx_fault' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_tx_fault sfp_2_tx_fault sfp_3_tx_fault get_ports sfp_4_tx_fault}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 117)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_4_los' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_los sfp_2_los sfp_3_los sfp_4_los}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 113)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_4_mod_detect' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sfp_1_mod_detect sfp_2_mod_detect sfp_3_mod_detect sfp_4_mod_detect}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 109)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_4_tx_fault' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_tx_fault sfp_2_tx_fault sfp_3_tx_fault get_ports sfp_4_tx_fault}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 117)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'i2c_mux_reset' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {i2c_sda i2c_scl i2c_mux_reset}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 125)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'i2c_scl' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {i2c_sda i2c_scl i2c_mux_reset}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 125)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'i2c_sda' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {i2c_sda i2c_scl i2c_mux_reset}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 125)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_rs[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_rs[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_tx_disable' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {get_ports sfp_1_tx_disable sfp_2_tx_disable sfp_3_tx_disable sfp_4_tx_disable}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 115)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_rs[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_rs[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_tx_disable' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {get_ports sfp_1_tx_disable sfp_2_tx_disable sfp_3_tx_disable sfp_4_tx_disable}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 115)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_3_led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_3_led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_3_rs[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_3_rs[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#36 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_3_tx_disable' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {get_ports sfp_1_tx_disable sfp_2_tx_disable sfp_3_tx_disable sfp_4_tx_disable}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 115)
Related violations: <none>

XDCH-2#37 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_4_led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#38 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_4_led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#39 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_4_rs[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#40 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_4_rs[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#41 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_4_tx_disable' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {get_ports sfp_1_tx_disable sfp_2_tx_disable sfp_3_tx_disable sfp_4_tx_disable}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 115)
Related violations: <none>

XDCH-2#42 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_clk_rst' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports sfp_clk_rst]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 105)
Related violations: <none>


