/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 6.0.0-1ubuntu2 -fPIC -Os) */

(* top =  1  *)
(* src = "../vtr/verilog/stereovision1.v:9.1-731.10" *)
module stereovision1_no_mem(tm3_clk_v0, bus_word_3_2to1, bus_word_4_2to1, bus_word_5_2to1, bus_word_6_2to1, counter_out_2to1, bus_word_1_1to0, bus_word_2_1to0, bus_word_3_1to0, bus_word_4_1to0, bus_word_5_1to0, bus_word_6_1to0, counter_out_1to0, q, offchip_sram_data_in, offchip_sram_addr, offchip_sram_data_out, offchip_sram_we, offchip_sram_oe, rst);
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00000_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00001_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00002_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00003_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00004_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00005_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00006_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00007_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00008_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00009_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00010_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00011_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00012_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00013_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00014_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00015_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00016_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00017_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00018_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00019_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  wire [17:0] _00020_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  wire [17:0] _00021_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  wire [17:0] _00022_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  wire [17:0] _00023_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  wire [17:0] _00024_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  wire [17:0] _00025_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  wire [17:0] _00026_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  wire [17:0] _00027_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  wire [17:0] _00028_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  wire [17:0] _00029_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  wire [17:0] _00030_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  wire [17:0] _00031_;
  (* src = "../vtr/verilog/stereovision1.v:396.4-416.7" *)
  wire [17:0] _00032_;
  (* src = "../vtr/verilog/stereovision1.v:396.4-416.7" *)
  wire [17:0] _00033_;
  (* src = "../vtr/verilog/stereovision1.v:396.4-416.7" *)
  wire [17:0] _00034_;
  (* src = "../vtr/verilog/stereovision1.v:396.4-416.7" *)
  wire [17:0] _00035_;
  (* src = "../vtr/verilog/stereovision1.v:396.4-416.7" *)
  wire [17:0] _00036_;
  (* src = "../vtr/verilog/stereovision1.v:396.4-416.7" *)
  wire [17:0] _00037_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  wire [9:0] _00038_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  wire [18:0] _00039_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  wire _00040_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  wire [63:0] _00041_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  wire [1:0] _00042_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  wire [7:0] _00043_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  wire [9:0] _00044_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  wire _00045_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  wire [18:0] _00046_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  wire [18:0] _00047_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  wire [18:0] _00048_;
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  wire [18:0] _00049_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  wire [55:0] _00050_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  wire [55:0] _00051_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  wire [55:0] _00052_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  wire [63:0] _00053_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  wire [63:0] _00054_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  wire [63:0] _00055_;
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  wire [7:0] _00056_;
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  wire [7:0] _00057_;
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  wire [7:0] _00058_;
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  wire [7:0] _00059_;
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  wire [7:0] _00060_;
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  wire [7:0] _00061_;
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  wire _00062_;
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  wire _00063_;
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  wire _00064_;
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  wire _00065_;
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  wire _00066_;
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  wire _00067_;
  (* src = "../vtr/verilog/stereovision1.v:316.34-316.149" *)
  wire [17:0] _00068_;
  (* src = "../vtr/verilog/stereovision1.v:317.34-317.149" *)
  wire [17:0] _00069_;
  (* src = "../vtr/verilog/stereovision1.v:318.34-318.149" *)
  wire [17:0] _00070_;
  (* src = "../vtr/verilog/stereovision1.v:319.34-319.149" *)
  wire [17:0] _00071_;
  (* src = "../vtr/verilog/stereovision1.v:320.34-320.149" *)
  wire [17:0] _00072_;
  (* src = "../vtr/verilog/stereovision1.v:321.34-321.149" *)
  wire [17:0] _00073_;
  (* src = "../vtr/verilog/stereovision1.v:322.34-322.149" *)
  wire [17:0] _00074_;
  (* src = "../vtr/verilog/stereovision1.v:323.34-323.149" *)
  wire [17:0] _00075_;
  (* src = "../vtr/verilog/stereovision1.v:324.34-324.149" *)
  wire [17:0] _00076_;
  (* src = "../vtr/verilog/stereovision1.v:325.34-325.149" *)
  wire [17:0] _00077_;
  (* src = "../vtr/verilog/stereovision1.v:326.35-326.156" *)
  wire [17:0] _00078_;
  (* src = "../vtr/verilog/stereovision1.v:327.35-327.156" *)
  wire [17:0] _00079_;
  (* src = "../vtr/verilog/stereovision1.v:328.35-328.156" *)
  wire [17:0] _00080_;
  (* src = "../vtr/verilog/stereovision1.v:329.35-329.156" *)
  wire [17:0] _00081_;
  (* src = "../vtr/verilog/stereovision1.v:330.35-330.156" *)
  wire [17:0] _00082_;
  (* src = "../vtr/verilog/stereovision1.v:331.35-331.156" *)
  wire [17:0] _00083_;
  (* src = "../vtr/verilog/stereovision1.v:332.35-332.156" *)
  wire [17:0] _00084_;
  (* src = "../vtr/verilog/stereovision1.v:333.35-333.156" *)
  wire [17:0] _00085_;
  (* src = "../vtr/verilog/stereovision1.v:334.35-334.156" *)
  wire [17:0] _00086_;
  (* src = "../vtr/verilog/stereovision1.v:335.35-335.156" *)
  wire [17:0] _00087_;
  (* src = "../vtr/verilog/stereovision1.v:336.35-336.156" *)
  wire [17:0] _00088_;
  (* src = "../vtr/verilog/stereovision1.v:368.34-368.149" *)
  wire [17:0] _00089_;
  (* src = "../vtr/verilog/stereovision1.v:369.34-369.149" *)
  wire [17:0] _00090_;
  (* src = "../vtr/verilog/stereovision1.v:370.34-370.149" *)
  wire [17:0] _00091_;
  (* src = "../vtr/verilog/stereovision1.v:371.34-371.149" *)
  wire [17:0] _00092_;
  (* src = "../vtr/verilog/stereovision1.v:372.34-372.149" *)
  wire [17:0] _00093_;
  (* src = "../vtr/verilog/stereovision1.v:373.34-373.149" *)
  wire [17:0] _00094_;
  (* src = "../vtr/verilog/stereovision1.v:374.34-374.149" *)
  wire [17:0] _00095_;
  (* src = "../vtr/verilog/stereovision1.v:375.34-375.149" *)
  wire [17:0] _00096_;
  (* src = "../vtr/verilog/stereovision1.v:376.34-376.149" *)
  wire [17:0] _00097_;
  (* src = "../vtr/verilog/stereovision1.v:377.34-377.149" *)
  wire [17:0] _00098_;
  (* src = "../vtr/verilog/stereovision1.v:378.35-378.156" *)
  wire [17:0] _00099_;
  (* src = "../vtr/verilog/stereovision1.v:400.34-400.149" *)
  wire [17:0] _00100_;
  (* src = "../vtr/verilog/stereovision1.v:401.34-401.149" *)
  wire [17:0] _00101_;
  (* src = "../vtr/verilog/stereovision1.v:402.34-402.149" *)
  wire [17:0] _00102_;
  (* src = "../vtr/verilog/stereovision1.v:403.34-403.149" *)
  wire [17:0] _00103_;
  (* src = "../vtr/verilog/stereovision1.v:404.34-404.149" *)
  wire [17:0] _00104_;
  (* src = "../vtr/verilog/stereovision1.v:405.34-405.149" *)
  wire [17:0] _00105_;
  (* src = "../vtr/verilog/stereovision1.v:464.21-464.29" *)
  wire [31:0] _00106_;
  (* src = "../vtr/verilog/stereovision1.v:469.19-469.28" *)
  wire [31:0] _00107_;
  (* src = "../vtr/verilog/stereovision1.v:617.117-617.167" *)
  wire [5:0] _00108_;
  (* src = "../vtr/verilog/stereovision1.v:650.117-650.167" *)
  wire [5:0] _00109_;
  (* src = "../vtr/verilog/stereovision1.v:690.8-690.63" *)
  wire [7:0] _00110_;
  (* src = "../vtr/verilog/stereovision1.v:691.8-691.59" *)
  wire [5:0] _00111_;
  (* src = "../vtr/verilog/stereovision1.v:725.138-725.189" *)
  wire [5:0] _00112_;
  (* src = "../vtr/verilog/stereovision1.v:725.79-725.134" *)
  wire [7:0] _00113_;
  (* src = "../vtr/verilog/stereovision1.v:314.14-314.53" *)
  wire _00114_;
  (* src = "../vtr/verilog/stereovision1.v:366.14-366.53" *)
  wire _00115_;
  (* src = "../vtr/verilog/stereovision1.v:398.14-398.53" *)
  wire _00116_;
  (* src = "../vtr/verilog/stereovision1.v:453.8-453.27" *)
  wire _00117_;
  (* src = "../vtr/verilog/stereovision1.v:455.11-455.23" *)
  wire _00118_;
  (* src = "../vtr/verilog/stereovision1.v:458.14-458.25" *)
  wire _00119_;
  (* src = "../vtr/verilog/stereovision1.v:510.8-510.51" *)
  wire _00120_;
  (* src = "../vtr/verilog/stereovision1.v:582.8-582.51" *)
  wire _00121_;
  (* src = "../vtr/verilog/stereovision1.v:654.8-654.51" *)
  wire _00122_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00123_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1983.4-2107.7" *)
  wire [7:0] _00124_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00125_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1983.4-2107.7" *)
  wire [7:0] _00126_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00127_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1983.4-2107.7" *)
  wire [7:0] _00128_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00129_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1983.4-2107.7" *)
  wire [7:0] _00130_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00131_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1983.4-2107.7" *)
  wire [7:0] _00132_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00133_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1983.4-2107.7" *)
  wire [7:0] _00134_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1983.4-2107.7" *)
  wire [3:0] _00135_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [2:0] _00136_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1983.4-2107.7" *)
  wire [2:0] _00137_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire _00138_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00139_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00140_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00141_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00142_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00143_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00144_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00145_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00146_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00147_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00148_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00149_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00150_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00151_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00152_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00153_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00154_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00155_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00156_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00157_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00158_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00159_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00160_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00161_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00162_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00163_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00164_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00165_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00166_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00167_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00168_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00169_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00170_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00171_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00172_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00173_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00174_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00175_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [7:0] _00176_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  wire [18:0] _00177_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2010.27-2010.38" *)
  wire [31:0] _00178_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1998.14-1998.53" *)
  wire _00179_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2004.17-2004.35" *)
  wire _00180_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2176.11-2176.50" *)
  wire _00181_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:935.4-953.7" *)
  wire [15:0] _00182_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:935.4-953.7" *)
  wire [15:0] _00183_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:935.4-953.7" *)
  wire [15:0] _00184_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:935.4-953.7" *)
  wire [15:0] _00185_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:935.4-953.7" *)
  wire [2:0] _00186_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire _00187_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire _00188_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [18:0] _00189_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [18:0] _00190_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00191_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00192_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00193_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00194_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00195_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00196_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00197_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00198_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00199_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00200_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00201_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00202_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00203_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00204_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00205_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00206_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00207_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00208_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00209_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00210_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00211_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00212_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00213_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00214_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00215_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00216_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00217_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00218_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00219_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00220_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00221_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00222_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00223_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00224_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00225_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00226_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00227_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00228_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00229_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00230_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00231_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00232_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00233_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00234_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00235_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00236_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire [15:0] _00237_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  wire [15:0] _00238_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire _00239_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire _00240_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire _00241_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire _00242_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire _00243_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  wire _00244_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:957.6-957.31" *)
  wire _00245_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:962.8-962.39" *)
  wire _00246_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:962.45-962.76" *)
  wire _00247_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:965.9-965.40" *)
  wire _00248_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:965.46-965.78" *)
  wire _00249_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:962.7-962.77" *)
  wire _00250_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:965.8-965.79" *)
  wire _00251_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00252_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00253_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00254_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00255_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00256_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00257_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00258_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00259_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00260_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00261_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00262_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1614.14-1614.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00263_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00264_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00265_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00266_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00267_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00268_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00269_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00270_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00271_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00272_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00273_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00274_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00275_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00276_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00277_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00278_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00279_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00280_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00281_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00282_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00283_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00284_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00285_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00286_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00287_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00288_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00289_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00290_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00291_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00292_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00293_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00294_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00295_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00296_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00297_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00298_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00299_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00300_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00301_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00302_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00303_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00304_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00305_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00306_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00307_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00308_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00309_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00310_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00311_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00312_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00313_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00314_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00315_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00316_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00317_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00318_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00319_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00320_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00321_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00322_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00323_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00324_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00325_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00326_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00327_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00328_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00329_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00330_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00331_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00332_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00333_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00334_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00335_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00336_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00337_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00338_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00339_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00340_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00341_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00342_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00343_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00344_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00345_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00346_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00347_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00348_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00349_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00350_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00351_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00352_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00353_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00354_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00355_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00356_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00357_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00358_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00359_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00360_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00361_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00362_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00363_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00364_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00365_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00366_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00367_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00368_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00369_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00370_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00371_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00372_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00373_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00374_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00375_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00376_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00377_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00378_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00379_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00380_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00381_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00382_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00383_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00384_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00385_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00386_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00387_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [16:0] _00388_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00389_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00390_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00391_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00392_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00393_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00394_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00395_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00396_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1439.24-1439.56|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00397_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1445.21-1445.72|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [16:0] _00398_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1415.14-1415.24|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00399_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1429.14-1429.37|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00400_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1437.14-1437.37|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00401_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1435.24-1435.56|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00402_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1443.24-1443.56|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00403_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00404_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00405_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00406_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00407_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00408_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00409_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00410_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00411_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00412_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00413_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00414_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00415_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [3:0] _00416_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00417_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00418_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00419_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00420_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00421_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00422_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00423_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00424_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [16:0] _00425_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] _00426_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00427_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00428_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00429_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00430_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00431_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00432_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00433_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00434_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00435_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00436_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00437_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00438_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00439_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00440_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00441_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00442_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00443_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00444_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00445_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00446_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00447_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00448_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00449_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00450_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00451_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00452_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00453_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00454_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00455_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00456_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00457_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00458_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00459_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00460_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00461_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00462_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00463_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00464_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00465_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00466_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00467_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00468_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00469_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] _00470_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00471_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] _00472_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00473_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00474_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00475_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00476_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00477_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00478_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00479_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00480_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00481_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00482_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00483_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00484_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00485_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00486_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [3:0] _00487_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00488_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00489_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00490_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00491_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00492_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00493_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00494_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00495_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [16:0] _00496_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] _00497_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00498_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00499_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00500_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00501_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00502_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00503_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00504_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00505_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00506_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00507_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00508_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00509_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00510_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00511_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00512_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00513_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00514_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00515_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00516_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00517_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00518_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00519_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00520_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00521_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00522_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00523_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00524_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00525_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00526_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00527_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00528_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00529_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00530_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00531_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00532_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00533_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00534_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00535_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00536_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00537_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00538_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00539_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00540_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] _00541_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00542_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] _00543_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00544_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00545_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [16:0] _00546_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _00547_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _00548_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _00549_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _00550_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _00551_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _00552_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _00553_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _00554_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1439.24-1439.56|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _00555_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1445.21-1445.72|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [16:0] _00556_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1415.14-1415.24|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00557_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1429.14-1429.37|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00558_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1437.14-1437.37|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00559_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1435.24-1435.56|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _00560_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1443.24-1443.56|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _00561_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00562_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00563_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _00564_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00565_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _00566_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00567_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00568_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _00569_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00570_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _00571_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00572_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00573_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [3:0] _00574_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _00575_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00576_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00577_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00578_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00579_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00580_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00581_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00582_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [16:0] _00583_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] _00584_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00585_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _00586_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00587_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _00588_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00589_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00590_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00591_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00592_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00593_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00594_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00595_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00596_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _00597_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00598_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00599_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00600_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00601_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _00602_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00603_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _00604_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _00605_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _00606_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _00607_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _00608_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00609_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00610_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00611_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00612_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00613_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00614_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00615_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00616_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00617_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00618_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00619_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00620_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00621_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00622_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00623_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00624_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _00625_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _00626_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _00627_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] _00628_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _00629_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] _00630_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _00631_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _00632_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00633_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00634_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _00635_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00636_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _00637_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00638_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00639_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _00640_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00641_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _00642_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00643_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00644_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [3:0] _00645_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _00646_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00647_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00648_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00649_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00650_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00651_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00652_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00653_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [16:0] _00654_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] _00655_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00656_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _00657_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00658_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _00659_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00660_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00661_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00662_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00663_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00664_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00665_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00666_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00667_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _00668_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00669_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00670_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00671_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00672_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _00673_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00674_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _00675_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _00676_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _00677_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _00678_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _00679_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00680_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00681_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00682_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00683_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00684_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00685_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00686_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00687_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00688_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00689_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00690_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00691_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00692_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00693_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00694_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _00695_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _00696_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _00697_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _00698_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] _00699_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _00700_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] _00701_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _00702_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _00703_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00704_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00705_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00706_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00707_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00708_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00709_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00710_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00711_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00712_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00713_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00714_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1614.14-1614.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00715_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00716_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00717_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00718_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00719_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00720_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00721_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00722_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00723_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00724_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00725_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00726_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00727_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00728_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00729_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00730_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00731_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00732_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00733_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00734_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00735_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00736_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00737_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00738_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00739_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00740_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00741_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00742_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00743_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00744_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00745_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00746_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00747_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00748_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00749_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00750_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00751_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00752_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00753_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00754_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00755_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00756_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00757_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00758_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00759_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00760_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00761_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00762_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00763_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00764_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00765_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00766_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00767_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00768_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00769_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00770_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00771_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00772_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00773_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00774_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00775_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00776_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00777_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00778_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00779_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00780_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00781_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00782_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00783_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00784_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00785_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00786_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00787_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00788_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00789_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00790_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00791_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00792_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00793_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00794_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00795_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00796_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00797_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00798_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00799_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00800_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00801_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00802_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] _00803_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00804_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00805_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00806_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00807_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00808_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00809_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00810_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00811_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00812_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00813_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00814_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00815_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00816_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00817_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00818_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00819_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00820_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00821_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00822_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00823_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00824_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00825_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00826_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00827_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00828_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00829_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00830_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00831_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00832_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00833_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00834_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00835_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00836_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00837_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] _00838_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire _00839_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [16:0] _00840_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00841_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00842_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00843_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00844_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00845_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00846_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00847_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00848_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1439.24-1439.56|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00849_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1445.21-1445.72|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [16:0] _00850_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1415.14-1415.24|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00851_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1429.14-1429.37|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00852_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1437.14-1437.37|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00853_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1435.24-1435.56|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00854_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1443.24-1443.56|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00855_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00856_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00857_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00858_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00859_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00860_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00861_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00862_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00863_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00864_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00865_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00866_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00867_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [3:0] _00868_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00869_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00870_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00871_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00872_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00873_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00874_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00875_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00876_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [16:0] _00877_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] _00878_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00879_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00880_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00881_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00882_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00883_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00884_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00885_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00886_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00887_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00888_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00889_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00890_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00891_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00892_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00893_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00894_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00895_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00896_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00897_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00898_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00899_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00900_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00901_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00902_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00903_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00904_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00905_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00906_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00907_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00908_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00909_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00910_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00911_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00912_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00913_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00914_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00915_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00916_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00917_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00918_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00919_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00920_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00921_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] _00922_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00923_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] _00924_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00925_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00926_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00927_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00928_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00929_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00930_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00931_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00932_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00933_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00934_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00935_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00936_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00937_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00938_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [3:0] _00939_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00940_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00941_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00942_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00943_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00944_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00945_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00946_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00947_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [16:0] _00948_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] _00949_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00950_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00951_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00952_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00953_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00954_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00955_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00956_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00957_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00958_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00959_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00960_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00961_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00962_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00963_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00964_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00965_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00966_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00967_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00968_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00969_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] _00970_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00971_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00972_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00973_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00974_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00975_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00976_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00977_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00978_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00979_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00980_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00981_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00982_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00983_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00984_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00985_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00986_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00987_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00988_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire _00989_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00990_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00991_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00992_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] _00993_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00994_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] _00995_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] _00996_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [31:0] _00997_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [16:0] _00998_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _00999_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _01000_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _01001_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _01002_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _01003_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _01004_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _01005_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _01006_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1439.24-1439.56|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _01007_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1445.21-1445.72|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [16:0] _01008_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1415.14-1415.24|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01009_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1429.14-1429.37|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01010_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1437.14-1437.37|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01011_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1435.24-1435.56|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _01012_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1443.24-1443.56|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _01013_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01014_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01015_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _01016_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01017_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _01018_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01019_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01020_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _01021_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01022_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _01023_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01024_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01025_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [3:0] _01026_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _01027_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01028_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01029_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01030_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01031_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01032_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01033_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01034_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [16:0] _01035_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] _01036_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01037_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _01038_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01039_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _01040_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01041_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01042_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01043_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01044_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01045_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01046_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01047_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01048_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _01049_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01050_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01051_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01052_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01053_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _01054_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01055_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _01056_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _01057_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _01058_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _01059_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _01060_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01061_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01062_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01063_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01064_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01065_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01066_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01067_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01068_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01069_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01070_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01071_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01072_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01073_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01074_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01075_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01076_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _01077_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _01078_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _01079_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] _01080_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _01081_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] _01082_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _01083_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _01084_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01085_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01086_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _01087_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01088_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _01089_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01090_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01091_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _01092_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01093_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _01094_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01095_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01096_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [3:0] _01097_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _01098_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01099_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01100_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01101_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01102_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01103_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01104_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01105_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [16:0] _01106_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] _01107_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01108_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _01109_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01110_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _01111_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01112_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01113_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01114_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01115_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01116_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01117_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01118_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01119_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _01120_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01121_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01122_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01123_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01124_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _01125_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01126_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _01127_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] _01128_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _01129_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _01130_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _01131_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01132_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01133_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01134_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01135_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01136_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01137_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01138_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01139_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01140_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01141_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01142_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01143_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01144_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01145_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01146_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire _01147_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _01148_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _01149_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _01150_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] _01151_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _01152_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] _01153_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] _01154_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [31:0] _01155_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01156_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01157_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01158_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01159_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01160_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01161_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01162_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01163_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01164_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01165_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01166_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01167_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01168_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01169_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01170_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01171_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01172_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01173_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01174_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01175_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01176_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1271.11-1271.22|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01177_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01178_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01179_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01180_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01181_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01182_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01183_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01184_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01185_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01186_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01187_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01188_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01189_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01190_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01191_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01192_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01193_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01194_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01195_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01196_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01197_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01198_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01199_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01200_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01201_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01202_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01203_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01204_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01205_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01206_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01207_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01208_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01209_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01210_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01211_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01212_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01213_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01214_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01215_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01216_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01217_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01218_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01219_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01220_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01221_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01222_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01223_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01224_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01225_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01226_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01227_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01228_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01229_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01230_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01231_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01232_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01233_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01234_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01235_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01236_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01237_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01238_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01239_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01240_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01241_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01242_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01243_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01244_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01245_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01246_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01247_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01248_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01249_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01250_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01251_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01252_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01253_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01254_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01255_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01256_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01257_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01258_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01259_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01260_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01261_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01262_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01263_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01264_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01265_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01266_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01267_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01268_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01269_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01270_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01271_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01272_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01273_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01274_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01275_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01276_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01277_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01278_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01279_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01280_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01281_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01282_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01283_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01284_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01285_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01286_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01287_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01288_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01289_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01290_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01291_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01292_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01293_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01294_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01295_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01296_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01297_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01298_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01299_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01300_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01301_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01302_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01303_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01304_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01305_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01306_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01307_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01308_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01309_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01310_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01311_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01312_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01313_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01314_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01315_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01316_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01317_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01318_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01319_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01320_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01321_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01322_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01323_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01324_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01325_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01326_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01327_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01328_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01329_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01330_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01331_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01332_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01333_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01334_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01335_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01336_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01337_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01338_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01339_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01340_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01341_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01342_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01343_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01344_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01345_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01346_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01347_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01348_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01349_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01350_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01351_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01352_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01353_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01354_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01355_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01356_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01357_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01358_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01359_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01360_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01361_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01362_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01363_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01364_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01365_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01366_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01367_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01368_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01369_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01370_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01371_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01372_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01373_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01374_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01375_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01376_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01377_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01378_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01379_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01380_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01381_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01382_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01383_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01384_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01385_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01386_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01387_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01388_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01389_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01390_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01391_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01392_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01393_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01394_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01395_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01396_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01397_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01398_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01399_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01400_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01401_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01402_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01403_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01404_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01405_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01406_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01407_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01408_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01409_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01410_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01411_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [16:0] _01412_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01413_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01414_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01415_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01416_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01417_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01418_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01419_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01420_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1439.24-1439.56|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01421_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1445.21-1445.72|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [16:0] _01422_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1415.14-1415.24|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01423_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1429.14-1429.37|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01424_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1437.14-1437.37|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01425_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1435.24-1435.56|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01426_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1443.24-1443.56|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01427_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01428_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01429_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _01430_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01431_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _01432_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01433_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01434_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _01435_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01436_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _01437_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01438_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01439_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [3:0] _01440_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01441_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01442_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01443_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01444_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01445_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01446_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01447_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01448_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [16:0] _01449_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] _01450_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01451_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _01452_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01453_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _01454_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01455_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01456_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01457_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01458_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01459_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01460_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01461_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01462_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _01463_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01464_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01465_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01466_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01467_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _01468_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01469_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _01470_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _01471_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _01472_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _01473_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _01474_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01475_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01476_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01477_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01478_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01479_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01480_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01481_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01482_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01483_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01484_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01485_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01486_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01487_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01488_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01489_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01490_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _01491_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _01492_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _01493_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] _01494_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01495_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] _01496_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01497_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _01498_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01499_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01500_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _01501_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01502_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _01503_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01504_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01505_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _01506_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01507_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _01508_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01509_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01510_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [3:0] _01511_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01512_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01513_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01514_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01515_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01516_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01517_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01518_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01519_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [16:0] _01520_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] _01521_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01522_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _01523_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01524_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _01525_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01526_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01527_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01528_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01529_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01530_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01531_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01532_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01533_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _01534_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01535_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01536_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01537_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01538_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _01539_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01540_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _01541_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _01542_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _01543_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _01544_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _01545_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01546_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01547_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01548_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01549_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01550_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01551_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01552_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01553_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01554_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01555_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01556_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01557_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01558_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01559_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01560_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01561_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _01562_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _01563_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _01564_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] _01565_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01566_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] _01567_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01568_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _01569_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [16:0] _01570_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _01571_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _01572_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _01573_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _01574_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _01575_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _01576_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _01577_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _01578_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1439.24-1439.56|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _01579_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1445.21-1445.72|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [16:0] _01580_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1415.14-1415.24|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01581_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1429.14-1429.37|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01582_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1437.14-1437.37|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01583_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1435.24-1435.56|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _01584_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1443.24-1443.56|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _01585_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01586_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01587_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _01588_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01589_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _01590_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01591_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01592_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _01593_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01594_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _01595_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01596_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01597_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [3:0] _01598_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _01599_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01600_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01601_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01602_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01603_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01604_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01605_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01606_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [16:0] _01607_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] _01608_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01609_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _01610_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01611_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _01612_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01613_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01614_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01615_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01616_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01617_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01618_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01619_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01620_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _01621_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01622_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01623_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01624_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01625_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _01626_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01627_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _01628_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _01629_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _01630_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _01631_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _01632_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01633_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01634_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01635_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01636_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01637_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01638_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01639_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01640_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01641_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01642_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01643_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01644_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01645_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01646_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01647_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01648_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _01649_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _01650_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _01651_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] _01652_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _01653_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] _01654_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _01655_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _01656_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01657_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01658_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _01659_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01660_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _01661_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01662_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01663_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _01664_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01665_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _01666_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01667_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01668_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [3:0] _01669_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _01670_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01671_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01672_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01673_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01674_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01675_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01676_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01677_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [16:0] _01678_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] _01679_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01680_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _01681_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01682_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _01683_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01684_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01685_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01686_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01687_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01688_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01689_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01690_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01691_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _01692_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01693_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01694_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01695_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01696_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _01697_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01698_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _01699_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _01700_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _01701_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _01702_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _01703_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01704_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01705_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01706_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01707_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01708_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01709_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01710_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01711_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01712_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01713_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01714_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01715_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01716_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01717_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01718_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _01719_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _01720_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _01721_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _01722_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] _01723_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _01724_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] _01725_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _01726_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _01727_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01728_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01729_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01730_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01731_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01732_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01733_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01734_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01735_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01736_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01737_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01738_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01739_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01740_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01741_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01742_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01743_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01744_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01745_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01746_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01747_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01748_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1271.11-1271.22|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01749_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01750_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01751_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01752_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01753_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01754_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01755_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01756_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01757_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01758_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01759_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01760_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01761_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01762_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01763_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01764_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01765_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01766_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01767_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01768_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01769_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01770_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01771_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01772_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01773_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01774_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01775_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01776_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01777_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01778_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01779_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01780_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01781_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01782_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01783_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01784_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01785_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01786_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01787_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01788_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01789_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01790_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01791_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01792_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01793_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01794_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01795_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01796_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01797_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01798_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01799_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01800_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01801_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01802_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01803_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01804_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01805_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01806_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01807_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01808_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01809_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01810_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01811_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01812_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01813_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01814_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01815_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01816_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01817_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01818_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01819_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01820_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01821_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01822_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01823_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01824_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01825_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01826_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01827_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01828_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01829_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01830_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01831_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01832_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01833_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01834_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01835_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01836_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01837_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01838_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01839_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01840_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01841_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01842_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01843_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01844_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01845_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01846_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01847_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01848_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01849_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01850_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01851_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01852_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01853_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01854_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01855_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01856_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01857_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01858_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01859_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01860_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01861_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01862_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01863_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01864_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01865_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01866_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01867_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01868_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01869_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01870_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01871_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01872_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01873_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01874_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01875_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01876_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01877_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01878_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01879_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01880_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01881_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01882_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01883_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01884_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01885_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01886_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01887_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01888_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01889_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01890_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01891_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01892_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01893_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01894_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01895_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01896_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01897_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01898_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01899_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01900_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01901_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01902_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01903_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01904_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01905_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01906_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01907_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01908_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01909_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01910_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01911_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01912_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01913_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01914_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1377.15-1377.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01915_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01916_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] _01917_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01918_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01919_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01920_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01921_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01922_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01923_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01924_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01925_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01926_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01927_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01928_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01929_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01930_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01931_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01932_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01933_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01934_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01935_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01936_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01937_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01938_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01939_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01940_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01941_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01942_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01943_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01944_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01945_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01946_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01947_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01948_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01949_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01950_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01951_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01952_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01953_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01954_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01955_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01956_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01957_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01958_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01959_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01960_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01961_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01962_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01963_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01964_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01965_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01966_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01967_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01968_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01969_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01970_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01971_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01972_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01973_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01974_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01975_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01976_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01977_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01978_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01979_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01980_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01981_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] _01982_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire _01983_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [16:0] _01984_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01985_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01986_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01987_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01988_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01989_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01990_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01991_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01992_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1439.24-1439.56|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01993_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1445.21-1445.72|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [16:0] _01994_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1415.14-1415.24|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01995_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1429.14-1429.37|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01996_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1437.14-1437.37|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _01997_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1435.24-1435.56|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01998_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1443.24-1443.56|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _01999_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02000_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02001_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _02002_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02003_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _02004_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02005_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02006_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _02007_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02008_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _02009_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02010_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02011_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [3:0] _02012_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _02013_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02014_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02015_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02016_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02017_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02018_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02019_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02020_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [16:0] _02021_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] _02022_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02023_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _02024_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02025_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _02026_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02027_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02028_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02029_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02030_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02031_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02032_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02033_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02034_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _02035_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02036_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02037_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02038_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02039_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _02040_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02041_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _02042_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _02043_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _02044_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _02045_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _02046_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02047_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02048_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02049_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02050_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02051_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02052_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02053_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02054_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02055_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02056_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02057_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02058_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02059_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02060_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02061_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02062_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _02063_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _02064_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _02065_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] _02066_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _02067_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] _02068_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _02069_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _02070_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02071_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02072_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _02073_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02074_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _02075_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02076_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02077_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _02078_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02079_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _02080_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02081_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02082_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [3:0] _02083_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _02084_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02085_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02086_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02087_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02088_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02089_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02090_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02091_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [16:0] _02092_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] _02093_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02094_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _02095_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02096_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _02097_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02098_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02099_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02100_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02101_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02102_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02103_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02104_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02105_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _02106_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02107_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02108_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02109_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02110_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _02111_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02112_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _02113_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] _02114_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _02115_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _02116_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _02117_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02118_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02119_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02120_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02121_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02122_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02123_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02124_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02125_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02126_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02127_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02128_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02129_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02130_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02131_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02132_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire _02133_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _02134_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _02135_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _02136_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] _02137_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _02138_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] _02139_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] _02140_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [31:0] _02141_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [16:0] _02142_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _02143_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _02144_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _02145_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _02146_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _02147_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _02148_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _02149_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _02150_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1439.24-1439.56|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _02151_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1445.21-1445.72|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [16:0] _02152_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1415.14-1415.24|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02153_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1429.14-1429.37|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02154_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1437.14-1437.37|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02155_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1435.24-1435.56|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _02156_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1443.24-1443.56|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _02157_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02158_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02159_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _02160_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02161_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _02162_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02163_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02164_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _02165_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02166_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _02167_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02168_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02169_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [3:0] _02170_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _02171_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02172_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02173_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02174_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02175_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02176_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02177_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02178_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [16:0] _02179_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] _02180_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02181_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _02182_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02183_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _02184_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02185_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02186_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02187_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02188_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02189_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02190_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02191_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02192_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _02193_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02194_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02195_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02196_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02197_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _02198_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02199_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _02200_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _02201_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _02202_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _02203_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _02204_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02205_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02206_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02207_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02208_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02209_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02210_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02211_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02212_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02213_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02214_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02215_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02216_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02217_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02218_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02219_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02220_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _02221_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _02222_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _02223_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] _02224_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _02225_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] _02226_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _02227_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _02228_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02229_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02230_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _02231_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02232_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _02233_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02234_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02235_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _02236_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02237_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _02238_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02239_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02240_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [3:0] _02241_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _02242_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02243_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02244_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02245_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02246_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02247_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02248_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02249_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [16:0] _02250_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] _02251_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02252_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _02253_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02254_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _02255_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02256_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02257_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02258_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02259_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02260_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02261_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02262_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02263_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _02264_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02265_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02266_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02267_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02268_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _02269_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02270_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _02271_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] _02272_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _02273_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _02274_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _02275_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02276_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02277_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02278_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02279_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02280_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02281_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02282_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02283_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02284_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02285_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02286_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02287_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02288_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02289_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02290_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire _02291_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _02292_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _02293_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _02294_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] _02295_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _02296_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] _02297_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] _02298_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [31:0] _02299_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02300_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02301_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02302_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02303_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02304_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02305_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1743.11-1743.22|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02306_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02307_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02308_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02309_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02310_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02311_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02312_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02313_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02314_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02315_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1850.15-1850.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02316_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02317_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02318_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02319_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02320_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02321_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02322_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02323_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02324_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02325_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02326_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02327_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1850.15-1850.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02328_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02329_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02330_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02331_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02332_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02333_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02334_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02335_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02336_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02337_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02338_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02339_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1850.15-1850.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02340_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02341_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02342_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02343_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02344_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02345_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02346_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02347_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02348_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02349_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02350_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02351_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1850.15-1850.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02352_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02353_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02354_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02355_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02356_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02357_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02358_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02359_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02360_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02361_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02362_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02363_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1850.15-1850.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02364_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02365_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02366_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02367_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02368_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02369_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02370_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02371_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02372_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02373_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02374_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02375_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1850.15-1850.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02376_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02377_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02378_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02379_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02380_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02381_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02382_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02383_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02384_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02385_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02386_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02387_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02388_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02389_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02390_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02391_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02392_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02393_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02394_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02395_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02396_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02397_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02398_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02399_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [16:0] _02400_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02401_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02402_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02403_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02404_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02405_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02406_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02407_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02408_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1818.24-1818.56|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02409_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1825.21-1825.72|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [16:0] _02410_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1791.14-1791.24|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02411_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1807.14-1807.37|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02412_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1816.14-1816.37|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02413_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1813.24-1813.56|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02414_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1822.24-1822.56|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02415_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02416_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02417_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02418_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02419_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02420_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02421_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02422_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02423_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02424_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02425_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02426_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02427_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [3:0] _02428_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02429_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02430_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02431_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02432_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02433_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02434_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02435_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02436_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [16:0] _02437_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] _02438_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02439_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02440_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02441_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02442_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02443_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02444_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02445_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02446_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02447_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02448_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02449_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02450_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02451_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02452_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02453_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02454_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02455_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02456_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02457_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02458_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02459_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02460_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02461_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02462_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02463_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02464_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02465_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02466_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02467_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02468_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02469_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02470_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02471_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02472_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02473_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02474_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02475_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02476_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02477_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02478_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02479_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02480_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02481_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] _02482_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02483_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] _02484_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02485_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02486_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02487_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02488_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02489_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02490_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02491_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02492_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02493_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02494_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02495_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02496_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02497_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02498_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [3:0] _02499_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02500_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02501_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02502_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02503_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02504_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02505_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02506_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02507_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [16:0] _02508_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] _02509_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02510_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02511_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02512_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02513_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02514_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02515_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02516_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02517_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02518_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02519_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02520_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02521_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02522_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02523_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02524_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02525_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02526_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02527_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02528_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02529_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02530_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02531_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02532_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02533_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02534_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02535_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02536_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02537_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02538_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02539_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02540_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02541_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02542_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02543_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02544_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02545_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02546_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02547_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02548_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02549_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02550_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02551_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02552_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] _02553_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02554_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] _02555_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02556_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02557_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [16:0] _02558_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02559_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02560_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02561_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02562_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02563_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02564_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02565_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02566_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1818.24-1818.56|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02567_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1825.21-1825.72|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [16:0] _02568_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1791.14-1791.24|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02569_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1807.14-1807.37|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02570_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1816.14-1816.37|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02571_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1813.24-1813.56|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02572_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1822.24-1822.56|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02573_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02574_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02575_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02576_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02577_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02578_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02579_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02580_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02581_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02582_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02583_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02584_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02585_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [3:0] _02586_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02587_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02588_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02589_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02590_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02591_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02592_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02593_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02594_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [16:0] _02595_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] _02596_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02597_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02598_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02599_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02600_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02601_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02602_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02603_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02604_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02605_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02606_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02607_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02608_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02609_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02610_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02611_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02612_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02613_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02614_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02615_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02616_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02617_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _02618_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _02619_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _02620_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02621_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02622_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02623_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02624_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02625_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02626_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02627_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02628_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02629_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02630_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02631_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02632_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02633_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02634_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02635_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02636_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _02637_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _02638_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _02639_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] _02640_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02641_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] _02642_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02643_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _02644_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02645_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02646_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02647_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02648_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02649_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02650_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02651_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02652_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02653_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02654_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02655_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02656_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [3:0] _02657_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02658_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02659_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02660_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02661_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02662_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02663_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02664_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02665_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [16:0] _02666_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] _02667_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02668_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02669_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02670_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02671_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02672_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02673_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02674_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02675_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02676_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02677_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02678_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02679_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02680_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02681_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02682_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02683_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02684_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02685_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02686_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02687_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02688_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _02689_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _02690_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _02691_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02692_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02693_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02694_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02695_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02696_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02697_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02698_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02699_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02700_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02701_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02702_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02703_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02704_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02705_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02706_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02707_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _02708_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _02709_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _02710_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] _02711_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02712_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] _02713_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02714_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _02715_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02716_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02717_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02718_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02719_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02720_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02721_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1743.11-1743.22|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02722_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02723_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02724_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02725_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02726_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02727_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02728_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02729_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02730_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02731_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1850.15-1850.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02732_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02733_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02734_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02735_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02736_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02737_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02738_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02739_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02740_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02741_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02742_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02743_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1850.15-1850.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02744_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02745_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02746_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02747_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02748_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02749_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02750_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02751_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02752_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02753_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02754_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02755_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1850.15-1850.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02756_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02757_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02758_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02759_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02760_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02761_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02762_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02763_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02764_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02765_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02766_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02767_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1850.15-1850.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02768_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02769_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02770_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02771_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02772_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02773_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02774_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02775_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02776_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02777_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02778_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02779_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1850.15-1850.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02780_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02781_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02782_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02783_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02784_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02785_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02786_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02787_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02788_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02789_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02790_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02791_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1850.15-1850.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02792_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02793_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] _02794_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02795_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02796_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02797_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02798_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02799_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02800_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02801_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02802_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02803_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02804_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02805_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02806_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02807_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02808_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02809_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02810_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02811_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02812_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02813_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] _02814_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1340.14-1340.25|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire _02815_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [16:0] _02816_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02817_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02818_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02819_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02820_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02821_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02822_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02823_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02824_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1818.24-1818.56|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02825_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1825.21-1825.72|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [16:0] _02826_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1791.14-1791.24|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02827_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1807.14-1807.37|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02828_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1816.14-1816.37|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02829_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1813.24-1813.56|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02830_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1822.24-1822.56|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02831_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02832_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02833_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02834_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02835_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02836_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02837_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02838_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02839_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02840_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02841_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02842_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02843_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [3:0] _02844_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02845_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02846_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02847_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02848_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02849_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02850_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02851_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02852_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [16:0] _02853_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] _02854_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02855_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02856_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02857_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02858_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02859_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02860_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02861_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02862_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02863_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02864_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02865_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02866_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02867_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02868_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02869_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02870_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02871_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02872_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02873_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02874_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02875_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02876_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02877_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02878_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02879_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02880_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02881_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02882_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02883_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02884_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02885_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02886_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02887_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02888_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02889_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02890_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02891_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02892_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02893_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02894_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02895_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02896_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02897_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] _02898_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02899_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] _02900_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02901_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02902_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02903_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02904_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02905_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02906_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02907_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02908_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02909_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02910_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02911_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02912_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02913_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02914_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [3:0] _02915_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02916_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02917_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02918_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02919_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02920_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02921_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02922_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02923_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [16:0] _02924_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] _02925_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02926_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02927_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02928_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02929_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02930_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02931_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02932_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02933_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02934_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02935_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02936_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02937_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02938_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02939_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02940_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02941_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02942_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02943_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02944_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02945_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] _02946_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02947_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02948_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02949_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02950_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02951_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02952_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02953_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02954_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02955_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02956_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02957_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02958_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02959_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02960_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02961_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02962_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02963_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02964_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire _02965_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02966_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02967_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02968_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] _02969_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02970_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] _02971_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] _02972_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [31:0] _02973_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [16:0] _02974_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02975_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02976_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02977_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02978_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02979_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02980_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02981_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02982_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1818.24-1818.56|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02983_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1825.21-1825.72|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [16:0] _02984_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1791.14-1791.24|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02985_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1807.14-1807.37|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02986_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1816.14-1816.37|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02987_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1813.24-1813.56|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02988_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1822.24-1822.56|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _02989_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02990_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02991_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02992_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02993_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02994_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02995_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02996_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02997_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _02998_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _02999_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03000_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03001_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [3:0] _03002_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _03003_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03004_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03005_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03006_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03007_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03008_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03009_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03010_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [16:0] _03011_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] _03012_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03013_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _03014_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03015_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _03016_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03017_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03018_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03019_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03020_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03021_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03022_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03023_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03024_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _03025_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03026_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03027_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03028_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03029_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _03030_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03031_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _03032_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _03033_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _03034_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _03035_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _03036_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03037_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03038_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03039_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03040_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03041_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03042_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03043_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03044_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03045_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03046_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03047_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03048_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03049_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03050_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03051_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03052_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _03053_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _03054_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _03055_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] _03056_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _03057_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] _03058_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _03059_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _03060_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03061_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03062_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _03063_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03064_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _03065_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03066_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03067_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _03068_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03069_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2297.2-2336.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _03070_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03071_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2326.9-2326.21|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03072_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [3:0] _03073_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _03074_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03075_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03076_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03077_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03078_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03079_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03080_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03081_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [16:0] _03082_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] _03083_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03084_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _03085_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03086_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _03087_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03088_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03089_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03090_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03091_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03092_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03093_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03094_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03095_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _03096_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03097_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03098_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03099_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03100_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _03101_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2412.2-2475.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03102_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _03103_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2373.2-2402.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] _03104_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _03105_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _03106_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _03107_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03108_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03109_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2392.9-2392.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03110_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03111_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03112_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03113_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2479.7-2479.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03114_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2489.8-2489.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03115_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2498.8-2498.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03116_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2502.13-2502.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03117_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2511.8-2511.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03118_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2515.13-2515.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03119_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2524.8-2524.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03120_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2533.8-2533.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03121_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2537.13-2537.20|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03122_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire _03123_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _03124_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _03125_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _03126_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] _03127_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _03128_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2504.19-2504.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] _03129_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2517.15-2517.25|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] _03130_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [31:0] _03131_;
  (* src = "../vtr/verilog/stereovision1.v:452.19-452.33" *)
  wire _03132_;
  wire _03133_;
  wire [1:0] _03134_;
  wire _03135_;
  wire [1:0] _03136_;
  wire _03137_;
  wire [1:0] _03138_;
  wire _03139_;
  wire [1:0] _03140_;
  wire _03141_;
  wire [1:0] _03142_;
  wire _03143_;
  wire _03144_;
  wire _03145_;
  wire [1:0] _03146_;
  wire _03147_;
  wire [1:0] _03148_;
  wire _03149_;
  wire [1:0] _03150_;
  wire _03151_;
  wire [1:0] _03152_;
  wire _03153_;
  wire _03154_;
  wire _03155_;
  wire _03156_;
  wire _03157_;
  wire _03158_;
  wire _03159_;
  wire _03160_;
  wire _03161_;
  wire _03162_;
  wire _03163_;
  wire _03164_;
  wire _03165_;
  wire _03166_;
  wire _03167_;
  wire _03168_;
  wire _03169_;
  wire _03170_;
  wire _03171_;
  wire [3:0] _03172_;
  wire _03173_;
  wire [3:0] _03174_;
  wire _03175_;
  wire [3:0] _03176_;
  wire _03177_;
  wire _03178_;
  wire _03179_;
  wire _03180_;
  wire _03181_;
  wire [15:0] _03182_;
  wire _03183_;
  wire [15:0] _03184_;
  wire _03185_;
  wire [15:0] _03186_;
  wire _03187_;
  wire [7:0] _03188_;
  wire _03189_;
  wire [7:0] _03190_;
  wire _03191_;
  wire [7:0] _03192_;
  wire _03193_;
  wire [16:0] _03194_;
  wire _03195_;
  wire [16:0] _03196_;
  wire _03197_;
  wire _03198_;
  wire _03199_;
  wire _03200_;
  wire _03201_;
  wire _03202_;
  wire _03203_;
  wire _03204_;
  wire _03205_;
  wire _03206_;
  wire _03207_;
  wire _03208_;
  wire _03209_;
  wire _03210_;
  wire _03211_;
  wire _03212_;
  wire _03213_;
  wire _03214_;
  wire _03215_;
  wire _03216_;
  wire _03217_;
  wire _03218_;
  wire _03219_;
  wire _03220_;
  wire _03221_;
  wire _03222_;
  wire _03223_;
  wire _03224_;
  wire _03225_;
  wire _03226_;
  wire _03227_;
  wire _03228_;
  wire _03229_;
  wire _03230_;
  wire _03231_;
  wire _03232_;
  wire _03233_;
  wire _03234_;
  wire _03235_;
  wire [1:0] _03236_;
  wire _03237_;
  wire [1:0] _03238_;
  wire _03239_;
  wire [1:0] _03240_;
  wire _03241_;
  wire [1:0] _03242_;
  wire _03243_;
  wire [1:0] _03244_;
  wire _03245_;
  wire [1:0] _03246_;
  wire _03247_;
  wire [1:0] _03248_;
  wire _03249_;
  wire [1:0] _03250_;
  wire _03251_;
  wire _03252_;
  wire _03253_;
  wire [15:0] _03254_;
  wire _03255_;
  wire [15:0] _03256_;
  wire _03257_;
  wire [15:0] _03258_;
  wire _03259_;
  wire [15:0] _03260_;
  wire _03261_;
  wire [15:0] _03262_;
  wire _03263_;
  wire [7:0] _03264_;
  wire _03265_;
  wire [7:0] _03266_;
  wire _03267_;
  wire [7:0] _03268_;
  wire _03269_;
  wire [7:0] _03270_;
  wire _03271_;
  wire [15:0] _03272_;
  wire _03273_;
  wire [7:0] _03274_;
  wire _03275_;
  wire [7:0] _03276_;
  wire _03277_;
  wire [7:0] _03278_;
  wire _03279_;
  wire [7:0] _03280_;
  wire _03281_;
  wire [15:0] _03282_;
  wire _03283_;
  wire [7:0] _03284_;
  wire _03285_;
  wire [7:0] _03286_;
  wire _03287_;
  wire [7:0] _03288_;
  wire _03289_;
  wire [7:0] _03290_;
  wire _03291_;
  wire [15:0] _03292_;
  wire _03293_;
  wire [7:0] _03294_;
  wire _03295_;
  wire [7:0] _03296_;
  wire _03297_;
  wire [7:0] _03298_;
  wire _03299_;
  wire [7:0] _03300_;
  wire _03301_;
  wire [15:0] _03302_;
  wire _03303_;
  wire [7:0] _03304_;
  wire _03305_;
  wire [7:0] _03306_;
  wire _03307_;
  wire [7:0] _03308_;
  wire _03309_;
  wire [7:0] _03310_;
  wire _03311_;
  wire [15:0] _03312_;
  wire _03313_;
  wire [7:0] _03314_;
  wire _03315_;
  wire [7:0] _03316_;
  wire _03317_;
  wire [7:0] _03318_;
  wire _03319_;
  wire [7:0] _03320_;
  wire _03321_;
  wire [7:0] _03322_;
  wire _03323_;
  wire [7:0] _03324_;
  wire _03325_;
  wire [7:0] _03326_;
  wire _03327_;
  wire [7:0] _03328_;
  wire _03329_;
  wire [7:0] _03330_;
  wire _03331_;
  wire [7:0] _03332_;
  wire _03333_;
  wire [7:0] _03334_;
  wire _03335_;
  wire [7:0] _03336_;
  wire _03337_;
  wire [7:0] _03338_;
  wire _03339_;
  wire [7:0] _03340_;
  wire _03341_;
  wire [7:0] _03342_;
  wire _03343_;
  wire [7:0] _03344_;
  wire _03345_;
  wire [7:0] _03346_;
  wire _03347_;
  wire [7:0] _03348_;
  wire _03349_;
  wire [15:0] _03350_;
  wire _03351_;
  wire [15:0] _03352_;
  wire _03353_;
  wire [15:0] _03354_;
  wire _03355_;
  wire [15:0] _03356_;
  wire _03357_;
  wire [15:0] _03358_;
  wire _03359_;
  wire [15:0] _03360_;
  wire _03361_;
  wire [1:0] _03362_;
  wire _03363_;
  wire [1:0] _03364_;
  wire _03365_;
  wire [1:0] _03366_;
  wire _03367_;
  wire [1:0] _03368_;
  wire _03369_;
  wire _03370_;
  wire _03371_;
  wire _03372_;
  wire _03373_;
  wire _03374_;
  wire _03375_;
  wire _03376_;
  wire _03377_;
  wire _03378_;
  wire _03379_;
  wire _03380_;
  wire _03381_;
  wire _03382_;
  wire _03383_;
  wire _03384_;
  wire _03385_;
  wire _03386_;
  wire _03387_;
  wire [3:0] _03388_;
  wire _03389_;
  wire [3:0] _03390_;
  wire _03391_;
  wire [3:0] _03392_;
  wire _03393_;
  wire _03394_;
  wire _03395_;
  wire _03396_;
  wire _03397_;
  wire [15:0] _03398_;
  wire _03399_;
  wire [15:0] _03400_;
  wire _03401_;
  wire [15:0] _03402_;
  wire _03403_;
  wire [7:0] _03404_;
  wire _03405_;
  wire [7:0] _03406_;
  wire _03407_;
  wire [7:0] _03408_;
  wire _03409_;
  wire [16:0] _03410_;
  wire _03411_;
  wire [16:0] _03412_;
  wire _03413_;
  wire _03414_;
  wire _03415_;
  wire _03416_;
  wire _03417_;
  wire _03418_;
  wire _03419_;
  wire _03420_;
  wire _03421_;
  wire _03422_;
  wire _03423_;
  wire _03424_;
  wire _03425_;
  wire _03426_;
  wire _03427_;
  wire _03428_;
  wire _03429_;
  wire _03430_;
  wire _03431_;
  wire _03432_;
  wire _03433_;
  wire _03434_;
  wire _03435_;
  wire _03436_;
  wire _03437_;
  wire _03438_;
  wire _03439_;
  wire _03440_;
  wire _03441_;
  wire _03442_;
  wire _03443_;
  wire _03444_;
  wire _03445_;
  wire _03446_;
  wire _03447_;
  wire _03448_;
  wire _03449_;
  wire [7:0] _03450_;
  wire _03451_;
  wire _03452_;
  wire [1:0] _03453_;
  wire _03454_;
  wire [1:0] _03455_;
  wire _03456_;
  wire [1:0] _03457_;
  wire _03458_;
  wire _03459_;
  wire [1:0] _03460_;
  wire _03461_;
  wire [1:0] _03462_;
  wire _03463_;
  wire _03464_;
  wire [1:0] _03465_;
  wire _03466_;
  wire [1:0] _03467_;
  wire _03468_;
  wire [1:0] _03469_;
  wire _03470_;
  wire _03471_;
  wire _03472_;
  wire _03473_;
  wire [1:0] _03474_;
  wire _03475_;
  wire [1:0] _03476_;
  wire _03477_;
  wire [1:0] _03478_;
  wire _03479_;
  wire [1:0] _03480_;
  wire _03481_;
  wire _03482_;
  wire _03483_;
  wire _03484_;
  wire _03485_;
  wire _03486_;
  wire _03487_;
  wire _03488_;
  wire _03489_;
  wire _03490_;
  wire _03491_;
  wire _03492_;
  wire _03493_;
  wire _03494_;
  wire _03495_;
  wire _03496_;
  wire _03497_;
  wire _03498_;
  wire _03499_;
  wire _03500_;
  wire _03501_;
  wire _03502_;
  wire [3:0] _03503_;
  wire _03504_;
  wire [3:0] _03505_;
  wire _03506_;
  wire [3:0] _03507_;
  wire _03508_;
  wire _03509_;
  wire _03510_;
  wire _03511_;
  wire _03512_;
  wire _03513_;
  wire [15:0] _03514_;
  wire _03515_;
  wire [15:0] _03516_;
  wire _03517_;
  wire _03518_;
  wire [15:0] _03519_;
  wire _03520_;
  wire [7:0] _03521_;
  wire _03522_;
  wire [7:0] _03523_;
  wire _03524_;
  wire [7:0] _03525_;
  wire _03526_;
  wire [16:0] _03527_;
  wire _03528_;
  wire [16:0] _03529_;
  wire _03530_;
  wire [7:0] _03531_;
  wire _03532_;
  wire _03533_;
  wire _03534_;
  wire _03535_;
  wire _03536_;
  wire _03537_;
  wire _03538_;
  wire _03539_;
  wire _03540_;
  wire _03541_;
  wire _03542_;
  wire _03543_;
  wire _03544_;
  wire [7:0] _03545_;
  wire _03546_;
  wire _03547_;
  wire _03548_;
  wire _03549_;
  wire _03550_;
  wire _03551_;
  wire _03552_;
  wire _03553_;
  wire _03554_;
  wire _03555_;
  wire _03556_;
  wire _03557_;
  wire _03558_;
  wire _03559_;
  wire _03560_;
  wire _03561_;
  wire _03562_;
  wire _03563_;
  wire _03564_;
  wire _03565_;
  wire _03566_;
  wire _03567_;
  wire _03568_;
  wire _03569_;
  wire _03570_;
  wire _03571_;
  wire _03572_;
  wire _03573_;
  wire _03574_;
  wire _03575_;
  wire _03576_;
  wire [1:0] _03577_;
  wire _03578_;
  wire [1:0] _03579_;
  wire _03580_;
  wire [1:0] _03581_;
  wire _03582_;
  wire _03583_;
  wire [1:0] _03584_;
  wire _03585_;
  wire [1:0] _03586_;
  wire _03587_;
  wire _03588_;
  wire [1:0] _03589_;
  wire _03590_;
  wire [1:0] _03591_;
  wire _03592_;
  wire [1:0] _03593_;
  wire _03594_;
  wire _03595_;
  wire _03596_;
  wire _03597_;
  wire [15:0] _03598_;
  wire _03599_;
  wire [15:0] _03600_;
  wire _03601_;
  wire [15:0] _03602_;
  wire _03603_;
  wire [15:0] _03604_;
  wire _03605_;
  wire [1:0] _03606_;
  wire _03607_;
  wire [1:0] _03608_;
  wire _03609_;
  wire [1:0] _03610_;
  wire _03611_;
  wire [7:0] _03612_;
  wire [1:0] _03613_;
  wire _03614_;
  wire _03615_;
  wire _03616_;
  wire _03617_;
  wire _03618_;
  wire _03619_;
  wire _03620_;
  wire _03621_;
  wire _03622_;
  wire _03623_;
  wire _03624_;
  wire _03625_;
  wire _03626_;
  wire _03627_;
  wire _03628_;
  wire _03629_;
  wire _03630_;
  wire _03631_;
  wire _03632_;
  wire _03633_;
  wire [7:0] _03634_;
  wire [3:0] _03635_;
  wire _03636_;
  wire [3:0] _03637_;
  wire _03638_;
  wire [3:0] _03639_;
  wire _03640_;
  wire _03641_;
  wire _03642_;
  wire _03643_;
  wire _03644_;
  wire _03645_;
  wire [15:0] _03646_;
  wire _03647_;
  wire [15:0] _03648_;
  wire _03649_;
  wire _03650_;
  wire [15:0] _03651_;
  wire _03652_;
  wire [7:0] _03653_;
  wire _03654_;
  wire [7:0] _03655_;
  wire _03656_;
  wire _03657_;
  wire [7:0] _03658_;
  wire _03659_;
  wire [16:0] _03660_;
  wire _03661_;
  wire [16:0] _03662_;
  wire _03663_;
  wire _03664_;
  wire _03665_;
  wire _03666_;
  wire _03667_;
  wire _03668_;
  wire _03669_;
  wire _03670_;
  wire _03671_;
  wire _03672_;
  wire _03673_;
  wire _03674_;
  wire _03675_;
  wire _03676_;
  wire _03677_;
  wire _03678_;
  wire _03679_;
  wire _03680_;
  wire _03681_;
  wire _03682_;
  wire _03683_;
  wire _03684_;
  wire _03685_;
  wire _03686_;
  wire _03687_;
  wire _03688_;
  wire _03689_;
  wire _03690_;
  wire _03691_;
  wire _03692_;
  wire _03693_;
  wire _03694_;
  wire _03695_;
  wire _03696_;
  wire _03697_;
  wire _03698_;
  wire _03699_;
  wire [7:0] _03700_;
  wire _03701_;
  wire _03702_;
  wire _03703_;
  wire _03704_;
  wire _03705_;
  wire _03706_;
  wire _03707_;
  wire _03708_;
  wire [1:0] _03709_;
  wire _03710_;
  wire [1:0] _03711_;
  wire _03712_;
  wire [1:0] _03713_;
  wire [7:0] _03714_;
  wire _03715_;
  wire [1:0] _03716_;
  wire _03717_;
  wire [1:0] _03718_;
  wire _03719_;
  wire _03720_;
  wire [1:0] _03721_;
  wire _03722_;
  wire [1:0] _03723_;
  wire _03724_;
  wire [1:0] _03725_;
  wire _03726_;
  wire _03727_;
  wire _03728_;
  wire _03729_;
  wire [1:0] _03730_;
  wire _03731_;
  wire [1:0] _03732_;
  wire _03733_;
  wire [1:0] _03734_;
  wire _03735_;
  wire [1:0] _03736_;
  wire _03737_;
  wire _03738_;
  wire _03739_;
  wire _03740_;
  wire _03741_;
  wire _03742_;
  wire _03743_;
  wire _03744_;
  wire _03745_;
  wire _03746_;
  wire _03747_;
  wire _03748_;
  wire _03749_;
  wire _03750_;
  wire _03751_;
  wire _03752_;
  wire _03753_;
  wire _03754_;
  wire _03755_;
  wire _03756_;
  wire _03757_;
  wire _03758_;
  wire [3:0] _03759_;
  wire _03760_;
  wire [3:0] _03761_;
  wire _03762_;
  wire [3:0] _03763_;
  wire _03764_;
  wire _03765_;
  wire _03766_;
  wire _03767_;
  wire _03768_;
  wire _03769_;
  wire [15:0] _03770_;
  wire _03771_;
  wire [15:0] _03772_;
  wire _03773_;
  wire _03774_;
  wire [15:0] _03775_;
  wire _03776_;
  wire [7:0] _03777_;
  wire _03778_;
  wire [7:0] _03779_;
  wire _03780_;
  wire _03781_;
  wire [7:0] _03782_;
  wire _03783_;
  wire [16:0] _03784_;
  wire _03785_;
  wire [16:0] _03786_;
  wire _03787_;
  wire _03788_;
  wire _03789_;
  wire _03790_;
  wire _03791_;
  wire _03792_;
  wire _03793_;
  wire [7:0] _03794_;
  wire _03795_;
  wire _03796_;
  wire _03797_;
  wire _03798_;
  wire _03799_;
  wire _03800_;
  wire _03801_;
  wire _03802_;
  wire _03803_;
  wire [7:0] _03804_;
  wire _03805_;
  wire _03806_;
  wire _03807_;
  wire _03808_;
  wire _03809_;
  wire _03810_;
  wire _03811_;
  wire _03812_;
  wire _03813_;
  wire _03814_;
  wire _03815_;
  wire _03816_;
  wire _03817_;
  wire _03818_;
  wire _03819_;
  wire _03820_;
  wire _03821_;
  wire _03822_;
  wire _03823_;
  wire _03824_;
  wire _03825_;
  wire _03826_;
  wire _03827_;
  wire _03828_;
  wire _03829_;
  wire _03830_;
  wire _03831_;
  wire _03832_;
  wire [1:0] _03833_;
  wire _03834_;
  wire [1:0] _03835_;
  wire _03836_;
  wire [1:0] _03837_;
  wire _03838_;
  wire _03839_;
  wire [1:0] _03840_;
  wire _03841_;
  wire [1:0] _03842_;
  wire _03843_;
  wire _03844_;
  wire [1:0] _03845_;
  wire _03846_;
  wire [1:0] _03847_;
  wire _03848_;
  wire [1:0] _03849_;
  wire _03850_;
  wire _03851_;
  wire _03852_;
  wire _03853_;
  wire [15:0] _03854_;
  wire _03855_;
  wire [15:0] _03856_;
  wire _03857_;
  wire [15:0] _03858_;
  wire _03859_;
  wire _03860_;
  wire [15:0] _03861_;
  wire _03862_;
  wire [15:0] _03863_;
  wire _03864_;
  wire [7:0] _03865_;
  wire _03866_;
  wire [7:0] _03867_;
  wire _03868_;
  wire [7:0] _03869_;
  wire _03870_;
  wire [7:0] _03871_;
  wire _03872_;
  wire [15:0] _03873_;
  wire _03874_;
  wire [7:0] _03875_;
  wire [7:0] _03876_;
  wire _03877_;
  wire [7:0] _03878_;
  wire _03879_;
  wire [7:0] _03880_;
  wire _03881_;
  wire _03882_;
  wire [7:0] _03883_;
  wire _03884_;
  wire [15:0] _03885_;
  wire _03886_;
  wire [7:0] _03887_;
  wire _03888_;
  wire [7:0] _03889_;
  wire [7:0] _03890_;
  wire _03891_;
  wire [7:0] _03892_;
  wire _03893_;
  wire [7:0] _03894_;
  wire _03895_;
  wire [15:0] _03896_;
  wire _03897_;
  wire _03898_;
  wire [7:0] _03899_;
  wire _03900_;
  wire [7:0] _03901_;
  wire _03902_;
  wire [7:0] _03903_;
  wire _03904_;
  wire _03905_;
  wire [7:0] _03906_;
  wire _03907_;
  wire [15:0] _03908_;
  wire _03909_;
  wire [7:0] _03910_;
  wire _03911_;
  wire [7:0] _03912_;
  wire _03913_;
  wire _03914_;
  wire [7:0] _03915_;
  wire _03916_;
  wire [7:0] _03917_;
  wire _03918_;
  wire [15:0] _03919_;
  wire _03920_;
  wire _03921_;
  wire [7:0] _03922_;
  wire _03923_;
  wire [7:0] _03924_;
  wire _03925_;
  wire [7:0] _03926_;
  wire _03927_;
  wire _03928_;
  wire [7:0] _03929_;
  wire _03930_;
  wire [7:0] _03931_;
  wire _03932_;
  wire [7:0] _03933_;
  wire _03934_;
  wire [7:0] _03935_;
  wire _03936_;
  wire _03937_;
  wire [7:0] _03938_;
  wire _03939_;
  wire [7:0] _03940_;
  wire _03941_;
  wire [7:0] _03942_;
  wire _03943_;
  wire _03944_;
  wire [7:0] _03945_;
  wire _03946_;
  wire [7:0] _03947_;
  wire _03948_;
  wire [7:0] _03949_;
  wire _03950_;
  wire _03951_;
  wire [7:0] _03952_;
  wire _03953_;
  wire [7:0] _03954_;
  wire _03955_;
  wire [7:0] _03956_;
  wire _03957_;
  wire [7:0] _03958_;
  wire _03959_;
  wire [7:0] _03960_;
  wire _03961_;
  wire [15:0] _03962_;
  wire _03963_;
  wire [15:0] _03964_;
  wire _03965_;
  wire [7:0] _03966_;
  wire [15:0] _03967_;
  wire _03968_;
  wire [15:0] _03969_;
  wire _03970_;
  wire [15:0] _03971_;
  wire _03972_;
  wire _03973_;
  wire [15:0] _03974_;
  wire _03975_;
  wire [1:0] _03976_;
  wire _03977_;
  wire [1:0] _03978_;
  wire _03979_;
  wire [1:0] _03980_;
  wire _03981_;
  wire [2:0] _03982_;
  wire [1:0] _03983_;
  wire _03984_;
  wire _03985_;
  wire _03986_;
  wire _03987_;
  wire _03988_;
  wire _03989_;
  wire _03990_;
  wire _03991_;
  wire _03992_;
  wire _03993_;
  wire _03994_;
  wire _03995_;
  wire _03996_;
  wire _03997_;
  wire _03998_;
  wire _03999_;
  wire _04000_;
  wire _04001_;
  wire _04002_;
  wire _04003_;
  wire _04004_;
  wire [3:0] _04005_;
  wire _04006_;
  wire [3:0] _04007_;
  wire _04008_;
  wire [3:0] _04009_;
  wire _04010_;
  wire _04011_;
  wire _04012_;
  wire _04013_;
  wire _04014_;
  wire _04015_;
  wire [15:0] _04016_;
  wire _04017_;
  wire [15:0] _04018_;
  wire _04019_;
  wire _04020_;
  wire [15:0] _04021_;
  wire _04022_;
  wire [7:0] _04023_;
  wire _04024_;
  wire [7:0] _04025_;
  wire _04026_;
  wire _04027_;
  wire [7:0] _04028_;
  wire _04029_;
  wire [16:0] _04030_;
  wire _04031_;
  wire [16:0] _04032_;
  wire _04033_;
  wire _04034_;
  wire _04035_;
  wire _04036_;
  wire _04037_;
  wire _04038_;
  wire _04039_;
  wire _04040_;
  wire _04041_;
  wire _04042_;
  wire _04043_;
  wire _04044_;
  wire _04045_;
  wire _04046_;
  wire _04047_;
  wire _04048_;
  wire _04049_;
  wire _04050_;
  wire _04051_;
  wire _04052_;
  wire _04053_;
  wire _04054_;
  wire _04055_;
  wire _04056_;
  wire [2:0] _04057_;
  wire _04058_;
  wire _04059_;
  wire _04060_;
  wire _04061_;
  wire _04062_;
  wire _04063_;
  wire _04064_;
  wire _04065_;
  wire _04066_;
  wire _04067_;
  wire _04068_;
  wire _04069_;
  wire _04070_;
  wire _04071_;
  wire _04072_;
  wire _04073_;
  wire _04074_;
  wire [3:0] _04075_;
  wire _04076_;
  wire _04077_;
  wire [1:0] _04078_;
  wire _04079_;
  wire [1:0] _04080_;
  wire _04081_;
  wire [1:0] _04082_;
  wire _04083_;
  wire _04084_;
  wire [1:0] _04085_;
  wire _04086_;
  wire [1:0] _04087_;
  wire _04088_;
  wire [1:0] _04089_;
  wire _04090_;
  wire [1:0] _04091_;
  wire _04092_;
  wire [1:0] _04093_;
  wire _04094_;
  wire _04095_;
  wire [3:0] _04096_;
  wire _04097_;
  wire [1:0] _04098_;
  wire _04099_;
  wire [1:0] _04100_;
  wire _04101_;
  wire [1:0] _04102_;
  wire _04103_;
  wire [1:0] _04104_;
  wire _04105_;
  wire _04106_;
  wire _04107_;
  wire _04108_;
  wire _04109_;
  wire _04110_;
  wire _04111_;
  wire _04112_;
  wire _04113_;
  wire _04114_;
  wire _04115_;
  wire _04116_;
  wire _04117_;
  wire _04118_;
  wire _04119_;
  wire _04120_;
  wire _04121_;
  wire _04122_;
  wire _04123_;
  wire _04124_;
  wire [3:0] _04125_;
  wire [3:0] _04126_;
  wire _04127_;
  wire [3:0] _04128_;
  wire _04129_;
  wire [3:0] _04130_;
  wire _04131_;
  wire _04132_;
  wire _04133_;
  wire _04134_;
  wire _04135_;
  wire _04136_;
  wire [15:0] _04137_;
  wire _04138_;
  wire [15:0] _04139_;
  wire _04140_;
  wire [15:0] _04141_;
  wire _04142_;
  wire [7:0] _04143_;
  wire _04144_;
  wire [7:0] _04145_;
  wire _04146_;
  wire [7:0] _04147_;
  wire [7:0] _04148_;
  wire _04149_;
  wire [16:0] _04150_;
  wire _04151_;
  wire [16:0] _04152_;
  wire _04153_;
  wire _04154_;
  wire _04155_;
  wire _04156_;
  wire _04157_;
  wire _04158_;
  wire _04159_;
  wire _04160_;
  wire _04161_;
  wire _04162_;
  wire _04163_;
  wire _04164_;
  wire _04165_;
  wire _04166_;
  wire [7:0] _04167_;
  wire _04168_;
  wire _04169_;
  wire _04170_;
  wire _04171_;
  wire _04172_;
  wire _04173_;
  wire _04174_;
  wire _04175_;
  wire _04176_;
  wire _04177_;
  wire _04178_;
  wire _04179_;
  wire _04180_;
  wire _04181_;
  wire _04182_;
  wire _04183_;
  wire [7:0] _04184_;
  wire _04185_;
  wire _04186_;
  wire _04187_;
  wire _04188_;
  wire _04189_;
  wire _04190_;
  wire _04191_;
  wire _04192_;
  wire _04193_;
  wire _04194_;
  wire _04195_;
  wire _04196_;
  wire [1:0] _04197_;
  wire _04198_;
  wire [1:0] _04199_;
  wire _04200_;
  wire [1:0] _04201_;
  wire _04202_;
  wire [7:0] _04203_;
  wire [1:0] _04204_;
  wire _04205_;
  wire [1:0] _04206_;
  wire _04207_;
  wire _04208_;
  wire [1:0] _04209_;
  wire _04210_;
  wire [1:0] _04211_;
  wire _04212_;
  wire [1:0] _04213_;
  wire _04214_;
  wire _04215_;
  wire _04216_;
  wire [15:0] _04217_;
  wire _04218_;
  wire [15:0] _04219_;
  wire _04220_;
  wire [15:0] _04221_;
  wire _04222_;
  wire [7:0] _04223_;
  wire [15:0] _04224_;
  wire _04225_;
  wire [1:0] _04226_;
  wire _04227_;
  wire [1:0] _04228_;
  wire _04229_;
  wire [1:0] _04230_;
  wire _04231_;
  wire _04232_;
  wire [1:0] _04233_;
  wire _04234_;
  wire _04235_;
  wire _04236_;
  wire _04237_;
  wire _04238_;
  wire _04239_;
  wire _04240_;
  wire _04241_;
  wire _04242_;
  wire _04243_;
  wire _04244_;
  wire _04245_;
  wire _04246_;
  wire _04247_;
  wire _04248_;
  wire _04249_;
  wire _04250_;
  wire _04251_;
  wire _04252_;
  wire [7:0] _04253_;
  wire [3:0] _04254_;
  wire _04255_;
  wire [3:0] _04256_;
  wire _04257_;
  wire [3:0] _04258_;
  wire _04259_;
  wire _04260_;
  wire _04261_;
  wire _04262_;
  wire _04263_;
  wire _04264_;
  wire [15:0] _04265_;
  wire _04266_;
  wire [15:0] _04267_;
  wire _04268_;
  wire [15:0] _04269_;
  wire _04270_;
  wire [7:0] _04271_;
  wire _04272_;
  wire [7:0] _04273_;
  wire _04274_;
  wire [7:0] _04275_;
  wire [7:0] _04276_;
  wire _04277_;
  wire [16:0] _04278_;
  wire _04279_;
  wire [16:0] _04280_;
  wire _04281_;
  wire _04282_;
  wire _04283_;
  wire _04284_;
  wire _04285_;
  wire _04286_;
  wire _04287_;
  wire _04288_;
  wire _04289_;
  wire _04290_;
  wire _04291_;
  wire _04292_;
  wire _04293_;
  wire [7:0] _04294_;
  wire _04295_;
  wire _04296_;
  wire _04297_;
  wire _04298_;
  wire _04299_;
  wire _04300_;
  wire _04301_;
  wire _04302_;
  wire _04303_;
  wire _04304_;
  wire _04305_;
  wire _04306_;
  wire _04307_;
  wire _04308_;
  wire _04309_;
  wire _04310_;
  wire [7:0] _04311_;
  wire _04312_;
  wire _04313_;
  wire _04314_;
  wire _04315_;
  wire _04316_;
  wire _04317_;
  wire _04318_;
  wire _04319_;
  wire _04320_;
  wire _04321_;
  wire _04322_;
  wire _04323_;
  wire _04324_;
  wire [1:0] _04325_;
  wire _04326_;
  wire [1:0] _04327_;
  wire _04328_;
  wire [1:0] _04329_;
  wire [7:0] _04330_;
  wire _04331_;
  wire [1:0] _04332_;
  wire _04333_;
  wire [1:0] _04334_;
  wire _04335_;
  wire _04336_;
  wire [1:0] _04337_;
  wire _04338_;
  wire [1:0] _04339_;
  wire _04340_;
  wire [1:0] _04341_;
  wire _04342_;
  wire _04343_;
  wire _04344_;
  wire [1:0] _04345_;
  wire _04346_;
  wire [1:0] _04347_;
  wire _04348_;
  wire [1:0] _04349_;
  wire _04350_;
  wire [1:0] _04351_;
  wire [7:0] _04352_;
  wire _04353_;
  wire _04354_;
  wire _04355_;
  wire _04356_;
  wire _04357_;
  wire _04358_;
  wire _04359_;
  wire _04360_;
  wire _04361_;
  wire _04362_;
  wire _04363_;
  wire _04364_;
  wire _04365_;
  wire _04366_;
  wire _04367_;
  wire _04368_;
  wire _04369_;
  wire _04370_;
  wire _04371_;
  wire _04372_;
  wire [3:0] _04373_;
  wire _04374_;
  wire [3:0] _04375_;
  wire _04376_;
  wire [3:0] _04377_;
  wire _04378_;
  wire _04379_;
  wire [7:0] _04380_;
  wire _04381_;
  wire _04382_;
  wire _04383_;
  wire [15:0] _04384_;
  wire _04385_;
  wire [15:0] _04386_;
  wire _04387_;
  wire _04388_;
  wire [15:0] _04389_;
  wire _04390_;
  wire [7:0] _04391_;
  wire _04392_;
  wire [7:0] _04393_;
  wire _04394_;
  wire [7:0] _04395_;
  wire _04396_;
  wire [16:0] _04397_;
  wire _04398_;
  wire [16:0] _04399_;
  wire _04400_;
  wire [7:0] _04401_;
  wire _04402_;
  wire _04403_;
  wire _04404_;
  wire _04405_;
  wire _04406_;
  wire _04407_;
  wire _04408_;
  wire _04409_;
  wire _04410_;
  wire _04411_;
  wire _04412_;
  wire _04413_;
  wire _04414_;
  wire _04415_;
  wire _04416_;
  wire [7:0] _04417_;
  wire _04418_;
  wire _04419_;
  wire _04420_;
  wire _04421_;
  wire _04422_;
  wire _04423_;
  wire _04424_;
  wire _04425_;
  wire _04426_;
  wire _04427_;
  wire _04428_;
  wire _04429_;
  wire _04430_;
  wire _04431_;
  wire _04432_;
  wire _04433_;
  wire _04434_;
  wire _04435_;
  wire _04436_;
  wire [7:0] _04437_;
  wire _04438_;
  wire _04439_;
  wire _04440_;
  wire _04441_;
  wire _04442_;
  wire _04443_;
  wire _04444_;
  wire [1:0] _04445_;
  wire _04446_;
  wire [1:0] _04447_;
  wire _04448_;
  wire [1:0] _04449_;
  wire _04450_;
  wire [1:0] _04451_;
  wire _04452_;
  wire [1:0] _04453_;
  wire _04454_;
  wire [7:0] _04455_;
  wire [1:0] _04456_;
  wire _04457_;
  wire [1:0] _04458_;
  wire _04459_;
  wire [1:0] _04460_;
  wire _04461_;
  wire _04462_;
  wire _04463_;
  wire _04464_;
  wire [15:0] _04465_;
  wire _04466_;
  wire [15:0] _04467_;
  wire _04468_;
  wire [15:0] _04469_;
  wire _04470_;
  wire [15:0] _04471_;
  wire _04472_;
  wire [15:0] _04473_;
  wire _04474_;
  wire [15:0] _04475_;
  wire _04476_;
  wire [15:0] _04477_;
  wire [7:0] _04478_;
  wire _04479_;
  wire [15:0] _04480_;
  wire _04481_;
  wire [15:0] _04482_;
  wire _04483_;
  wire [15:0] _04484_;
  wire _04485_;
  wire _04486_;
  wire [15:0] _04487_;
  wire _04488_;
  wire [15:0] _04489_;
  wire _04490_;
  wire [15:0] _04491_;
  wire _04492_;
  wire [15:0] _04493_;
  wire _04494_;
  wire [15:0] _04495_;
  wire _04496_;
  wire [7:0] _04497_;
  wire _04498_;
  wire [7:0] _04499_;
  wire [7:0] _04500_;
  wire _04501_;
  wire [7:0] _04502_;
  wire _04503_;
  wire [7:0] _04504_;
  wire _04505_;
  wire [7:0] _04506_;
  wire _04507_;
  wire _04508_;
  wire [7:0] _04509_;
  wire _04510_;
  wire [7:0] _04511_;
  wire _04512_;
  wire [7:0] _04513_;
  wire _04514_;
  wire [7:0] _04515_;
  wire _04516_;
  wire [7:0] _04517_;
  wire _04518_;
  wire [7:0] _04519_;
  wire _04520_;
  wire [7:0] _04521_;
  wire [7:0] _04522_;
  wire _04523_;
  wire [7:0] _04524_;
  wire _04525_;
  wire [7:0] _04526_;
  wire _04527_;
  wire [7:0] _04528_;
  wire _04529_;
  wire _04530_;
  wire [7:0] _04531_;
  wire _04532_;
  wire [7:0] _04533_;
  wire _04534_;
  wire [7:0] _04535_;
  wire _04536_;
  wire [7:0] _04537_;
  wire _04538_;
  wire [7:0] _04539_;
  wire _04540_;
  wire [7:0] _04541_;
  wire _04542_;
  wire [7:0] _04543_;
  wire [7:0] _04544_;
  wire _04545_;
  wire [7:0] _04546_;
  wire _04547_;
  wire [7:0] _04548_;
  wire _04549_;
  wire [15:0] _04550_;
  wire _04551_;
  wire _04552_;
  wire [15:0] _04553_;
  wire _04554_;
  wire [15:0] _04555_;
  wire _04556_;
  wire [15:0] _04557_;
  wire _04558_;
  wire [15:0] _04559_;
  wire _04560_;
  wire [15:0] _04561_;
  wire _04562_;
  wire [15:0] _04563_;
  wire _04564_;
  wire [15:0] _04565_;
  wire [7:0] _04566_;
  wire _04567_;
  wire [15:0] _04568_;
  wire _04569_;
  wire [15:0] _04570_;
  wire _04571_;
  wire [15:0] _04572_;
  wire _04573_;
  wire _04574_;
  wire [1:0] _04575_;
  wire _04576_;
  wire [1:0] _04577_;
  wire _04578_;
  wire [1:0] _04579_;
  wire _04580_;
  wire [1:0] _04581_;
  wire _04582_;
  wire _04583_;
  wire _04584_;
  wire _04585_;
  wire _04586_;
  wire _04587_;
  wire _04588_;
  wire _04589_;
  wire _04590_;
  wire _04591_;
  wire _04592_;
  wire [7:0] _04593_;
  wire _04594_;
  wire _04595_;
  wire _04596_;
  wire _04597_;
  wire _04598_;
  wire _04599_;
  wire _04600_;
  wire _04601_;
  wire [3:0] _04602_;
  wire _04603_;
  wire _04604_;
  wire [3:0] _04605_;
  wire _04606_;
  wire [3:0] _04607_;
  wire _04608_;
  wire _04609_;
  wire _04610_;
  wire _04611_;
  wire _04612_;
  wire [15:0] _04613_;
  wire _04614_;
  wire [15:0] _04615_;
  wire _04616_;
  wire [7:0] _04617_;
  wire [15:0] _04618_;
  wire _04619_;
  wire [7:0] _04620_;
  wire _04621_;
  wire [7:0] _04622_;
  wire _04623_;
  wire [7:0] _04624_;
  wire _04625_;
  wire _04626_;
  wire [16:0] _04627_;
  wire _04628_;
  wire [16:0] _04629_;
  wire _04630_;
  wire _04631_;
  wire _04632_;
  wire _04633_;
  wire _04634_;
  wire _04635_;
  wire _04636_;
  wire _04637_;
  wire [7:0] _04638_;
  wire _04639_;
  wire _04640_;
  wire _04641_;
  wire _04642_;
  wire _04643_;
  wire _04644_;
  wire _04645_;
  wire _04646_;
  wire _04647_;
  wire _04648_;
  wire _04649_;
  wire _04650_;
  wire _04651_;
  wire _04652_;
  wire _04653_;
  wire [7:0] _04654_;
  wire _04655_;
  wire _04656_;
  wire _04657_;
  wire _04658_;
  wire _04659_;
  wire _04660_;
  wire _04661_;
  wire _04662_;
  wire _04663_;
  wire _04664_;
  wire _04665_;
  wire _04666_;
  wire _04667_;
  wire _04668_;
  wire _04669_;
  wire _04670_;
  wire _04671_;
  wire _04672_;
  wire [7:0] _04673_;
  wire [1:0] _04674_;
  wire _04675_;
  wire [1:0] _04676_;
  wire _04677_;
  wire [1:0] _04678_;
  wire _04679_;
  wire _04680_;
  wire [1:0] _04681_;
  wire _04682_;
  wire [1:0] _04683_;
  wire _04684_;
  wire [1:0] _04685_;
  wire _04686_;
  wire [1:0] _04687_;
  wire _04688_;
  wire [1:0] _04689_;
  wire _04690_;
  wire _04691_;
  wire _04692_;
  wire [7:0] _04693_;
  wire [1:0] _04694_;
  wire _04695_;
  wire [1:0] _04696_;
  wire _04697_;
  wire [1:0] _04698_;
  wire _04699_;
  wire [1:0] _04700_;
  wire _04701_;
  wire _04702_;
  wire _04703_;
  wire _04704_;
  wire _04705_;
  wire _04706_;
  wire _04707_;
  wire _04708_;
  wire _04709_;
  wire _04710_;
  wire _04711_;
  wire _04712_;
  wire _04713_;
  wire _04714_;
  wire _04715_;
  wire _04716_;
  wire _04717_;
  wire _04718_;
  wire _04719_;
  wire _04720_;
  wire [3:0] _04721_;
  wire _04722_;
  wire [7:0] _04723_;
  wire [3:0] _04724_;
  wire _04725_;
  wire [3:0] _04726_;
  wire _04727_;
  wire _04728_;
  wire _04729_;
  wire _04730_;
  wire _04731_;
  wire _04732_;
  wire [15:0] _04733_;
  wire _04734_;
  wire [15:0] _04735_;
  wire _04736_;
  wire [15:0] _04737_;
  wire _04738_;
  wire [7:0] _04739_;
  wire _04740_;
  wire [7:0] _04741_;
  wire _04742_;
  wire [7:0] _04743_;
  wire _04744_;
  wire [7:0] _04745_;
  wire [16:0] _04746_;
  wire _04747_;
  wire [16:0] _04748_;
  wire _04749_;
  wire _04750_;
  wire _04751_;
  wire _04752_;
  wire _04753_;
  wire _04754_;
  wire _04755_;
  wire _04756_;
  wire _04757_;
  wire _04758_;
  wire _04759_;
  wire _04760_;
  wire _04761_;
  wire _04762_;
  wire [7:0] _04763_;
  wire _04764_;
  wire _04765_;
  wire _04766_;
  wire _04767_;
  wire _04768_;
  wire _04769_;
  wire _04770_;
  wire _04771_;
  wire _04772_;
  wire _04773_;
  wire _04774_;
  wire _04775_;
  wire _04776_;
  wire _04777_;
  wire _04778_;
  wire _04779_;
  wire _04780_;
  wire [7:0] _04781_;
  wire _04782_;
  wire _04783_;
  wire _04784_;
  wire _04785_;
  wire _04786_;
  wire _04787_;
  wire _04788_;
  wire _04789_;
  wire _04790_;
  wire _04791_;
  wire _04792_;
  wire [1:0] _04793_;
  wire _04794_;
  wire [1:0] _04795_;
  wire _04796_;
  wire [1:0] _04797_;
  wire _04798_;
  wire [7:0] _04799_;
  wire [1:0] _04800_;
  wire _04801_;
  wire [1:0] _04802_;
  wire _04803_;
  wire [1:0] _04804_;
  wire _04805_;
  wire _04806_;
  wire [1:0] _04807_;
  wire _04808_;
  wire [1:0] _04809_;
  wire _04810_;
  wire _04811_;
  wire _04812_;
  wire [15:0] _04813_;
  wire _04814_;
  wire [15:0] _04815_;
  wire _04816_;
  wire [15:0] _04817_;
  wire _04818_;
  wire [15:0] _04819_;
  wire _04820_;
  wire [7:0] _04821_;
  wire [1:0] _04822_;
  wire _04823_;
  wire [1:0] _04824_;
  wire _04825_;
  wire [1:0] _04826_;
  wire _04827_;
  wire [1:0] _04828_;
  wire _04829_;
  wire _04830_;
  wire _04831_;
  wire _04832_;
  wire _04833_;
  wire _04834_;
  wire _04835_;
  wire _04836_;
  wire _04837_;
  wire _04838_;
  wire _04839_;
  wire _04840_;
  wire _04841_;
  wire _04842_;
  wire _04843_;
  wire _04844_;
  wire _04845_;
  wire _04846_;
  wire _04847_;
  wire _04848_;
  wire [3:0] _04849_;
  wire [7:0] _04850_;
  wire _04851_;
  wire [3:0] _04852_;
  wire _04853_;
  wire [3:0] _04854_;
  wire _04855_;
  wire _04856_;
  wire _04857_;
  wire _04858_;
  wire _04859_;
  wire _04860_;
  wire [15:0] _04861_;
  wire _04862_;
  wire [15:0] _04863_;
  wire _04864_;
  wire [15:0] _04865_;
  wire _04866_;
  wire [7:0] _04867_;
  wire _04868_;
  wire [7:0] _04869_;
  wire _04870_;
  wire [7:0] _04871_;
  wire [7:0] _04872_;
  wire _04873_;
  wire [16:0] _04874_;
  wire _04875_;
  wire [16:0] _04876_;
  wire _04877_;
  wire _04878_;
  wire _04879_;
  wire _04880_;
  wire _04881_;
  wire _04882_;
  wire _04883_;
  wire _04884_;
  wire _04885_;
  wire _04886_;
  wire _04887_;
  wire _04888_;
  wire _04889_;
  wire _04890_;
  wire [7:0] _04891_;
  wire _04892_;
  wire _04893_;
  wire _04894_;
  wire _04895_;
  wire _04896_;
  wire _04897_;
  wire _04898_;
  wire _04899_;
  wire _04900_;
  wire _04901_;
  wire _04902_;
  wire _04903_;
  wire _04904_;
  wire _04905_;
  wire _04906_;
  wire _04907_;
  wire [7:0] _04908_;
  wire _04909_;
  wire _04910_;
  wire _04911_;
  wire _04912_;
  wire _04913_;
  wire _04914_;
  wire _04915_;
  wire _04916_;
  wire _04917_;
  wire _04918_;
  wire _04919_;
  wire _04920_;
  wire [1:0] _04921_;
  wire _04922_;
  wire [1:0] _04923_;
  wire _04924_;
  wire [1:0] _04925_;
  wire _04926_;
  wire [7:0] _04927_;
  wire [1:0] _04928_;
  wire _04929_;
  wire [1:0] _04930_;
  wire _04931_;
  wire _04932_;
  wire [1:0] _04933_;
  wire _04934_;
  wire [1:0] _04935_;
  wire _04936_;
  wire [1:0] _04937_;
  wire _04938_;
  wire _04939_;
  wire _04940_;
  wire [1:0] _04941_;
  wire _04942_;
  wire [1:0] _04943_;
  wire _04944_;
  wire [1:0] _04945_;
  wire _04946_;
  wire [1:0] _04947_;
  wire _04948_;
  wire _04949_;
  wire [7:0] _04950_;
  wire _04951_;
  wire _04952_;
  wire _04953_;
  wire _04954_;
  wire _04955_;
  wire _04956_;
  wire _04957_;
  wire _04958_;
  wire _04959_;
  wire _04960_;
  wire _04961_;
  wire _04962_;
  wire _04963_;
  wire _04964_;
  wire _04965_;
  wire _04966_;
  wire _04967_;
  wire _04968_;
  wire [3:0] _04969_;
  wire _04970_;
  wire [3:0] _04971_;
  wire _04972_;
  wire [3:0] _04973_;
  wire _04974_;
  wire _04975_;
  wire _04976_;
  wire [7:0] _04977_;
  wire _04978_;
  wire _04979_;
  wire [15:0] _04980_;
  wire _04981_;
  wire [15:0] _04982_;
  wire _04983_;
  wire [15:0] _04984_;
  wire _04985_;
  wire _04986_;
  wire [7:0] _04987_;
  wire _04988_;
  wire [7:0] _04989_;
  wire _04990_;
  wire [7:0] _04991_;
  wire _04992_;
  wire [16:0] _04993_;
  wire _04994_;
  wire [16:0] _04995_;
  wire _04996_;
  wire _04997_;
  wire [7:0] _04998_;
  wire _04999_;
  wire _05000_;
  wire _05001_;
  wire _05002_;
  wire _05003_;
  wire _05004_;
  wire _05005_;
  wire _05006_;
  wire _05007_;
  wire _05008_;
  wire _05009_;
  wire _05010_;
  wire _05011_;
  wire _05012_;
  wire _05013_;
  wire [7:0] _05014_;
  wire _05015_;
  wire _05016_;
  wire _05017_;
  wire _05018_;
  wire _05019_;
  wire _05020_;
  wire _05021_;
  wire _05022_;
  wire _05023_;
  wire _05024_;
  wire _05025_;
  wire _05026_;
  wire _05027_;
  wire _05028_;
  wire _05029_;
  wire _05030_;
  wire _05031_;
  wire _05032_;
  wire _05033_;
  wire [7:0] _05034_;
  wire _05035_;
  wire _05036_;
  wire _05037_;
  wire _05038_;
  wire _05039_;
  wire _05040_;
  wire [1:0] _05041_;
  wire _05042_;
  wire [1:0] _05043_;
  wire _05044_;
  wire [1:0] _05045_;
  wire _05046_;
  wire [1:0] _05047_;
  wire _05048_;
  wire [1:0] _05049_;
  wire _05050_;
  wire [1:0] _05051_;
  wire [7:0] _05052_;
  wire _05053_;
  wire [1:0] _05054_;
  wire _05055_;
  wire [1:0] _05056_;
  wire _05057_;
  wire _05058_;
  wire _05059_;
  wire [15:0] _05060_;
  wire _05061_;
  wire _05062_;
  wire [15:0] _05063_;
  wire _05064_;
  wire [15:0] _05065_;
  wire _05066_;
  wire [15:0] _05067_;
  wire _05068_;
  wire [15:0] _05069_;
  wire _05070_;
  wire [15:0] _05071_;
  wire _05072_;
  wire [15:0] _05073_;
  wire _05074_;
  wire [7:0] _05075_;
  wire [15:0] _05076_;
  wire _05077_;
  wire [15:0] _05078_;
  wire _05079_;
  wire [15:0] _05080_;
  wire _05081_;
  wire [15:0] _05082_;
  wire _05083_;
  wire _05084_;
  wire [15:0] _05085_;
  wire _05086_;
  wire [15:0] _05087_;
  wire _05088_;
  wire [15:0] _05089_;
  wire _05090_;
  wire [15:0] _05091_;
  wire _05092_;
  wire [7:0] _05093_;
  wire _05094_;
  wire [7:0] _05095_;
  wire _05096_;
  wire [7:0] _05097_;
  wire [7:0] _05098_;
  wire _05099_;
  wire [7:0] _05100_;
  wire _05101_;
  wire [7:0] _05102_;
  wire _05103_;
  wire [7:0] _05104_;
  wire _05105_;
  wire _05106_;
  wire [7:0] _05107_;
  wire _05108_;
  wire [7:0] _05109_;
  wire _05110_;
  wire [7:0] _05111_;
  wire _05112_;
  wire [7:0] _05113_;
  wire _05114_;
  wire [7:0] _05115_;
  wire _05116_;
  wire [7:0] _05117_;
  wire _05118_;
  wire [7:0] _05119_;
  wire [7:0] _05120_;
  wire _05121_;
  wire [7:0] _05122_;
  wire _05123_;
  wire [7:0] _05124_;
  wire _05125_;
  wire [7:0] _05126_;
  wire _05127_;
  wire _05128_;
  wire [7:0] _05129_;
  wire _05130_;
  wire [7:0] _05131_;
  wire _05132_;
  wire [7:0] _05133_;
  wire _05134_;
  wire [7:0] _05135_;
  wire _05136_;
  wire [7:0] _05137_;
  wire _05138_;
  wire [7:0] _05139_;
  wire _05140_;
  wire [7:0] _05141_;
  wire [7:0] _05142_;
  wire _05143_;
  wire [7:0] _05144_;
  wire _05145_;
  wire [15:0] _05146_;
  wire _05147_;
  wire [15:0] _05148_;
  wire _05149_;
  wire _05150_;
  wire [15:0] _05151_;
  wire _05152_;
  wire [15:0] _05153_;
  wire _05154_;
  wire [15:0] _05155_;
  wire _05156_;
  wire [15:0] _05157_;
  wire _05158_;
  wire [15:0] _05159_;
  wire _05160_;
  wire [15:0] _05161_;
  wire _05162_;
  wire [7:0] _05163_;
  wire [15:0] _05164_;
  wire _05165_;
  wire [15:0] _05166_;
  wire _05167_;
  wire [15:0] _05168_;
  wire _05169_;
  wire [1:0] _05170_;
  wire _05171_;
  wire _05172_;
  wire [1:0] _05173_;
  wire _05174_;
  wire [1:0] _05175_;
  wire _05176_;
  wire [1:0] _05177_;
  wire _05178_;
  wire _05179_;
  wire _05180_;
  wire _05181_;
  wire _05182_;
  wire _05183_;
  wire _05184_;
  wire _05185_;
  wire _05186_;
  wire _05187_;
  wire _05188_;
  wire _05189_;
  wire _05190_;
  wire [7:0] _05191_;
  wire _05192_;
  wire _05193_;
  wire _05194_;
  wire _05195_;
  wire _05196_;
  wire _05197_;
  wire [3:0] _05198_;
  wire _05199_;
  wire _05200_;
  wire [3:0] _05201_;
  wire _05202_;
  wire [3:0] _05203_;
  wire _05204_;
  wire _05205_;
  wire _05206_;
  wire _05207_;
  wire _05208_;
  wire [15:0] _05209_;
  wire _05210_;
  wire [15:0] _05211_;
  wire _05212_;
  wire [15:0] _05213_;
  wire _05214_;
  wire [7:0] _05215_;
  wire [7:0] _05216_;
  wire _05217_;
  wire [7:0] _05218_;
  wire _05219_;
  wire [7:0] _05220_;
  wire _05221_;
  wire _05222_;
  wire [16:0] _05223_;
  wire _05224_;
  wire [16:0] _05225_;
  wire _05226_;
  wire _05227_;
  wire _05228_;
  wire _05229_;
  wire _05230_;
  wire _05231_;
  wire _05232_;
  wire _05233_;
  wire _05234_;
  wire [7:0] _05235_;
  wire _05236_;
  wire _05237_;
  wire _05238_;
  wire _05239_;
  wire _05240_;
  wire _05241_;
  wire _05242_;
  wire _05243_;
  wire _05244_;
  wire _05245_;
  wire _05246_;
  wire _05247_;
  wire _05248_;
  wire _05249_;
  wire _05250_;
  wire [7:0] _05251_;
  wire _05252_;
  wire _05253_;
  wire _05254_;
  wire _05255_;
  wire _05256_;
  wire _05257_;
  wire _05258_;
  wire _05259_;
  wire _05260_;
  wire _05261_;
  wire _05262_;
  wire _05263_;
  wire _05264_;
  wire _05265_;
  wire _05266_;
  wire _05267_;
  wire _05268_;
  wire [1:0] _05269_;
  wire [7:0] _05270_;
  wire _05271_;
  wire [1:0] _05272_;
  wire _05273_;
  wire [1:0] _05274_;
  wire _05275_;
  wire _05276_;
  wire [1:0] _05277_;
  wire _05278_;
  wire [1:0] _05279_;
  wire _05280_;
  wire [1:0] _05281_;
  wire _05282_;
  wire [1:0] _05283_;
  wire _05284_;
  wire [1:0] _05285_;
  wire _05286_;
  wire _05287_;
  wire _05288_;
  wire [1:0] _05289_;
  wire _05290_;
  wire [7:0] _05291_;
  wire [1:0] _05292_;
  wire _05293_;
  wire [1:0] _05294_;
  wire _05295_;
  wire [1:0] _05296_;
  wire _05297_;
  wire _05298_;
  wire _05299_;
  wire _05300_;
  wire _05301_;
  wire _05302_;
  wire _05303_;
  wire _05304_;
  wire _05305_;
  wire _05306_;
  wire _05307_;
  wire _05308_;
  wire _05309_;
  wire _05310_;
  wire _05311_;
  wire _05312_;
  wire _05313_;
  wire _05314_;
  wire _05315_;
  wire _05316_;
  wire [3:0] _05317_;
  wire _05318_;
  wire [3:0] _05319_;
  wire [7:0] _05320_;
  wire _05321_;
  wire [3:0] _05322_;
  wire _05323_;
  wire _05324_;
  wire _05325_;
  wire _05326_;
  wire _05327_;
  wire _05328_;
  wire [15:0] _05329_;
  wire _05330_;
  wire [15:0] _05331_;
  wire _05332_;
  wire [15:0] _05333_;
  wire _05334_;
  wire [7:0] _05335_;
  wire _05336_;
  wire [7:0] _05337_;
  wire _05338_;
  wire [7:0] _05339_;
  wire _05340_;
  wire [16:0] _05341_;
  wire [7:0] _05342_;
  wire _05343_;
  wire [16:0] _05344_;
  wire _05345_;
  wire _05346_;
  wire _05347_;
  wire _05348_;
  wire _05349_;
  wire _05350_;
  wire _05351_;
  wire _05352_;
  wire _05353_;
  wire _05354_;
  wire _05355_;
  wire _05356_;
  wire _05357_;
  wire _05358_;
  wire [7:0] _05359_;
  wire _05360_;
  wire _05361_;
  wire _05362_;
  wire _05363_;
  wire _05364_;
  wire _05365_;
  wire _05366_;
  wire _05367_;
  wire _05368_;
  wire _05369_;
  wire _05370_;
  wire _05371_;
  wire _05372_;
  wire _05373_;
  wire _05374_;
  wire _05375_;
  wire _05376_;
  wire _05377_;
  wire [7:0] _05378_;
  wire _05379_;
  wire _05380_;
  wire _05381_;
  wire _05382_;
  wire _05383_;
  wire _05384_;
  wire _05385_;
  wire _05386_;
  wire _05387_;
  wire _05388_;
  wire [1:0] _05389_;
  wire _05390_;
  wire [1:0] _05391_;
  wire _05392_;
  wire [1:0] _05393_;
  wire _05394_;
  wire [1:0] _05395_;
  wire [7:0] _05396_;
  wire _05397_;
  wire [1:0] _05398_;
  wire _05399_;
  wire [1:0] _05400_;
  wire _05401_;
  wire [1:0] _05402_;
  wire _05403_;
  wire _05404_;
  wire [1:0] _05405_;
  wire _05406_;
  wire _05407_;
  wire _05408_;
  wire [15:0] _05409_;
  wire _05410_;
  wire [15:0] _05411_;
  wire _05412_;
  wire [15:0] _05413_;
  wire _05414_;
  wire [15:0] _05415_;
  wire _05416_;
  wire [1:0] _05417_;
  wire [7:0] _05418_;
  wire _05419_;
  wire [1:0] _05420_;
  wire _05421_;
  wire [1:0] _05422_;
  wire _05423_;
  wire [1:0] _05424_;
  wire _05425_;
  wire _05426_;
  wire _05427_;
  wire _05428_;
  wire _05429_;
  wire _05430_;
  wire _05431_;
  wire _05432_;
  wire _05433_;
  wire _05434_;
  wire _05435_;
  wire _05436_;
  wire _05437_;
  wire _05438_;
  wire _05439_;
  wire _05440_;
  wire _05441_;
  wire _05442_;
  wire _05443_;
  wire _05444_;
  wire [3:0] _05445_;
  wire _05446_;
  wire [7:0] _05447_;
  wire [3:0] _05448_;
  wire _05449_;
  wire [3:0] _05450_;
  wire _05451_;
  wire _05452_;
  wire _05453_;
  wire _05454_;
  wire _05455_;
  wire _05456_;
  wire [15:0] _05457_;
  wire _05458_;
  wire [15:0] _05459_;
  wire _05460_;
  wire [15:0] _05461_;
  wire _05462_;
  wire [7:0] _05463_;
  wire _05464_;
  wire [7:0] _05465_;
  wire _05466_;
  wire [7:0] _05467_;
  wire _05468_;
  wire [7:0] _05469_;
  wire [16:0] _05470_;
  wire _05471_;
  wire [16:0] _05472_;
  wire _05473_;
  wire _05474_;
  wire _05475_;
  wire _05476_;
  wire _05477_;
  wire _05478_;
  wire _05479_;
  wire _05480_;
  wire _05481_;
  wire _05482_;
  wire _05483_;
  wire _05484_;
  wire _05485_;
  wire _05486_;
  wire [7:0] _05487_;
  wire _05488_;
  wire _05489_;
  wire _05490_;
  wire _05491_;
  wire _05492_;
  wire _05493_;
  wire _05494_;
  wire _05495_;
  wire _05496_;
  wire _05497_;
  wire _05498_;
  wire _05499_;
  wire _05500_;
  wire _05501_;
  wire _05502_;
  wire _05503_;
  wire _05504_;
  wire _05505_;
  wire [7:0] _05506_;
  wire _05507_;
  wire _05508_;
  wire _05509_;
  wire _05510_;
  wire _05511_;
  wire _05512_;
  wire _05513_;
  wire _05514_;
  wire _05515_;
  wire _05516_;
  wire [1:0] _05517_;
  wire _05518_;
  wire [1:0] _05519_;
  wire _05520_;
  wire [1:0] _05521_;
  wire _05522_;
  wire [7:0] _05523_;
  wire [1:0] _05524_;
  wire _05525_;
  wire [1:0] _05526_;
  wire _05527_;
  wire [1:0] _05528_;
  wire _05529_;
  wire _05530_;
  wire [1:0] _05531_;
  wire _05532_;
  wire [1:0] _05533_;
  wire _05534_;
  wire _05535_;
  wire _05536_;
  wire [1:0] _05537_;
  wire _05538_;
  wire [1:0] _05539_;
  wire _05540_;
  wire [1:0] _05541_;
  wire _05542_;
  wire [1:0] _05543_;
  wire _05544_;
  wire _05545_;
  wire _05546_;
  wire _05547_;
  wire [7:0] _05548_;
  wire _05549_;
  wire _05550_;
  wire _05551_;
  wire _05552_;
  wire _05553_;
  wire _05554_;
  wire _05555_;
  wire _05556_;
  wire _05557_;
  wire _05558_;
  wire _05559_;
  wire _05560_;
  wire _05561_;
  wire _05562_;
  wire _05563_;
  wire _05564_;
  wire [3:0] _05565_;
  wire _05566_;
  wire [3:0] _05567_;
  wire _05568_;
  wire [3:0] _05569_;
  wire _05570_;
  wire _05571_;
  wire _05572_;
  wire _05573_;
  wire _05574_;
  wire [7:0] _05575_;
  wire [15:0] _05576_;
  wire _05577_;
  wire [15:0] _05578_;
  wire _05579_;
  wire [15:0] _05580_;
  wire _05581_;
  wire _05582_;
  wire [7:0] _05583_;
  wire _05584_;
  wire [7:0] _05585_;
  wire _05586_;
  wire [7:0] _05587_;
  wire _05588_;
  wire [16:0] _05589_;
  wire _05590_;
  wire [16:0] _05591_;
  wire _05592_;
  wire _05593_;
  wire _05594_;
  wire _05595_;
  wire [7:0] _05596_;
  wire _05597_;
  wire _05598_;
  wire _05599_;
  wire _05600_;
  wire _05601_;
  wire _05602_;
  wire _05603_;
  wire _05604_;
  wire _05605_;
  wire _05606_;
  wire _05607_;
  wire _05608_;
  wire _05609_;
  wire _05610_;
  wire _05611_;
  wire [7:0] _05612_;
  wire _05613_;
  wire _05614_;
  wire _05615_;
  wire _05616_;
  wire _05617_;
  wire _05618_;
  wire _05619_;
  wire _05620_;
  wire _05621_;
  wire _05622_;
  wire _05623_;
  wire _05624_;
  wire _05625_;
  wire _05626_;
  wire _05627_;
  wire _05628_;
  wire _05629_;
  wire _05630_;
  wire [7:0] _05631_;
  wire _05632_;
  wire _05633_;
  wire _05634_;
  wire _05635_;
  wire [1:0] _05636_;
  wire _05637_;
  wire _05638_;
  wire [1:0] _05639_;
  wire _05640_;
  wire [1:0] _05641_;
  wire _05642_;
  wire [1:0] _05643_;
  wire _05644_;
  wire [1:0] _05645_;
  wire _05646_;
  wire [1:0] _05647_;
  wire _05648_;
  wire [1:0] _05649_;
  wire [7:0] _05650_;
  wire _05651_;
  wire [1:0] _05652_;
  wire _05653_;
  wire _05654_;
  wire _05655_;
  wire [15:0] _05656_;
  wire _05657_;
  wire _05658_;
  wire [15:0] _05659_;
  wire _05660_;
  wire [15:0] _05661_;
  wire _05662_;
  wire [15:0] _05663_;
  wire _05664_;
  wire [15:0] _05665_;
  wire _05666_;
  wire [15:0] _05667_;
  wire _05668_;
  wire [15:0] _05669_;
  wire _05670_;
  wire [15:0] _05671_;
  wire _05672_;
  wire [7:0] _05673_;
  wire [15:0] _05674_;
  wire _05675_;
  wire [15:0] _05676_;
  wire _05677_;
  wire [15:0] _05678_;
  wire _05679_;
  wire _05680_;
  wire [15:0] _05681_;
  wire _05682_;
  wire [15:0] _05683_;
  wire _05684_;
  wire [15:0] _05685_;
  wire _05686_;
  wire [15:0] _05687_;
  wire _05688_;
  wire [15:0] _05689_;
  wire _05690_;
  wire [15:0] _05691_;
  wire _05692_;
  wire [15:0] _05693_;
  wire _05694_;
  wire [7:0] _05695_;
  wire [15:0] _05696_;
  wire _05697_;
  wire [15:0] _05698_;
  wire _05699_;
  wire [15:0] _05700_;
  wire _05701_;
  wire _05702_;
  wire [15:0] _05703_;
  wire _05704_;
  wire [15:0] _05705_;
  wire _05706_;
  wire [15:0] _05707_;
  wire _05708_;
  wire [15:0] _05709_;
  wire _05710_;
  wire [7:0] _05711_;
  wire _05712_;
  wire [7:0] _05713_;
  wire _05714_;
  wire [7:0] _05715_;
  wire _05716_;
  wire [7:0] _05717_;
  wire [7:0] _05718_;
  wire _05719_;
  wire [7:0] _05720_;
  wire _05721_;
  wire [7:0] _05722_;
  wire _05723_;
  wire _05724_;
  wire [7:0] _05725_;
  wire _05726_;
  wire [7:0] _05727_;
  wire _05728_;
  wire [7:0] _05729_;
  wire _05730_;
  wire [7:0] _05731_;
  wire _05732_;
  wire [7:0] _05733_;
  wire _05734_;
  wire [7:0] _05735_;
  wire _05736_;
  wire [7:0] _05737_;
  wire _05738_;
  wire [7:0] _05739_;
  wire [7:0] _05740_;
  wire _05741_;
  wire [7:0] _05742_;
  wire _05743_;
  wire [7:0] _05744_;
  wire _05745_;
  wire _05746_;
  wire [7:0] _05747_;
  wire _05748_;
  wire [7:0] _05749_;
  wire _05750_;
  wire [7:0] _05751_;
  wire _05752_;
  wire [7:0] _05753_;
  wire _05754_;
  wire [7:0] _05755_;
  wire _05756_;
  wire [7:0] _05757_;
  wire _05758_;
  wire [7:0] _05759_;
  wire _05760_;
  wire _05761_;
  wire [7:0] _05762_;
  wire _05763_;
  wire [7:0] _05764_;
  wire _05765_;
  wire [7:0] _05766_;
  wire _05767_;
  wire _05768_;
  wire [7:0] _05769_;
  wire _05770_;
  wire [7:0] _05771_;
  wire _05772_;
  wire [7:0] _05773_;
  wire _05774_;
  wire [7:0] _05775_;
  wire _05776_;
  wire [7:0] _05777_;
  wire _05778_;
  wire [7:0] _05779_;
  wire _05780_;
  wire [7:0] _05781_;
  wire _05782_;
  wire _05783_;
  wire [7:0] _05784_;
  wire _05785_;
  wire [7:0] _05786_;
  wire _05787_;
  wire [7:0] _05788_;
  wire _05789_;
  wire _05790_;
  wire [7:0] _05791_;
  wire _05792_;
  wire [7:0] _05793_;
  wire _05794_;
  wire [7:0] _05795_;
  wire _05796_;
  wire [7:0] _05797_;
  wire _05798_;
  wire [7:0] _05799_;
  wire _05800_;
  wire [7:0] _05801_;
  wire _05802_;
  wire [7:0] _05803_;
  wire _05804_;
  wire [18:0] _05805_;
  wire [7:0] _05806_;
  wire _05807_;
  wire [15:0] _05808_;
  wire _05809_;
  wire [15:0] _05810_;
  wire _05811_;
  wire _05812_;
  wire [15:0] _05813_;
  wire _05814_;
  wire [15:0] _05815_;
  wire _05816_;
  wire [15:0] _05817_;
  wire _05818_;
  wire [15:0] _05819_;
  wire _05820_;
  wire [15:0] _05821_;
  wire _05822_;
  wire [15:0] _05823_;
  wire _05824_;
  wire [15:0] _05825_;
  wire _05826_;
  wire [18:0] _05827_;
  wire [15:0] _05828_;
  wire _05829_;
  wire [15:0] _05830_;
  wire _05831_;
  wire [15:0] _05832_;
  wire _05833_;
  wire _05834_;
  wire [15:0] _05835_;
  wire _05836_;
  wire [15:0] _05837_;
  wire _05838_;
  wire [15:0] _05839_;
  wire _05840_;
  wire [15:0] _05841_;
  wire _05842_;
  wire [15:0] _05843_;
  wire _05844_;
  wire [15:0] _05845_;
  wire _05846_;
  wire [15:0] _05847_;
  wire _05848_;
  wire [7:0] _05849_;
  wire [15:0] _05850_;
  wire _05851_;
  wire [15:0] _05852_;
  wire _05853_;
  wire [1:0] _05854_;
  wire _05855_;
  wire _05856_;
  wire [1:0] _05857_;
  wire _05858_;
  wire [1:0] _05859_;
  wire _05860_;
  wire [1:0] _05861_;
  wire _05862_;
  wire _05863_;
  wire _05864_;
  wire _05865_;
  wire _05866_;
  wire _05867_;
  wire _05868_;
  wire _05869_;
  wire _05870_;
  wire _05871_;
  wire _05872_;
  wire _05873_;
  wire _05874_;
  wire _05875_;
  wire _05876_;
  wire [7:0] _05877_;
  wire _05878_;
  wire _05879_;
  wire _05880_;
  wire _05881_;
  wire [3:0] _05882_;
  wire _05883_;
  wire [3:0] _05884_;
  wire _05885_;
  wire _05886_;
  wire [3:0] _05887_;
  wire _05888_;
  wire _05889_;
  wire _05890_;
  wire _05891_;
  wire _05892_;
  wire [15:0] _05893_;
  wire _05894_;
  wire [15:0] _05895_;
  wire _05896_;
  wire [15:0] _05897_;
  wire _05898_;
  wire [7:0] _05899_;
  wire [7:0] _05900_;
  wire _05901_;
  wire [7:0] _05902_;
  wire _05903_;
  wire [7:0] _05904_;
  wire _05905_;
  wire [16:0] _05906_;
  wire _05907_;
  wire _05908_;
  wire [16:0] _05909_;
  wire _05910_;
  wire _05911_;
  wire _05912_;
  wire _05913_;
  wire _05914_;
  wire _05915_;
  wire _05916_;
  wire _05917_;
  wire _05918_;
  wire [7:0] _05919_;
  wire _05920_;
  wire _05921_;
  wire _05922_;
  wire _05923_;
  wire _05924_;
  wire _05925_;
  wire _05926_;
  wire _05927_;
  wire _05928_;
  wire _05929_;
  wire _05930_;
  wire _05931_;
  wire _05932_;
  wire _05933_;
  wire _05934_;
  wire _05935_;
  wire _05936_;
  wire [7:0] _05937_;
  wire _05938_;
  wire _05939_;
  wire _05940_;
  wire _05941_;
  wire _05942_;
  wire _05943_;
  wire _05944_;
  wire _05945_;
  wire _05946_;
  wire _05947_;
  wire _05948_;
  wire _05949_;
  wire _05950_;
  wire _05951_;
  wire _05952_;
  wire [1:0] _05953_;
  wire _05954_;
  wire [7:0] _05955_;
  wire [1:0] _05956_;
  wire _05957_;
  wire [1:0] _05958_;
  wire _05959_;
  wire [1:0] _05960_;
  wire _05961_;
  wire _05962_;
  wire [1:0] _05963_;
  wire _05964_;
  wire [1:0] _05965_;
  wire _05966_;
  wire [1:0] _05967_;
  wire _05968_;
  wire [1:0] _05969_;
  wire _05970_;
  wire _05971_;
  wire _05972_;
  wire [1:0] _05973_;
  wire _05974_;
  wire [1:0] _05975_;
  wire [2:0] _05976_;
  wire _05977_;
  wire [1:0] _05978_;
  wire _05979_;
  wire [1:0] _05980_;
  wire _05981_;
  wire _05982_;
  wire _05983_;
  wire _05984_;
  wire _05985_;
  wire _05986_;
  wire _05987_;
  wire _05988_;
  wire _05989_;
  wire _05990_;
  wire _05991_;
  wire _05992_;
  wire _05993_;
  wire _05994_;
  wire _05995_;
  wire _05996_;
  wire _05997_;
  wire _05998_;
  wire _05999_;
  wire _06000_;
  wire [3:0] _06001_;
  wire _06002_;
  wire [3:0] _06003_;
  wire _06004_;
  wire [1:0] _06005_;
  wire [3:0] _06006_;
  wire _06007_;
  wire _06008_;
  wire _06009_;
  wire _06010_;
  wire _06011_;
  wire [15:0] _06012_;
  wire _06013_;
  wire _06014_;
  wire [15:0] _06015_;
  wire _06016_;
  wire [15:0] _06017_;
  wire _06018_;
  wire [7:0] _06019_;
  wire _06020_;
  wire [7:0] _06021_;
  wire _06022_;
  wire [7:0] _06023_;
  wire _06024_;
  wire [16:0] _06025_;
  wire _06026_;
  wire [1:0] _06027_;
  wire [16:0] _06028_;
  wire _06029_;
  wire _06030_;
  wire _06031_;
  wire _06032_;
  wire _06033_;
  wire _06034_;
  wire _06035_;
  wire _06036_;
  wire _06037_;
  wire _06038_;
  wire [1:0] _06039_;
  wire _06040_;
  wire _06041_;
  wire _06042_;
  wire _06043_;
  wire _06044_;
  wire _06045_;
  wire _06046_;
  wire _06047_;
  wire _06048_;
  wire _06049_;
  wire _06050_;
  wire [1:0] _06051_;
  wire _06052_;
  wire _06053_;
  wire _06054_;
  wire _06055_;
  wire _06056_;
  wire _06057_;
  wire _06058_;
  wire _06059_;
  wire _06060_;
  wire _06061_;
  wire _06062_;
  wire _06063_;
  wire _06064_;
  wire _06065_;
  wire _06066_;
  wire _06067_;
  wire _06068_;
  wire _06069_;
  wire _06070_;
  wire _06071_;
  wire _06072_;
  wire _06073_;
  wire _06074_;
  wire [1:0] _06075_;
  wire _06076_;
  wire _06077_;
  wire [1:0] _06078_;
  wire _06079_;
  wire [1:0] _06080_;
  wire _06081_;
  wire [1:0] _06082_;
  wire _06083_;
  wire [1:0] _06084_;
  wire _06085_;
  wire _06086_;
  wire [1:0] _06087_;
  wire _06088_;
  wire [1:0] _06089_;
  wire _06090_;
  wire _06091_;
  wire [1:0] _06092_;
  wire _06093_;
  wire _06094_;
  wire _06095_;
  wire [15:0] _06096_;
  wire _06097_;
  wire [15:0] _06098_;
  wire _06099_;
  wire _06100_;
  wire [15:0] _06101_;
  wire _06102_;
  wire [15:0] _06103_;
  wire _06104_;
  wire [1:0] _06105_;
  wire _06106_;
  wire _06107_;
  wire [1:0] _06108_;
  wire _06109_;
  wire [1:0] _06110_;
  wire _06111_;
  wire [1:0] _06112_;
  wire _06113_;
  wire _06114_;
  wire _06115_;
  wire _06116_;
  wire _06117_;
  wire _06118_;
  wire _06119_;
  wire _06120_;
  wire _06121_;
  wire _06122_;
  wire _06123_;
  wire _06124_;
  wire _06125_;
  wire _06126_;
  wire _06127_;
  wire _06128_;
  wire _06129_;
  wire _06130_;
  wire _06131_;
  wire _06132_;
  wire _06133_;
  wire [3:0] _06134_;
  wire _06135_;
  wire [3:0] _06136_;
  wire _06137_;
  wire _06138_;
  wire [3:0] _06139_;
  wire _06140_;
  wire _06141_;
  wire _06142_;
  wire _06143_;
  wire _06144_;
  wire _06145_;
  wire [15:0] _06146_;
  wire _06147_;
  wire [15:0] _06148_;
  wire _06149_;
  wire [15:0] _06150_;
  wire _06151_;
  wire [7:0] _06152_;
  wire _06153_;
  wire _06154_;
  wire [7:0] _06155_;
  wire _06156_;
  wire [7:0] _06157_;
  wire _06158_;
  wire [16:0] _06159_;
  wire _06160_;
  wire _06161_;
  wire [16:0] _06162_;
  wire _06163_;
  wire _06164_;
  wire _06165_;
  wire _06166_;
  wire _06167_;
  wire _06168_;
  wire _06169_;
  wire _06170_;
  wire _06171_;
  wire _06172_;
  wire _06173_;
  wire _06174_;
  wire _06175_;
  wire _06176_;
  wire _06177_;
  wire _06178_;
  wire _06179_;
  wire _06180_;
  wire _06181_;
  wire _06182_;
  wire _06183_;
  wire _06184_;
  wire _06185_;
  wire _06186_;
  wire _06187_;
  wire _06188_;
  wire _06189_;
  wire _06190_;
  wire _06191_;
  wire _06192_;
  wire _06193_;
  wire _06194_;
  wire _06195_;
  wire _06196_;
  wire _06197_;
  wire _06198_;
  wire _06199_;
  wire _06200_;
  wire _06201_;
  wire _06202_;
  wire _06203_;
  wire [3:0] _06204_;
  wire _06205_;
  wire _06206_;
  wire _06207_;
  wire [1:0] _06208_;
  wire _06209_;
  wire _06210_;
  wire [1:0] _06211_;
  wire _06212_;
  wire [1:0] _06213_;
  wire _06214_;
  wire [1:0] _06215_;
  wire _06216_;
  wire [1:0] _06217_;
  wire _06218_;
  wire [1:0] _06219_;
  wire _06220_;
  wire [1:0] _06221_;
  wire _06222_;
  wire [3:0] _06223_;
  wire [1:0] _06224_;
  wire _06225_;
  wire _06226_;
  wire _06227_;
  wire [1:0] _06228_;
  wire _06229_;
  wire [1:0] _06230_;
  wire _06231_;
  wire _06232_;
  wire [1:0] _06233_;
  wire _06234_;
  wire [1:0] _06235_;
  wire _06236_;
  wire _06237_;
  wire _06238_;
  wire _06239_;
  wire _06240_;
  wire _06241_;
  wire _06242_;
  wire _06243_;
  wire _06244_;
  wire _06245_;
  wire _06246_;
  wire _06247_;
  wire _06248_;
  wire _06249_;
  wire _06250_;
  wire _06251_;
  wire [3:0] _06252_;
  wire _06253_;
  wire _06254_;
  wire _06255_;
  wire [3:0] _06256_;
  wire _06257_;
  wire [3:0] _06258_;
  wire _06259_;
  wire _06260_;
  wire [3:0] _06261_;
  wire _06262_;
  wire _06263_;
  wire _06264_;
  wire _06265_;
  wire _06266_;
  wire [15:0] _06267_;
  wire _06268_;
  wire [15:0] _06269_;
  wire _06270_;
  wire [15:0] _06271_;
  wire _06272_;
  wire [7:0] _06273_;
  wire _06274_;
  wire _06275_;
  wire [7:0] _06276_;
  wire _06277_;
  wire [7:0] _06278_;
  wire _06279_;
  wire [16:0] _06280_;
  wire _06281_;
  wire _06282_;
  wire [16:0] _06283_;
  wire _06284_;
  wire _06285_;
  wire _06286_;
  wire _06287_;
  wire _06288_;
  wire _06289_;
  wire _06290_;
  wire _06291_;
  wire _06292_;
  wire _06293_;
  wire _06294_;
  wire _06295_;
  wire _06296_;
  wire _06297_;
  wire _06298_;
  wire _06299_;
  wire _06300_;
  wire _06301_;
  wire _06302_;
  wire _06303_;
  wire _06304_;
  wire _06305_;
  wire _06306_;
  wire _06307_;
  wire _06308_;
  wire _06309_;
  wire _06310_;
  wire [15:0] _06311_;
  wire _06312_;
  wire _06313_;
  wire _06314_;
  wire _06315_;
  wire _06316_;
  wire _06317_;
  wire _06318_;
  wire _06319_;
  wire _06320_;
  wire _06321_;
  wire _06322_;
  wire _06323_;
  wire _06324_;
  wire _06325_;
  wire _06326_;
  wire [1:0] _06327_;
  wire _06328_;
  wire [15:0] _06329_;
  wire [1:0] _06330_;
  wire _06331_;
  wire [1:0] _06332_;
  wire _06333_;
  wire [1:0] _06334_;
  wire _06335_;
  wire [1:0] _06336_;
  wire _06337_;
  wire _06338_;
  wire [1:0] _06339_;
  wire _06340_;
  wire [1:0] _06341_;
  wire _06342_;
  wire [1:0] _06343_;
  wire _06344_;
  wire _06345_;
  wire _06346_;
  wire [15:0] _06347_;
  wire _06348_;
  wire [15:0] _06349_;
  wire _06350_;
  wire [15:0] _06351_;
  wire [15:0] _06352_;
  wire _06353_;
  wire [15:0] _06354_;
  wire _06355_;
  wire [15:0] _06356_;
  wire _06357_;
  wire _06358_;
  wire [15:0] _06359_;
  wire _06360_;
  wire [15:0] _06361_;
  wire _06362_;
  wire [15:0] _06363_;
  wire _06364_;
  wire [15:0] _06365_;
  wire _06366_;
  wire [15:0] _06367_;
  wire _06368_;
  wire [15:0] _06369_;
  wire _06370_;
  wire [15:0] _06371_;
  wire _06372_;
  wire [7:0] _06373_;
  wire [15:0] _06374_;
  wire _06375_;
  wire [15:0] _06376_;
  wire _06377_;
  wire [15:0] _06378_;
  wire _06379_;
  wire _06380_;
  wire [15:0] _06381_;
  wire _06382_;
  wire [15:0] _06383_;
  wire _06384_;
  wire [15:0] _06385_;
  wire _06386_;
  wire [15:0] _06387_;
  wire _06388_;
  wire [15:0] _06389_;
  wire _06390_;
  wire [15:0] _06391_;
  wire _06392_;
  wire [15:0] _06393_;
  wire _06394_;
  wire [7:0] _06395_;
  wire [15:0] _06396_;
  wire _06397_;
  wire [15:0] _06398_;
  wire _06399_;
  wire [15:0] _06400_;
  wire _06401_;
  wire _06402_;
  wire [7:0] _06403_;
  wire _06404_;
  wire [7:0] _06405_;
  wire _06406_;
  wire [7:0] _06407_;
  wire _06408_;
  wire [7:0] _06409_;
  wire _06410_;
  wire [7:0] _06411_;
  wire _06412_;
  wire [7:0] _06413_;
  wire _06414_;
  wire [7:0] _06415_;
  wire _06416_;
  wire [7:0] _06417_;
  wire [7:0] _06418_;
  wire _06419_;
  wire [7:0] _06420_;
  wire _06421_;
  wire [7:0] _06422_;
  wire _06423_;
  wire _06424_;
  wire [7:0] _06425_;
  wire _06426_;
  wire [7:0] _06427_;
  wire _06428_;
  wire [7:0] _06429_;
  wire _06430_;
  wire [7:0] _06431_;
  wire _06432_;
  wire [7:0] _06433_;
  wire _06434_;
  wire [7:0] _06435_;
  wire _06436_;
  wire [7:0] _06437_;
  wire _06438_;
  wire [16:0] _06439_;
  wire [7:0] _06440_;
  wire _06441_;
  wire [7:0] _06442_;
  wire _06443_;
  wire [7:0] _06444_;
  wire _06445_;
  wire _06446_;
  wire [7:0] _06447_;
  wire _06448_;
  wire [7:0] _06449_;
  wire _06450_;
  wire [7:0] _06451_;
  wire _06452_;
  wire [7:0] _06453_;
  wire _06454_;
  wire [7:0] _06455_;
  wire _06456_;
  wire [7:0] _06457_;
  wire _06458_;
  wire [7:0] _06459_;
  wire _06460_;
  wire [16:0] _06461_;
  wire [7:0] _06462_;
  wire _06463_;
  wire [7:0] _06464_;
  wire _06465_;
  wire [7:0] _06466_;
  wire _06467_;
  wire _06468_;
  wire [7:0] _06469_;
  wire _06470_;
  wire [7:0] _06471_;
  wire _06472_;
  wire [7:0] _06473_;
  wire _06474_;
  wire [7:0] _06475_;
  wire _06476_;
  wire [7:0] _06477_;
  wire _06478_;
  wire [7:0] _06479_;
  wire _06480_;
  wire [7:0] _06481_;
  wire _06482_;
  wire [7:0] _06483_;
  wire _06484_;
  wire [7:0] _06485_;
  wire _06486_;
  wire [7:0] _06487_;
  wire _06488_;
  wire [7:0] _06489_;
  wire _06490_;
  wire [7:0] _06491_;
  wire _06492_;
  wire [7:0] _06493_;
  wire _06494_;
  wire [7:0] _06495_;
  wire _06496_;
  wire _06497_;
  wire [15:0] _06498_;
  wire _06499_;
  wire [15:0] _06500_;
  wire _06501_;
  wire [15:0] _06502_;
  wire _06503_;
  wire _06504_;
  wire [15:0] _06505_;
  wire _06506_;
  wire [15:0] _06507_;
  wire _06508_;
  wire [15:0] _06509_;
  wire _06510_;
  wire _06511_;
  wire [15:0] _06512_;
  wire _06513_;
  wire [15:0] _06514_;
  wire _06515_;
  wire [15:0] _06516_;
  wire _06517_;
  wire [15:0] _06518_;
  wire _06519_;
  wire _06520_;
  wire [15:0] _06521_;
  wire _06522_;
  wire [15:0] _06523_;
  wire _06524_;
  wire [15:0] _06525_;
  wire _06526_;
  wire [15:0] _06527_;
  wire _06528_;
  wire [15:0] _06529_;
  wire _06530_;
  wire [15:0] _06531_;
  wire _06532_;
  wire [15:0] _06533_;
  wire _06534_;
  wire [15:0] _06535_;
  wire _06536_;
  wire [15:0] _06537_;
  wire _06538_;
  wire [15:0] _06539_;
  wire _06540_;
  wire [15:0] _06541_;
  wire _06542_;
  wire [2:0] _06543_;
  wire _06544_;
  wire _06545_;
  wire _06546_;
  wire _06547_;
  wire _06548_;
  wire _06549_;
  wire _06550_;
  wire _06551_;
  wire [15:0] _06552_;
  wire _06553_;
  wire _06554_;
  wire _06555_;
  wire _06556_;
  wire _06557_;
  wire _06558_;
  wire _06559_;
  wire _06560_;
  wire [15:0] _06561_;
  wire _06562_;
  wire _06563_;
  wire _06564_;
  wire _06565_;
  wire _06566_;
  wire _06567_;
  wire _06568_;
  wire _06569_;
  wire [15:0] _06570_;
  wire _06571_;
  wire _06572_;
  wire _06573_;
  wire _06574_;
  wire _06575_;
  wire _06576_;
  wire _06577_;
  wire _06578_;
  wire [15:0] _06579_;
  wire _06580_;
  wire _06581_;
  wire _06582_;
  wire _06583_;
  wire _06584_;
  wire _06585_;
  wire _06586_;
  wire [15:0] _06587_;
  wire _06588_;
  wire [15:0] _06589_;
  wire _06590_;
  wire [15:0] _06591_;
  wire _06592_;
  wire [15:0] _06593_;
  wire _06594_;
  wire [15:0] _06595_;
  wire _06596_;
  wire [15:0] _06597_;
  wire _06598_;
  wire [15:0] _06599_;
  wire _06600_;
  wire _06601_;
  wire [15:0] _06602_;
  wire _06603_;
  wire [15:0] _06604_;
  wire _06605_;
  wire _06606_;
  wire [15:0] _06607_;
  wire _06608_;
  wire [15:0] _06609_;
  wire _06610_;
  wire _06611_;
  wire [15:0] _06612_;
  wire _06613_;
  wire [15:0] _06614_;
  wire _06615_;
  wire _06616_;
  wire [15:0] _06617_;
  wire _06618_;
  wire [15:0] _06619_;
  wire _06620_;
  wire [15:0] _06621_;
  wire _06622_;
  wire [15:0] _06623_;
  wire _06624_;
  wire [15:0] _06625_;
  wire _06626_;
  wire [15:0] _06627_;
  wire _06628_;
  wire [15:0] _06629_;
  wire _06630_;
  wire _06631_;
  wire _06632_;
  wire _06633_;
  wire _06634_;
  wire _06635_;
  wire _06636_;
  wire _06637_;
  wire _06638_;
  wire [15:0] _06639_;
  wire _06640_;
  wire _06641_;
  wire _06642_;
  wire _06643_;
  wire _06644_;
  wire _06645_;
  wire _06646_;
  wire _06647_;
  wire [15:0] _06648_;
  wire _06649_;
  wire _06650_;
  wire [15:0] _06651_;
  wire _06652_;
  wire [15:0] _06653_;
  wire _06654_;
  wire [15:0] _06655_;
  wire _06656_;
  wire [2:0] _06657_;
  wire _06658_;
  wire _06659_;
  wire _06660_;
  wire _06661_;
  wire _06662_;
  wire _06663_;
  wire _06664_;
  wire _06665_;
  wire _06666_;
  wire _06667_;
  wire _06668_;
  wire [15:0] _06669_;
  wire _06670_;
  wire [15:0] _06671_;
  wire _06672_;
  wire [15:0] _06673_;
  wire _06674_;
  wire [15:0] _06675_;
  wire _06676_;
  wire [15:0] _06677_;
  wire _06678_;
  wire [15:0] _06679_;
  wire _06680_;
  wire [15:0] _06681_;
  wire _06682_;
  wire [15:0] _06683_;
  wire _06684_;
  wire _06685_;
  wire [15:0] _06686_;
  wire _06687_;
  wire [15:0] _06688_;
  wire _06689_;
  wire [15:0] _06690_;
  wire _06691_;
  wire _06692_;
  wire [15:0] _06693_;
  wire _06694_;
  wire [15:0] _06695_;
  wire _06696_;
  wire [15:0] _06697_;
  wire _06698_;
  wire _06699_;
  wire [15:0] _06700_;
  wire _06701_;
  wire [15:0] _06702_;
  wire _06703_;
  wire [15:0] _06704_;
  wire _06705_;
  wire [15:0] _06706_;
  wire _06707_;
  wire _06708_;
  wire [15:0] _06709_;
  wire _06710_;
  wire [15:0] _06711_;
  wire _06712_;
  wire [15:0] _06713_;
  wire _06714_;
  wire [15:0] _06715_;
  wire _06716_;
  wire [15:0] _06717_;
  wire _06718_;
  wire [15:0] _06719_;
  wire _06720_;
  wire _06721_;
  wire _06722_;
  wire _06723_;
  wire _06724_;
  wire _06725_;
  wire _06726_;
  wire _06727_;
  wire _06728_;
  wire _06729_;
  wire _06730_;
  wire _06731_;
  wire [18:0] _06732_;
  wire _06733_;
  wire [7:0] _06734_;
  wire _06735_;
  wire _06736_;
  wire _06737_;
  wire [7:0] _06738_;
  wire _06739_;
  wire [7:0] _06740_;
  wire _06741_;
  wire [7:0] _06742_;
  wire _06743_;
  wire _06744_;
  wire _06745_;
  wire [7:0] _06746_;
  wire _06747_;
  wire [7:0] _06748_;
  wire _06749_;
  wire [7:0] _06750_;
  wire _06751_;
  wire _06752_;
  wire [7:0] _06753_;
  wire _06754_;
  wire [7:0] _06755_;
  wire _06756_;
  wire [7:0] _06757_;
  wire _06758_;
  wire _06759_;
  wire [7:0] _06760_;
  wire _06761_;
  wire [7:0] _06762_;
  wire _06763_;
  wire _06764_;
  wire [7:0] _06765_;
  wire _06766_;
  wire _06767_;
  wire [7:0] _06768_;
  wire _06769_;
  wire _06770_;
  wire [7:0] _06771_;
  wire _06772_;
  wire [7:0] _06773_;
  wire _06774_;
  wire _06775_;
  wire _06776_;
  wire [7:0] _06777_;
  wire _06778_;
  wire [7:0] _06779_;
  wire _06780_;
  wire [7:0] _06781_;
  wire _06782_;
  wire _06783_;
  wire [7:0] _06784_;
  wire _06785_;
  wire [7:0] _06786_;
  wire _06787_;
  wire [7:0] _06788_;
  wire _06789_;
  wire _06790_;
  wire [7:0] _06791_;
  wire _06792_;
  wire [7:0] _06793_;
  wire _06794_;
  wire _06795_;
  wire [7:0] _06796_;
  wire _06797_;
  wire _06798_;
  wire [7:0] _06799_;
  wire _06800_;
  wire _06801_;
  wire [7:0] _06802_;
  wire _06803_;
  wire [7:0] _06804_;
  wire _06805_;
  wire _06806_;
  wire [7:0] _06807_;
  wire _06808_;
  wire _06809_;
  wire [7:0] _06810_;
  wire _06811_;
  wire [7:0] _06812_;
  wire _06813_;
  wire _06814_;
  wire [7:0] _06815_;
  wire _06816_;
  wire [7:0] _06817_;
  wire _06818_;
  wire _06819_;
  wire [7:0] _06820_;
  wire _06821_;
  wire _06822_;
  wire [7:0] _06823_;
  wire _06824_;
  wire [7:0] _06825_;
  wire _06826_;
  wire _06827_;
  wire [7:0] _06828_;
  wire _06829_;
  wire _06830_;
  wire [7:0] _06831_;
  wire _06832_;
  wire [7:0] _06833_;
  wire _06834_;
  wire [7:0] _06835_;
  wire _06836_;
  wire _06837_;
  wire [7:0] _06838_;
  wire _06839_;
  wire [7:0] _06840_;
  wire _06841_;
  wire [7:0] _06842_;
  wire _06843_;
  wire _06844_;
  wire _06845_;
  wire [7:0] _06846_;
  wire _06847_;
  wire [7:0] _06848_;
  wire _06849_;
  wire _06850_;
  wire [7:0] _06851_;
  wire _06852_;
  wire _06853_;
  wire [7:0] _06854_;
  wire _06855_;
  wire [7:0] _06856_;
  wire _06857_;
  wire [7:0] _06858_;
  wire _06859_;
  wire _06860_;
  wire [7:0] _06861_;
  wire _06862_;
  wire [7:0] _06863_;
  wire _06864_;
  wire [7:0] _06865_;
  wire _06866_;
  wire _06867_;
  wire _06868_;
  wire [7:0] _06869_;
  wire _06870_;
  wire [7:0] _06871_;
  wire _06872_;
  wire _06873_;
  wire [7:0] _06874_;
  wire _06875_;
  wire _06876_;
  wire [7:0] _06877_;
  wire _06878_;
  wire [7:0] _06879_;
  wire _06880_;
  wire _06881_;
  wire _06882_;
  wire [18:0] _06883_;
  wire _06884_;
  wire _06885_;
  wire [18:0] _06886_;
  wire _06887_;
  wire [18:0] _06888_;
  wire _06889_;
  wire [7:0] _06890_;
  wire _06891_;
  wire _06892_;
  wire [7:0] _06893_;
  wire _06894_;
  wire [7:0] _06895_;
  wire _06896_;
  wire _06897_;
  wire [63:0] _06898_;
  wire _06899_;
  wire _06900_;
  wire [63:0] _06901_;
  wire _06902_;
  wire [63:0] _06903_;
  wire _06904_;
  wire [18:0] _06905_;
  wire _06906_;
  wire _06907_;
  wire _06908_;
  wire [18:0] _06909_;
  wire _06910_;
  wire [18:0] _06911_;
  wire _06912_;
  wire [7:0] _06913_;
  wire _06914_;
  wire _06915_;
  wire _06916_;
  wire [7:0] _06917_;
  wire _06918_;
  wire [7:0] _06919_;
  wire _06920_;
  wire [63:0] _06921_;
  wire _06922_;
  wire _06923_;
  wire [63:0] _06924_;
  wire _06925_;
  wire [63:0] _06926_;
  wire _06927_;
  wire [18:0] _06928_;
  wire _06929_;
  wire _06930_;
  wire [18:0] _06931_;
  wire _06932_;
  wire [18:0] _06933_;
  wire _06934_;
  wire _06935_;
  wire _06936_;
  wire _06937_;
  wire _06938_;
  wire [63:0] _06939_;
  wire _06940_;
  wire _06941_;
  wire [63:0] _06942_;
  wire _06943_;
  wire [63:0] _06944_;
  wire _06945_;
  wire [9:0] _06946_;
  wire _06947_;
  wire _06948_;
  wire [9:0] _06949_;
  wire _06950_;
  wire [9:0] _06951_;
  wire _06952_;
  wire [9:0] _06953_;
  wire _06954_;
  wire _06955_;
  wire [9:0] _06956_;
  wire _06957_;
  wire [9:0] _06958_;
  wire _06959_;
  wire [9:0] _06960_;
  wire _06961_;
  wire [1:0] _06962_;
  wire _06963_;
  wire [7:0] _06964_;
  wire _06965_;
  wire _06966_;
  wire [1:0] _06967_;
  wire _06968_;
  wire [7:0] _06969_;
  wire _06970_;
  wire [7:0] _06971_;
  wire _06972_;
  wire [18:0] _06973_;
  wire _06974_;
  wire _06975_;
  wire _06976_;
  wire _06977_;
  wire [18:0] _06978_;
  wire _06979_;
  wire [18:0] _06980_;
  wire _06981_;
  wire [63:0] _06982_;
  wire _06983_;
  wire _06984_;
  wire _06985_;
  wire [63:0] _06986_;
  wire _06987_;
  wire [63:0] _06988_;
  wire _06989_;
  wire [17:0] _06990_;
  wire _06991_;
  wire [17:0] _06992_;
  wire _06993_;
  wire [17:0] _06994_;
  wire _06995_;
  wire [17:0] _06996_;
  wire [1:0] _06997_;
  wire _06998_;
  wire [17:0] _06999_;
  wire _07000_;
  wire [17:0] _07001_;
  wire _07002_;
  wire [17:0] _07003_;
  wire _07004_;
  wire _07005_;
  wire [17:0] _07006_;
  wire _07007_;
  wire [17:0] _07008_;
  wire _07009_;
  wire [17:0] _07010_;
  wire _07011_;
  wire [1:0] _07012_;
  wire [17:0] _07013_;
  wire _07014_;
  wire [17:0] _07015_;
  wire _07016_;
  wire [17:0] _07017_;
  wire _07018_;
  wire [17:0] _07019_;
  wire _07020_;
  wire _07021_;
  wire [17:0] _07022_;
  wire _07023_;
  wire [17:0] _07024_;
  wire _07025_;
  wire [17:0] _07026_;
  wire _07027_;
  wire [17:0] _07028_;
  wire _07029_;
  wire [17:0] _07030_;
  wire _07031_;
  wire [17:0] _07032_;
  wire _07033_;
  wire [17:0] _07034_;
  wire _07035_;
  wire [17:0] _07036_;
  wire _07037_;
  wire [17:0] _07038_;
  wire _07039_;
  wire [17:0] _07040_;
  wire _07041_;
  wire [17:0] _07042_;
  wire _07043_;
  wire [17:0] _07044_;
  wire _07045_;
  wire [17:0] _07046_;
  wire _07047_;
  wire [1:0] _07048_;
  wire [17:0] _07049_;
  wire _07050_;
  wire [17:0] _07051_;
  wire _07052_;
  wire [17:0] _07053_;
  wire _07054_;
  wire _07055_;
  wire [17:0] _07056_;
  wire _07057_;
  wire [17:0] _07058_;
  wire _07059_;
  wire [17:0] _07060_;
  wire _07061_;
  wire [17:0] _07062_;
  wire [1:0] _07063_;
  wire _07064_;
  wire [17:0] _07065_;
  wire _07066_;
  wire [17:0] _07067_;
  wire _07068_;
  wire [17:0] _07069_;
  wire _07070_;
  wire _07071_;
  wire [17:0] _07072_;
  wire _07073_;
  wire [1:0] _07074_;
  wire _07075_;
  wire [1:0] _07076_;
  wire _07077_;
  wire [1:0] _07078_;
  wire _07079_;
  wire _07080_;
  wire _07081_;
  wire [1:0] _07082_;
  wire _07083_;
  wire [1:0] _07084_;
  wire _07085_;
  wire [1:0] _07086_;
  wire _07087_;
  wire [1:0] _07088_;
  wire _07089_;
  wire _07090_;
  wire _07091_;
  wire _07092_;
  wire _07093_;
  wire _07094_;
  wire _07095_;
  wire _07096_;
  wire _07097_;
  wire _07098_;
  wire _07099_;
  wire _07100_;
  wire _07101_;
  wire _07102_;
  wire _07103_;
  wire _07104_;
  wire _07105_;
  wire _07106_;
  wire _07107_;
  wire [3:0] _07108_;
  wire _07109_;
  wire [3:0] _07110_;
  wire _07111_;
  wire [3:0] _07112_;
  wire _07113_;
  wire _07114_;
  wire _07115_;
  wire _07116_;
  wire _07117_;
  wire [15:0] _07118_;
  wire _07119_;
  wire [15:0] _07120_;
  wire _07121_;
  wire [15:0] _07122_;
  wire _07123_;
  wire [7:0] _07124_;
  wire _07125_;
  wire [7:0] _07126_;
  wire _07127_;
  wire [7:0] _07128_;
  wire _07129_;
  wire [16:0] _07130_;
  wire _07131_;
  wire [16:0] _07132_;
  wire _07133_;
  wire _07134_;
  wire _07135_;
  wire _07136_;
  wire _07137_;
  wire _07138_;
  wire _07139_;
  wire _07140_;
  wire _07141_;
  wire _07142_;
  wire _07143_;
  wire _07144_;
  wire _07145_;
  wire _07146_;
  wire _07147_;
  wire _07148_;
  wire _07149_;
  wire _07150_;
  wire _07151_;
  wire _07152_;
  wire _07153_;
  wire _07154_;
  wire _07155_;
  wire _07156_;
  wire _07157_;
  wire _07158_;
  wire _07159_;
  wire _07160_;
  wire _07161_;
  wire _07162_;
  wire _07163_;
  wire _07164_;
  wire _07165_;
  wire _07166_;
  wire _07167_;
  wire _07168_;
  wire _07169_;
  wire _07170_;
  wire _07171_;
  wire [1:0] _07172_;
  wire _07173_;
  wire [1:0] _07174_;
  wire _07175_;
  wire [1:0] _07176_;
  wire _07177_;
  wire [1:0] _07178_;
  wire _07179_;
  wire [1:0] _07180_;
  wire _07181_;
  wire [1:0] _07182_;
  wire _07183_;
  wire [1:0] _07184_;
  wire _07185_;
  wire [1:0] _07186_;
  wire _07187_;
  wire _07188_;
  wire _07189_;
  wire [15:0] _07190_;
  wire _07191_;
  wire [15:0] _07192_;
  wire _07193_;
  wire [15:0] _07194_;
  wire _07195_;
  wire [15:0] _07196_;
  wire _07197_;
  wire [1:0] _07198_;
  wire _07199_;
  wire [1:0] _07200_;
  wire _07201_;
  wire [1:0] _07202_;
  wire _07203_;
  wire [1:0] _07204_;
  wire _07205_;
  wire _07206_;
  wire _07207_;
  wire _07208_;
  wire _07209_;
  wire _07210_;
  wire _07211_;
  wire _07212_;
  wire _07213_;
  wire _07214_;
  wire _07215_;
  wire _07216_;
  wire _07217_;
  wire _07218_;
  wire _07219_;
  wire _07220_;
  wire _07221_;
  wire _07222_;
  wire _07223_;
  wire [3:0] _07224_;
  wire _07225_;
  wire [3:0] _07226_;
  wire _07227_;
  wire [3:0] _07228_;
  wire _07229_;
  wire _07230_;
  wire _07231_;
  wire _07232_;
  wire _07233_;
  wire [15:0] _07234_;
  wire _07235_;
  wire [15:0] _07236_;
  wire _07237_;
  wire [15:0] _07238_;
  wire _07239_;
  wire [7:0] _07240_;
  wire _07241_;
  wire [7:0] _07242_;
  wire _07243_;
  wire [7:0] _07244_;
  wire _07245_;
  wire [16:0] _07246_;
  wire _07247_;
  wire [16:0] _07248_;
  wire _07249_;
  wire _07250_;
  wire _07251_;
  wire _07252_;
  wire _07253_;
  wire _07254_;
  wire _07255_;
  wire _07256_;
  wire _07257_;
  wire _07258_;
  wire _07259_;
  wire _07260_;
  wire _07261_;
  wire _07262_;
  wire _07263_;
  wire _07264_;
  wire _07265_;
  wire _07266_;
  wire _07267_;
  wire _07268_;
  wire _07269_;
  wire _07270_;
  wire _07271_;
  wire _07272_;
  wire _07273_;
  wire _07274_;
  wire _07275_;
  wire _07276_;
  wire _07277_;
  wire _07278_;
  wire _07279_;
  wire _07280_;
  wire _07281_;
  wire _07282_;
  wire _07283_;
  wire _07284_;
  wire _07285_;
  wire _07286_;
  wire _07287_;
  wire [1:0] _07288_;
  wire _07289_;
  wire [1:0] _07290_;
  wire _07291_;
  wire [1:0] _07292_;
  (* src = "../vtr/verilog/stereovision1.v:26.15-26.32" *)
  wire _07293_;
  (* src = "../vtr/verilog/stereovision1.v:40.16-40.31" *)
  output [7:0] bus_word_1_1to0;
  wire [7:0] bus_word_1_1to0;
  (* src = "../vtr/verilog/stereovision1.v:42.16-42.31" *)
  output [7:0] bus_word_2_1to0;
  wire [7:0] bus_word_2_1to0;
  (* src = "../vtr/verilog/stereovision1.v:44.16-44.31" *)
  output [7:0] bus_word_3_1to0;
  wire [7:0] bus_word_3_1to0;
  (* src = "../vtr/verilog/stereovision1.v:35.16-35.31" *)
  input [15:0] bus_word_3_2to1;
  wire [15:0] bus_word_3_2to1;
  (* src = "../vtr/verilog/stereovision1.v:46.16-46.31" *)
  output [7:0] bus_word_4_1to0;
  wire [7:0] bus_word_4_1to0;
  (* src = "../vtr/verilog/stereovision1.v:36.16-36.31" *)
  input [15:0] bus_word_4_2to1;
  wire [15:0] bus_word_4_2to1;
  (* src = "../vtr/verilog/stereovision1.v:48.16-48.31" *)
  output [7:0] bus_word_5_1to0;
  wire [7:0] bus_word_5_1to0;
  (* src = "../vtr/verilog/stereovision1.v:37.16-37.31" *)
  input [15:0] bus_word_5_2to1;
  wire [15:0] bus_word_5_2to1;
  (* src = "../vtr/verilog/stereovision1.v:50.16-50.31" *)
  output [7:0] bus_word_6_1to0;
  wire [7:0] bus_word_6_1to0;
  (* src = "../vtr/verilog/stereovision1.v:38.16-38.31" *)
  input [15:0] bus_word_6_2to1;
  wire [15:0] bus_word_6_2to1;
  (* src = "../vtr/verilog/stereovision1.v:167.14-167.25" *)
  reg [17:0] corr_out_10;
  (* src = "../vtr/verilog/stereovision1.v:168.14-168.25" *)
  reg [17:0] corr_out_11;
  (* src = "../vtr/verilog/stereovision1.v:177.14-177.26" *)
  reg [17:0] corr_out_110;
  (* src = "../vtr/verilog/stereovision1.v:178.14-178.26" *)
  reg [17:0] corr_out_111;
  (* src = "../vtr/verilog/stereovision1.v:179.14-179.26" *)
  reg [17:0] corr_out_112;
  (* src = "../vtr/verilog/stereovision1.v:180.14-180.26" *)
  reg [17:0] corr_out_113;
  (* src = "../vtr/verilog/stereovision1.v:181.14-181.26" *)
  reg [17:0] corr_out_114;
  (* src = "../vtr/verilog/stereovision1.v:182.14-182.26" *)
  reg [17:0] corr_out_115;
  (* src = "../vtr/verilog/stereovision1.v:183.14-183.26" *)
  reg [17:0] corr_out_116;
  (* src = "../vtr/verilog/stereovision1.v:184.14-184.26" *)
  reg [17:0] corr_out_117;
  (* src = "../vtr/verilog/stereovision1.v:185.14-185.26" *)
  reg [17:0] corr_out_118;
  (* src = "../vtr/verilog/stereovision1.v:186.14-186.26" *)
  reg [17:0] corr_out_119;
  (* src = "../vtr/verilog/stereovision1.v:169.14-169.25" *)
  reg [17:0] corr_out_12;
  (* src = "../vtr/verilog/stereovision1.v:187.14-187.26" *)
  reg [17:0] corr_out_120;
  (* src = "../vtr/verilog/stereovision1.v:170.14-170.25" *)
  reg [17:0] corr_out_13;
  (* src = "../vtr/verilog/stereovision1.v:171.14-171.25" *)
  reg [17:0] corr_out_14;
  (* src = "../vtr/verilog/stereovision1.v:172.14-172.25" *)
  reg [17:0] corr_out_15;
  (* src = "../vtr/verilog/stereovision1.v:173.14-173.25" *)
  reg [17:0] corr_out_16;
  (* src = "../vtr/verilog/stereovision1.v:174.14-174.25" *)
  reg [17:0] corr_out_17;
  (* src = "../vtr/verilog/stereovision1.v:175.14-175.25" *)
  reg [17:0] corr_out_18;
  (* src = "../vtr/verilog/stereovision1.v:176.14-176.25" *)
  reg [17:0] corr_out_19;
  (* src = "../vtr/verilog/stereovision1.v:146.15-146.28" *)
  wire [15:0] corr_out_1_n0;
  (* src = "../vtr/verilog/stereovision1.v:147.15-147.28" *)
  wire [15:0] corr_out_1_n1;
  (* src = "../vtr/verilog/stereovision1.v:156.15-156.29" *)
  wire [15:0] corr_out_1_n10;
  (* src = "../vtr/verilog/stereovision1.v:157.15-157.29" *)
  wire [15:0] corr_out_1_n11;
  (* src = "../vtr/verilog/stereovision1.v:158.15-158.29" *)
  wire [15:0] corr_out_1_n12;
  (* src = "../vtr/verilog/stereovision1.v:159.15-159.29" *)
  wire [15:0] corr_out_1_n13;
  (* src = "../vtr/verilog/stereovision1.v:160.15-160.29" *)
  wire [15:0] corr_out_1_n14;
  (* src = "../vtr/verilog/stereovision1.v:161.15-161.29" *)
  wire [15:0] corr_out_1_n15;
  (* src = "../vtr/verilog/stereovision1.v:162.15-162.29" *)
  wire [15:0] corr_out_1_n16;
  (* src = "../vtr/verilog/stereovision1.v:163.15-163.29" *)
  wire [15:0] corr_out_1_n17;
  (* src = "../vtr/verilog/stereovision1.v:164.15-164.29" *)
  wire [15:0] corr_out_1_n18;
  (* src = "../vtr/verilog/stereovision1.v:165.15-165.29" *)
  wire [15:0] corr_out_1_n19;
  (* src = "../vtr/verilog/stereovision1.v:148.15-148.28" *)
  wire [15:0] corr_out_1_n2;
  (* src = "../vtr/verilog/stereovision1.v:166.15-166.29" *)
  wire [15:0] corr_out_1_n20;
  (* src = "../vtr/verilog/stereovision1.v:149.15-149.28" *)
  wire [15:0] corr_out_1_n3;
  (* src = "../vtr/verilog/stereovision1.v:150.15-150.28" *)
  wire [15:0] corr_out_1_n4;
  (* src = "../vtr/verilog/stereovision1.v:151.15-151.28" *)
  wire [15:0] corr_out_1_n5;
  (* src = "../vtr/verilog/stereovision1.v:152.15-152.28" *)
  wire [15:0] corr_out_1_n6;
  (* src = "../vtr/verilog/stereovision1.v:153.15-153.28" *)
  wire [15:0] corr_out_1_n7;
  (* src = "../vtr/verilog/stereovision1.v:154.15-154.28" *)
  wire [15:0] corr_out_1_n8;
  (* src = "../vtr/verilog/stereovision1.v:155.15-155.28" *)
  wire [15:0] corr_out_1_n9;
  (* src = "../vtr/verilog/stereovision1.v:125.15-125.28" *)
  wire [15:0] corr_out_1_p0;
  (* src = "../vtr/verilog/stereovision1.v:126.15-126.28" *)
  wire [15:0] corr_out_1_p1;
  (* src = "../vtr/verilog/stereovision1.v:135.15-135.29" *)
  wire [15:0] corr_out_1_p10;
  (* src = "../vtr/verilog/stereovision1.v:136.15-136.29" *)
  wire [15:0] corr_out_1_p11;
  (* src = "../vtr/verilog/stereovision1.v:137.15-137.29" *)
  wire [15:0] corr_out_1_p12;
  (* src = "../vtr/verilog/stereovision1.v:138.15-138.29" *)
  wire [15:0] corr_out_1_p13;
  (* src = "../vtr/verilog/stereovision1.v:139.15-139.29" *)
  wire [15:0] corr_out_1_p14;
  (* src = "../vtr/verilog/stereovision1.v:140.15-140.29" *)
  wire [15:0] corr_out_1_p15;
  (* src = "../vtr/verilog/stereovision1.v:141.15-141.29" *)
  wire [15:0] corr_out_1_p16;
  (* src = "../vtr/verilog/stereovision1.v:142.15-142.29" *)
  wire [15:0] corr_out_1_p17;
  (* src = "../vtr/verilog/stereovision1.v:143.15-143.29" *)
  wire [15:0] corr_out_1_p18;
  (* src = "../vtr/verilog/stereovision1.v:144.15-144.29" *)
  wire [15:0] corr_out_1_p19;
  (* src = "../vtr/verilog/stereovision1.v:127.15-127.28" *)
  wire [15:0] corr_out_1_p2;
  (* src = "../vtr/verilog/stereovision1.v:145.15-145.29" *)
  wire [15:0] corr_out_1_p20;
  (* src = "../vtr/verilog/stereovision1.v:128.15-128.28" *)
  wire [15:0] corr_out_1_p3;
  (* src = "../vtr/verilog/stereovision1.v:129.15-129.28" *)
  wire [15:0] corr_out_1_p4;
  (* src = "../vtr/verilog/stereovision1.v:130.15-130.28" *)
  wire [15:0] corr_out_1_p5;
  (* src = "../vtr/verilog/stereovision1.v:131.15-131.28" *)
  wire [15:0] corr_out_1_p6;
  (* src = "../vtr/verilog/stereovision1.v:132.15-132.28" *)
  wire [15:0] corr_out_1_p7;
  (* src = "../vtr/verilog/stereovision1.v:133.15-133.28" *)
  wire [15:0] corr_out_1_p8;
  (* src = "../vtr/verilog/stereovision1.v:134.15-134.28" *)
  wire [15:0] corr_out_1_p9;
  (* src = "../vtr/verilog/stereovision1.v:210.14-210.25" *)
  reg [17:0] corr_out_20;
  (* src = "../vtr/verilog/stereovision1.v:211.14-211.25" *)
  reg [17:0] corr_out_21;
  (* src = "../vtr/verilog/stereovision1.v:220.14-220.26" *)
  reg [17:0] corr_out_210;
  (* src = "../vtr/verilog/stereovision1.v:212.14-212.25" *)
  reg [17:0] corr_out_22;
  (* src = "../vtr/verilog/stereovision1.v:213.14-213.25" *)
  reg [17:0] corr_out_23;
  (* src = "../vtr/verilog/stereovision1.v:214.14-214.25" *)
  reg [17:0] corr_out_24;
  (* src = "../vtr/verilog/stereovision1.v:215.14-215.25" *)
  reg [17:0] corr_out_25;
  (* src = "../vtr/verilog/stereovision1.v:216.14-216.25" *)
  reg [17:0] corr_out_26;
  (* src = "../vtr/verilog/stereovision1.v:217.14-217.25" *)
  reg [17:0] corr_out_27;
  (* src = "../vtr/verilog/stereovision1.v:218.14-218.25" *)
  reg [17:0] corr_out_28;
  (* src = "../vtr/verilog/stereovision1.v:219.14-219.25" *)
  reg [17:0] corr_out_29;
  (* src = "../vtr/verilog/stereovision1.v:199.15-199.28" *)
  wire [15:0] corr_out_2_n0;
  (* src = "../vtr/verilog/stereovision1.v:200.15-200.28" *)
  wire [15:0] corr_out_2_n1;
  (* src = "../vtr/verilog/stereovision1.v:209.15-209.29" *)
  wire [15:0] corr_out_2_n10;
  (* src = "../vtr/verilog/stereovision1.v:201.15-201.28" *)
  wire [15:0] corr_out_2_n2;
  (* src = "../vtr/verilog/stereovision1.v:202.15-202.28" *)
  wire [15:0] corr_out_2_n3;
  (* src = "../vtr/verilog/stereovision1.v:203.15-203.28" *)
  wire [15:0] corr_out_2_n4;
  (* src = "../vtr/verilog/stereovision1.v:204.15-204.28" *)
  wire [15:0] corr_out_2_n5;
  (* src = "../vtr/verilog/stereovision1.v:205.15-205.28" *)
  wire [15:0] corr_out_2_n6;
  (* src = "../vtr/verilog/stereovision1.v:206.15-206.28" *)
  wire [15:0] corr_out_2_n7;
  (* src = "../vtr/verilog/stereovision1.v:207.15-207.28" *)
  wire [15:0] corr_out_2_n8;
  (* src = "../vtr/verilog/stereovision1.v:208.15-208.28" *)
  wire [15:0] corr_out_2_n9;
  (* src = "../vtr/verilog/stereovision1.v:188.15-188.28" *)
  wire [15:0] corr_out_2_p0;
  (* src = "../vtr/verilog/stereovision1.v:189.15-189.28" *)
  wire [15:0] corr_out_2_p1;
  (* src = "../vtr/verilog/stereovision1.v:198.15-198.29" *)
  wire [15:0] corr_out_2_p10;
  (* src = "../vtr/verilog/stereovision1.v:190.15-190.28" *)
  wire [15:0] corr_out_2_p2;
  (* src = "../vtr/verilog/stereovision1.v:191.15-191.28" *)
  wire [15:0] corr_out_2_p3;
  (* src = "../vtr/verilog/stereovision1.v:192.15-192.28" *)
  wire [15:0] corr_out_2_p4;
  (* src = "../vtr/verilog/stereovision1.v:193.15-193.28" *)
  wire [15:0] corr_out_2_p5;
  (* src = "../vtr/verilog/stereovision1.v:194.15-194.28" *)
  wire [15:0] corr_out_2_p6;
  (* src = "../vtr/verilog/stereovision1.v:195.15-195.28" *)
  wire [15:0] corr_out_2_p7;
  (* src = "../vtr/verilog/stereovision1.v:196.15-196.28" *)
  wire [15:0] corr_out_2_p8;
  (* src = "../vtr/verilog/stereovision1.v:197.15-197.28" *)
  wire [15:0] corr_out_2_p9;
  (* src = "../vtr/verilog/stereovision1.v:233.14-233.25" *)
  reg [17:0] corr_out_40;
  (* src = "../vtr/verilog/stereovision1.v:234.14-234.25" *)
  reg [17:0] corr_out_41;
  (* src = "../vtr/verilog/stereovision1.v:235.14-235.25" *)
  reg [17:0] corr_out_42;
  (* src = "../vtr/verilog/stereovision1.v:236.14-236.25" *)
  reg [17:0] corr_out_43;
  (* src = "../vtr/verilog/stereovision1.v:237.14-237.25" *)
  reg [17:0] corr_out_44;
  (* src = "../vtr/verilog/stereovision1.v:238.14-238.25" *)
  reg [17:0] corr_out_45;
  (* src = "../vtr/verilog/stereovision1.v:227.15-227.28" *)
  wire [15:0] corr_out_4_n0;
  (* src = "../vtr/verilog/stereovision1.v:228.15-228.28" *)
  wire [15:0] corr_out_4_n1;
  (* src = "../vtr/verilog/stereovision1.v:229.15-229.28" *)
  wire [15:0] corr_out_4_n2;
  (* src = "../vtr/verilog/stereovision1.v:230.15-230.28" *)
  wire [15:0] corr_out_4_n3;
  (* src = "../vtr/verilog/stereovision1.v:231.15-231.28" *)
  wire [15:0] corr_out_4_n4;
  (* src = "../vtr/verilog/stereovision1.v:232.15-232.28" *)
  wire [15:0] corr_out_4_n5;
  (* src = "../vtr/verilog/stereovision1.v:221.15-221.28" *)
  wire [15:0] corr_out_4_p0;
  (* src = "../vtr/verilog/stereovision1.v:222.15-222.28" *)
  wire [15:0] corr_out_4_p1;
  (* src = "../vtr/verilog/stereovision1.v:223.15-223.28" *)
  wire [15:0] corr_out_4_p2;
  (* src = "../vtr/verilog/stereovision1.v:224.15-224.28" *)
  wire [15:0] corr_out_4_p3;
  (* src = "../vtr/verilog/stereovision1.v:225.15-225.28" *)
  wire [15:0] corr_out_4_p4;
  (* src = "../vtr/verilog/stereovision1.v:226.15-226.28" *)
  wire [15:0] corr_out_4_p5;
  (* src = "../vtr/verilog/stereovision1.v:52.16-52.32" *)
  output [2:0] counter_out_1to0;
  wire [2:0] counter_out_1to0;
  (* src = "../vtr/verilog/stereovision1.v:39.15-39.31" *)
  input [2:0] counter_out_2to1;
  wire [2:0] counter_out_2to1;
  (* src = "../vtr/verilog/stereovision1.v:55.13-55.18" *)
  reg [9:0] horiz;
  (* src = "../vtr/verilog/stereovision1.v:15.17-15.34" *)
  output [18:0] offchip_sram_addr;
  wire [18:0] offchip_sram_addr;
  (* src = "../vtr/verilog/stereovision1.v:14.17-14.37" *)
  input [63:0] offchip_sram_data_in;
  wire [63:0] offchip_sram_data_in;
  (* src = "../vtr/verilog/stereovision1.v:16.17-16.38" *)
  output [63:0] offchip_sram_data_out;
  wire [63:0] offchip_sram_data_out;
  (* src = "../vtr/verilog/stereovision1.v:18.16-18.31" *)
  output [1:0] offchip_sram_oe;
  wire [1:0] offchip_sram_oe;
  (* src = "../vtr/verilog/stereovision1.v:17.16-17.31" *)
  output [7:0] offchip_sram_we;
  wire [7:0] offchip_sram_we;
  (* hdlname = "port_bus_1to0_inst bus_word_1" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1918.16-1918.26" *)
  reg [7:0] \port_bus_1to0_inst.bus_word_1 ;
  (* hdlname = "port_bus_1to0_inst bus_word_1_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1933.13-1933.27" *)
  reg [7:0] \port_bus_1to0_inst.bus_word_1_tmp ;
  (* hdlname = "port_bus_1to0_inst bus_word_2" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1920.16-1920.26" *)
  reg [7:0] \port_bus_1to0_inst.bus_word_2 ;
  (* hdlname = "port_bus_1to0_inst bus_word_2_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1934.13-1934.27" *)
  reg [7:0] \port_bus_1to0_inst.bus_word_2_tmp ;
  (* hdlname = "port_bus_1to0_inst bus_word_3" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1922.16-1922.26" *)
  reg [7:0] \port_bus_1to0_inst.bus_word_3 ;
  (* hdlname = "port_bus_1to0_inst bus_word_3_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1935.13-1935.27" *)
  reg [7:0] \port_bus_1to0_inst.bus_word_3_tmp ;
  (* hdlname = "port_bus_1to0_inst bus_word_4" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1924.16-1924.26" *)
  reg [7:0] \port_bus_1to0_inst.bus_word_4 ;
  (* hdlname = "port_bus_1to0_inst bus_word_4_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1936.13-1936.27" *)
  reg [7:0] \port_bus_1to0_inst.bus_word_4_tmp ;
  (* hdlname = "port_bus_1to0_inst bus_word_5" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1926.16-1926.26" *)
  reg [7:0] \port_bus_1to0_inst.bus_word_5 ;
  (* hdlname = "port_bus_1to0_inst bus_word_5_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1937.13-1937.27" *)
  reg [7:0] \port_bus_1to0_inst.bus_word_5_tmp ;
  (* hdlname = "port_bus_1to0_inst bus_word_6" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1928.16-1928.26" *)
  reg [7:0] \port_bus_1to0_inst.bus_word_6 ;
  (* hdlname = "port_bus_1to0_inst bus_word_6_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1938.13-1938.27" *)
  reg [7:0] \port_bus_1to0_inst.bus_word_6_tmp ;
  (* hdlname = "port_bus_1to0_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1876.10-1876.13" *)
  wire \port_bus_1to0_inst.clk ;
  (* hdlname = "port_bus_1to0_inst counter" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1942.13-1942.20" *)
  reg [3:0] \port_bus_1to0_inst.counter ;
  (* hdlname = "port_bus_1to0_inst counter_out" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1930.16-1930.27" *)
  reg [2:0] \port_bus_1to0_inst.counter_out ;
  (* hdlname = "port_bus_1to0_inst counter_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1943.13-1943.28" *)
  reg [2:0] \port_bus_1to0_inst.counter_out_tmp ;
  (* hdlname = "port_bus_1to0_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1875.10-1875.13" *)
  wire \port_bus_1to0_inst.rst ;
  (* hdlname = "port_bus_1to0_inst svid_comp_switch" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1878.10-1878.26" *)
  wire \port_bus_1to0_inst.svid_comp_switch ;
  (* hdlname = "port_bus_1to0_inst svid_comp_switch_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1940.8-1940.28" *)
  reg \port_bus_1to0_inst.svid_comp_switch_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_05_00" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1880.28-1880.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_05_00 ;
  (* hdlname = "port_bus_1to0_inst v_corr_05_00_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1944.26-1944.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_05_00_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_05_01" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1881.28-1881.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_05_01 ;
  (* hdlname = "port_bus_1to0_inst v_corr_05_01_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1945.26-1945.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_05_01_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_05_02" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1882.28-1882.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_05_02 ;
  (* hdlname = "port_bus_1to0_inst v_corr_05_02_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1946.26-1946.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_05_02_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_05_03" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1883.28-1883.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_05_03 ;
  (* hdlname = "port_bus_1to0_inst v_corr_05_03_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1947.26-1947.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_05_03_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_05_04" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1884.28-1884.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_05_04 ;
  (* hdlname = "port_bus_1to0_inst v_corr_05_04_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1948.26-1948.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_05_04_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_05_05" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1885.28-1885.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_05_05 ;
  (* hdlname = "port_bus_1to0_inst v_corr_05_05_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1949.26-1949.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_05_05_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_00" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1886.28-1886.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_10_00 ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_00_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1950.26-1950.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_10_00_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_01" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1887.28-1887.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_10_01 ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_01_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1951.26-1951.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_10_01_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_02" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1888.28-1888.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_10_02 ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_02_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1952.26-1952.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_10_02_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_03" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1889.28-1889.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_10_03 ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_03_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1953.26-1953.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_10_03_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_04" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1890.28-1890.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_10_04 ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_04_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1954.26-1954.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_10_04_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_05" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1891.28-1891.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_10_05 ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_05_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1955.26-1955.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_10_05_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_06" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1892.28-1892.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_10_06 ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_06_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1956.26-1956.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_10_06_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_07" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1893.28-1893.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_10_07 ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_07_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1957.26-1957.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_10_07_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_08" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1894.28-1894.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_10_08 ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_08_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1958.26-1958.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_10_08_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_09" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1895.28-1895.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_10_09 ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_09_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1959.26-1959.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_10_09_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_10" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1896.28-1896.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_10_10 ;
  (* hdlname = "port_bus_1to0_inst v_corr_10_10_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1960.26-1960.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_10_10_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_00" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1897.28-1897.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_00 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_00_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1961.26-1961.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_00_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_01" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1898.28-1898.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_01 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_01_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1962.26-1962.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_01_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_02" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1899.28-1899.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_02 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_02_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1963.26-1963.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_02_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_03" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1900.28-1900.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_03 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_03_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1964.26-1964.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_03_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_04" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1901.28-1901.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_04 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_04_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1965.26-1965.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_04_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_05" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1902.28-1902.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_05 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_05_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1966.26-1966.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_05_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_06" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1903.28-1903.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_06 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_06_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1967.26-1967.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_06_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_07" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1904.28-1904.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_07 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_07_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1968.26-1968.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_07_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_08" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1905.28-1905.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_08 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_08_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1969.26-1969.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_08_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_09" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1906.28-1906.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_09 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_09_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1970.26-1970.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_09_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_10" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1907.28-1907.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_10 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_10_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1971.26-1971.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_10_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_11" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1908.28-1908.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_11 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_11_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1972.26-1972.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_11_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_12" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1909.28-1909.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_12 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_12_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1973.26-1973.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_12_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_13" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1910.28-1910.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_13 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_13_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1974.26-1974.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_13_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_14" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1911.28-1911.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_14 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_14_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1975.26-1975.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_14_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_15" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1912.28-1912.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_15 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_15_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1976.26-1976.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_15_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_16" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1913.28-1913.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_16 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_16_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1977.26-1977.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_16_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_17" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1914.28-1914.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_17 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_17_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1978.26-1978.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_17_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_18" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1915.28-1915.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_18 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_18_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1979.26-1979.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_18_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_19" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1916.28-1916.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_19 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_19_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1980.26-1980.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_19_tmp ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_20" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1917.28-1917.40" *)
  wire [7:0] \port_bus_1to0_inst.v_corr_20_20 ;
  (* hdlname = "port_bus_1to0_inst v_corr_20_20_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1981.26-1981.42" *)
  reg [7:0] \port_bus_1to0_inst.v_corr_20_20_tmp ;
  (* hdlname = "port_bus_1to0_inst vidin_addr_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1877.16-1877.30" *)
  wire [18:0] \port_bus_1to0_inst.vidin_addr_reg ;
  (* hdlname = "port_bus_1to0_inst vidin_addr_reg_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1939.14-1939.32" *)
  reg [18:0] \port_bus_1to0_inst.vidin_addr_reg_tmp ;
  (* hdlname = "port_bus_1to0_inst vidin_new_data_scld_1_2to3_left" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1879.10-1879.41" *)
  wire \port_bus_1to0_inst.vidin_new_data_scld_1_2to3_left ;
  (* hdlname = "port_bus_1to0_inst vidin_new_data_scld_1_2to3_left_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1941.9-1941.44" *)
  wire \port_bus_1to0_inst.vidin_new_data_scld_1_2to3_left_tmp ;
  (* hdlname = "port_bus_2to1_1_inst bus_word_3" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:816.16-816.26" *)
  wire [15:0] \port_bus_2to1_1_inst.bus_word_3 ;
  (* hdlname = "port_bus_2to1_1_inst bus_word_3_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:822.14-822.28" *)
  reg [15:0] \port_bus_2to1_1_inst.bus_word_3_tmp ;
  (* hdlname = "port_bus_2to1_1_inst bus_word_4" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:817.16-817.26" *)
  wire [15:0] \port_bus_2to1_1_inst.bus_word_4 ;
  (* hdlname = "port_bus_2to1_1_inst bus_word_4_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:823.14-823.28" *)
  reg [15:0] \port_bus_2to1_1_inst.bus_word_4_tmp ;
  (* hdlname = "port_bus_2to1_1_inst bus_word_5" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:818.16-818.26" *)
  wire [15:0] \port_bus_2to1_1_inst.bus_word_5 ;
  (* hdlname = "port_bus_2to1_1_inst bus_word_5_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:824.14-824.28" *)
  reg [15:0] \port_bus_2to1_1_inst.bus_word_5_tmp ;
  (* hdlname = "port_bus_2to1_1_inst bus_word_6" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:819.16-819.26" *)
  wire [15:0] \port_bus_2to1_1_inst.bus_word_6 ;
  (* hdlname = "port_bus_2to1_1_inst bus_word_6_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:825.14-825.28" *)
  reg [15:0] \port_bus_2to1_1_inst.bus_word_6_tmp ;
  (* hdlname = "port_bus_2to1_1_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:749.10-749.13" *)
  wire \port_bus_2to1_1_inst.clk ;
  (* hdlname = "port_bus_2to1_1_inst counter_out" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:820.15-820.26" *)
  wire [2:0] \port_bus_2to1_1_inst.counter_out ;
  (* hdlname = "port_bus_2to1_1_inst counter_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:836.13-836.28" *)
  reg [2:0] \port_bus_2to1_1_inst.counter_out_tmp ;
  (* hdlname = "port_bus_2to1_1_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:750.10-750.13" *)
  wire \port_bus_2to1_1_inst.rst ;
  (* hdlname = "port_bus_2to1_1_inst svid_comp_switch" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:753.11-753.27" *)
  reg \port_bus_2to1_1_inst.svid_comp_switch ;
  (* hdlname = "port_bus_2to1_1_inst svid_comp_switch_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:827.8-827.28" *)
  reg \port_bus_2to1_1_inst.svid_comp_switch_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_addr_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:751.17-751.31" *)
  reg [18:0] \port_bus_2to1_1_inst.vidin_addr_reg ;
  (* hdlname = "port_bus_2to1_1_inst vidin_addr_reg_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:826.14-826.32" *)
  reg [18:0] \port_bus_2to1_1_inst.vidin_addr_reg_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_1_2to3_left_in" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:763.17-763.51" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_in ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_1_2to3_left_in_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:840.14-840.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_in_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_1_2to3_left_ip" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:759.17-759.51" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_ip ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_1_2to3_left_ip_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:838.14-838.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_ip_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_1_2to3_left_rn" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:761.17-761.51" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_rn ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_1_2to3_left_rn_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:839.14-839.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_rn_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_1_2to3_left_rp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:757.17-757.51" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_rp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_1_2to3_left_rp_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:837.14-837.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_rp_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_1_2to3_right_in" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:793.17-793.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_in ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_1_2to3_right_in_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:852.14-852.53" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_in_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_1_2to3_right_ip" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:789.17-789.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_ip ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_1_2to3_right_ip_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:850.14-850.53" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_ip_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_1_2to3_right_rn" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:791.17-791.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_rn ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_1_2to3_right_rn_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:851.14-851.53" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_rn_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_1_2to3_right_rp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:787.17-787.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_rp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_1_2to3_right_rp_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:849.14-849.53" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_rp_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_2_2to3_left_in" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:773.17-773.51" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_in ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_2_2to3_left_in_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:844.14-844.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_in_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_2_2to3_left_ip" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:769.17-769.51" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_ip ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_2_2to3_left_ip_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:842.14-842.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_ip_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_2_2to3_left_rn" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:771.17-771.51" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_rn ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_2_2to3_left_rn_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:843.14-843.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_rn_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_2_2to3_left_rp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:767.17-767.51" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_rp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_2_2to3_left_rp_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:841.14-841.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_rp_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_2_2to3_right_in" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:803.17-803.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_in ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_2_2to3_right_in_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:856.14-856.53" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_in_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_2_2to3_right_ip" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:799.17-799.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_ip ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_2_2to3_right_ip_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:854.14-854.53" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_ip_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_2_2to3_right_rn" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:801.17-801.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_rn ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_2_2to3_right_rn_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:855.14-855.53" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_rn_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_2_2to3_right_rp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:797.17-797.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_rp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_2_2to3_right_rp_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:853.14-853.53" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_rp_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_4_2to3_left_in" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:783.17-783.51" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_in ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_4_2to3_left_in_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:848.14-848.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_in_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_4_2to3_left_ip" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:779.17-779.51" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_ip ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_4_2to3_left_ip_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:846.14-846.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_ip_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_4_2to3_left_rn" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:781.17-781.51" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_rn ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_4_2to3_left_rn_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:847.14-847.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_rn_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_4_2to3_left_rp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:777.17-777.51" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_rp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_4_2to3_left_rp_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:845.14-845.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_rp_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_4_2to3_right_in" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:814.17-814.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_in ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_4_2to3_right_in_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:860.14-860.53" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_in_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_4_2to3_right_ip" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:810.17-810.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_ip ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_4_2to3_right_ip_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:858.14-858.53" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_ip_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_4_2to3_right_rn" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:812.17-812.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rn ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_4_2to3_right_rn_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:859.14-859.53" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rn_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_4_2to3_right_rp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:808.17-808.52" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_data_reg_scld_4_2to3_right_rp_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:857.14-857.53" *)
  reg [15:0] \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rp_tmp ;
  (* hdlname = "port_bus_2to1_1_inst vidin_new_data_scld_1_2to3_left" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:755.11-755.42" *)
  reg \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left ;
  (* hdlname = "port_bus_2to1_1_inst vidin_new_data_scld_1_2to3_right" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:785.11-785.43" *)
  reg \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_right ;
  (* hdlname = "port_bus_2to1_1_inst vidin_new_data_scld_2_2to3_left" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:765.11-765.42" *)
  reg \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left ;
  (* hdlname = "port_bus_2to1_1_inst vidin_new_data_scld_2_2to3_right" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:795.11-795.43" *)
  reg \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_right ;
  (* hdlname = "port_bus_2to1_1_inst vidin_new_data_scld_4_2to3_left" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:775.11-775.42" *)
  reg \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left ;
  (* hdlname = "port_bus_2to1_1_inst vidin_new_data_scld_4_2to3_right" *)
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:806.11-806.43" *)
  reg \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_right ;
  (* src = "../vtr/verilog/stereovision1.v:25.11-25.12" *)
  output q;
  wire q;
  (* src = "../vtr/verilog/stereovision1.v:20.10-20.13" *)
  input rst;
  wire rst;
  (* src = "../vtr/verilog/stereovision1.v:124.9-124.30" *)
  wire svid_comp_switch_2to3;
  (* src = "../vtr/verilog/stereovision1.v:21.10-21.20" *)
  input tm3_clk_v0;
  wire tm3_clk_v0;
  (* src = "../vtr/verilog/stereovision1.v:28.14-28.27" *)
  reg [18:0] tm3_sram_addr;
  (* src = "../vtr/verilog/stereovision1.v:34.8-34.21" *)
  reg tm3_sram_adsp;
  (* src = "../vtr/verilog/stereovision1.v:22.15-22.31" *)
  wire [63:0] tm3_sram_data_in;
  (* src = "../vtr/verilog/stereovision1.v:23.15-23.32" *)
  wire [63:0] tm3_sram_data_out;
  (* src = "../vtr/verilog/stereovision1.v:24.14-24.33" *)
  reg [63:0] tm3_sram_data_xhdl0;
  (* src = "../vtr/verilog/stereovision1.v:32.13-32.24" *)
  reg [1:0] tm3_sram_oe;
  (* src = "../vtr/verilog/stereovision1.v:30.13-30.24" *)
  reg [7:0] tm3_sram_we;
  (* src = "../vtr/verilog/stereovision1.v:56.13-56.17" *)
  reg [9:0] vert;
  (* src = "../vtr/verilog/stereovision1.v:66.8-66.19" *)
  reg video_state;
  (* src = "../vtr/verilog/stereovision1.v:59.14-59.33" *)
  reg [18:0] vidin_addr_buf_sc_1;
  (* src = "../vtr/verilog/stereovision1.v:62.14-62.33" *)
  reg [18:0] vidin_addr_buf_sc_2;
  (* src = "../vtr/verilog/stereovision1.v:65.14-65.33" *)
  reg [18:0] vidin_addr_buf_sc_4;
  (* src = "../vtr/verilog/stereovision1.v:123.15-123.34" *)
  wire [18:0] vidin_addr_reg_2to3;
  (* src = "../vtr/verilog/stereovision1.v:80.14-80.37" *)
  reg [18:0] vidin_addr_reg_2to3_reg;
  (* src = "../vtr/verilog/stereovision1.v:58.14-58.35" *)
  reg [55:0] vidin_data_buf_2_sc_1;
  (* src = "../vtr/verilog/stereovision1.v:61.14-61.35" *)
  reg [55:0] vidin_data_buf_2_sc_2;
  (* src = "../vtr/verilog/stereovision1.v:64.14-64.35" *)
  reg [55:0] vidin_data_buf_2_sc_4;
  (* src = "../vtr/verilog/stereovision1.v:57.14-57.33" *)
  reg [63:0] vidin_data_buf_sc_1;
  (* src = "../vtr/verilog/stereovision1.v:60.14-60.33" *)
  reg [63:0] vidin_data_buf_sc_2;
  (* src = "../vtr/verilog/stereovision1.v:63.14-63.33" *)
  reg [63:0] vidin_data_buf_sc_4;
  (* src = "../vtr/verilog/stereovision1.v:87.15-87.49" *)
  wire [15:0] vidin_data_reg_scld_1_2to3_left_in;
  (* src = "../vtr/verilog/stereovision1.v:85.15-85.49" *)
  wire [15:0] vidin_data_reg_scld_1_2to3_left_ip;
  (* src = "../vtr/verilog/stereovision1.v:83.15-83.49" *)
  wire [15:0] vidin_data_reg_scld_1_2to3_left_iz;
  (* src = "../vtr/verilog/stereovision1.v:69.13-69.48" *)
  reg [7:0] vidin_data_reg_scld_1_2to3_left_reg;
  (* src = "../vtr/verilog/stereovision1.v:86.15-86.49" *)
  wire [15:0] vidin_data_reg_scld_1_2to3_left_rn;
  (* src = "../vtr/verilog/stereovision1.v:84.15-84.49" *)
  wire [15:0] vidin_data_reg_scld_1_2to3_left_rp;
  (* src = "../vtr/verilog/stereovision1.v:82.15-82.49" *)
  wire [15:0] vidin_data_reg_scld_1_2to3_left_rz;
  (* src = "../vtr/verilog/stereovision1.v:108.15-108.50" *)
  wire [15:0] vidin_data_reg_scld_1_2to3_right_in;
  (* src = "../vtr/verilog/stereovision1.v:106.15-106.50" *)
  wire [15:0] vidin_data_reg_scld_1_2to3_right_ip;
  (* src = "../vtr/verilog/stereovision1.v:104.15-104.50" *)
  wire [15:0] vidin_data_reg_scld_1_2to3_right_iz;
  (* src = "../vtr/verilog/stereovision1.v:75.13-75.49" *)
  reg [7:0] vidin_data_reg_scld_1_2to3_right_reg;
  (* src = "../vtr/verilog/stereovision1.v:107.15-107.50" *)
  wire [15:0] vidin_data_reg_scld_1_2to3_right_rn;
  (* src = "../vtr/verilog/stereovision1.v:105.15-105.50" *)
  wire [15:0] vidin_data_reg_scld_1_2to3_right_rp;
  (* src = "../vtr/verilog/stereovision1.v:103.15-103.50" *)
  wire [15:0] vidin_data_reg_scld_1_2to3_right_rz;
  (* src = "../vtr/verilog/stereovision1.v:94.15-94.49" *)
  wire [15:0] vidin_data_reg_scld_2_2to3_left_in;
  (* src = "../vtr/verilog/stereovision1.v:92.15-92.49" *)
  wire [15:0] vidin_data_reg_scld_2_2to3_left_ip;
  (* src = "../vtr/verilog/stereovision1.v:90.15-90.49" *)
  wire [15:0] vidin_data_reg_scld_2_2to3_left_iz;
  (* src = "../vtr/verilog/stereovision1.v:71.13-71.48" *)
  reg [7:0] vidin_data_reg_scld_2_2to3_left_reg;
  (* src = "../vtr/verilog/stereovision1.v:93.15-93.49" *)
  wire [15:0] vidin_data_reg_scld_2_2to3_left_rn;
  (* src = "../vtr/verilog/stereovision1.v:91.15-91.49" *)
  wire [15:0] vidin_data_reg_scld_2_2to3_left_rp;
  (* src = "../vtr/verilog/stereovision1.v:89.15-89.49" *)
  wire [15:0] vidin_data_reg_scld_2_2to3_left_rz;
  (* src = "../vtr/verilog/stereovision1.v:115.15-115.50" *)
  wire [15:0] vidin_data_reg_scld_2_2to3_right_in;
  (* src = "../vtr/verilog/stereovision1.v:113.15-113.50" *)
  wire [15:0] vidin_data_reg_scld_2_2to3_right_ip;
  (* src = "../vtr/verilog/stereovision1.v:111.15-111.50" *)
  wire [15:0] vidin_data_reg_scld_2_2to3_right_iz;
  (* src = "../vtr/verilog/stereovision1.v:77.13-77.49" *)
  reg [7:0] vidin_data_reg_scld_2_2to3_right_reg;
  (* src = "../vtr/verilog/stereovision1.v:114.15-114.50" *)
  wire [15:0] vidin_data_reg_scld_2_2to3_right_rn;
  (* src = "../vtr/verilog/stereovision1.v:112.15-112.50" *)
  wire [15:0] vidin_data_reg_scld_2_2to3_right_rp;
  (* src = "../vtr/verilog/stereovision1.v:110.15-110.50" *)
  wire [15:0] vidin_data_reg_scld_2_2to3_right_rz;
  (* src = "../vtr/verilog/stereovision1.v:101.15-101.49" *)
  wire [15:0] vidin_data_reg_scld_4_2to3_left_in;
  (* src = "../vtr/verilog/stereovision1.v:99.15-99.49" *)
  wire [15:0] vidin_data_reg_scld_4_2to3_left_ip;
  (* src = "../vtr/verilog/stereovision1.v:97.15-97.49" *)
  wire [15:0] vidin_data_reg_scld_4_2to3_left_iz;
  (* src = "../vtr/verilog/stereovision1.v:73.13-73.48" *)
  reg [7:0] vidin_data_reg_scld_4_2to3_left_reg;
  (* src = "../vtr/verilog/stereovision1.v:100.15-100.49" *)
  wire [15:0] vidin_data_reg_scld_4_2to3_left_rn;
  (* src = "../vtr/verilog/stereovision1.v:98.15-98.49" *)
  wire [15:0] vidin_data_reg_scld_4_2to3_left_rp;
  (* src = "../vtr/verilog/stereovision1.v:96.15-96.49" *)
  wire [15:0] vidin_data_reg_scld_4_2to3_left_rz;
  (* src = "../vtr/verilog/stereovision1.v:122.15-122.50" *)
  wire [15:0] vidin_data_reg_scld_4_2to3_right_in;
  (* src = "../vtr/verilog/stereovision1.v:120.15-120.50" *)
  wire [15:0] vidin_data_reg_scld_4_2to3_right_ip;
  (* src = "../vtr/verilog/stereovision1.v:118.15-118.50" *)
  wire [15:0] vidin_data_reg_scld_4_2to3_right_iz;
  (* src = "../vtr/verilog/stereovision1.v:79.13-79.49" *)
  reg [7:0] vidin_data_reg_scld_4_2to3_right_reg;
  (* src = "../vtr/verilog/stereovision1.v:121.15-121.50" *)
  wire [15:0] vidin_data_reg_scld_4_2to3_right_rn;
  (* src = "../vtr/verilog/stereovision1.v:119.15-119.50" *)
  wire [15:0] vidin_data_reg_scld_4_2to3_right_rp;
  (* src = "../vtr/verilog/stereovision1.v:117.15-117.50" *)
  wire [15:0] vidin_data_reg_scld_4_2to3_right_rz;
  (* src = "../vtr/verilog/stereovision1.v:81.9-81.40" *)
  wire vidin_new_data_scld_1_2to3_left;
  (* src = "../vtr/verilog/stereovision1.v:68.8-68.43" *)
  reg vidin_new_data_scld_1_2to3_left_reg;
  (* src = "../vtr/verilog/stereovision1.v:102.9-102.41" *)
  wire vidin_new_data_scld_1_2to3_right;
  (* src = "../vtr/verilog/stereovision1.v:74.8-74.44" *)
  reg vidin_new_data_scld_1_2to3_right_reg;
  (* src = "../vtr/verilog/stereovision1.v:88.9-88.40" *)
  wire vidin_new_data_scld_2_2to3_left;
  (* src = "../vtr/verilog/stereovision1.v:70.8-70.43" *)
  reg vidin_new_data_scld_2_2to3_left_reg;
  (* src = "../vtr/verilog/stereovision1.v:109.9-109.41" *)
  wire vidin_new_data_scld_2_2to3_right;
  (* src = "../vtr/verilog/stereovision1.v:76.8-76.44" *)
  reg vidin_new_data_scld_2_2to3_right_reg;
  (* src = "../vtr/verilog/stereovision1.v:95.9-95.40" *)
  wire vidin_new_data_scld_4_2to3_left;
  (* src = "../vtr/verilog/stereovision1.v:72.8-72.43" *)
  reg vidin_new_data_scld_4_2to3_left_reg;
  (* src = "../vtr/verilog/stereovision1.v:116.9-116.41" *)
  wire vidin_new_data_scld_4_2to3_right;
  (* src = "../vtr/verilog/stereovision1.v:78.8-78.44" *)
  reg vidin_new_data_scld_4_2to3_right_reg;
  (* hdlname = "wrapper_norm_corr_10_inst_n clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1455.10-1455.13" *)
  wire \wrapper_norm_corr_10_inst_n.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1500.10-1500.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_0" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1506.31-1506.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_0 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_0_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1554.29-1554.43|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_0_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1508.31-1508.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_10" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1526.31-1526.42|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_10 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_10_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1564.29-1564.44|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_10_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_1_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1555.29-1555.43|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_1_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1510.31-1510.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_2_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1556.29-1556.43|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_2_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_3" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1512.31-1512.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_3 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_3_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1557.29-1557.43|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_3_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_4" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1514.31-1514.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_4 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_4_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1558.29-1558.43|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_4_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_5" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1516.31-1516.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_5 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_5_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1559.29-1559.43|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_5_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_6" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1518.31-1518.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_6 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_6_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1560.29-1560.43|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_6_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_7" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1520.31-1520.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_7 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_7_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1561.29-1561.43|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_7_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_8" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1522.31-1522.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_8 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_8_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1562.29-1562.43|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_8_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_9" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1524.31-1524.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_9 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst corr_out_9_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1563.29-1563.43|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_9_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst d_l_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1502.15-1502.20|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.d_l_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst d_l_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1503.15-1503.20|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.d_l_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst d_r_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1504.15-1504.20|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.d_r_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst d_r_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1505.15-1505.20|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.d_r_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_0 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_0 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_0 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_0 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_0 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_0 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_0 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_0 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_0 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_0 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_0 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_0 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_0 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_0 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_1 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_1 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_1 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_1 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_1 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_1 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_1 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_1 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_1 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_1 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_1 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_1 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_1 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_10 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_10 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_10 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_10 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_10 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_10 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_10 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_10 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_10 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_10 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_10 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_10 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_10 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_10 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_2 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_2 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_2 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_2 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_2 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_2 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_2 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_2 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_2 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_2 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_2 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_2 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_2 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_3 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_3 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_3 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_3 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_3 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_3 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_3 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_3 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_3 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_3 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_3 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_3 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_3 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_3 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_4 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_4 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_4 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_4 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_4 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_4 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_4 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_4 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_4 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_4 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_4 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_4 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_4 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_4 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_5 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_5 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_5 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_5 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_5 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_5 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_5 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_5 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_5 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_5 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_5 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_5 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_5 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_5 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_6 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_6 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_6 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_6 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_6 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_6 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_6 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_6 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_6 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_6 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_6 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_6 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_6 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_6 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_7 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_7 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_7 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_7 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_7 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_7 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_7 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_7 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_7 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_7 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_7 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_7 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_7 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_7 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_8 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_8 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_8 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_8 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_8 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_8 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_8 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_8 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_8 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_8 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_8 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_8 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_8 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_8 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_9 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_9 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_9 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_9 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_9 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_9 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_9 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_9 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_9 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_9 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_9 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_9 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_9 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_corr_9 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_0 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_0 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_0 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_0 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_0 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_0 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_1 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_1 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_1 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_1 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_1 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_10 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_10.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_10 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_10.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_10 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_10.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_10 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_10.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_10 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_10.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_10 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_10.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_2 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_2 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_2 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_2 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_2 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_3 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_3 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_3 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_3 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_3 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_3 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_4 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_4 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_4 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_4 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_4 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_4 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_5 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_5 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_5 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_5 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_5 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_5 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_6 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_6 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_6 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_6 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_6 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_6 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_7 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_7 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_7 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_7 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_7 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_7 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_8 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_8 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_8 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_8 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_8 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_8 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_9 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_9 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_9 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_9 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_9 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_9 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_r_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_r_1.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_r_1 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_r_1.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_r_1 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_r_1.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_r_1 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_r_1 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst inst_sh_reg_r_1 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_r_1.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_01" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1530.25-1530.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_01 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_02" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1542.25-1542.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_02 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_101" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1540.25-1540.32|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_101 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_102" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1553.25-1553.32|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_102 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_11" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1531.25-1531.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_11 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_12" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1543.25-1543.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_12 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_21" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1532.25-1532.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_21 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_22" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1544.25-1544.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_22 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_31" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1533.25-1533.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_31 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_32" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1545.25-1545.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_32 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_41" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1534.25-1534.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_41 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_42" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1546.25-1546.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_42 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_51" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1535.25-1535.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_51 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_52" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1547.25-1547.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_52 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_61" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1536.25-1536.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_61 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_62" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1548.25-1548.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_62 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_71" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1537.25-1537.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_71 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_72" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1549.25-1549.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_72 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_81" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1538.25-1538.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_81 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_82" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1550.25-1550.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_82 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_91" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1539.25-1539.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_91 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_92" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1551.25-1551.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_92 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_r1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1529.25-1529.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst out_r2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1541.25-1541.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_5_inst wen" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1501.10-1501.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_out_0" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1461.31-1461.41" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_out_0 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_out_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1463.31-1463.41" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_out_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_out_10" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1481.31-1481.42" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_out_10 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_out_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1465.31-1465.41" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_out_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_out_3" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1467.31-1467.41" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_out_3 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_out_4" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1469.31-1469.41" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_out_4 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_out_5" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1471.31-1471.41" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_out_5 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_out_6" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1473.31-1473.41" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_out_6 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_out_7" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1475.31-1475.41" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_out_7 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_out_8" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1477.31-1477.41" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_out_8 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n corr_out_9" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1479.31-1479.41" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.corr_out_9 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n d_l_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1457.16-1457.21" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.d_l_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n d_l_1_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1484.25-1484.34" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.d_l_1_nrm ;
  (* hdlname = "wrapper_norm_corr_10_inst_n d_l_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1458.16-1458.21" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.d_l_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n d_l_2_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1485.25-1485.34" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.d_l_2_nrm ;
  (* hdlname = "wrapper_norm_corr_10_inst_n d_r_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1459.16-1459.21" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.d_r_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n d_r_1_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1486.25-1486.34" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.d_r_1_nrm ;
  (* hdlname = "wrapper_norm_corr_10_inst_n d_r_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1460.16-1460.21" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.d_r_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n d_r_2_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1487.25-1487.34" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.d_r_2_nrm ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left add_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1408.14-1408.21|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [16:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.add_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left addin_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1406.14-1406.21|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.addin_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left addin_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1407.14-1407.21|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.addin_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1391.10-1391.13|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1393.16-1393.21|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left din_1_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1400.14-1400.23|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.din_1_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left din_1_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1402.14-1402.24|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.din_1_tmp1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left din_1_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1404.14-1404.24|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.din_1_tmp2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1394.16-1394.21|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left din_2_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1401.14-1401.23|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.din_2_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left din_2_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1403.14-1403.24|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.din_2_tmp1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left din_2_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1405.14-1405.24|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.din_2_tmp2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1395.27-1395.33|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1397.27-1397.33|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.Done ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.EB ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.LA ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.Remainder ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.Y ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.data_in_a ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [16:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.data_in_b ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.data_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [3:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [16:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [16:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [1:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.rst ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 start" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.start ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_1 y" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [1:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.y ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.Done ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.EB ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.LA ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.Remainder ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.Y ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.data_in_a ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [16:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.data_in_b ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.data_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [3:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [16:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [16:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [1:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.rst ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 start" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.start ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left my_div_inst_2 y" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [1:0] \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.y ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_left nd" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1392.10-1392.12|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_left.nd ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right add_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1408.14-1408.21|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [16:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.add_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right addin_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1406.14-1406.21|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.addin_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right addin_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1407.14-1407.21|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.addin_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1391.10-1391.13|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1393.16-1393.21|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right din_1_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1400.14-1400.23|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.din_1_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right din_1_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1402.14-1402.24|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.din_1_tmp1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right din_1_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1404.14-1404.24|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.din_1_tmp2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1394.16-1394.21|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right din_2_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1401.14-1401.23|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.din_2_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right din_2_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1403.14-1403.24|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.din_2_tmp1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right din_2_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1405.14-1405.24|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.din_2_tmp2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1395.27-1395.33|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1397.27-1397.33|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.Done ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.EB ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.LA ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.Remainder ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.Y ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.data_in_a ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [16:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.data_in_b ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.data_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [3:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [16:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [16:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [1:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.rst ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 start" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.start ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_1 y" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [1:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.y ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.Done ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.EB ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.LA ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.Remainder ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.Y ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.data_in_a ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [16:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.data_in_b ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.data_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [3:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [16:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [7:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [16:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [1:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.rst ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 start" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.start ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right my_div_inst_2 y" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [1:0] \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.y ;
  (* hdlname = "wrapper_norm_corr_10_inst_n norm_inst_right nd" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1392.10-1392.12|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_n.norm_inst_right.nd ;
  (* hdlname = "wrapper_norm_corr_10_inst_n wen" *)
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1456.10-1456.13" *)
  wire \wrapper_norm_corr_10_inst_n.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_p clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1455.10-1455.13" *)
  wire \wrapper_norm_corr_10_inst_p.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1500.10-1500.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_0" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1506.31-1506.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_0 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_0_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1554.29-1554.43|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_0_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1508.31-1508.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_10" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1526.31-1526.42|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_10 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_10_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1564.29-1564.44|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_10_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_1_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1555.29-1555.43|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_1_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1510.31-1510.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_2_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1556.29-1556.43|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_2_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_3" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1512.31-1512.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_3 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_3_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1557.29-1557.43|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_3_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_4" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1514.31-1514.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_4 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_4_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1558.29-1558.43|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_4_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_5" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1516.31-1516.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_5 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_5_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1559.29-1559.43|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_5_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_6" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1518.31-1518.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_6 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_6_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1560.29-1560.43|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_6_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_7" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1520.31-1520.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_7 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_7_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1561.29-1561.43|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_7_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_8" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1522.31-1522.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_8 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_8_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1562.29-1562.43|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_8_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_9" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1524.31-1524.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_9 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst corr_out_9_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1563.29-1563.43|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_9_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst d_l_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1502.15-1502.20|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.d_l_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst d_l_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1503.15-1503.20|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.d_l_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst d_r_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1504.15-1504.20|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.d_r_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst d_r_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1505.15-1505.20|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.d_r_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_0 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_0 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_0 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_0 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_0 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_0 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_0 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_0 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_0 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_0 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_0 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_0 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_0 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_0 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_1 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_1 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_1 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_1 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_1 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_1 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_1 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_1 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_1 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_1 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_1 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_1 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_1 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_10 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_10 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_10 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_10 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_10 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_10 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_10 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_10 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_10 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_10 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_10 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_10 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_10 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_10 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_2 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_2 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_2 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_2 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_2 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_2 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_2 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_2 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_2 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_2 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_2 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_2 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_2 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_3 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_3 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_3 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_3 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_3 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_3 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_3 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_3 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_3 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_3 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_3 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_3 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_3 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_3 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_4 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_4 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_4 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_4 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_4 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_4 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_4 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_4 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_4 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_4 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_4 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_4 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_4 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_4 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_5 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_5 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_5 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_5 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_5 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_5 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_5 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_5 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_5 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_5 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_5 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_5 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_5 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_5 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_6 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_6 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_6 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_6 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_6 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_6 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_6 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_6 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_6 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_6 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_6 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_6 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_6 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_6 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_7 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_7 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_7 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_7 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_7 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_7 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_7 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_7 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_7 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_7 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_7 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_7 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_7 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_7 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_8 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_8 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_8 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_8 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_8 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_8 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_8 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_8 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_8 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_8 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_8 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_8 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_8 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_8 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_9 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_9 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.corr_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_9 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_9 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.in_l_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_9 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_9 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.in_l_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_9 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_9 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.in_r_im ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_9 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_9 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.in_r_re ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_9 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_9 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_9 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_corr_9 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.new_data ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_0 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_0 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_0 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_0 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_0 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_0 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_1 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_1 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_1 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_1 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_1 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_10 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_10.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_10 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_10.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_10 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_10.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_10 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_10.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_10 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_10.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_10 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_10.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_2 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_2 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_2 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_2 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_2 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_3 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_3 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_3 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_3 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_3 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_3 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_4 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_4 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_4 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_4 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_4 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_4 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_5 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_5 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_5 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_5 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_5 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_5 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_6 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_6 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_6 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_6 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_6 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_6 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_7 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_7 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_7 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_7 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_7 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_7 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_8 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_8 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_8 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_8 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_8 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_8 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_9 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_9 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_9 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_9 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_9 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_9 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_r_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_r_1.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_r_1 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_r_1.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_r_1 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_r_1.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_r_1 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_r_1 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst inst_sh_reg_r_1 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_r_1.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_01" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1530.25-1530.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_01 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_02" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1542.25-1542.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_02 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_101" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1540.25-1540.32|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_101 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_102" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1553.25-1553.32|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_102 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_11" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1531.25-1531.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_11 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_12" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1543.25-1543.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_12 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_21" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1532.25-1532.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_21 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_22" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1544.25-1544.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_22 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_31" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1533.25-1533.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_31 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_32" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1545.25-1545.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_32 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_41" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1534.25-1534.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_41 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_42" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1546.25-1546.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_42 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_51" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1535.25-1535.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_51 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_52" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1547.25-1547.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_52 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_61" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1536.25-1536.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_61 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_62" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1548.25-1548.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_62 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_71" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1537.25-1537.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_71 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_72" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1549.25-1549.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_72 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_81" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1538.25-1538.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_81 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_82" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1550.25-1550.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_82 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_91" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1539.25-1539.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_91 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_92" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1551.25-1551.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_92 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_r1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1529.25-1529.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst out_r2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1541.25-1541.31|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_5_inst wen" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1501.10-1501.13|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  wire \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_out_0" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1461.31-1461.41" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_out_0 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_out_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1463.31-1463.41" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_out_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_out_10" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1481.31-1481.42" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_out_10 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_out_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1465.31-1465.41" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_out_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_out_3" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1467.31-1467.41" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_out_3 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_out_4" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1469.31-1469.41" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_out_4 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_out_5" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1471.31-1471.41" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_out_5 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_out_6" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1473.31-1473.41" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_out_6 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_out_7" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1475.31-1475.41" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_out_7 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_out_8" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1477.31-1477.41" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_out_8 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p corr_out_9" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1479.31-1479.41" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.corr_out_9 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p d_l_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1457.16-1457.21" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.d_l_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p d_l_1_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1484.25-1484.34" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.d_l_1_nrm ;
  (* hdlname = "wrapper_norm_corr_10_inst_p d_l_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1458.16-1458.21" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.d_l_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p d_l_2_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1485.25-1485.34" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.d_l_2_nrm ;
  (* hdlname = "wrapper_norm_corr_10_inst_p d_r_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1459.16-1459.21" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.d_r_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p d_r_1_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1486.25-1486.34" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.d_r_1_nrm ;
  (* hdlname = "wrapper_norm_corr_10_inst_p d_r_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1460.16-1460.21" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.d_r_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p d_r_2_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1487.25-1487.34" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.d_r_2_nrm ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left add_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1408.14-1408.21|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [16:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.add_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left addin_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1406.14-1406.21|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.addin_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left addin_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1407.14-1407.21|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.addin_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1391.10-1391.13|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1393.16-1393.21|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left din_1_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1400.14-1400.23|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.din_1_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left din_1_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1402.14-1402.24|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.din_1_tmp1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left din_1_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1404.14-1404.24|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.din_1_tmp2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1394.16-1394.21|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left din_2_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1401.14-1401.23|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.din_2_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left din_2_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1403.14-1403.24|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.din_2_tmp1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left din_2_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1405.14-1405.24|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.din_2_tmp2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1395.27-1395.33|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1397.27-1397.33|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.Done ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.EB ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.LA ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.Remainder ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.Y ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.data_in_a ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [16:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.data_in_b ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.data_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [3:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [16:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [16:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [1:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.rst ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 start" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.start ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_1 y" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [1:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.y ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.Done ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.EB ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.LA ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.Remainder ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.Y ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.data_in_a ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [16:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.data_in_b ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.data_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [3:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [16:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [1:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [16:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [1:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.rst ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 start" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.start ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left my_div_inst_2 y" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  reg [1:0] \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.y ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_left nd" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1392.10-1392.12|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_left.nd ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right add_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1408.14-1408.21|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [16:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.add_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right addin_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1406.14-1406.21|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.addin_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right addin_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1407.14-1407.21|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.addin_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1391.10-1391.13|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1393.16-1393.21|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.din_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right din_1_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1400.14-1400.23|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.din_1_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right din_1_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1402.14-1402.24|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.din_1_tmp1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right din_1_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1404.14-1404.24|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.din_1_tmp2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1394.16-1394.21|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.din_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right din_2_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1401.14-1401.23|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.din_2_reg ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right din_2_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1403.14-1403.24|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.din_2_tmp1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right din_2_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1405.14-1405.24|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.din_2_tmp2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1395.27-1395.33|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.dout_1 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1397.27-1397.33|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.dout_2 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.Done ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.EB ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.LA ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.Remainder ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.Y ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.data_in_a ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [16:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.data_in_b ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.data_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [3:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [16:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [16:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [1:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.rst ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 start" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.start ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_1 y" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [1:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.y ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.Done ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.EB ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.LA ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.Remainder ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.Y ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.data_in_a ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [16:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.data_in_b ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.data_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [3:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [16:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [7:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [1:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [15:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [16:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire [7:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [1:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.rst ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 start" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.start ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right my_div_inst_2 y" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  reg [1:0] \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.y ;
  (* hdlname = "wrapper_norm_corr_10_inst_p norm_inst_right nd" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1392.10-1392.12|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  wire \wrapper_norm_corr_10_inst_p.norm_inst_right.nd ;
  (* hdlname = "wrapper_norm_corr_10_inst_p wen" *)
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1456.10-1456.13" *)
  wire \wrapper_norm_corr_10_inst_p.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1048.10-1048.13" *)
  wire \wrapper_norm_corr_20_inst_n.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1109.10-1109.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_0" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1115.31-1115.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_0 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_0_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1203.29-1203.43|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_0_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1117.31-1117.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_10" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1135.31-1135.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_10 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_10_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1213.29-1213.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_10_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_11" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1137.31-1137.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_11 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_11_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1214.29-1214.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_11_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_12" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1139.31-1139.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_12 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_12_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1215.29-1215.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_12_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_13" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1141.31-1141.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_13 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_13_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1216.29-1216.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_13_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_14" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1143.31-1143.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_14 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_14_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1217.29-1217.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_14_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_15" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1145.31-1145.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_15 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_15_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1218.29-1218.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_15_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_16" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1147.31-1147.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_16 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_16_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1219.29-1219.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_16_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_17" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1149.31-1149.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_17 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_17_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1220.29-1220.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_17_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_18" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1151.31-1151.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_18 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_18_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1221.29-1221.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_18_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_19" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1153.31-1153.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_19 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_19_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1222.29-1222.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_19_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_1_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1204.29-1204.43|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_1_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1119.31-1119.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_20" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1155.31-1155.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_20 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_20_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1223.29-1223.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_20_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_2_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1205.29-1205.43|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_2_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_3" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1121.31-1121.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_3 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_3_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1206.29-1206.43|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_3_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_4" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1123.31-1123.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_4 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_4_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1207.29-1207.43|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_4_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_5" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1125.31-1125.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_5 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_5_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1208.29-1208.43|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_5_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_6" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1127.31-1127.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_6 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_6_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1209.29-1209.43|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_6_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_7" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1129.31-1129.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_7 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_7_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1210.29-1210.43|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_7_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_8" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1131.31-1131.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_8 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_8_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1211.29-1211.43|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_8_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_9" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1133.31-1133.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_9 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst corr_out_9_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1212.29-1212.43|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_9_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst d_l_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1111.15-1111.20|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.d_l_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst d_l_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1112.15-1112.20|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.d_l_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst d_r_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1113.15-1113.20|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.d_r_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst d_r_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1114.15-1114.20|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.d_r_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_0 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_0 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_0 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_0 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_0 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_0 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_0 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_0 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_0 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_0 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_0 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_0 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_0 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_0 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_1 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_1 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_1 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_1 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_1 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_1 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_1 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_1 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_1 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_1 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_1 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_1 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_1 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_10 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_10 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_10 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_10 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_10 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_10 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_10 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_10 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_10 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_10 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_10 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_10 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_10 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_10 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_11 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_11 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_11 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_11 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_11 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_11 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_11 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_11 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_11 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_11 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_11 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_11 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_11 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_11 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_12 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_12 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_12 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_12 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_12 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_12 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_12 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_12 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_12 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_12 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_12 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_12 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_12 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_12 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_13 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_13 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_13 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_13 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_13 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_13 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_13 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_13 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_13 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_13 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_13 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_13 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_13 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_13 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_14 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_14 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_14 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_14 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_14 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_14 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_14 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_14 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_14 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_14 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_14 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_14 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_14 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_14 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_15 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_15 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_15 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_15 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_15 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_15 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_15 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_15 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_15 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_15 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_15 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_15 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_15 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_15 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_16 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_16 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_16 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_16 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_16 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_16 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_16 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_16 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_16 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_16 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_16 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_16 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_16 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_16 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_17 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_17 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_17 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_17 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_17 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_17 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_17 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_17 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_17 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_17 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_17 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_17 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_17 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_17 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_18 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_18 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_18 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_18 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_18 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_18 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_18 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_18 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_18 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_18 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_18 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_18 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_18 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_18 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_19 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_19 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_19 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_19 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_19 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_19 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_19 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_19 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_19 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_19 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_19 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_19 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_19 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_19 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_2 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_2 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_2 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_2 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_2 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_2 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_2 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_2 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_2 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_2 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_2 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_2 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_2 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_20 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_20 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_20 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_20 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_20 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_20 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_20 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_20 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_20 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_20 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_20 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_20 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_20 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_20 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_3 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_3 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_3 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_3 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_3 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_3 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_3 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_3 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_3 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_3 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_3 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_3 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_3 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_3 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_4 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_4 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_4 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_4 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_4 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_4 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_4 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_4 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_4 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_4 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_4 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_4 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_4 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_4 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_5 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_5 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_5 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_5 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_5 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_5 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_5 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_5 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_5 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_5 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_5 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_5 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_5 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_5 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_6 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_6 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_6 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_6 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_6 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_6 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_6 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_6 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_6 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_6 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_6 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_6 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_6 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_6 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_7 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_7 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_7 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_7 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_7 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_7 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_7 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_7 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_7 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_7 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_7 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_7 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_7 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_7 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_8 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_8 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_8 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_8 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_8 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_8 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_8 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_8 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_8 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_8 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_8 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_8 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_8 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_8 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_9 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_9 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_9 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_9 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_9 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_9 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_9 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_9 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_9 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_9 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_9 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_9 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_9 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_corr_9 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_0 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_0 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_0 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_0 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_0 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_0 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_1 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_1 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_1 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_1 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_1 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_10 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_10 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_10 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_10 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_10 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_10 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_11 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_11 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_11 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_11 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_11 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_11 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_12 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_12 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_12 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_12 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_12 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_12 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_13 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_13 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_13 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_13 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_13 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_13 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_14 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_14 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_14 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_14 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_14 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_14 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_15 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_15 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_15 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_15 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_15 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_15 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_16 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_16 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_16 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_16 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_16 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_16 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_17 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_17 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_17 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_17 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_17 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_17 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_18 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_18 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_18 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_18 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_18 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_18 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_19 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_19 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_19 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_19 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_19 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_19 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_2 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_2 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_2 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_2 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_2 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_20 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_20.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_20 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_20.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_20 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_20.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_20 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_20.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_20 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_20.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_20 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_20.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_3 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_3 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_3 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_3 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_3 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_3 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_4 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_4 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_4 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_4 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_4 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_4 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_5 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_5 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_5 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_5 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_5 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_5 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_6 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_6 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_6 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_6 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_6 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_6 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_7 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_7 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_7 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_7 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_7 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_7 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_8 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_8 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_8 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_8 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_8 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_8 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_9 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_9 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_9 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_9 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_9 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_9 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_r_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_r_1.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_r_1 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_r_1.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_r_1 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_r_1.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_r_1 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_r_1.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_r_1 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_r_1.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst inst_sh_reg_r_1 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_r_1.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_01" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1159.25-1159.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_01 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_02" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1182.25-1182.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_02 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_101" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1170.25-1170.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_101 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_102" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1192.25-1192.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_102 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_11" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1161.25-1161.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_11 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_111" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1171.25-1171.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_111 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_112" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1193.25-1193.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_112 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_12" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1183.25-1183.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_12 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_121" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1172.25-1172.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_121 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_122" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1194.25-1194.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_122 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_131" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1173.25-1173.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_131 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_132" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1195.25-1195.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_132 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_141" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1174.25-1174.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_141 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_142" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1196.25-1196.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_142 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_151" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1175.25-1175.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_151 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_152" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1197.25-1197.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_152 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_161" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1176.25-1176.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_161 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_162" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1198.25-1198.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_162 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_171" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1177.25-1177.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_171 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_172" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1199.25-1199.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_172 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_181" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1178.25-1178.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_181 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_182" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1200.25-1200.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_182 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_191" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1179.25-1179.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_191 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_192" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1201.25-1201.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_192 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_201" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1180.25-1180.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_201 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_202" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1202.25-1202.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_202 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_21" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1162.25-1162.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_21 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_22" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1184.25-1184.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_22 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_31" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1163.25-1163.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_31 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_32" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1185.25-1185.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_32 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_41" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1164.25-1164.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_41 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_42" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1186.25-1186.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_42 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_51" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1165.25-1165.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_51 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_52" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1187.25-1187.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_52 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_61" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1166.25-1166.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_61 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_62" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1188.25-1188.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_62 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_71" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1167.25-1167.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_71 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_72" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1189.25-1189.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_72 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_81" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1168.25-1168.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_81 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_82" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1190.25-1190.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_82 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_91" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1169.25-1169.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_91 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_92" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1191.25-1191.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_92 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_r1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1158.25-1158.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst out_r2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1181.25-1181.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_20_inst wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1110.10-1110.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_0" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1054.31-1054.41" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_0 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1056.31-1056.41" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_10" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1074.31-1074.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_10 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_11" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1076.31-1076.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_11 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_12" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1078.31-1078.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_12 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_13" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1080.31-1080.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_13 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_14" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1082.31-1082.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_14 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_15" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1084.31-1084.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_15 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_16" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1086.31-1086.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_16 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_17" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1088.31-1088.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_17 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_18" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1090.31-1090.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_18 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_19" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1092.31-1092.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_19 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1058.31-1058.41" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_20" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1094.31-1094.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_20 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_3" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1060.31-1060.41" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_3 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_4" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1062.31-1062.41" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_4 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_5" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1064.31-1064.41" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_5 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_6" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1066.31-1066.41" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_6 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_7" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1068.31-1068.41" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_7 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_8" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1070.31-1070.41" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_8 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n corr_out_9" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1072.31-1072.41" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.corr_out_9 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n d_l_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1050.16-1050.21" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.d_l_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n d_l_1_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1097.25-1097.34" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.d_l_1_nrm ;
  (* hdlname = "wrapper_norm_corr_20_inst_n d_l_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1051.16-1051.21" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.d_l_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n d_l_2_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1098.25-1098.34" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.d_l_2_nrm ;
  (* hdlname = "wrapper_norm_corr_20_inst_n d_r_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1052.16-1052.21" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.d_r_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n d_r_1_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1099.25-1099.34" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.d_r_1_nrm ;
  (* hdlname = "wrapper_norm_corr_20_inst_n d_r_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1053.16-1053.21" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.d_r_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n d_r_2_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1100.25-1100.34" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.d_r_2_nrm ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left add_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1408.14-1408.21|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [16:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.add_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left addin_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1406.14-1406.21|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.addin_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left addin_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1407.14-1407.21|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.addin_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1391.10-1391.13|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1393.16-1393.21|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left din_1_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1400.14-1400.23|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.din_1_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left din_1_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1402.14-1402.24|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.din_1_tmp1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left din_1_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1404.14-1404.24|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.din_1_tmp2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1394.16-1394.21|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left din_2_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1401.14-1401.23|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.din_2_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left din_2_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1403.14-1403.24|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.din_2_tmp1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left din_2_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1405.14-1405.24|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.din_2_tmp2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1395.27-1395.33|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1397.27-1397.33|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.Done ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.EB ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.LA ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.Remainder ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.Y ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.data_in_a ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [16:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.data_in_b ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.data_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [3:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [16:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [16:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [1:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.rst ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 start" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.start ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_1 y" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [1:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.y ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.Done ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.EB ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.LA ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.Remainder ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.Y ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.data_in_a ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [16:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.data_in_b ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.data_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [3:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [16:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [16:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [1:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.rst ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 start" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.start ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left my_div_inst_2 y" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [1:0] \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.y ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_left nd" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1392.10-1392.12|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_left.nd ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right add_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1408.14-1408.21|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [16:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.add_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right addin_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1406.14-1406.21|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.addin_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right addin_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1407.14-1407.21|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.addin_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1391.10-1391.13|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1393.16-1393.21|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right din_1_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1400.14-1400.23|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.din_1_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right din_1_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1402.14-1402.24|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.din_1_tmp1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right din_1_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1404.14-1404.24|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.din_1_tmp2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1394.16-1394.21|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right din_2_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1401.14-1401.23|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.din_2_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right din_2_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1403.14-1403.24|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.din_2_tmp1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right din_2_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1405.14-1405.24|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.din_2_tmp2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1395.27-1395.33|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1397.27-1397.33|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.Done ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.EB ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.LA ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.Remainder ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.Y ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.data_in_a ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [16:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.data_in_b ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.data_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [3:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [16:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [16:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [1:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.rst ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 start" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.start ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_1 y" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [1:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.y ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.Done ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.EB ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.LA ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.Remainder ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.Y ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.data_in_a ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [16:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.data_in_b ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.data_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [3:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [16:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [7:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [16:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [1:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.rst ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 start" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.start ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right my_div_inst_2 y" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [1:0] \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.y ;
  (* hdlname = "wrapper_norm_corr_20_inst_n norm_inst_right nd" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1392.10-1392.12|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_n.norm_inst_right.nd ;
  (* hdlname = "wrapper_norm_corr_20_inst_n wen" *)
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1049.10-1049.13" *)
  wire \wrapper_norm_corr_20_inst_n.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1048.10-1048.13" *)
  wire \wrapper_norm_corr_20_inst_p.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1109.10-1109.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_0" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1115.31-1115.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_0 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_0_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1203.29-1203.43|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_0_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1117.31-1117.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_10" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1135.31-1135.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_10 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_10_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1213.29-1213.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_10_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_11" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1137.31-1137.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_11 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_11_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1214.29-1214.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_11_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_12" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1139.31-1139.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_12 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_12_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1215.29-1215.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_12_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_13" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1141.31-1141.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_13 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_13_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1216.29-1216.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_13_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_14" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1143.31-1143.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_14 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_14_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1217.29-1217.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_14_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_15" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1145.31-1145.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_15 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_15_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1218.29-1218.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_15_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_16" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1147.31-1147.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_16 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_16_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1219.29-1219.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_16_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_17" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1149.31-1149.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_17 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_17_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1220.29-1220.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_17_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_18" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1151.31-1151.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_18 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_18_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1221.29-1221.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_18_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_19" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1153.31-1153.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_19 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_19_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1222.29-1222.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_19_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_1_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1204.29-1204.43|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_1_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1119.31-1119.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_20" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1155.31-1155.42|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_20 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_20_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1223.29-1223.44|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_20_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_2_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1205.29-1205.43|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_2_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_3" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1121.31-1121.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_3 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_3_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1206.29-1206.43|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_3_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_4" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1123.31-1123.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_4 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_4_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1207.29-1207.43|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_4_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_5" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1125.31-1125.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_5 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_5_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1208.29-1208.43|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_5_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_6" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1127.31-1127.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_6 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_6_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1209.29-1209.43|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_6_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_7" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1129.31-1129.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_7 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_7_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1210.29-1210.43|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_7_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_8" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1131.31-1131.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_8 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_8_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1211.29-1211.43|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_8_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_9" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1133.31-1133.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_9 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst corr_out_9_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1212.29-1212.43|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_9_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst d_l_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1111.15-1111.20|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.d_l_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst d_l_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1112.15-1112.20|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.d_l_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst d_r_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1113.15-1113.20|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.d_r_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst d_r_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1114.15-1114.20|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.d_r_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_0 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_0 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_0 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_0 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_0 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_0 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_0 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_0 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_0 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_0 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_0 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_0 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_0 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_0 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_1 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_1 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_1 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_1 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_1 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_1 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_1 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_1 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_1 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_1 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_1 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_1 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_1 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_10 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_10 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_10 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_10 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_10 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_10 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_10 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_10 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_10 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_10 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_10 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_10 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_10 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_10 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_11 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_11 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_11 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_11 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_11 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_11 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_11 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_11 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_11 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_11 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_11 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_11 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_11 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_11 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_12 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_12 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_12 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_12 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_12 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_12 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_12 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_12 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_12 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_12 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_12 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_12 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_12 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_12 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_13 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_13 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_13 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_13 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_13 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_13 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_13 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_13 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_13 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_13 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_13 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_13 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_13 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_13 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_14 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_14 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_14 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_14 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_14 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_14 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_14 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_14 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_14 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_14 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_14 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_14 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_14 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_14 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_15 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_15 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_15 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_15 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_15 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_15 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_15 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_15 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_15 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_15 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_15 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_15 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_15 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_15 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_16 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_16 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_16 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_16 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_16 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_16 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_16 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_16 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_16 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_16 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_16 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_16 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_16 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_16 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_17 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_17 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_17 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_17 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_17 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_17 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_17 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_17 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_17 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_17 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_17 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_17 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_17 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_17 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_18 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_18 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_18 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_18 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_18 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_18 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_18 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_18 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_18 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_18 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_18 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_18 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_18 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_18 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_19 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_19 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_19 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_19 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_19 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_19 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_19 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_19 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_19 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_19 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_19 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_19 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_19 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_19 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_2 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_2 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_2 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_2 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_2 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_2 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_2 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_2 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_2 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_2 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_2 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_2 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_2 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_20 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_20 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_20 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_20 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_20 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_20 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_20 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_20 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_20 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_20 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_20 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_20 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_20 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_20 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_3 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_3 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_3 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_3 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_3 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_3 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_3 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_3 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_3 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_3 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_3 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_3 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_3 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_3 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_4 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_4 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_4 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_4 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_4 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_4 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_4 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_4 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_4 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_4 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_4 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_4 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_4 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_4 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_5 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_5 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_5 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_5 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_5 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_5 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_5 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_5 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_5 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_5 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_5 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_5 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_5 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_5 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_6 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_6 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_6 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_6 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_6 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_6 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_6 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_6 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_6 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_6 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_6 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_6 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_6 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_6 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_7 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_7 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_7 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_7 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_7 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_7 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_7 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_7 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_7 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_7 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_7 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_7 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_7 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_7 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_8 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_8 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_8 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_8 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_8 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_8 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_8 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_8 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_8 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_8 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_8 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_8 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_8 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_8 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_9 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1355.11-1355.14|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_9 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1361.32-1361.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.corr_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_9 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1369.29-1369.41|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_9 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1358.27-1358.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.in_l_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_9 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1364.26-1364.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_9 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1357.27-1357.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.in_l_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_9 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1363.26-1363.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_9 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1360.27-1360.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.in_r_im ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_9 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1366.26-1366.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_9 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1359.27-1359.34|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.in_r_re ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_9 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1365.26-1365.37|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_9 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1368.29-1368.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_9 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1367.29-1367.40|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_corr_9 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1356.11-1356.19|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.new_data ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_0 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_0 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_0 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_0 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_0 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_0 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_1 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_1 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_1 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_1 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_1 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_10 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_10 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_10 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_10 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_10 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_10 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_11 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_11 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_11 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_11 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_11 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_11 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_12 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_12 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_12 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_12 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_12 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_12 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_13 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_13 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_13 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_13 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_13 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_13 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_14 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_14 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_14 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_14 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_14 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_14 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_15 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_15 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_15 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_15 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_15 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_15 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_16 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_16 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_16 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_16 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_16 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_16 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_17 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_17 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_17 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_17 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_17 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_17 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_18 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_18 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_18 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_18 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_18 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_18 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_19 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_19 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_19 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_19 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_19 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_19 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_2 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_2 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_2 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_2 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_2 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_20 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_20.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_20 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_20.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_20 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_20.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_20 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_20.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_20 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_20.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_20 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_20.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_3 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_3 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_3 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_3 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_3 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_3 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_4 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_4 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_4 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_4 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_4 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_4 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_5 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_5 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_5 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_5 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_5 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_5 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_6 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_6 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_6 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_6 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_6 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_6 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_7 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_7 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_7 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_7 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_7 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_7 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_8 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_8 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_8 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_8 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_8 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_8 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_9 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_9 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_9 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_9 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_9 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_9 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_r_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_r_1.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_r_1 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_r_1.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_r_1 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_r_1.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_r_1 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_r_1.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_r_1 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_r_1.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst inst_sh_reg_r_1 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_r_1.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_01" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1159.25-1159.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_01 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_02" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1182.25-1182.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_02 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_101" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1170.25-1170.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_101 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_102" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1192.25-1192.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_102 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_11" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1161.25-1161.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_11 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_111" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1171.25-1171.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_111 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_112" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1193.25-1193.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_112 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_12" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1183.25-1183.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_12 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_121" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1172.25-1172.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_121 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_122" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1194.25-1194.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_122 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_131" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1173.25-1173.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_131 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_132" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1195.25-1195.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_132 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_141" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1174.25-1174.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_141 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_142" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1196.25-1196.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_142 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_151" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1175.25-1175.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_151 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_152" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1197.25-1197.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_152 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_161" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1176.25-1176.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_161 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_162" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1198.25-1198.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_162 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_171" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1177.25-1177.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_171 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_172" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1199.25-1199.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_172 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_181" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1178.25-1178.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_181 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_182" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1200.25-1200.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_182 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_191" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1179.25-1179.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_191 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_192" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1201.25-1201.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_192 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_201" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1180.25-1180.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_201 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_202" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1202.25-1202.32|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_202 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_21" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1162.25-1162.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_21 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_22" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1184.25-1184.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_22 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_31" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1163.25-1163.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_31 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_32" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1185.25-1185.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_32 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_41" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1164.25-1164.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_41 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_42" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1186.25-1186.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_42 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_51" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1165.25-1165.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_51 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_52" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1187.25-1187.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_52 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_61" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1166.25-1166.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_61 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_62" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1188.25-1188.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_62 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_71" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1167.25-1167.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_71 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_72" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1189.25-1189.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_72 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_81" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1168.25-1168.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_81 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_82" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1190.25-1190.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_82 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_91" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1169.25-1169.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_91 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_92" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1191.25-1191.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_92 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_r1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1158.25-1158.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst out_r2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1181.25-1181.31|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_20_inst wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1110.10-1110.13|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  wire \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_0" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1054.31-1054.41" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_0 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1056.31-1056.41" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_10" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1074.31-1074.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_10 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_11" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1076.31-1076.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_11 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_12" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1078.31-1078.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_12 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_13" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1080.31-1080.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_13 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_14" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1082.31-1082.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_14 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_15" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1084.31-1084.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_15 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_16" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1086.31-1086.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_16 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_17" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1088.31-1088.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_17 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_18" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1090.31-1090.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_18 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_19" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1092.31-1092.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_19 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1058.31-1058.41" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_20" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1094.31-1094.42" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_20 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_3" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1060.31-1060.41" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_3 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_4" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1062.31-1062.41" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_4 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_5" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1064.31-1064.41" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_5 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_6" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1066.31-1066.41" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_6 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_7" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1068.31-1068.41" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_7 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_8" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1070.31-1070.41" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_8 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p corr_out_9" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1072.31-1072.41" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.corr_out_9 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p d_l_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1050.16-1050.21" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.d_l_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p d_l_1_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1097.25-1097.34" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.d_l_1_nrm ;
  (* hdlname = "wrapper_norm_corr_20_inst_p d_l_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1051.16-1051.21" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.d_l_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p d_l_2_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1098.25-1098.34" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.d_l_2_nrm ;
  (* hdlname = "wrapper_norm_corr_20_inst_p d_r_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1052.16-1052.21" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.d_r_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p d_r_1_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1099.25-1099.34" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.d_r_1_nrm ;
  (* hdlname = "wrapper_norm_corr_20_inst_p d_r_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1053.16-1053.21" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.d_r_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p d_r_2_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1100.25-1100.34" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.d_r_2_nrm ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left add_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1408.14-1408.21|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [16:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.add_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left addin_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1406.14-1406.21|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.addin_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left addin_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1407.14-1407.21|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.addin_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1391.10-1391.13|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1393.16-1393.21|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left din_1_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1400.14-1400.23|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.din_1_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left din_1_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1402.14-1402.24|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.din_1_tmp1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left din_1_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1404.14-1404.24|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.din_1_tmp2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1394.16-1394.21|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left din_2_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1401.14-1401.23|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.din_2_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left din_2_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1403.14-1403.24|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.din_2_tmp1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left din_2_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1405.14-1405.24|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.din_2_tmp2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1395.27-1395.33|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1397.27-1397.33|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.Done ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.EB ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.LA ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.Remainder ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.Y ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.data_in_a ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [16:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.data_in_b ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.data_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [3:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [16:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [16:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [1:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.rst ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 start" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.start ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_1 y" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [1:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.y ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.Done ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.EB ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.LA ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.Remainder ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.Y ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.data_in_a ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [16:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.data_in_b ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.data_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [3:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [16:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [1:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [16:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [1:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.rst ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 start" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.start ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left my_div_inst_2 y" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  reg [1:0] \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.y ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_left nd" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1392.10-1392.12|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_left.nd ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right add_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1408.14-1408.21|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [16:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.add_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right addin_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1406.14-1406.21|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.addin_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right addin_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1407.14-1407.21|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.addin_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1391.10-1391.13|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1393.16-1393.21|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.din_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right din_1_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1400.14-1400.23|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.din_1_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right din_1_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1402.14-1402.24|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.din_1_tmp1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right din_1_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1404.14-1404.24|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.din_1_tmp2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1394.16-1394.21|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.din_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right din_2_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1401.14-1401.23|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.din_2_reg ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right din_2_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1403.14-1403.24|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.din_2_tmp1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right din_2_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1405.14-1405.24|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.din_2_tmp2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1395.27-1395.33|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.dout_1 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1397.27-1397.33|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.dout_2 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.Done ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.EB ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.LA ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.Remainder ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.Y ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.data_in_a ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [16:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.data_in_b ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.data_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [3:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [16:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [16:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [1:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.rst ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 start" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.start ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_1 y" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [1:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.y ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.Done ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.EB ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.LA ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.Remainder ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.Y ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.data_in_a ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [16:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.data_in_b ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.data_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [3:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [16:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [7:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [1:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [15:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [16:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire [7:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [1:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.rst ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 start" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.start ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right my_div_inst_2 y" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  reg [1:0] \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.y ;
  (* hdlname = "wrapper_norm_corr_20_inst_p norm_inst_right nd" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1392.10-1392.12|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  wire \wrapper_norm_corr_20_inst_p.norm_inst_right.nd ;
  (* hdlname = "wrapper_norm_corr_20_inst_p wen" *)
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1049.10-1049.13" *)
  wire \wrapper_norm_corr_20_inst_p.wen ;
  (* hdlname = "wrapper_norm_corr_5_inst_n clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1651.10-1651.13" *)
  wire \wrapper_norm_corr_5_inst_n.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst corr_out_0" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1693.17-1693.27|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst corr_out_0_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1720.29-1720.43|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_0_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst corr_out_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1695.17-1695.27|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst corr_out_1_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1721.29-1721.43|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_1_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst corr_out_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1697.17-1697.27|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst corr_out_2_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1722.29-1722.43|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_2_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst corr_out_3" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1699.17-1699.27|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_3 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst corr_out_3_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1723.29-1723.43|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_3_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst corr_out_4" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1701.17-1701.27|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_4 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst corr_out_4_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1724.29-1724.43|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_4_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst corr_out_5" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1703.17-1703.27|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_5 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst corr_out_5_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1725.29-1725.43|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_5_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst d_l_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1689.15-1689.20|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.d_l_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst d_l_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1690.15-1690.20|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.d_l_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst d_r_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1691.15-1691.20|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.d_r_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst d_r_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1692.15-1692.20|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.d_r_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_0 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1832.11-1832.14|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_0 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1838.32-1838.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.corr_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_0 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1846.29-1846.41|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_0 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1835.27-1835.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_l_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_0 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1841.25-1841.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_0 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1834.27-1834.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_l_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_0 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1840.25-1840.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_0 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1837.27-1837.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_r_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_0 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1843.25-1843.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_0 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1836.27-1836.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_r_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_0 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1842.25-1842.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_0 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1845.29-1845.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_0 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1844.29-1844.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_0 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1833.11-1833.19|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.new_data ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1832.11-1832.14|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_1 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1838.32-1838.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.corr_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_1 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1846.29-1846.41|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_1 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1835.27-1835.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_l_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_1 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1841.25-1841.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_1 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1834.27-1834.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_l_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_1 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1840.25-1840.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_1 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1837.27-1837.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_r_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_1 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1843.25-1843.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_1 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1836.27-1836.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_r_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_1 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1842.25-1842.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_1 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1845.29-1845.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_1 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1844.29-1844.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_1 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1833.11-1833.19|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.new_data ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1832.11-1832.14|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_2 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1838.32-1838.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.corr_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_2 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1846.29-1846.41|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_2 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1835.27-1835.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_l_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_2 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1841.25-1841.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_2 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1834.27-1834.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_l_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_2 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1840.25-1840.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_2 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1837.27-1837.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_r_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_2 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1843.25-1843.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_2 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1836.27-1836.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_r_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_2 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1842.25-1842.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_2 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1845.29-1845.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_2 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1844.29-1844.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_2 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1833.11-1833.19|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.new_data ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_3 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1832.11-1832.14|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_3 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1838.32-1838.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.corr_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_3 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1846.29-1846.41|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_3 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1835.27-1835.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_l_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_3 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1841.25-1841.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_3 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1834.27-1834.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_l_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_3 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1840.25-1840.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_3 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1837.27-1837.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_r_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_3 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1843.25-1843.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_3 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1836.27-1836.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_r_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_3 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1842.25-1842.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_3 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1845.29-1845.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_3 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1844.29-1844.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_3 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1833.11-1833.19|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.new_data ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_4 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1832.11-1832.14|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_4 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1838.32-1838.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.corr_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_4 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1846.29-1846.41|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_4 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1835.27-1835.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_l_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_4 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1841.25-1841.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_4 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1834.27-1834.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_l_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_4 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1840.25-1840.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_4 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1837.27-1837.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_r_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_4 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1843.25-1843.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_4 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1836.27-1836.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_r_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_4 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1842.25-1842.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_4 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1845.29-1845.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_4 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1844.29-1844.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_4 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1833.11-1833.19|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.new_data ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_5 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1832.11-1832.14|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_5 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1838.32-1838.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.corr_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_5 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1846.29-1846.41|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_5 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1835.27-1835.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_l_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_5 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1841.25-1841.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_5 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1834.27-1834.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_l_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_5 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1840.25-1840.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_5 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1837.27-1837.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_r_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_5 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1843.25-1843.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_5 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1836.27-1836.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_r_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_5 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1842.25-1842.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_5 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1845.29-1845.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_5 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1844.29-1844.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_corr_5 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1833.11-1833.19|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.new_data ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_0 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_0 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.din_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_0 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.din_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_0 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.dout_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_0 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.dout_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_0 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.wen ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_1 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.din_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_1 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.din_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_1 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.dout_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_1 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.dout_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_1 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.wen ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_2 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.din_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_2 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.din_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_2 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.dout_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_2 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.dout_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_2 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.wen ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_3 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_3 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.din_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_3 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.din_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_3 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.dout_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_3 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.dout_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_3 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.wen ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_4 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_4 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.din_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_4 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.din_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_4 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.dout_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_4 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.dout_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_4 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.wen ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_5 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_5 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.din_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_5 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.din_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_5 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.dout_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_5 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.dout_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_5 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.wen ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_r_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_r_1 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.din_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_r_1 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.din_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_r_1 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_r_1 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst inst_sh_reg_r_1 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.wen ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst out_01" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1707.25-1707.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.out_01 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst out_02" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1714.25-1714.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.out_02 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst out_11" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1708.25-1708.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.out_11 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst out_12" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1715.25-1715.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.out_12 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst out_21" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1709.25-1709.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.out_21 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst out_22" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1716.25-1716.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.out_22 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst out_31" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1710.25-1710.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.out_31 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst out_32" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1717.25-1717.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.out_32 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst out_41" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1711.25-1711.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.out_41 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst out_42" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1718.25-1718.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.out_42 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst out_51" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1712.25-1712.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.out_51 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst out_52" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1719.25-1719.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.out_52 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst out_r1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1706.25-1706.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.out_r1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst out_r2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1713.25-1713.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.corr_5_inst.out_r2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst tm3_clk_v0" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1687.10-1687.20|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_5_inst wen" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1688.10-1688.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_n.corr_5_inst.wen ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_out_0" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1657.31-1657.41" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.corr_out_0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_out_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1659.31-1659.41" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.corr_out_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_out_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1661.31-1661.41" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.corr_out_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_out_3" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1663.31-1663.41" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.corr_out_3 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_out_4" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1665.31-1665.41" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.corr_out_4 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n corr_out_5" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1667.31-1667.41" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.corr_out_5 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n d_l_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1653.16-1653.21" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.d_l_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n d_l_1_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1670.25-1670.34" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.d_l_1_nrm ;
  (* hdlname = "wrapper_norm_corr_5_inst_n d_l_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1654.16-1654.21" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.d_l_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n d_l_2_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1671.25-1671.34" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.d_l_2_nrm ;
  (* hdlname = "wrapper_norm_corr_5_inst_n d_r_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1655.16-1655.21" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.d_r_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n d_r_1_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1672.25-1672.34" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.d_r_1_nrm ;
  (* hdlname = "wrapper_norm_corr_5_inst_n d_r_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1656.16-1656.21" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.d_r_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n d_r_2_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1673.25-1673.34" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.d_r_2_nrm ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left add_out" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1784.14-1784.21|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [16:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.add_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left addin_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1782.14-1782.21|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.addin_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left addin_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1783.14-1783.21|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.addin_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1767.10-1767.13|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1769.16-1769.21|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.din_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left din_1_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1776.14-1776.23|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.din_1_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left din_1_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1778.14-1778.24|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.din_1_tmp1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left din_1_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1780.14-1780.24|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.din_1_tmp2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1770.16-1770.21|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.din_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left din_2_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1777.14-1777.23|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.din_2_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left din_2_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1779.14-1779.24|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.din_2_tmp1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left din_2_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1781.14-1781.24|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.din_2_tmp2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1771.27-1771.33|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.dout_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1773.27-1773.33|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.dout_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.Done ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.EB ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.LA ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.Remainder ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.Y ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.data_in_a ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [16:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.data_in_b ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.data_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [3:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [16:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [16:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [1:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.rst ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 start" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.start ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_1 y" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [1:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.y ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.Done ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.EB ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.LA ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.Remainder ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.Y ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.data_in_a ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [16:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.data_in_b ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.data_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [3:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [16:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [16:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [1:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.rst ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 start" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.start ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left my_div_inst_2 y" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [1:0] \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.y ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_left nd" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1768.10-1768.12|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_left.nd ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right add_out" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1784.14-1784.21|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [16:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.add_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right addin_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1782.14-1782.21|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.addin_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right addin_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1783.14-1783.21|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.addin_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1767.10-1767.13|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1769.16-1769.21|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.din_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right din_1_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1776.14-1776.23|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.din_1_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right din_1_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1778.14-1778.24|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.din_1_tmp1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right din_1_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1780.14-1780.24|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.din_1_tmp2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1770.16-1770.21|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.din_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right din_2_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1777.14-1777.23|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.din_2_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right din_2_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1779.14-1779.24|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.din_2_tmp1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right din_2_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1781.14-1781.24|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.din_2_tmp2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1771.27-1771.33|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.dout_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1773.27-1773.33|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.dout_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.Done ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.EB ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.LA ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.Remainder ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.Y ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.data_in_a ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [16:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.data_in_b ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.data_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [3:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [16:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [16:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [1:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.rst ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 start" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.start ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_1 y" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [1:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.y ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.Done ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.EB ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.LA ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.Remainder ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.Y ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.data_in_a ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [16:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.data_in_b ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.data_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [3:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [16:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [7:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [16:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [1:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.rst ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 start" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.start ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right my_div_inst_2 y" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [1:0] \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.y ;
  (* hdlname = "wrapper_norm_corr_5_inst_n norm_inst_right nd" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1768.10-1768.12|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_n.norm_inst_right.nd ;
  (* hdlname = "wrapper_norm_corr_5_inst_n wen" *)
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1652.10-1652.13" *)
  wire \wrapper_norm_corr_5_inst_n.wen ;
  (* hdlname = "wrapper_norm_corr_5_inst_p clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1651.10-1651.13" *)
  wire \wrapper_norm_corr_5_inst_p.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst corr_out_0" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1693.17-1693.27|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst corr_out_0_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1720.29-1720.43|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_0_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst corr_out_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1695.17-1695.27|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst corr_out_1_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1721.29-1721.43|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_1_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst corr_out_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1697.17-1697.27|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst corr_out_2_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1722.29-1722.43|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_2_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst corr_out_3" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1699.17-1699.27|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_3 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst corr_out_3_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1723.29-1723.43|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_3_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst corr_out_4" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1701.17-1701.27|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_4 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst corr_out_4_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1724.29-1724.43|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_4_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst corr_out_5" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1703.17-1703.27|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_5 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst corr_out_5_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1725.29-1725.43|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_5_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst d_l_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1689.15-1689.20|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.d_l_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst d_l_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1690.15-1690.20|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.d_l_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst d_r_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1691.15-1691.20|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.d_r_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst d_r_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1692.15-1692.20|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.d_r_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_0 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1832.11-1832.14|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_0 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1838.32-1838.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.corr_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_0 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1846.29-1846.41|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_0 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1835.27-1835.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_l_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_0 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1841.25-1841.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_0 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1834.27-1834.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_l_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_0 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1840.25-1840.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_0 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1837.27-1837.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_r_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_0 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1843.25-1843.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_0 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1836.27-1836.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_r_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_0 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1842.25-1842.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_0 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1845.29-1845.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_0 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1844.29-1844.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_0 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1833.11-1833.19|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.new_data ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1832.11-1832.14|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_1 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1838.32-1838.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.corr_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_1 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1846.29-1846.41|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_1 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1835.27-1835.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_l_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_1 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1841.25-1841.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_1 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1834.27-1834.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_l_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_1 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1840.25-1840.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_1 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1837.27-1837.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_r_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_1 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1843.25-1843.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_1 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1836.27-1836.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_r_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_1 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1842.25-1842.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_1 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1845.29-1845.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_1 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1844.29-1844.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_1 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1833.11-1833.19|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.new_data ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1832.11-1832.14|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_2 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1838.32-1838.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.corr_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_2 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1846.29-1846.41|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_2 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1835.27-1835.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_l_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_2 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1841.25-1841.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_2 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1834.27-1834.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_l_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_2 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1840.25-1840.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_2 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1837.27-1837.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_r_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_2 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1843.25-1843.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_2 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1836.27-1836.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_r_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_2 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1842.25-1842.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_2 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1845.29-1845.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_2 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1844.29-1844.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_2 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1833.11-1833.19|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.new_data ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_3 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1832.11-1832.14|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_3 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1838.32-1838.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.corr_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_3 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1846.29-1846.41|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_3 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1835.27-1835.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_l_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_3 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1841.25-1841.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_3 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1834.27-1834.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_l_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_3 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1840.25-1840.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_3 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1837.27-1837.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_r_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_3 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1843.25-1843.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_3 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1836.27-1836.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_r_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_3 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1842.25-1842.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_3 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1845.29-1845.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_3 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1844.29-1844.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_3 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1833.11-1833.19|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.new_data ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_4 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1832.11-1832.14|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_4 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1838.32-1838.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.corr_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_4 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1846.29-1846.41|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_4 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1835.27-1835.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_l_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_4 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1841.25-1841.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_4 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1834.27-1834.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_l_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_4 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1840.25-1840.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_4 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1837.27-1837.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_r_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_4 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1843.25-1843.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_4 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1836.27-1836.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_r_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_4 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1842.25-1842.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_4 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1845.29-1845.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_4 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1844.29-1844.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_4 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1833.11-1833.19|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.new_data ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_5 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1832.11-1832.14|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_5 corr_out" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1838.32-1838.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.corr_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_5 corr_out_tmp" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1846.29-1846.41|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.corr_out_tmp ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_5 in_l_im" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1835.27-1835.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_l_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_5 in_l_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1841.25-1841.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_l_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_5 in_l_re" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1834.27-1834.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_l_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_5 in_l_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1840.25-1840.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_l_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_5 in_r_im" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1837.27-1837.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_r_im ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_5 in_r_im_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1843.25-1843.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_r_im_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_5 in_r_re" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1836.27-1836.34|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_r_re ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_5 in_r_re_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1842.25-1842.36|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_r_re_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_5 limxrim_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1845.29-1845.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.limxrim_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_5 lrexrre_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1844.29-1844.40|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.lrexrre_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_corr_5 new_data" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1833.11-1833.19|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.new_data ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_0 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_0 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.din_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_0 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.din_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_0 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.dout_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_0 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.dout_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_0 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.wen ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_1 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.din_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_1 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.din_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_1 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.dout_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_1 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.dout_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_1 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.wen ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_2 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.din_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_2 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.din_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_2 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.dout_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_2 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.dout_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_2 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.wen ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_3 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_3 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.din_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_3 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.din_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_3 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.dout_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_3 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.dout_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_3 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.wen ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_4 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_4 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.din_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_4 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.din_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_4 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.dout_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_4 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.dout_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_4 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.wen ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_5 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_5 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.din_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_5 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.din_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_5 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.dout_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_5 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.dout_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_5 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.wen ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_r_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1329.10-1329.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_r_1 din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1331.26-1331.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.din_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_r_1 din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1332.26-1332.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.din_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_r_1 dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1333.27-1333.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_r_1 dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1335.27-1335.33|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst inst_sh_reg_r_1 wen" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1330.10-1330.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.wen ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst out_01" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1707.25-1707.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.out_01 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst out_02" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1714.25-1714.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.out_02 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst out_11" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1708.25-1708.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.out_11 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst out_12" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1715.25-1715.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.out_12 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst out_21" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1709.25-1709.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.out_21 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst out_22" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1716.25-1716.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.out_22 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst out_31" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1710.25-1710.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.out_31 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst out_32" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1717.25-1717.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.out_32 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst out_41" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1711.25-1711.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.out_41 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst out_42" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1718.25-1718.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.out_42 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst out_51" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1712.25-1712.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.out_51 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst out_52" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1719.25-1719.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.out_52 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst out_r1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1706.25-1706.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.out_r1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst out_r2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1713.25-1713.31|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.corr_5_inst.out_r2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst tm3_clk_v0" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1687.10-1687.20|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_5_inst wen" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1688.10-1688.13|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  wire \wrapper_norm_corr_5_inst_p.corr_5_inst.wen ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_out_0" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1657.31-1657.41" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.corr_out_0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_out_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1659.31-1659.41" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.corr_out_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_out_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1661.31-1661.41" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.corr_out_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_out_3" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1663.31-1663.41" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.corr_out_3 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_out_4" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1665.31-1665.41" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.corr_out_4 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p corr_out_5" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1667.31-1667.41" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.corr_out_5 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p d_l_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1653.16-1653.21" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.d_l_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p d_l_1_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1670.25-1670.34" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.d_l_1_nrm ;
  (* hdlname = "wrapper_norm_corr_5_inst_p d_l_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1654.16-1654.21" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.d_l_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p d_l_2_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1671.25-1671.34" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.d_l_2_nrm ;
  (* hdlname = "wrapper_norm_corr_5_inst_p d_r_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1655.16-1655.21" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.d_r_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p d_r_1_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1672.25-1672.34" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.d_r_1_nrm ;
  (* hdlname = "wrapper_norm_corr_5_inst_p d_r_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1656.16-1656.21" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.d_r_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p d_r_2_nrm" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1673.25-1673.34" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.d_r_2_nrm ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left add_out" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1784.14-1784.21|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [16:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.add_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left addin_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1782.14-1782.21|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.addin_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left addin_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1783.14-1783.21|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.addin_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1767.10-1767.13|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1769.16-1769.21|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.din_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left din_1_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1776.14-1776.23|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.din_1_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left din_1_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1778.14-1778.24|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.din_1_tmp1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left din_1_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1780.14-1780.24|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.din_1_tmp2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1770.16-1770.21|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.din_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left din_2_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1777.14-1777.23|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.din_2_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left din_2_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1779.14-1779.24|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.din_2_tmp1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left din_2_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1781.14-1781.24|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.din_2_tmp2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1771.27-1771.33|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.dout_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1773.27-1773.33|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.dout_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.Done ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.EB ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.LA ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.Remainder ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.Y ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.data_in_a ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [16:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.data_in_b ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.data_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [3:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [16:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [16:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [1:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.rst ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 start" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.start ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_1 y" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [1:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.y ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.Done ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.EB ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.LA ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.Remainder ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.Y ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.data_in_a ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [16:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.data_in_b ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.data_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [3:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [16:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [1:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [16:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [1:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.rst ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 start" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.start ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left my_div_inst_2 y" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  reg [1:0] \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.y ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_left nd" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1768.10-1768.12|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_left.nd ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right add_out" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1784.14-1784.21|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [16:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.add_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right addin_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1782.14-1782.21|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.addin_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right addin_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1783.14-1783.21|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.addin_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1767.10-1767.13|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right din_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1769.16-1769.21|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.din_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right din_1_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1776.14-1776.23|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.din_1_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right din_1_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1778.14-1778.24|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.din_1_tmp1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right din_1_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1780.14-1780.24|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.din_1_tmp2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right din_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1770.16-1770.21|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.din_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right din_2_reg" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1777.14-1777.23|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.din_2_reg ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right din_2_tmp1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1779.14-1779.24|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.din_2_tmp1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right din_2_tmp2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1781.14-1781.24|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.din_2_tmp2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right dout_1" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1771.27-1771.33|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.dout_1 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right dout_2" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1773.27-1773.33|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.dout_2 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.Done ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.EB ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.LA ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.Remainder ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.Y ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.data_in_a ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [16:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.data_in_b ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.data_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [3:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [16:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [16:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [1:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.rst ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 start" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.start ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_1 y" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [1:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.y ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 Done" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2284.7-2284.11|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.Done ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 EB" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2283.17-2283.19|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.EB ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 LA" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2283.13-2283.15|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.LA ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2281.25-2281.34|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.Remainder ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 Y" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2285.14-2285.15|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.Y ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2275.8-2275.11|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2276.27-2276.36|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.data_in_a ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2277.27-2277.36|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [16:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.data_in_b ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2278.27-2278.35|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.data_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst Count" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2367.17-2367.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [3:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Count ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst Cout" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2364.7-2364.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Cout ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst DataA" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2370.26-2370.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst Done" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2361.9-2361.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Done ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst EA" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.6-2368.8|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EA ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst EB" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2356.8-2356.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EB ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst EC" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.33-2368.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EC ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst ER" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.20-2368.22|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ER ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst ER0" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.24-2368.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ER0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst LA" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2355.8-2355.10|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LA ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst LC" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.29-2368.31|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LC ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst LR" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.16-2368.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LR ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst RegB" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2369.26-2369.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [16:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.RegB ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst Remainder" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2359.27-2359.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [7:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst Rsel" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2368.10-2368.14|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Rsel ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst Sum" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2365.27-2365.30|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Sum ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst Y" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2366.15-2366.16|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [1:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Y ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst clk" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2350.8-2350.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst data_in_a" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2351.27-2351.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [15:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_a ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst data_in_b" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2352.27-2352.36|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [16:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_b ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst data_out" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2357.27-2357.35|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire [7:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_out ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst ff0" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2371.6-2371.9|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ff0 ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst rst" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2353.8-2353.11|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.rst ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst start" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2354.8-2354.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst y" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2366.12-2366.13|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [1:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 my_divider_inst zero" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2364.13-2364.17|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.zero ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 rst" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2274.8-2274.11|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.rst ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 start" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2283.6-2283.11|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.start ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right my_div_inst_2 y" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2285.11-2285.12|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  reg [1:0] \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.y ;
  (* hdlname = "wrapper_norm_corr_5_inst_p norm_inst_right nd" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1768.10-1768.12|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  wire \wrapper_norm_corr_5_inst_p.norm_inst_right.nd ;
  (* hdlname = "wrapper_norm_corr_5_inst_p wen" *)
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1652.10-1652.13" *)
  wire \wrapper_norm_corr_5_inst_p.wen ;
  assign _00068_ = { corr_out_1_p0[15], corr_out_1_p0[15], corr_out_1_p0 } + (* src = "../vtr/verilog/stereovision1.v:316.34-316.149" *) { corr_out_1_n0[15], corr_out_1_n0[15], corr_out_1_n0 };
  assign _00069_ = { corr_out_1_p1[15], corr_out_1_p1[15], corr_out_1_p1 } + (* src = "../vtr/verilog/stereovision1.v:317.34-317.149" *) { corr_out_1_n1[15], corr_out_1_n1[15], corr_out_1_n1 };
  assign _00070_ = { corr_out_1_p2[15], corr_out_1_p2[15], corr_out_1_p2 } + (* src = "../vtr/verilog/stereovision1.v:318.34-318.149" *) { corr_out_1_n2[15], corr_out_1_n2[15], corr_out_1_n2 };
  assign _00071_ = { corr_out_1_p3[15], corr_out_1_p3[15], corr_out_1_p3 } + (* src = "../vtr/verilog/stereovision1.v:319.34-319.149" *) { corr_out_1_n3[15], corr_out_1_n3[15], corr_out_1_n3 };
  assign _00072_ = { corr_out_1_p4[15], corr_out_1_p4[15], corr_out_1_p4 } + (* src = "../vtr/verilog/stereovision1.v:320.34-320.149" *) { corr_out_1_n4[15], corr_out_1_n4[15], corr_out_1_n4 };
  assign _00073_ = { corr_out_1_p5[15], corr_out_1_p5[15], corr_out_1_p5 } + (* src = "../vtr/verilog/stereovision1.v:321.34-321.149" *) { corr_out_1_n5[15], corr_out_1_n5[15], corr_out_1_n5 };
  assign _00074_ = { corr_out_1_p6[15], corr_out_1_p6[15], corr_out_1_p6 } + (* src = "../vtr/verilog/stereovision1.v:322.34-322.149" *) { corr_out_1_n6[15], corr_out_1_n6[15], corr_out_1_n6 };
  assign _00075_ = { corr_out_1_p7[15], corr_out_1_p7[15], corr_out_1_p7 } + (* src = "../vtr/verilog/stereovision1.v:323.34-323.149" *) { corr_out_1_n7[15], corr_out_1_n7[15], corr_out_1_n7 };
  assign _00076_ = { corr_out_1_p8[15], corr_out_1_p8[15], corr_out_1_p8 } + (* src = "../vtr/verilog/stereovision1.v:324.34-324.149" *) { corr_out_1_n8[15], corr_out_1_n8[15], corr_out_1_n8 };
  assign _00077_ = { corr_out_1_p9[15], corr_out_1_p9[15], corr_out_1_p9 } + (* src = "../vtr/verilog/stereovision1.v:325.34-325.149" *) { corr_out_1_n9[15], corr_out_1_n9[15], corr_out_1_n9 };
  assign _00078_ = { corr_out_1_p10[15], corr_out_1_p10[15], corr_out_1_p10 } + (* src = "../vtr/verilog/stereovision1.v:326.35-326.156" *) { corr_out_1_n10[15], corr_out_1_n10[15], corr_out_1_n10 };
  assign _00079_ = { corr_out_1_p11[15], corr_out_1_p11[15], corr_out_1_p11 } + (* src = "../vtr/verilog/stereovision1.v:327.35-327.156" *) { corr_out_1_n11[15], corr_out_1_n11[15], corr_out_1_n11 };
  assign _00080_ = { corr_out_1_p12[15], corr_out_1_p12[15], corr_out_1_p12 } + (* src = "../vtr/verilog/stereovision1.v:328.35-328.156" *) { corr_out_1_n12[15], corr_out_1_n12[15], corr_out_1_n12 };
  assign _00081_ = { corr_out_1_p13[15], corr_out_1_p13[15], corr_out_1_p13 } + (* src = "../vtr/verilog/stereovision1.v:329.35-329.156" *) { corr_out_1_n13[15], corr_out_1_n13[15], corr_out_1_n13 };
  assign _00082_ = { corr_out_1_p14[15], corr_out_1_p14[15], corr_out_1_p14 } + (* src = "../vtr/verilog/stereovision1.v:330.35-330.156" *) { corr_out_1_n14[15], corr_out_1_n14[15], corr_out_1_n14 };
  assign _00083_ = { corr_out_1_p15[15], corr_out_1_p15[15], corr_out_1_p15 } + (* src = "../vtr/verilog/stereovision1.v:331.35-331.156" *) { corr_out_1_n15[15], corr_out_1_n15[15], corr_out_1_n15 };
  assign _00084_ = { corr_out_1_p16[15], corr_out_1_p16[15], corr_out_1_p16 } + (* src = "../vtr/verilog/stereovision1.v:332.35-332.156" *) { corr_out_1_n16[15], corr_out_1_n16[15], corr_out_1_n16 };
  assign _00085_ = { corr_out_1_p17[15], corr_out_1_p17[15], corr_out_1_p17 } + (* src = "../vtr/verilog/stereovision1.v:333.35-333.156" *) { corr_out_1_n17[15], corr_out_1_n17[15], corr_out_1_n17 };
  assign _00086_ = { corr_out_1_p18[15], corr_out_1_p18[15], corr_out_1_p18 } + (* src = "../vtr/verilog/stereovision1.v:334.35-334.156" *) { corr_out_1_n18[15], corr_out_1_n18[15], corr_out_1_n18 };
  assign _00087_ = { corr_out_1_p19[15], corr_out_1_p19[15], corr_out_1_p19 } + (* src = "../vtr/verilog/stereovision1.v:335.35-335.156" *) { corr_out_1_n19[15], corr_out_1_n19[15], corr_out_1_n19 };
  assign _00088_ = { corr_out_1_p20[15], corr_out_1_p20[15], corr_out_1_p20 } + (* src = "../vtr/verilog/stereovision1.v:336.35-336.156" *) { corr_out_1_n20[15], corr_out_1_n20[15], corr_out_1_n20 };
  assign _00089_ = { corr_out_2_p0[15], corr_out_2_p0[15], corr_out_2_p0 } + (* src = "../vtr/verilog/stereovision1.v:368.34-368.149" *) { corr_out_2_n0[15], corr_out_2_n0[15], corr_out_2_n0 };
  assign _00090_ = { corr_out_2_p1[15], corr_out_2_p1[15], corr_out_2_p1 } + (* src = "../vtr/verilog/stereovision1.v:369.34-369.149" *) { corr_out_2_n1[15], corr_out_2_n1[15], corr_out_2_n1 };
  assign _00091_ = { corr_out_2_p2[15], corr_out_2_p2[15], corr_out_2_p2 } + (* src = "../vtr/verilog/stereovision1.v:370.34-370.149" *) { corr_out_2_n2[15], corr_out_2_n2[15], corr_out_2_n2 };
  assign _00092_ = { corr_out_2_p3[15], corr_out_2_p3[15], corr_out_2_p3 } + (* src = "../vtr/verilog/stereovision1.v:371.34-371.149" *) { corr_out_2_n3[15], corr_out_2_n3[15], corr_out_2_n3 };
  assign _00093_ = { corr_out_2_p4[15], corr_out_2_p4[15], corr_out_2_p4 } + (* src = "../vtr/verilog/stereovision1.v:372.34-372.149" *) { corr_out_2_n4[15], corr_out_2_n4[15], corr_out_2_n4 };
  assign _00094_ = { corr_out_2_p5[15], corr_out_2_p5[15], corr_out_2_p5 } + (* src = "../vtr/verilog/stereovision1.v:373.34-373.149" *) { corr_out_2_n5[15], corr_out_2_n5[15], corr_out_2_n5 };
  assign _00095_ = { corr_out_2_p6[15], corr_out_2_p6[15], corr_out_2_p6 } + (* src = "../vtr/verilog/stereovision1.v:374.34-374.149" *) { corr_out_2_n6[15], corr_out_2_n6[15], corr_out_2_n6 };
  assign _00096_ = { corr_out_2_p7[15], corr_out_2_p7[15], corr_out_2_p7 } + (* src = "../vtr/verilog/stereovision1.v:375.34-375.149" *) { corr_out_2_n7[15], corr_out_2_n7[15], corr_out_2_n7 };
  assign _00097_ = { corr_out_2_p8[15], corr_out_2_p8[15], corr_out_2_p8 } + (* src = "../vtr/verilog/stereovision1.v:376.34-376.149" *) { corr_out_2_n8[15], corr_out_2_n8[15], corr_out_2_n8 };
  assign _00098_ = { corr_out_2_p9[15], corr_out_2_p9[15], corr_out_2_p9 } + (* src = "../vtr/verilog/stereovision1.v:377.34-377.149" *) { corr_out_2_n9[15], corr_out_2_n9[15], corr_out_2_n9 };
  assign _00099_ = { corr_out_2_p10[15], corr_out_2_p10[15], corr_out_2_p10 } + (* src = "../vtr/verilog/stereovision1.v:378.35-378.156" *) { corr_out_2_n10[15], corr_out_2_n10[15], corr_out_2_n10 };
  assign _00100_ = { corr_out_4_p0[15], corr_out_4_p0[15], corr_out_4_p0 } + (* src = "../vtr/verilog/stereovision1.v:400.34-400.149" *) { corr_out_4_n0[15], corr_out_4_n0[15], corr_out_4_n0 };
  assign _00101_ = { corr_out_4_p1[15], corr_out_4_p1[15], corr_out_4_p1 } + (* src = "../vtr/verilog/stereovision1.v:401.34-401.149" *) { corr_out_4_n1[15], corr_out_4_n1[15], corr_out_4_n1 };
  assign _00102_ = { corr_out_4_p2[15], corr_out_4_p2[15], corr_out_4_p2 } + (* src = "../vtr/verilog/stereovision1.v:402.34-402.149" *) { corr_out_4_n2[15], corr_out_4_n2[15], corr_out_4_n2 };
  assign _00103_ = { corr_out_4_p3[15], corr_out_4_p3[15], corr_out_4_p3 } + (* src = "../vtr/verilog/stereovision1.v:403.34-403.149" *) { corr_out_4_n3[15], corr_out_4_n3[15], corr_out_4_n3 };
  assign _00104_ = { corr_out_4_p4[15], corr_out_4_p4[15], corr_out_4_p4 } + (* src = "../vtr/verilog/stereovision1.v:404.34-404.149" *) { corr_out_4_n4[15], corr_out_4_n4[15], corr_out_4_n4 };
  assign _00105_ = { corr_out_4_p5[15], corr_out_4_p5[15], corr_out_4_p5 } + (* src = "../vtr/verilog/stereovision1.v:405.34-405.149" *) { corr_out_4_n5[15], corr_out_4_n5[15], corr_out_4_n5 };
  assign _00106_ = vert + (* src = "../vtr/verilog/stereovision1.v:464.21-464.29" *) 32'd1;
  assign _00107_ = horiz + (* src = "../vtr/verilog/stereovision1.v:469.19-469.28" *) 32'd1;
  assign _00108_ = 6'h2d + (* src = "../vtr/verilog/stereovision1.v:617.117-617.167" *) { 1'h0, vidin_addr_reg_2to3_reg[8:4] };
  assign _00109_ = 6'h2d + (* src = "../vtr/verilog/stereovision1.v:650.117-650.167" *) { 1'h0, vidin_addr_reg_2to3_reg[8:4] };
  assign _00110_ = 8'h80 + (* src = "../vtr/verilog/stereovision1.v:690.8-690.63" *) { 2'h0, vidin_addr_reg_2to3_reg[16:11] };
  assign _00111_ = 6'h2d + (* src = "../vtr/verilog/stereovision1.v:691.8-691.59" *) { 2'h0, vidin_addr_reg_2to3_reg[8:5] };
  assign _00112_ = 6'h2d + (* src = "../vtr/verilog/stereovision1.v:725.138-725.189" *) { 2'h0, vidin_addr_reg_2to3_reg[8:5] };
  assign _00113_ = 8'h80 + (* src = "../vtr/verilog/stereovision1.v:725.79-725.134" *) { 2'h0, vidin_addr_reg_2to3_reg[16:11] };
  assign _00117_ = ~ (* src = "../vtr/verilog/stereovision1.v:453.8-453.27" *) video_state;
  assign _00118_ = horiz == (* src = "../vtr/verilog/stereovision1.v:455.11-455.23" *) 10'h320;
  assign _00119_ = vert == (* src = "../vtr/verilog/stereovision1.v:458.14-458.25" *) 10'h20d;
  assign _00178_ = \port_bus_1to0_inst.counter  + (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2010.27-2010.38" *) 32'd1;
  assign _00180_ = \port_bus_1to0_inst.counter  == (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2004.17-2004.35" *) 4'h8;
  assign _00245_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:957.6-957.31" *) 3'h1;
  assign _00246_ = ~ (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:962.8-962.39" *) \port_bus_2to1_1_inst.vidin_addr_reg_tmp [0];
  assign _00247_ = ~ (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:962.45-962.76" *) \port_bus_2to1_1_inst.vidin_addr_reg_tmp [9];
  assign _00248_ = ~ (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:965.9-965.40" *) \port_bus_2to1_1_inst.vidin_addr_reg_tmp [1];
  assign _00249_ = ~ (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:965.46-965.78" *) \port_bus_2to1_1_inst.vidin_addr_reg_tmp [10];
  assign _00250_ = _00246_ && (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:962.7-962.77" *) _00247_;
  assign _00251_ = _00248_ && (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:965.8-965.79" *) _00249_;
  assign _00268_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.limxrim_reg ;
  assign _00270_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.in_r_re ;
  assign _00271_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.in_r_im ;
  assign _00276_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.limxrim_reg ;
  assign _00278_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.in_r_re ;
  assign _00279_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.in_r_im ;
  assign _00284_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.limxrim_reg ;
  assign _00286_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.in_r_re ;
  assign _00287_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.in_r_im ;
  assign _00292_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.limxrim_reg ;
  assign _00294_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.in_r_re ;
  assign _00295_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.in_r_im ;
  assign _00300_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.limxrim_reg ;
  assign _00302_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.in_r_re ;
  assign _00303_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.in_r_im ;
  assign _00308_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.limxrim_reg ;
  assign _00310_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.in_r_re ;
  assign _00311_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.in_r_im ;
  assign _00316_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.limxrim_reg ;
  assign _00318_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.in_r_re ;
  assign _00319_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.in_r_im ;
  assign _00324_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.limxrim_reg ;
  assign _00326_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.in_r_re ;
  assign _00327_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.in_r_im ;
  assign _00332_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.limxrim_reg ;
  assign _00334_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.in_r_re ;
  assign _00335_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.in_r_im ;
  assign _00340_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.limxrim_reg ;
  assign _00342_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.in_r_re ;
  assign _00343_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.in_r_im ;
  assign _00348_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.limxrim_reg ;
  assign _00350_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.in_r_re ;
  assign _00351_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.in_r_im ;
  assign _00397_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.din_2_reg  + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1439.24-1439.56|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) 16'h0001;
  assign _00398_ = { \wrapper_norm_corr_10_inst_n.norm_inst_left.addin_1 [15], \wrapper_norm_corr_10_inst_n.norm_inst_left.addin_1  } + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1445.21-1445.72|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) { \wrapper_norm_corr_10_inst_n.norm_inst_left.addin_2 [15], \wrapper_norm_corr_10_inst_n.norm_inst_left.addin_2  };
  assign _00400_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1429.14-1429.37|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.din_1_reg [15];
  assign _00401_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1437.14-1437.37|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.din_2_reg [15];
  assign _00402_ = 16'h0000 - (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1435.24-1435.56|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.din_1_reg ;
  assign _00403_ = 16'h0001 - (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1443.24-1443.56|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.din_2_reg ;
  assign _00414_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.rst ;
  assign _00448_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) 32'd1;
  assign _00449_ = _00469_ + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) 32'd1;
  assign _00450_ = { 23'h000000, \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder , \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) _00449_;
  assign _00451_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  assign _00452_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.zero ;
  assign _00454_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.rst ;
  assign _00455_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  assign _00456_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.zero ;
  assign _00466_ = ! (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Count ;
  assign _00467_ = + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Sum ;
  assign _00468_ = + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.RegB ;
  assign _00469_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) _00468_;
  assign _00470_ = _00472_ | (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ff0 ;
  assign _00471_ = _00473_ | (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Cout ;
  assign _00474_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) _00467_ : 32'd0;
  assign _00485_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.rst ;
  assign _00519_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) 32'd1;
  assign _00520_ = _00540_ + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) 32'd1;
  assign _00521_ = { 23'h000000, \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder , \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) _00520_;
  assign _00522_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  assign _00523_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.zero ;
  assign _00525_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.rst ;
  assign _00526_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  assign _00527_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.zero ;
  assign _00537_ = ! (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Count ;
  assign _00538_ = + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Sum ;
  assign _00539_ = + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.RegB ;
  assign _00540_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) _00539_;
  assign _00541_ = _00543_ | (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ff0 ;
  assign _00542_ = _00544_ | (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Cout ;
  assign _00545_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) _00538_ : 32'd0;
  assign _00555_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.din_2_reg  + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1439.24-1439.56|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) 16'h0001;
  assign _00556_ = { \wrapper_norm_corr_10_inst_n.norm_inst_right.addin_1 [15], \wrapper_norm_corr_10_inst_n.norm_inst_right.addin_1  } + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1445.21-1445.72|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) { \wrapper_norm_corr_10_inst_n.norm_inst_right.addin_2 [15], \wrapper_norm_corr_10_inst_n.norm_inst_right.addin_2  };
  assign _00558_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1429.14-1429.37|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.din_1_reg [15];
  assign _00559_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1437.14-1437.37|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.din_2_reg [15];
  assign _00560_ = 16'h0000 - (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1435.24-1435.56|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.din_1_reg ;
  assign _00561_ = 16'h0001 - (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1443.24-1443.56|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.din_2_reg ;
  assign _00572_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.rst ;
  assign _00606_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) 32'd1;
  assign _00607_ = _00627_ + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) 32'd1;
  assign _00608_ = { 23'h000000, \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder , \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) _00607_;
  assign _00609_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  assign _00610_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.zero ;
  assign _00612_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.rst ;
  assign _00613_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  assign _00614_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.zero ;
  assign _00624_ = ! (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Count ;
  assign _00625_ = + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Sum ;
  assign _00626_ = + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.RegB ;
  assign _00627_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) _00626_;
  assign _00628_ = _00630_ | (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ff0 ;
  assign _00629_ = _00631_ | (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Cout ;
  assign _00632_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) _00625_ : 32'd0;
  assign _00643_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.rst ;
  assign _00677_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) 32'd1;
  assign _00678_ = _00698_ + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) 32'd1;
  assign _00679_ = { 23'h000000, \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder , \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) _00678_;
  assign _00680_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  assign _00681_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.zero ;
  assign _00683_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.rst ;
  assign _00684_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  assign _00685_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.zero ;
  assign _00695_ = ! (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Count ;
  assign _00696_ = + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Sum ;
  assign _00697_ = + (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.RegB ;
  assign _00698_ = ~ (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) _00697_;
  assign _00699_ = _00701_ | (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ff0 ;
  assign _00700_ = _00702_ | (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Cout ;
  assign _00703_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) _00696_ : 32'd0;
  assign _00720_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.limxrim_reg ;
  assign _00722_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.in_r_re ;
  assign _00723_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.in_r_im ;
  assign _00728_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.limxrim_reg ;
  assign _00730_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.in_r_re ;
  assign _00731_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.in_r_im ;
  assign _00736_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.limxrim_reg ;
  assign _00738_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.in_r_re ;
  assign _00739_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.in_r_im ;
  assign _00744_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.limxrim_reg ;
  assign _00746_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.in_r_re ;
  assign _00747_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.in_r_im ;
  assign _00752_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.limxrim_reg ;
  assign _00754_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.in_r_re ;
  assign _00755_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.in_r_im ;
  assign _00760_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.limxrim_reg ;
  assign _00762_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.in_r_re ;
  assign _00763_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.in_r_im ;
  assign _00768_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.limxrim_reg ;
  assign _00770_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.in_r_re ;
  assign _00771_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.in_r_im ;
  assign _00776_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.limxrim_reg ;
  assign _00778_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.in_r_re ;
  assign _00779_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.in_r_im ;
  assign _00784_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.limxrim_reg ;
  assign _00786_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.in_r_re ;
  assign _00787_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.in_r_im ;
  assign _00792_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.limxrim_reg ;
  assign _00794_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.in_r_re ;
  assign _00795_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.in_r_im ;
  assign _00800_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.limxrim_reg ;
  assign _00802_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.in_r_re ;
  assign _00803_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1491.21-1491.407" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.in_r_im ;
  assign _00849_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.din_2_reg  + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1439.24-1439.56|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) 16'h0001;
  assign _00850_ = { \wrapper_norm_corr_10_inst_p.norm_inst_left.addin_1 [15], \wrapper_norm_corr_10_inst_p.norm_inst_left.addin_1  } + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1445.21-1445.72|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) { \wrapper_norm_corr_10_inst_p.norm_inst_left.addin_2 [15], \wrapper_norm_corr_10_inst_p.norm_inst_left.addin_2  };
  assign _00852_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1429.14-1429.37|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.din_1_reg [15];
  assign _00853_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1437.14-1437.37|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.din_2_reg [15];
  assign _00854_ = 16'h0000 - (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1435.24-1435.56|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.din_1_reg ;
  assign _00855_ = 16'h0001 - (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1443.24-1443.56|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.din_2_reg ;
  assign _00866_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.rst ;
  assign _00900_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) 32'd1;
  assign _00901_ = _00921_ + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) 32'd1;
  assign _00902_ = { 23'h000000, \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder , \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) _00901_;
  assign _00903_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  assign _00904_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.zero ;
  assign _00906_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.rst ;
  assign _00907_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  assign _00908_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.zero ;
  assign _00918_ = ! (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Count ;
  assign _00919_ = + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Sum ;
  assign _00920_ = + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.RegB ;
  assign _00921_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) _00920_;
  assign _00922_ = _00924_ | (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ff0 ;
  assign _00923_ = _00925_ | (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Cout ;
  assign _00926_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) _00919_ : 32'd0;
  assign _00937_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.rst ;
  assign _00971_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) 32'd1;
  assign _00972_ = _00992_ + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) 32'd1;
  assign _00973_ = { 23'h000000, \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder , \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) _00972_;
  assign _00974_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  assign _00975_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.zero ;
  assign _00977_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.rst ;
  assign _00978_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  assign _00979_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.zero ;
  assign _00989_ = ! (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Count ;
  assign _00990_ = + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Sum ;
  assign _00991_ = + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.RegB ;
  assign _00992_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) _00991_;
  assign _00993_ = _00995_ | (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ff0 ;
  assign _00994_ = _00996_ | (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Cout ;
  assign _00997_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *) _00990_ : 32'd0;
  assign _01007_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.din_2_reg  + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1439.24-1439.56|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) 16'h0001;
  assign _01008_ = { \wrapper_norm_corr_10_inst_p.norm_inst_right.addin_1 [15], \wrapper_norm_corr_10_inst_p.norm_inst_right.addin_1  } + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1445.21-1445.72|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) { \wrapper_norm_corr_10_inst_p.norm_inst_right.addin_2 [15], \wrapper_norm_corr_10_inst_p.norm_inst_right.addin_2  };
  assign _01010_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1429.14-1429.37|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.din_1_reg [15];
  assign _01011_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1437.14-1437.37|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.din_2_reg [15];
  assign _01012_ = 16'h0000 - (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1435.24-1435.56|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.din_1_reg ;
  assign _01013_ = 16'h0001 - (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1443.24-1443.56|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.din_2_reg ;
  assign _01024_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.rst ;
  assign _01058_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) 32'd1;
  assign _01059_ = _01079_ + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) 32'd1;
  assign _01060_ = { 23'h000000, \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder , \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) _01059_;
  assign _01061_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  assign _01062_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.zero ;
  assign _01064_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.rst ;
  assign _01065_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  assign _01066_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.zero ;
  assign _01076_ = ! (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Count ;
  assign _01077_ = + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Sum ;
  assign _01078_ = + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.RegB ;
  assign _01079_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) _01078_;
  assign _01080_ = _01082_ | (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ff0 ;
  assign _01081_ = _01083_ | (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Cout ;
  assign _01084_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) _01077_ : 32'd0;
  assign _01095_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.rst ;
  assign _01129_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) 32'd1;
  assign _01130_ = _01150_ + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) 32'd1;
  assign _01131_ = { 23'h000000, \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder , \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) _01130_;
  assign _01132_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  assign _01133_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.zero ;
  assign _01135_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.rst ;
  assign _01136_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  assign _01137_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.zero ;
  assign _01147_ = ! (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Count ;
  assign _01148_ = + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Sum ;
  assign _01149_ = + (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.RegB ;
  assign _01150_ = ~ (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) _01149_;
  assign _01151_ = _01153_ | (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ff0 ;
  assign _01152_ = _01154_ | (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Cout ;
  assign _01155_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *) _01148_ : 32'd0;
  assign _01182_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.limxrim_reg ;
  assign _01184_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.in_r_re ;
  assign _01185_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.in_r_im ;
  assign _01190_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.limxrim_reg ;
  assign _01192_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.in_r_re ;
  assign _01193_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.in_r_im ;
  assign _01198_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.limxrim_reg ;
  assign _01200_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.in_r_re ;
  assign _01201_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.in_r_im ;
  assign _01206_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.limxrim_reg ;
  assign _01208_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.in_r_re ;
  assign _01209_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.in_r_im ;
  assign _01214_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.limxrim_reg ;
  assign _01216_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.in_r_re ;
  assign _01217_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.in_r_im ;
  assign _01222_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.limxrim_reg ;
  assign _01224_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.in_r_re ;
  assign _01225_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.in_r_im ;
  assign _01230_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.limxrim_reg ;
  assign _01232_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.in_r_re ;
  assign _01233_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.in_r_im ;
  assign _01238_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.limxrim_reg ;
  assign _01240_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.in_r_re ;
  assign _01241_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.in_r_im ;
  assign _01246_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.limxrim_reg ;
  assign _01248_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.in_r_re ;
  assign _01249_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.in_r_im ;
  assign _01254_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.limxrim_reg ;
  assign _01256_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.in_r_re ;
  assign _01257_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.in_r_im ;
  assign _01262_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.limxrim_reg ;
  assign _01264_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.in_r_re ;
  assign _01265_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.in_r_im ;
  assign _01270_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.limxrim_reg ;
  assign _01272_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.in_r_re ;
  assign _01273_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.in_r_im ;
  assign _01278_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.limxrim_reg ;
  assign _01280_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.in_r_re ;
  assign _01281_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.in_r_im ;
  assign _01286_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.limxrim_reg ;
  assign _01288_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.in_r_re ;
  assign _01289_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.in_r_im ;
  assign _01294_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.limxrim_reg ;
  assign _01296_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.in_r_re ;
  assign _01297_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.in_r_im ;
  assign _01302_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.limxrim_reg ;
  assign _01304_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.in_r_re ;
  assign _01305_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.in_r_im ;
  assign _01310_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.limxrim_reg ;
  assign _01312_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.in_r_re ;
  assign _01313_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.in_r_im ;
  assign _01318_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.limxrim_reg ;
  assign _01320_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.in_r_re ;
  assign _01321_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.in_r_im ;
  assign _01326_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.limxrim_reg ;
  assign _01328_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.in_r_re ;
  assign _01329_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.in_r_im ;
  assign _01334_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.limxrim_reg ;
  assign _01336_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.in_r_re ;
  assign _01337_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.in_r_im ;
  assign _01342_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.limxrim_reg ;
  assign _01344_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.in_r_re ;
  assign _01345_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.in_r_im ;
  assign _01421_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.din_2_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1439.24-1439.56|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) 16'h0001;
  assign _01422_ = { \wrapper_norm_corr_20_inst_n.norm_inst_left.addin_1 [15], \wrapper_norm_corr_20_inst_n.norm_inst_left.addin_1  } + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1445.21-1445.72|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) { \wrapper_norm_corr_20_inst_n.norm_inst_left.addin_2 [15], \wrapper_norm_corr_20_inst_n.norm_inst_left.addin_2  };
  assign _01424_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1429.14-1429.37|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.din_1_reg [15];
  assign _01425_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1437.14-1437.37|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.din_2_reg [15];
  assign _01426_ = 16'h0000 - (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1435.24-1435.56|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.din_1_reg ;
  assign _01427_ = 16'h0001 - (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1443.24-1443.56|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.din_2_reg ;
  assign _01438_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.rst ;
  assign _01472_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) 32'd1;
  assign _01473_ = _01493_ + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) 32'd1;
  assign _01474_ = { 23'h000000, \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder , \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) _01473_;
  assign _01475_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  assign _01476_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.zero ;
  assign _01478_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.rst ;
  assign _01479_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  assign _01480_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.zero ;
  assign _01490_ = ! (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Count ;
  assign _01491_ = + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Sum ;
  assign _01492_ = + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.RegB ;
  assign _01493_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) _01492_;
  assign _01494_ = _01496_ | (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ff0 ;
  assign _01495_ = _01497_ | (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Cout ;
  assign _01498_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) _01491_ : 32'd0;
  assign _01509_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.rst ;
  assign _01543_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) 32'd1;
  assign _01544_ = _01564_ + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) 32'd1;
  assign _01545_ = { 23'h000000, \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder , \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) _01544_;
  assign _01546_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  assign _01547_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.zero ;
  assign _01549_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.rst ;
  assign _01550_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  assign _01551_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.zero ;
  assign _01561_ = ! (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Count ;
  assign _01562_ = + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Sum ;
  assign _01563_ = + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.RegB ;
  assign _01564_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) _01563_;
  assign _01565_ = _01567_ | (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ff0 ;
  assign _01566_ = _01568_ | (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Cout ;
  assign _01569_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) _01562_ : 32'd0;
  assign _01579_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.din_2_reg  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1439.24-1439.56|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) 16'h0001;
  assign _01580_ = { \wrapper_norm_corr_20_inst_n.norm_inst_right.addin_1 [15], \wrapper_norm_corr_20_inst_n.norm_inst_right.addin_1  } + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1445.21-1445.72|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) { \wrapper_norm_corr_20_inst_n.norm_inst_right.addin_2 [15], \wrapper_norm_corr_20_inst_n.norm_inst_right.addin_2  };
  assign _01582_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1429.14-1429.37|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.din_1_reg [15];
  assign _01583_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1437.14-1437.37|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.din_2_reg [15];
  assign _01584_ = 16'h0000 - (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1435.24-1435.56|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.din_1_reg ;
  assign _01585_ = 16'h0001 - (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1443.24-1443.56|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.din_2_reg ;
  assign _01596_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.rst ;
  assign _01630_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) 32'd1;
  assign _01631_ = _01651_ + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) 32'd1;
  assign _01632_ = { 23'h000000, \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder , \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) _01631_;
  assign _01633_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  assign _01634_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.zero ;
  assign _01636_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.rst ;
  assign _01637_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  assign _01638_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.zero ;
  assign _01648_ = ! (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Count ;
  assign _01649_ = + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Sum ;
  assign _01650_ = + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.RegB ;
  assign _01651_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) _01650_;
  assign _01652_ = _01654_ | (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ff0 ;
  assign _01653_ = _01655_ | (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Cout ;
  assign _01656_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) _01649_ : 32'd0;
  assign _01667_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.rst ;
  assign _01701_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) 32'd1;
  assign _01702_ = _01722_ + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) 32'd1;
  assign _01703_ = { 23'h000000, \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder , \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) _01702_;
  assign _01704_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  assign _01705_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.zero ;
  assign _01707_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.rst ;
  assign _01708_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  assign _01709_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.zero ;
  assign _01719_ = ! (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Count ;
  assign _01720_ = + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Sum ;
  assign _01721_ = + (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.RegB ;
  assign _01722_ = ~ (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) _01721_;
  assign _01723_ = _01725_ | (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ff0 ;
  assign _01724_ = _01726_ | (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Cout ;
  assign _01727_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) _01720_ : 32'd0;
  assign _01754_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.limxrim_reg ;
  assign _01756_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.in_r_re ;
  assign _01757_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.in_r_im ;
  assign _01762_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.limxrim_reg ;
  assign _01764_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.in_r_re ;
  assign _01765_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.in_r_im ;
  assign _01770_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.limxrim_reg ;
  assign _01772_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.in_r_re ;
  assign _01773_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.in_r_im ;
  assign _01778_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.limxrim_reg ;
  assign _01780_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.in_r_re ;
  assign _01781_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.in_r_im ;
  assign _01786_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.limxrim_reg ;
  assign _01788_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.in_r_re ;
  assign _01789_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.in_r_im ;
  assign _01794_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.limxrim_reg ;
  assign _01796_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.in_r_re ;
  assign _01797_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.in_r_im ;
  assign _01802_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.limxrim_reg ;
  assign _01804_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.in_r_re ;
  assign _01805_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.in_r_im ;
  assign _01810_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.limxrim_reg ;
  assign _01812_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.in_r_re ;
  assign _01813_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.in_r_im ;
  assign _01818_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.limxrim_reg ;
  assign _01820_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.in_r_re ;
  assign _01821_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.in_r_im ;
  assign _01826_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.limxrim_reg ;
  assign _01828_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.in_r_re ;
  assign _01829_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.in_r_im ;
  assign _01834_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.limxrim_reg ;
  assign _01836_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.in_r_re ;
  assign _01837_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.in_r_im ;
  assign _01842_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.limxrim_reg ;
  assign _01844_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.in_r_re ;
  assign _01845_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.in_r_im ;
  assign _01850_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.limxrim_reg ;
  assign _01852_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.in_r_re ;
  assign _01853_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.in_r_im ;
  assign _01858_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.limxrim_reg ;
  assign _01860_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.in_r_re ;
  assign _01861_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.in_r_im ;
  assign _01866_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.limxrim_reg ;
  assign _01868_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.in_r_re ;
  assign _01869_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.in_r_im ;
  assign _01874_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.limxrim_reg ;
  assign _01876_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.in_r_re ;
  assign _01877_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.in_r_im ;
  assign _01882_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.limxrim_reg ;
  assign _01884_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.in_r_re ;
  assign _01885_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.in_r_im ;
  assign _01890_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.limxrim_reg ;
  assign _01892_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.in_r_re ;
  assign _01893_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.in_r_im ;
  assign _01898_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.limxrim_reg ;
  assign _01900_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.in_r_re ;
  assign _01901_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.in_r_im ;
  assign _01906_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.limxrim_reg ;
  assign _01908_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.in_r_re ;
  assign _01909_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.in_r_im ;
  assign _01914_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1385.27-1385.52|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.limxrim_reg ;
  assign _01916_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.in_l_re  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1374.19-1374.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.in_r_re ;
  assign _01917_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.in_l_im  * (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1375.19-1375.36|../vtr/verilog/stereovision1.v:1104.20-1104.677" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.in_r_im ;
  assign _01993_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.din_2_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1439.24-1439.56|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) 16'h0001;
  assign _01994_ = { \wrapper_norm_corr_20_inst_p.norm_inst_left.addin_1 [15], \wrapper_norm_corr_20_inst_p.norm_inst_left.addin_1  } + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1445.21-1445.72|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) { \wrapper_norm_corr_20_inst_p.norm_inst_left.addin_2 [15], \wrapper_norm_corr_20_inst_p.norm_inst_left.addin_2  };
  assign _01996_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1429.14-1429.37|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.din_1_reg [15];
  assign _01997_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1437.14-1437.37|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.din_2_reg [15];
  assign _01998_ = 16'h0000 - (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1435.24-1435.56|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.din_1_reg ;
  assign _01999_ = 16'h0001 - (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1443.24-1443.56|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.din_2_reg ;
  assign _02010_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.rst ;
  assign _02044_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) 32'd1;
  assign _02045_ = _02065_ + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) 32'd1;
  assign _02046_ = { 23'h000000, \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder , \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) _02045_;
  assign _02047_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  assign _02048_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.zero ;
  assign _02050_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.rst ;
  assign _02051_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  assign _02052_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.zero ;
  assign _02062_ = ! (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Count ;
  assign _02063_ = + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Sum ;
  assign _02064_ = + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.RegB ;
  assign _02065_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) _02064_;
  assign _02066_ = _02068_ | (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ff0 ;
  assign _02067_ = _02069_ | (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Cout ;
  assign _02070_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) _02063_ : 32'd0;
  assign _02081_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.rst ;
  assign _02115_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) 32'd1;
  assign _02116_ = _02136_ + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) 32'd1;
  assign _02117_ = { 23'h000000, \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder , \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) _02116_;
  assign _02118_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  assign _02119_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.zero ;
  assign _02121_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.rst ;
  assign _02122_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  assign _02123_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.zero ;
  assign _02133_ = ! (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Count ;
  assign _02134_ = + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Sum ;
  assign _02135_ = + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.RegB ;
  assign _02136_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) _02135_;
  assign _02137_ = _02139_ | (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ff0 ;
  assign _02138_ = _02140_ | (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Cout ;
  assign _02141_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *) _02134_ : 32'd0;
  assign _02151_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.din_2_reg  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1439.24-1439.56|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) 16'h0001;
  assign _02152_ = { \wrapper_norm_corr_20_inst_p.norm_inst_right.addin_1 [15], \wrapper_norm_corr_20_inst_p.norm_inst_right.addin_1  } + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1445.21-1445.72|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) { \wrapper_norm_corr_20_inst_p.norm_inst_right.addin_2 [15], \wrapper_norm_corr_20_inst_p.norm_inst_right.addin_2  };
  assign _02154_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1429.14-1429.37|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.din_1_reg [15];
  assign _02155_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1437.14-1437.37|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.din_2_reg [15];
  assign _02156_ = 16'h0000 - (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1435.24-1435.56|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.din_1_reg ;
  assign _02157_ = 16'h0001 - (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1443.24-1443.56|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.din_2_reg ;
  assign _02168_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.rst ;
  assign _02202_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) 32'd1;
  assign _02203_ = _02223_ + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) 32'd1;
  assign _02204_ = { 23'h000000, \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder , \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) _02203_;
  assign _02205_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  assign _02206_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.zero ;
  assign _02208_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.rst ;
  assign _02209_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  assign _02210_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.zero ;
  assign _02220_ = ! (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Count ;
  assign _02221_ = + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Sum ;
  assign _02222_ = + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.RegB ;
  assign _02223_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) _02222_;
  assign _02224_ = _02226_ | (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ff0 ;
  assign _02225_ = _02227_ | (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Cout ;
  assign _02228_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) _02221_ : 32'd0;
  assign _02239_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.rst ;
  assign _02273_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) 32'd1;
  assign _02274_ = _02294_ + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) 32'd1;
  assign _02275_ = { 23'h000000, \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder , \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) _02274_;
  assign _02276_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  assign _02277_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.zero ;
  assign _02279_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.rst ;
  assign _02280_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  assign _02281_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.zero ;
  assign _02291_ = ! (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Count ;
  assign _02292_ = + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Sum ;
  assign _02293_ = + (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.RegB ;
  assign _02294_ = ~ (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) _02293_;
  assign _02295_ = _02297_ | (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ff0 ;
  assign _02296_ = _02298_ | (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Cout ;
  assign _02299_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *) _02292_ : 32'd0;
  assign _02315_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.limxrim_reg ;
  assign _02317_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_l_re_reg  * (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_r_re_reg ;
  assign _02318_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_l_im_reg  * (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_r_im_reg ;
  assign _02327_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.limxrim_reg ;
  assign _02329_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_l_re_reg  * (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_r_re_reg ;
  assign _02330_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_l_im_reg  * (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_r_im_reg ;
  assign _02339_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.limxrim_reg ;
  assign _02341_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_l_re_reg  * (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_r_re_reg ;
  assign _02342_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_l_im_reg  * (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_r_im_reg ;
  assign _02351_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.limxrim_reg ;
  assign _02353_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_l_re_reg  * (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_r_re_reg ;
  assign _02354_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_l_im_reg  * (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_r_im_reg ;
  assign _02363_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.limxrim_reg ;
  assign _02365_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_l_re_reg  * (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_r_re_reg ;
  assign _02366_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_l_im_reg  * (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_r_im_reg ;
  assign _02375_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.limxrim_reg ;
  assign _02377_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_l_re_reg  * (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_r_re_reg ;
  assign _02378_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_l_im_reg  * (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_r_im_reg ;
  assign _02409_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.din_2_reg  + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1818.24-1818.56|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) 16'h0001;
  assign _02410_ = { \wrapper_norm_corr_5_inst_n.norm_inst_left.addin_1 [15], \wrapper_norm_corr_5_inst_n.norm_inst_left.addin_1  } + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1825.21-1825.72|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) { \wrapper_norm_corr_5_inst_n.norm_inst_left.addin_2 [15], \wrapper_norm_corr_5_inst_n.norm_inst_left.addin_2  };
  assign _02412_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1807.14-1807.37|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.din_1_reg [15];
  assign _02413_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1816.14-1816.37|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.din_2_reg [15];
  assign _02414_ = 16'h0000 - (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1813.24-1813.56|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.din_1_reg ;
  assign _02415_ = 16'h0001 - (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1822.24-1822.56|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.din_2_reg ;
  assign _02426_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.rst ;
  assign _02460_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) 32'd1;
  assign _02461_ = _02481_ + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) 32'd1;
  assign _02462_ = { 23'h000000, \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder , \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) _02461_;
  assign _02463_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  assign _02464_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.zero ;
  assign _02466_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.rst ;
  assign _02467_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  assign _02468_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.zero ;
  assign _02478_ = ! (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Count ;
  assign _02479_ = + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Sum ;
  assign _02480_ = + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.RegB ;
  assign _02481_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) _02480_;
  assign _02482_ = _02484_ | (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ff0 ;
  assign _02483_ = _02485_ | (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Cout ;
  assign _02486_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) _02479_ : 32'd0;
  assign _02497_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.rst ;
  assign _02531_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) 32'd1;
  assign _02532_ = _02552_ + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) 32'd1;
  assign _02533_ = { 23'h000000, \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder , \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) _02532_;
  assign _02534_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  assign _02535_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.zero ;
  assign _02537_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.rst ;
  assign _02538_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  assign _02539_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.zero ;
  assign _02549_ = ! (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Count ;
  assign _02550_ = + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Sum ;
  assign _02551_ = + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.RegB ;
  assign _02552_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) _02551_;
  assign _02553_ = _02555_ | (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ff0 ;
  assign _02554_ = _02556_ | (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Cout ;
  assign _02557_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) _02550_ : 32'd0;
  assign _02567_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.din_2_reg  + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1818.24-1818.56|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) 16'h0001;
  assign _02568_ = { \wrapper_norm_corr_5_inst_n.norm_inst_right.addin_1 [15], \wrapper_norm_corr_5_inst_n.norm_inst_right.addin_1  } + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1825.21-1825.72|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) { \wrapper_norm_corr_5_inst_n.norm_inst_right.addin_2 [15], \wrapper_norm_corr_5_inst_n.norm_inst_right.addin_2  };
  assign _02570_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1807.14-1807.37|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.din_1_reg [15];
  assign _02571_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1816.14-1816.37|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.din_2_reg [15];
  assign _02572_ = 16'h0000 - (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1813.24-1813.56|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.din_1_reg ;
  assign _02573_ = 16'h0001 - (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1822.24-1822.56|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.din_2_reg ;
  assign _02584_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.rst ;
  assign _02618_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) 32'd1;
  assign _02619_ = _02639_ + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) 32'd1;
  assign _02620_ = { 23'h000000, \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder , \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) _02619_;
  assign _02621_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  assign _02622_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.zero ;
  assign _02624_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.rst ;
  assign _02625_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  assign _02626_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.zero ;
  assign _02636_ = ! (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Count ;
  assign _02637_ = + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Sum ;
  assign _02638_ = + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.RegB ;
  assign _02639_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) _02638_;
  assign _02640_ = _02642_ | (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ff0 ;
  assign _02641_ = _02643_ | (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Cout ;
  assign _02644_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) _02637_ : 32'd0;
  assign _02655_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.rst ;
  assign _02689_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) 32'd1;
  assign _02690_ = _02710_ + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) 32'd1;
  assign _02691_ = { 23'h000000, \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder , \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) _02690_;
  assign _02692_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  assign _02693_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.zero ;
  assign _02695_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.rst ;
  assign _02696_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  assign _02697_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.zero ;
  assign _02707_ = ! (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Count ;
  assign _02708_ = + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Sum ;
  assign _02709_ = + (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.RegB ;
  assign _02710_ = ~ (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) _02709_;
  assign _02711_ = _02713_ | (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ff0 ;
  assign _02712_ = _02714_ | (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Cout ;
  assign _02715_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) _02708_ : 32'd0;
  assign _02731_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.limxrim_reg ;
  assign _02733_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_l_re_reg  * (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_r_re_reg ;
  assign _02734_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_l_im_reg  * (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_r_im_reg ;
  assign _02743_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.limxrim_reg ;
  assign _02745_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_l_re_reg  * (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_r_re_reg ;
  assign _02746_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_l_im_reg  * (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_r_im_reg ;
  assign _02755_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.limxrim_reg ;
  assign _02757_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_l_re_reg  * (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_r_re_reg ;
  assign _02758_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_l_im_reg  * (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_r_im_reg ;
  assign _02767_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.limxrim_reg ;
  assign _02769_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_l_re_reg  * (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_r_re_reg ;
  assign _02770_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_l_im_reg  * (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_r_im_reg ;
  assign _02779_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.limxrim_reg ;
  assign _02781_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_l_re_reg  * (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_r_re_reg ;
  assign _02782_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_l_im_reg  * (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_r_im_reg ;
  assign _02791_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.lrexrre_reg  + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1869.27-1869.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.limxrim_reg ;
  assign _02793_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_l_re_reg  * (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1867.29-1867.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_r_re_reg ;
  assign _02794_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_l_im_reg  * (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1868.29-1868.52|../vtr/verilog/stereovision1.v:1677.23-1677.290" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_r_im_reg ;
  assign _02825_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.din_2_reg  + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1818.24-1818.56|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) 16'h0001;
  assign _02826_ = { \wrapper_norm_corr_5_inst_p.norm_inst_left.addin_1 [15], \wrapper_norm_corr_5_inst_p.norm_inst_left.addin_1  } + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1825.21-1825.72|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) { \wrapper_norm_corr_5_inst_p.norm_inst_left.addin_2 [15], \wrapper_norm_corr_5_inst_p.norm_inst_left.addin_2  };
  assign _02828_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1807.14-1807.37|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.din_1_reg [15];
  assign _02829_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1816.14-1816.37|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.din_2_reg [15];
  assign _02830_ = 16'h0000 - (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1813.24-1813.56|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.din_1_reg ;
  assign _02831_ = 16'h0001 - (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1822.24-1822.56|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.din_2_reg ;
  assign _02842_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.rst ;
  assign _02876_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) 32'd1;
  assign _02877_ = _02897_ + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) 32'd1;
  assign _02878_ = { 23'h000000, \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder , \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) _02877_;
  assign _02879_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  assign _02880_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.zero ;
  assign _02882_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.rst ;
  assign _02883_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  assign _02884_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.zero ;
  assign _02894_ = ! (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Count ;
  assign _02895_ = + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Sum ;
  assign _02896_ = + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.RegB ;
  assign _02897_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) _02896_;
  assign _02898_ = _02900_ | (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ff0 ;
  assign _02899_ = _02901_ | (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Cout ;
  assign _02902_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) _02895_ : 32'd0;
  assign _02913_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.rst ;
  assign _02947_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) 32'd1;
  assign _02948_ = _02968_ + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) 32'd1;
  assign _02949_ = { 23'h000000, \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder , \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) _02948_;
  assign _02950_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  assign _02951_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.zero ;
  assign _02953_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.rst ;
  assign _02954_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  assign _02955_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.zero ;
  assign _02965_ = ! (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Count ;
  assign _02966_ = + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Sum ;
  assign _02967_ = + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.RegB ;
  assign _02968_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) _02967_;
  assign _02969_ = _02971_ | (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ff0 ;
  assign _02970_ = _02972_ | (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Cout ;
  assign _02973_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *) _02966_ : 32'd0;
  assign _02983_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.din_2_reg  + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1818.24-1818.56|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) 16'h0001;
  assign _02984_ = { \wrapper_norm_corr_5_inst_p.norm_inst_right.addin_1 [15], \wrapper_norm_corr_5_inst_p.norm_inst_right.addin_1  } + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1825.21-1825.72|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) { \wrapper_norm_corr_5_inst_p.norm_inst_right.addin_2 [15], \wrapper_norm_corr_5_inst_p.norm_inst_right.addin_2  };
  assign _02986_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1807.14-1807.37|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.din_1_reg [15];
  assign _02987_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1816.14-1816.37|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.din_2_reg [15];
  assign _02988_ = 16'h0000 - (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1813.24-1813.56|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.din_1_reg ;
  assign _02989_ = 16'h0001 - (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1822.24-1822.56|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.din_2_reg ;
  assign _03000_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.rst ;
  assign _03034_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) 32'd1;
  assign _03035_ = _03055_ + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) 32'd1;
  assign _03036_ = { 23'h000000, \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder , \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) _03035_;
  assign _03037_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  assign _03038_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.zero ;
  assign _03040_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.rst ;
  assign _03041_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  assign _03042_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.zero ;
  assign _03052_ = ! (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Count ;
  assign _03053_ = + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Sum ;
  assign _03054_ = + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.RegB ;
  assign _03055_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) _03054_;
  assign _03056_ = _03058_ | (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ff0 ;
  assign _03057_ = _03059_ | (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Cout ;
  assign _03060_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) _03053_ : 32'd0;
  assign _03071_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2291.7-2291.15|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.rst ;
  assign _03105_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Count  + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2539.14-2539.23|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) 32'd1;
  assign _03106_ = _03126_ + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.44|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) 32'd1;
  assign _03107_ = { 23'h000000, \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder , \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ff0  } + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.15-2549.45|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) _03106_;
  assign _03108_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2378.9-2378.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  assign _03109_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2385.9-2385.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.zero ;
  assign _03111_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2406.7-2406.15|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.rst ;
  assign _03112_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2422.9-2422.19|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  assign _03113_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2447.9-2447.18|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.zero ;
  assign _03123_ = ! (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2548.17-2548.27|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Count ;
  assign _03124_ = + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Sum ;
  assign _03125_ = + (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.RegB ;
  assign _03126_ = ~ (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2549.35-2549.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) _03125_;
  assign _03127_ = _03129_ | (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2504.18-2504.40|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ff0 ;
  assign _03128_ = _03130_ | (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2517.14-2517.33|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Cout ;
  assign _03131_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Rsel  ? (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2500.18-2500.32|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *) _03124_ : 32'd0;
  assign _03132_ = ~ (* src = "../vtr/verilog/stereovision1.v:452.19-452.33" *) video_state;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1983.4-2107.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.bus_word_3_tmp  <= _03794_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1983.4-2107.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.bus_word_4_tmp  <= _03700_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1983.4-2107.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.bus_word_5_tmp  <= _03612_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1983.4-2107.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.bus_word_6_tmp  <= _03531_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1983.4-2107.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.counter_out_tmp  <= _04057_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1983.4-2107.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.bus_word_1_tmp  <= _03966_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1983.4-2107.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.bus_word_2_tmp  <= _03875_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:1983.4-2107.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.counter  <= _04125_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.bus_word_3  <= _05919_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.bus_word_4  <= _05900_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.bus_word_5  <= _05877_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.bus_word_6  <= _05849_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.counter_out  <= _05976_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.vidin_addr_reg_tmp  <= _05827_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.svid_comp_switch_tmp  <= _05783_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.bus_word_1  <= _05955_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.bus_word_2  <= _05937_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_05_00_tmp  <= _05739_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_05_01_tmp  <= _05695_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_05_02_tmp  <= _05650_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_05_03_tmp  <= _05612_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_05_04_tmp  <= _05575_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_05_05_tmp  <= _05523_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_10_00_tmp  <= _05487_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_10_01_tmp  <= _05447_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_10_02_tmp  <= _05396_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_10_03_tmp  <= _05359_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_10_04_tmp  <= _05320_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_10_05_tmp  <= _05270_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_10_06_tmp  <= _05235_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_10_07_tmp  <= _05191_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_10_08_tmp  <= _05141_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_10_09_tmp  <= _05097_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_10_10_tmp  <= _05052_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_00_tmp  <= _05014_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_01_tmp  <= _04977_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_02_tmp  <= _04927_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_03_tmp  <= _04891_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_04_tmp  <= _04850_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_05_tmp  <= _04799_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_06_tmp  <= _04763_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_07_tmp  <= _04723_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_08_tmp  <= _04673_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_09_tmp  <= _04638_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_10_tmp  <= _04593_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_11_tmp  <= _04544_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_12_tmp  <= _04500_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_13_tmp  <= _04455_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_14_tmp  <= _04417_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_15_tmp  <= _04380_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_16_tmp  <= _04330_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_17_tmp  <= _04294_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_18_tmp  <= _04253_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_19_tmp  <= _04203_;
  (* src = "../vtr/verilog/stereovision1.v:296.19-310.94|../vtr/verilog/stereovision1.v:2109.4-2262.7" *)
  always @(posedge \port_bus_1to0_inst.clk )
    \port_bus_1to0_inst.v_corr_20_20_tmp  <= _04167_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.y  <= _06005_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder  <= _06417_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Count  <= _06252_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.RegB  <= _06461_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA  <= _06351_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ff0  <= _06293_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  <= _06967_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.y  <= _07082_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder  <= _07128_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Count  <= _07112_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.RegB  <= _07132_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA  <= _07122_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ff0  <= _07116_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  <= _07172_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.din_1_reg  <= _07196_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.din_2_reg  <= _07194_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.din_1_tmp1  <= \wrapper_norm_corr_5_inst_n.norm_inst_left.din_1_reg ;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.din_2_tmp1  <= \wrapper_norm_corr_5_inst_n.norm_inst_left.din_2_reg ;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.din_1_tmp2  <= \wrapper_norm_corr_5_inst_n.norm_inst_left.din_1_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.din_2_tmp2  <= \wrapper_norm_corr_5_inst_n.norm_inst_left.din_2_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.addin_1  <= _07192_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.addin_2  <= _07190_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_left.add_out  <= _02410_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.y  <= _07198_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder  <= _07244_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Count  <= _07228_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.RegB  <= _07248_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA  <= _07238_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ff0  <= _07232_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  <= _07288_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.y  <= _03146_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder  <= _03192_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Count  <= _03176_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.RegB  <= _03196_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA  <= _03186_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ff0  <= _03180_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  <= _03236_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.din_1_reg  <= _03260_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.din_2_reg  <= _03258_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.din_1_tmp1  <= \wrapper_norm_corr_5_inst_n.norm_inst_right.din_1_reg ;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.din_2_tmp1  <= \wrapper_norm_corr_5_inst_n.norm_inst_right.din_2_reg ;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.din_1_tmp2  <= \wrapper_norm_corr_5_inst_n.norm_inst_right.din_1_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.din_2_tmp2  <= \wrapper_norm_corr_5_inst_n.norm_inst_right.din_2_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.addin_1  <= _03256_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.addin_2  <= _03254_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_5_inst_n.norm_inst_right.add_out  <= _02568_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.corr_out  <= _03262_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_l_re_reg  <= _03270_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_l_im_reg  <= _03268_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_r_re_reg  <= _03266_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_r_im_reg  <= _03264_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.lrexrre_reg  <= _02377_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.limxrim_reg  <= _02378_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.corr_out_tmp  <= _02375_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.corr_out  <= _03272_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_l_re_reg  <= _03280_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_l_im_reg  <= _03278_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_r_re_reg  <= _03276_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_r_im_reg  <= _03274_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.lrexrre_reg  <= _02365_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.limxrim_reg  <= _02366_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.corr_out_tmp  <= _02363_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.corr_out  <= _03282_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_l_re_reg  <= _03290_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_l_im_reg  <= _03288_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_r_re_reg  <= _03286_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_r_im_reg  <= _03284_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.lrexrre_reg  <= _02353_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.limxrim_reg  <= _02354_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.corr_out_tmp  <= _02351_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.corr_out  <= _03292_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_l_re_reg  <= _03300_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_l_im_reg  <= _03298_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_r_re_reg  <= _03296_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_r_im_reg  <= _03294_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.lrexrre_reg  <= _02341_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.limxrim_reg  <= _02342_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.corr_out_tmp  <= _02339_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.corr_out  <= _03302_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_l_re_reg  <= _03310_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_l_im_reg  <= _03308_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_r_re_reg  <= _03306_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_r_im_reg  <= _03304_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.lrexrre_reg  <= _02329_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.limxrim_reg  <= _02330_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.corr_out_tmp  <= _02327_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.corr_out  <= _03312_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_l_re_reg  <= _03320_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_l_im_reg  <= _03318_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_r_re_reg  <= _03316_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_r_im_reg  <= _03314_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.lrexrre_reg  <= _02317_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.limxrim_reg  <= _02318_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.corr_out_tmp  <= _02315_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.dout_1  <= _03324_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.dout_2  <= _03322_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.dout_1  <= _03328_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.dout_2  <= _03326_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.dout_1  <= _03332_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.dout_2  <= _03330_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.dout_1  <= _03336_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.dout_2  <= _03334_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.dout_1  <= _03340_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.dout_2  <= _03338_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.dout_1  <= _03344_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.dout_2  <= _03342_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_1  <= _03348_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.clk )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_2  <= _03346_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0 )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_0  <= _03360_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0 )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_1  <= _03358_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0 )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_2  <= _03356_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0 )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_3  <= _03354_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0 )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_4  <= _03352_;
  (* src = "../vtr/verilog/stereovision1.v:292.29-294.77|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0 )
    \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_5  <= _03350_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.y  <= _03362_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder  <= _03408_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Count  <= _03392_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.RegB  <= _03412_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA  <= _03402_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ff0  <= _03396_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  <= _03453_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.y  <= _03474_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder  <= _03525_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Count  <= _03507_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.RegB  <= _03529_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA  <= _03519_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ff0  <= _03512_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  <= _03577_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.din_1_reg  <= _03604_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.din_2_reg  <= _03602_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.din_1_tmp1  <= \wrapper_norm_corr_5_inst_p.norm_inst_left.din_1_reg ;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.din_2_tmp1  <= \wrapper_norm_corr_5_inst_p.norm_inst_left.din_2_reg ;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.din_1_tmp2  <= \wrapper_norm_corr_5_inst_p.norm_inst_left.din_1_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.din_2_tmp2  <= \wrapper_norm_corr_5_inst_p.norm_inst_left.din_2_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.addin_1  <= _03600_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.addin_2  <= _03598_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1675.22-1675.127" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_left.add_out  <= _02826_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.y  <= _03606_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder  <= _03658_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Count  <= _03639_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.RegB  <= _03662_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA  <= _03651_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ff0  <= _03644_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1787.23-1787.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  <= _03709_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.y  <= _03730_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder  <= _03782_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Count  <= _03763_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.RegB  <= _03786_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA  <= _03775_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ff0  <= _03768_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1786.23-1786.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  <= _03833_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.din_1_reg  <= _03861_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.din_2_reg  <= _03858_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.din_1_tmp1  <= \wrapper_norm_corr_5_inst_p.norm_inst_right.din_1_reg ;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.din_2_tmp1  <= \wrapper_norm_corr_5_inst_p.norm_inst_right.din_2_reg ;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.din_1_tmp2  <= \wrapper_norm_corr_5_inst_p.norm_inst_right.din_1_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.din_2_tmp2  <= \wrapper_norm_corr_5_inst_p.norm_inst_right.din_2_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.addin_1  <= _03856_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.addin_2  <= _03854_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1789.4-1826.7|../vtr/verilog/stereovision1.v:1676.22-1676.128" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_5_inst_p.norm_inst_right.add_out  <= _02984_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.corr_out  <= _03863_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_l_re_reg  <= _03871_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_l_im_reg  <= _03869_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_r_re_reg  <= _03867_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_r_im_reg  <= _03865_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.lrexrre_reg  <= _02793_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.limxrim_reg  <= _02794_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1739.14-1739.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.corr_out_tmp  <= _02791_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.corr_out  <= _03873_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_l_re_reg  <= _03883_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_l_im_reg  <= _03880_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_r_re_reg  <= _03878_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_r_im_reg  <= _03876_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.lrexrre_reg  <= _02781_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.limxrim_reg  <= _02782_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1738.14-1738.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.corr_out_tmp  <= _02779_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.corr_out  <= _03885_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_l_re_reg  <= _03894_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_l_im_reg  <= _03892_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_r_re_reg  <= _03889_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_r_im_reg  <= _03887_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.lrexrre_reg  <= _02769_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.limxrim_reg  <= _02770_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1737.14-1737.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.corr_out_tmp  <= _02767_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.corr_out  <= _03896_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_l_re_reg  <= _03906_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_l_im_reg  <= _03903_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_r_re_reg  <= _03901_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_r_im_reg  <= _03899_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.lrexrre_reg  <= _02757_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.limxrim_reg  <= _02758_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1736.14-1736.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.corr_out_tmp  <= _02755_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.corr_out  <= _03908_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_l_re_reg  <= _03917_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_l_im_reg  <= _03915_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_r_re_reg  <= _03912_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_r_im_reg  <= _03910_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.lrexrre_reg  <= _02745_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.limxrim_reg  <= _02746_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1735.14-1735.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.corr_out_tmp  <= _02743_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.corr_out  <= _03919_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_l_re_reg  <= _03929_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_l_im_reg  <= _03926_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_r_re_reg  <= _03924_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_r_im_reg  <= _03922_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.lrexrre_reg  <= _02733_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.limxrim_reg  <= _02734_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1734.14-1734.90|../vtr/verilog/stereovision1.v:1848.5-1870.8|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.corr_out_tmp  <= _02731_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.dout_1  <= _03933_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1733.12-1733.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.dout_2  <= _03931_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.dout_1  <= _03938_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1732.12-1732.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.dout_2  <= _03935_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.dout_1  <= _03942_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1731.12-1731.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.dout_2  <= _03940_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.dout_1  <= _03947_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1730.12-1730.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.dout_2  <= _03945_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.dout_1  <= _03952_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1729.12-1729.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.dout_2  <= _03949_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.dout_1  <= _03956_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1728.12-1728.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.dout_2  <= _03954_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_1  <= _03960_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1727.12-1727.74|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.clk )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_2  <= _03958_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0 )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_0  <= _03974_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0 )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_1  <= _03971_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0 )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_2  <= _03969_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0 )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_3  <= _03967_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0 )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_4  <= _03964_;
  (* src = "../vtr/verilog/stereovision1.v:287.29-290.3|../vtr/verilog/stereovision1.v:1741.4-1761.7|../vtr/verilog/stereovision1.v:1677.23-1677.290" *)
  always @(posedge \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0 )
    \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_5  <= _03962_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.y  <= _03976_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder  <= _04028_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Count  <= _04009_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.RegB  <= _04032_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA  <= _04021_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ff0  <= _04014_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  <= _04078_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.y  <= _04098_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder  <= _04148_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Count  <= _04130_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.RegB  <= _04152_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA  <= _04141_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ff0  <= _04135_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  <= _04197_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.din_1_reg  <= _04224_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.din_2_reg  <= _04221_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.din_1_tmp1  <= \wrapper_norm_corr_10_inst_n.norm_inst_left.din_1_reg ;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.din_2_tmp1  <= \wrapper_norm_corr_10_inst_n.norm_inst_left.din_2_reg ;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.din_1_tmp2  <= \wrapper_norm_corr_10_inst_n.norm_inst_left.din_1_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.din_2_tmp2  <= \wrapper_norm_corr_10_inst_n.norm_inst_left.din_2_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.addin_1  <= _04219_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.addin_2  <= _04217_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_left.add_out  <= _00398_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.y  <= _04226_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder  <= _04276_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Count  <= _04258_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.RegB  <= _04280_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA  <= _04269_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ff0  <= _04263_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  <= _04325_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.y  <= _04345_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder  <= _04395_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Count  <= _04377_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.RegB  <= _04399_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA  <= _04389_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ff0  <= _04382_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  <= _04445_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.din_1_reg  <= _04471_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.din_2_reg  <= _04469_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.din_1_tmp1  <= \wrapper_norm_corr_10_inst_n.norm_inst_right.din_1_reg ;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.din_2_tmp1  <= \wrapper_norm_corr_10_inst_n.norm_inst_right.din_2_reg ;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.din_1_tmp2  <= \wrapper_norm_corr_10_inst_n.norm_inst_right.din_1_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.din_2_tmp2  <= \wrapper_norm_corr_10_inst_n.norm_inst_right.din_2_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.addin_1  <= _04467_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.addin_2  <= _04465_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_10_inst_n.norm_inst_right.add_out  <= _00556_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.corr_out  <= _04473_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.lrexrre_reg  <= _00286_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.limxrim_reg  <= _00287_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.corr_out_tmp  <= _00284_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.corr_out  <= _04475_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.lrexrre_reg  <= _00350_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.limxrim_reg  <= _00351_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.corr_out_tmp  <= _00348_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.corr_out  <= _04477_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.lrexrre_reg  <= _00342_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.limxrim_reg  <= _00343_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.corr_out_tmp  <= _00340_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.corr_out  <= _04480_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.lrexrre_reg  <= _00334_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.limxrim_reg  <= _00335_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.corr_out_tmp  <= _00332_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.corr_out  <= _04482_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.lrexrre_reg  <= _00326_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.limxrim_reg  <= _00327_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.corr_out_tmp  <= _00324_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.corr_out  <= _04484_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.lrexrre_reg  <= _00318_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.limxrim_reg  <= _00319_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.corr_out_tmp  <= _00316_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.corr_out  <= _04487_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.lrexrre_reg  <= _00310_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.limxrim_reg  <= _00311_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.corr_out_tmp  <= _00308_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.corr_out  <= _04489_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.lrexrre_reg  <= _00302_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.limxrim_reg  <= _00303_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.corr_out_tmp  <= _00300_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.corr_out  <= _04491_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.lrexrre_reg  <= _00294_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.limxrim_reg  <= _00295_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.corr_out_tmp  <= _00292_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.corr_out  <= _04493_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.lrexrre_reg  <= _00278_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.limxrim_reg  <= _00279_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.corr_out_tmp  <= _00276_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.corr_out  <= _04495_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.lrexrre_reg  <= _00270_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.limxrim_reg  <= _00271_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.corr_out_tmp  <= _00268_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_10.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_10.dout_1  <= _04499_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_10.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_10.dout_2  <= _04497_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.dout_1  <= _04504_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.dout_2  <= _04502_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.dout_1  <= _04509_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.dout_2  <= _04506_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.dout_1  <= _04513_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.dout_2  <= _04511_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.dout_1  <= _04517_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.dout_2  <= _04515_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.dout_1  <= _04521_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.dout_2  <= _04519_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.dout_1  <= _04526_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.dout_2  <= _04524_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.dout_1  <= _04531_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.dout_2  <= _04528_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.dout_1  <= _04535_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.dout_2  <= _04533_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.dout_1  <= _04539_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.dout_2  <= _04537_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.dout_1  <= _04543_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.dout_2  <= _04541_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_r_1.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_1  <= _04548_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_r_1.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_2  <= _04546_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_10  <= _04550_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_0  <= _04572_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_1  <= _04570_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_2  <= _04568_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_3  <= _04565_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_4  <= _04563_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_5  <= _04561_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_6  <= _04559_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_7  <= _04557_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_8  <= _04555_;
  (* src = "../vtr/verilog/stereovision1.v:281.26-285.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_n.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_9  <= _04553_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.y  <= _04575_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder  <= _04624_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Count  <= _04607_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.RegB  <= _04629_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA  <= _04618_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ff0  <= _04611_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  <= _04674_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.y  <= _04694_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder  <= _04743_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Count  <= _04726_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.RegB  <= _04748_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA  <= _04737_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ff0  <= _04731_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  <= _04793_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.din_1_reg  <= _04819_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.din_2_reg  <= _04817_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.din_1_tmp1  <= \wrapper_norm_corr_10_inst_p.norm_inst_left.din_1_reg ;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.din_2_tmp1  <= \wrapper_norm_corr_10_inst_p.norm_inst_left.din_2_reg ;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.din_1_tmp2  <= \wrapper_norm_corr_10_inst_p.norm_inst_left.din_1_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.din_2_tmp2  <= \wrapper_norm_corr_10_inst_p.norm_inst_left.din_2_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.addin_1  <= _04815_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.addin_2  <= _04813_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1489.18-1489.123" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_left.add_out  <= _00850_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.y  <= _04822_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder  <= _04871_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Count  <= _04854_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.RegB  <= _04876_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA  <= _04865_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ff0  <= _04859_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  <= _04921_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.y  <= _04941_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder  <= _04991_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Count  <= _04973_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.RegB  <= _04995_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA  <= _04984_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ff0  <= _04978_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  <= _05041_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.din_1_reg  <= _05067_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.din_2_reg  <= _05065_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.din_1_tmp1  <= \wrapper_norm_corr_10_inst_p.norm_inst_right.din_1_reg ;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.din_2_tmp1  <= \wrapper_norm_corr_10_inst_p.norm_inst_right.din_2_reg ;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.din_1_tmp2  <= \wrapper_norm_corr_10_inst_p.norm_inst_right.din_1_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.din_2_tmp2  <= \wrapper_norm_corr_10_inst_p.norm_inst_right.din_2_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.addin_1  <= _05063_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.addin_2  <= _05060_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1490.18-1490.124" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_10_inst_p.norm_inst_right.add_out  <= _01008_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.corr_out  <= _05069_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.lrexrre_reg  <= _00738_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.limxrim_reg  <= _00739_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1610.10-1610.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.corr_out_tmp  <= _00736_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.corr_out  <= _05071_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.lrexrre_reg  <= _00802_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.limxrim_reg  <= _00803_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1608.10-1608.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.corr_out_tmp  <= _00800_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.corr_out  <= _05073_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.lrexrre_reg  <= _00794_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.limxrim_reg  <= _00795_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1606.10-1606.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.corr_out_tmp  <= _00792_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.corr_out  <= _05076_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.lrexrre_reg  <= _00786_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.limxrim_reg  <= _00787_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1604.10-1604.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.corr_out_tmp  <= _00784_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.corr_out  <= _05078_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.lrexrre_reg  <= _00778_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.limxrim_reg  <= _00779_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1602.10-1602.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.corr_out_tmp  <= _00776_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.corr_out  <= _05080_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.lrexrre_reg  <= _00770_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.limxrim_reg  <= _00771_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1600.10-1600.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.corr_out_tmp  <= _00768_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.corr_out  <= _05082_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.lrexrre_reg  <= _00762_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.limxrim_reg  <= _00763_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1598.10-1598.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.corr_out_tmp  <= _00760_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.corr_out  <= _05085_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.lrexrre_reg  <= _00754_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.limxrim_reg  <= _00755_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1596.10-1596.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.corr_out_tmp  <= _00752_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.corr_out  <= _05087_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.lrexrre_reg  <= _00746_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.limxrim_reg  <= _00747_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1594.10-1594.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.corr_out_tmp  <= _00744_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.corr_out  <= _05089_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.lrexrre_reg  <= _00730_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.limxrim_reg  <= _00731_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1592.10-1592.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.corr_out_tmp  <= _00728_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.corr_out  <= _05091_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.lrexrre_reg  <= _00722_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.limxrim_reg  <= _00723_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1590.10-1590.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.corr_out_tmp  <= _00720_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_10.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_10.dout_1  <= _05095_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1588.12-1588.70|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_10.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_10.dout_2  <= _05093_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.dout_1  <= _05100_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1586.12-1586.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.dout_2  <= _05098_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.dout_1  <= _05104_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1584.12-1584.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.dout_2  <= _05102_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.dout_1  <= _05109_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1582.12-1582.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.dout_2  <= _05107_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.dout_1  <= _05113_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1580.12-1580.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.dout_2  <= _05111_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.dout_1  <= _05117_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1578.12-1578.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.dout_2  <= _05115_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.dout_1  <= _05122_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1576.12-1576.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.dout_2  <= _05120_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.dout_1  <= _05126_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1574.12-1574.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.dout_2  <= _05124_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.dout_1  <= _05131_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1572.12-1572.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.dout_2  <= _05129_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.dout_1  <= _05135_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1570.12-1570.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.dout_2  <= _05133_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.dout_1  <= _05139_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1568.12-1568.65|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.dout_2  <= _05137_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_r_1.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_1  <= _05144_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1566.12-1566.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_r_1.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_2  <= _05142_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_10  <= _05146_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_0  <= _05168_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_1  <= _05166_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_2  <= _05164_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_3  <= _05161_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_4  <= _05159_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_5  <= _05157_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_6  <= _05155_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_7  <= _05153_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_8  <= _05151_;
  (* src = "../vtr/verilog/stereovision1.v:275.26-279.3|../vtr/verilog/stereovision1.v:1612.4-1643.7|../vtr/verilog/stereovision1.v:1491.21-1491.407" *)
  always @(posedge \wrapper_norm_corr_10_inst_p.corr_5_inst.clk )
    \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_9  <= _05148_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.y  <= _05170_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder  <= _05220_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Count  <= _05203_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.RegB  <= _05225_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA  <= _05213_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ff0  <= _05207_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  <= _05269_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.y  <= _05289_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder  <= _05339_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Count  <= _05322_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.RegB  <= _05344_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA  <= _05333_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ff0  <= _05326_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  <= _05389_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.din_1_reg  <= _05415_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.din_2_reg  <= _05413_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.din_1_tmp1  <= \wrapper_norm_corr_20_inst_n.norm_inst_left.din_1_reg ;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.din_2_tmp1  <= \wrapper_norm_corr_20_inst_n.norm_inst_left.din_2_reg ;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.din_1_tmp2  <= \wrapper_norm_corr_20_inst_n.norm_inst_left.din_1_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.din_2_tmp2  <= \wrapper_norm_corr_20_inst_n.norm_inst_left.din_2_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.addin_1  <= _05411_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.addin_2  <= _05409_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_left.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_left.add_out  <= _01422_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.y  <= _05417_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder  <= _05467_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Count  <= _05450_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.RegB  <= _05472_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA  <= _05461_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ff0  <= _05454_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  <= _05517_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.y  <= _05537_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder  <= _05587_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Count  <= _05569_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.RegB  <= _05591_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA  <= _05580_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ff0  <= _05573_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  <= _05636_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.din_1_reg  <= _05663_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.din_2_reg  <= _05661_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.din_1_tmp1  <= \wrapper_norm_corr_20_inst_n.norm_inst_right.din_1_reg ;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.din_2_tmp1  <= \wrapper_norm_corr_20_inst_n.norm_inst_right.din_2_reg ;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.din_1_tmp2  <= \wrapper_norm_corr_20_inst_n.norm_inst_right.din_1_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.din_2_tmp2  <= \wrapper_norm_corr_20_inst_n.norm_inst_right.din_2_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.addin_1  <= _05659_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.addin_2  <= _05656_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.norm_inst_right.clk )
    \wrapper_norm_corr_20_inst_n.norm_inst_right.add_out  <= _01580_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.corr_out  <= _05665_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.lrexrre_reg  <= _01288_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.limxrim_reg  <= _01289_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.corr_out_tmp  <= _01286_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.corr_out  <= _05667_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.lrexrre_reg  <= _01272_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.limxrim_reg  <= _01273_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.corr_out_tmp  <= _01270_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.corr_out  <= _05669_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.lrexrre_reg  <= _01264_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.limxrim_reg  <= _01265_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.corr_out_tmp  <= _01262_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.corr_out  <= _05671_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.lrexrre_reg  <= _01256_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.limxrim_reg  <= _01257_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.corr_out_tmp  <= _01254_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.corr_out  <= _05674_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.lrexrre_reg  <= _01248_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.limxrim_reg  <= _01249_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.corr_out_tmp  <= _01246_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.corr_out  <= _05676_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.lrexrre_reg  <= _01240_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.limxrim_reg  <= _01241_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.corr_out_tmp  <= _01238_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.corr_out  <= _05678_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.lrexrre_reg  <= _01232_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.limxrim_reg  <= _01233_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.corr_out_tmp  <= _01230_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.corr_out  <= _05681_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.lrexrre_reg  <= _01224_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.limxrim_reg  <= _01225_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.corr_out_tmp  <= _01222_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.corr_out  <= _05683_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.lrexrre_reg  <= _01216_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.limxrim_reg  <= _01217_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.corr_out_tmp  <= _01214_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.corr_out  <= _05685_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.lrexrre_reg  <= _01208_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.limxrim_reg  <= _01209_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.corr_out_tmp  <= _01206_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.corr_out  <= _05687_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.lrexrre_reg  <= _01200_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.limxrim_reg  <= _01201_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.corr_out_tmp  <= _01198_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.corr_out  <= _05689_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.lrexrre_reg  <= _01344_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.limxrim_reg  <= _01345_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.corr_out_tmp  <= _01342_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.corr_out  <= _05691_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.lrexrre_reg  <= _01336_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.limxrim_reg  <= _01337_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.corr_out_tmp  <= _01334_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.corr_out  <= _05693_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.lrexrre_reg  <= _01328_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.limxrim_reg  <= _01329_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.corr_out_tmp  <= _01326_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.corr_out  <= _05696_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.lrexrre_reg  <= _01320_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.limxrim_reg  <= _01321_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.corr_out_tmp  <= _01318_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.corr_out  <= _05698_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.lrexrre_reg  <= _01312_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.limxrim_reg  <= _01313_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.corr_out_tmp  <= _01310_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.corr_out  <= _05700_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.lrexrre_reg  <= _01304_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.limxrim_reg  <= _01305_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.corr_out_tmp  <= _01302_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.corr_out  <= _05703_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.lrexrre_reg  <= _01296_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.limxrim_reg  <= _01297_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.corr_out_tmp  <= _01294_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.corr_out  <= _05705_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.lrexrre_reg  <= _01280_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.limxrim_reg  <= _01281_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.corr_out_tmp  <= _01278_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.corr_out  <= _05707_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.lrexrre_reg  <= _01192_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.limxrim_reg  <= _01193_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.corr_out_tmp  <= _01190_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.corr_out  <= _05709_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.lrexrre_reg  <= _01184_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.limxrim_reg  <= _01185_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.corr_out_tmp  <= _01182_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_20.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_20.dout_1  <= _05713_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_20.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_20.dout_2  <= _05711_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.dout_1  <= _05718_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.dout_2  <= _05715_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.dout_1  <= _05722_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.dout_2  <= _05720_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.dout_1  <= _05727_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.dout_2  <= _05725_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.dout_1  <= _05731_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.dout_2  <= _05729_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.dout_1  <= _05735_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.dout_2  <= _05733_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.dout_1  <= _05740_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.dout_2  <= _05737_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.dout_1  <= _05744_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.dout_2  <= _05742_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.dout_1  <= _05749_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.dout_2  <= _05747_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.dout_1  <= _05753_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.dout_2  <= _05751_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.dout_1  <= _05757_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.dout_2  <= _05755_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.dout_1  <= _05762_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.dout_2  <= _05759_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.dout_1  <= _05766_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.dout_2  <= _05764_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.dout_1  <= _05771_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.dout_2  <= _05769_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.dout_1  <= _05775_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.dout_2  <= _05773_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.dout_1  <= _05779_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.dout_2  <= _05777_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.dout_1  <= _05784_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.dout_2  <= _05781_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.dout_1  <= _05788_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.dout_2  <= _05786_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.dout_1  <= _05793_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.dout_2  <= _05791_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.dout_1  <= _05797_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.dout_2  <= _05795_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.dout_1  <= _05801_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.dout_2  <= _05799_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_r_1.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_r_1.dout_1  <= _05806_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_r_1.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_r_1.dout_2  <= _05803_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_10  <= _05830_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_11  <= _05828_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_12  <= _05825_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_13  <= _05823_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_14  <= _05821_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_15  <= _05819_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_16  <= _05817_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_17  <= _05815_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_18  <= _05813_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_19  <= _05810_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_20  <= _05808_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_0  <= _05852_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_1  <= _05850_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_2  <= _05847_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_3  <= _05845_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_4  <= _05843_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_5  <= _05841_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_6  <= _05839_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_7  <= _05837_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_8  <= _05835_;
  (* src = "../vtr/verilog/stereovision1.v:268.26-273.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_n.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_9  <= _05832_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.y  <= _05854_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder  <= _05904_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Count  <= _05887_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.RegB  <= _05909_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA  <= _05897_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ff0  <= _05891_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  <= _05953_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.y  <= _05973_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder  <= _06023_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Count  <= _06006_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.RegB  <= _06028_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA  <= _06017_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ff0  <= _06010_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  <= _06075_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.din_1_reg  <= _06103_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.din_2_reg  <= _06101_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.din_1_tmp1  <= \wrapper_norm_corr_20_inst_p.norm_inst_left.din_1_reg ;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.din_2_tmp1  <= \wrapper_norm_corr_20_inst_p.norm_inst_left.din_2_reg ;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.din_1_tmp2  <= \wrapper_norm_corr_20_inst_p.norm_inst_left.din_1_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.din_2_tmp2  <= \wrapper_norm_corr_20_inst_p.norm_inst_left.din_2_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.addin_1  <= _06098_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.addin_2  <= _06096_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1102.17-1102.122" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_left.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_left.add_out  <= _01994_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.y  <= _06105_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder  <= _06157_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Count  <= _06139_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.RegB  <= _06162_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA  <= _06150_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ff0  <= _06143_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1411.23-1411.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  <= _06208_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2289.2-2295.5|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.y  <= _06228_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder  <= _06278_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Count  <= _06261_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.RegB  <= _06283_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA  <= _06271_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2477.2-2546.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ff0  <= _06265_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1410.23-1410.75|../vtr/verilog/stereovision1.v:2404.2-2410.5|../vtr/verilog/stereovision1.v:2287.13-2287.102|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  <= _06327_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.din_1_reg  <= _06354_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.din_2_reg  <= _06352_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.din_1_tmp1  <= \wrapper_norm_corr_20_inst_p.norm_inst_right.din_1_reg ;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.din_2_tmp1  <= \wrapper_norm_corr_20_inst_p.norm_inst_right.din_2_reg ;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.din_1_tmp2  <= \wrapper_norm_corr_20_inst_p.norm_inst_right.din_1_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.din_2_tmp2  <= \wrapper_norm_corr_20_inst_p.norm_inst_right.din_2_tmp1 ;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.addin_1  <= _06349_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.addin_2  <= _06347_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1413.4-1446.7|../vtr/verilog/stereovision1.v:1103.18-1103.124" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.norm_inst_right.clk )
    \wrapper_norm_corr_20_inst_p.norm_inst_right.add_out  <= _02152_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.corr_out  <= _06356_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.lrexrre_reg  <= _01860_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.limxrim_reg  <= _01861_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1267.10-1267.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.corr_out_tmp  <= _01858_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.corr_out  <= _06359_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.lrexrre_reg  <= _01844_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.limxrim_reg  <= _01845_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1266.10-1266.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.corr_out_tmp  <= _01842_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.corr_out  <= _06361_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.lrexrre_reg  <= _01836_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.limxrim_reg  <= _01837_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1265.10-1265.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.corr_out_tmp  <= _01834_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.corr_out  <= _06363_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.lrexrre_reg  <= _01828_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.limxrim_reg  <= _01829_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1264.10-1264.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.corr_out_tmp  <= _01826_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.corr_out  <= _06365_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.lrexrre_reg  <= _01820_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.limxrim_reg  <= _01821_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1263.10-1263.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.corr_out_tmp  <= _01818_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.corr_out  <= _06367_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.lrexrre_reg  <= _01812_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.limxrim_reg  <= _01813_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1262.10-1262.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.corr_out_tmp  <= _01810_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.corr_out  <= _06369_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.lrexrre_reg  <= _01804_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.limxrim_reg  <= _01805_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1261.10-1261.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.corr_out_tmp  <= _01802_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.corr_out  <= _06371_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.lrexrre_reg  <= _01796_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.limxrim_reg  <= _01797_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1260.10-1260.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.corr_out_tmp  <= _01794_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.corr_out  <= _06374_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.lrexrre_reg  <= _01788_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.limxrim_reg  <= _01789_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1259.10-1259.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.corr_out_tmp  <= _01786_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.corr_out  <= _06376_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.lrexrre_reg  <= _01780_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.limxrim_reg  <= _01781_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1258.10-1258.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.corr_out_tmp  <= _01778_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.corr_out  <= _06378_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.lrexrre_reg  <= _01772_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.limxrim_reg  <= _01773_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1257.10-1257.83|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.corr_out_tmp  <= _01770_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.corr_out  <= _06381_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.lrexrre_reg  <= _01916_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.limxrim_reg  <= _01917_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1256.10-1256.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.corr_out_tmp  <= _01914_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.corr_out  <= _06383_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.lrexrre_reg  <= _01908_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.limxrim_reg  <= _01909_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1255.10-1255.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.corr_out_tmp  <= _01906_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.corr_out  <= _06385_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.lrexrre_reg  <= _01900_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.limxrim_reg  <= _01901_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1254.10-1254.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.corr_out_tmp  <= _01898_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.corr_out  <= _06387_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.lrexrre_reg  <= _01892_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.limxrim_reg  <= _01893_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1253.10-1253.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.corr_out_tmp  <= _01890_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.corr_out  <= _06389_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.lrexrre_reg  <= _01884_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.limxrim_reg  <= _01885_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1252.10-1252.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.corr_out_tmp  <= _01882_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.corr_out  <= _06391_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.lrexrre_reg  <= _01876_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.limxrim_reg  <= _01877_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1251.10-1251.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.corr_out_tmp  <= _01874_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.corr_out  <= _06393_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.lrexrre_reg  <= _01868_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.limxrim_reg  <= _01869_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1250.10-1250.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.corr_out_tmp  <= _01866_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.corr_out  <= _06396_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.lrexrre_reg  <= _01852_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.limxrim_reg  <= _01853_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1249.10-1249.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.corr_out_tmp  <= _01850_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.corr_out  <= _06398_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.lrexrre_reg  <= _01764_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.limxrim_reg  <= _01765_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1248.10-1248.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.corr_out_tmp  <= _01762_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.corr_out  <= _06400_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.lrexrre_reg  <= _01756_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.limxrim_reg  <= _01757_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1247.10-1247.79|../vtr/verilog/stereovision1.v:1371.5-1386.8|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.corr_out_tmp  <= _01754_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_20.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_20.dout_1  <= _06405_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1246.12-1246.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_20.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_20.dout_2  <= _06403_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.dout_1  <= _06409_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1245.12-1245.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.dout_2  <= _06407_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.dout_1  <= _06413_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1244.12-1244.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.dout_2  <= _06411_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.dout_1  <= _06418_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1243.12-1243.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.dout_2  <= _06415_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.dout_1  <= _06422_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1242.12-1242.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.dout_2  <= _06420_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.dout_1  <= _06427_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1241.12-1241.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.dout_2  <= _06425_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.dout_1  <= _06431_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1240.12-1240.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.dout_2  <= _06429_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.dout_1  <= _06435_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1239.12-1239.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.dout_2  <= _06433_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.dout_1  <= _06440_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1238.12-1238.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.dout_2  <= _06437_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.dout_1  <= _06444_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1237.12-1237.72|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.dout_2  <= _06442_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.dout_1  <= _06449_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1236.12-1236.70|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.dout_2  <= _06447_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.dout_1  <= _06453_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1235.12-1235.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.dout_2  <= _06451_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.dout_1  <= _06457_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1234.12-1234.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.dout_2  <= _06455_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.dout_1  <= _06462_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1233.12-1233.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.dout_2  <= _06459_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.dout_1  <= _06466_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1232.12-1232.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.dout_2  <= _06464_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.dout_1  <= _06471_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1231.12-1231.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.dout_2  <= _06469_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.dout_1  <= _06475_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1230.12-1230.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.dout_2  <= _06473_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.dout_1  <= _06479_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1229.12-1229.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.dout_2  <= _06477_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.dout_1  <= _06483_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1228.12-1228.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.dout_2  <= _06481_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.dout_1  <= _06487_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1227.12-1227.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.dout_2  <= _06485_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.dout_1  <= _06491_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1226.12-1226.65|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.dout_2  <= _06489_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_r_1.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_r_1.dout_1  <= _06495_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1225.12-1225.67|../vtr/verilog/stereovision1.v:1338.4-1350.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_r_1.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_r_1.dout_2  <= _06493_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_10  <= _06521_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_11  <= _06518_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_12  <= _06516_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_13  <= _06514_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_14  <= _06512_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_15  <= _06509_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_16  <= _06507_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_17  <= _06505_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_18  <= _06502_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_19  <= _06500_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_20  <= _06498_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_0  <= _06541_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_1  <= _06539_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_2  <= _06537_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_3  <= _06535_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_4  <= _06533_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_5  <= _06531_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_6  <= _06529_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_7  <= _06527_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_8  <= _06525_;
  (* src = "../vtr/verilog/stereovision1.v:261.26-266.3|../vtr/verilog/stereovision1.v:1269.4-1319.7|../vtr/verilog/stereovision1.v:1104.20-1104.677" *)
  always @(posedge \wrapper_norm_corr_20_inst_p.corr_20_inst.clk )
    \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_9  <= _06523_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_addr_reg_tmp  <= { _06543_, _06552_ };
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.svid_comp_switch_tmp  <= _06631_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_rp_tmp  <= _06629_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_ip_tmp  <= _06627_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_rn_tmp  <= _06625_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_in_tmp  <= _06623_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_rp_tmp  <= _06621_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_ip_tmp  <= _06619_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_rn_tmp  <= _06617_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_in_tmp  <= _06614_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_rp_tmp  <= _06612_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_ip_tmp  <= _06609_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_rn_tmp  <= _06607_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_in_tmp  <= _06604_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_rp_tmp  <= _06602_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_ip_tmp  <= _06599_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_rn_tmp  <= _06597_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_in_tmp  <= _06595_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_rp_tmp  <= _06593_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_ip_tmp  <= _06591_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_rn_tmp  <= _06589_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_in_tmp  <= _06587_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rp_tmp  <= _06579_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_ip_tmp  <= _06570_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rn_tmp  <= _06561_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:862.4-933.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_in_tmp  <= _06639_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:935.4-953.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.bus_word_3_tmp  <= _06655_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:935.4-953.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.bus_word_4_tmp  <= _06653_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:935.4-953.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.bus_word_5_tmp  <= _06651_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:935.4-953.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.bus_word_6_tmp  <= _06648_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:935.4-953.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.counter_out_tmp  <= _06657_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left  <= _06727_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_rp  <= _06719_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_ip  <= _06717_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_rn  <= _06715_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_in  <= _06713_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left  <= _06667_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_rp  <= _06711_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_ip  <= _06709_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_rn  <= _06706_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_in  <= _06704_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left  <= _06663_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_rp  <= _06702_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_ip  <= _06700_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_rn  <= _06697_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_in  <= _06695_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_right  <= _06725_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_rp  <= _06693_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_ip  <= _06690_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_rn  <= _06688_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_in  <= _06686_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_right  <= _06723_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_rp  <= _06683_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_ip  <= _06681_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_rn  <= _06679_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_in  <= _06677_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_right  <= _06721_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rp  <= _06675_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_ip  <= _06673_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rn  <= _06671_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_in  <= _06669_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.vidin_addr_reg  <= _06732_;
  (* src = "../vtr/verilog/stereovision1.v:248.20-259.67|../vtr/verilog/stereovision1.v:955.4-1042.7" *)
  always @(posedge \port_bus_2to1_1_inst.clk )
    \port_bus_2to1_1_inst.svid_comp_switch  <= _06730_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  always @(posedge tm3_clk_v0)
    tm3_sram_data_xhdl0 <= _06988_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  always @(posedge tm3_clk_v0)
    tm3_sram_addr <= _06980_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  always @(posedge tm3_clk_v0)
    tm3_sram_we <= _06971_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  always @(posedge tm3_clk_v0)
    tm3_sram_oe <= _06962_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  always @(posedge tm3_clk_v0)
    tm3_sram_adsp <= _06937_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  always @(posedge tm3_clk_v0)
    horiz <= _06960_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  always @(posedge tm3_clk_v0)
    vert <= _06953_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  always @(posedge tm3_clk_v0)
    vidin_data_buf_sc_1 <= _06944_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  always @(posedge tm3_clk_v0)
    vidin_data_buf_2_sc_1 <= { _06919_, _06840_, _06848_, _06856_, _06863_, _06871_, _06879_ };
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  always @(posedge tm3_clk_v0)
    vidin_addr_buf_sc_1 <= _06933_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  always @(posedge tm3_clk_v0)
    vidin_data_buf_sc_2 <= _06926_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  always @(posedge tm3_clk_v0)
    vidin_data_buf_2_sc_2 <= { _06895_, _06793_, _06802_, _06810_, _06817_, _06825_, _06833_ };
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  always @(posedge tm3_clk_v0)
    vidin_addr_buf_sc_2 <= _06911_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  always @(posedge tm3_clk_v0)
    vidin_data_buf_sc_4 <= _06903_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  always @(posedge tm3_clk_v0)
    vidin_data_buf_2_sc_4 <= { _06740_, _06748_, _06755_, _06762_, _06771_, _06779_, _06786_ };
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  always @(posedge tm3_clk_v0)
    vidin_addr_buf_sc_4 <= _06888_;
  (* src = "../vtr/verilog/stereovision1.v:435.4-730.7" *)
  always @(posedge tm3_clk_v0)
    video_state <= _06881_;
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  always @(posedge tm3_clk_v0)
    vidin_new_data_scld_1_2to3_left_reg <= \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left ;
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  always @(posedge tm3_clk_v0)
    vidin_data_reg_scld_1_2to3_left_reg <= \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_rp [15:8];
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  always @(posedge tm3_clk_v0)
    vidin_new_data_scld_2_2to3_left_reg <= \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left ;
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  always @(posedge tm3_clk_v0)
    vidin_data_reg_scld_2_2to3_left_reg <= \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_rp [15:8];
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  always @(posedge tm3_clk_v0)
    vidin_new_data_scld_4_2to3_left_reg <= \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left ;
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  always @(posedge tm3_clk_v0)
    vidin_data_reg_scld_4_2to3_left_reg <= \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_rp [15:8];
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  always @(posedge tm3_clk_v0)
    vidin_new_data_scld_1_2to3_right_reg <= \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_right ;
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  always @(posedge tm3_clk_v0)
    vidin_data_reg_scld_1_2to3_right_reg <= \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_rp [15:8];
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  always @(posedge tm3_clk_v0)
    vidin_new_data_scld_2_2to3_right_reg <= \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_right ;
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  always @(posedge tm3_clk_v0)
    vidin_data_reg_scld_2_2to3_right_reg <= \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_rp [15:8];
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  always @(posedge tm3_clk_v0)
    vidin_new_data_scld_4_2to3_right_reg <= \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_right ;
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  always @(posedge tm3_clk_v0)
    vidin_data_reg_scld_4_2to3_right_reg <= \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rp [15:8];
  (* src = "../vtr/verilog/stereovision1.v:418.4-433.7" *)
  always @(posedge tm3_clk_v0)
    vidin_addr_reg_2to3_reg <= \port_bus_2to1_1_inst.vidin_addr_reg ;
  (* src = "../vtr/verilog/stereovision1.v:396.4-416.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_40 <= _07001_;
  (* src = "../vtr/verilog/stereovision1.v:396.4-416.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_41 <= _06999_;
  (* src = "../vtr/verilog/stereovision1.v:396.4-416.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_42 <= _06996_;
  (* src = "../vtr/verilog/stereovision1.v:396.4-416.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_43 <= _06994_;
  (* src = "../vtr/verilog/stereovision1.v:396.4-416.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_44 <= _06992_;
  (* src = "../vtr/verilog/stereovision1.v:396.4-416.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_45 <= _06990_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_20 <= _07026_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_21 <= _07024_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_22 <= _07022_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_23 <= _07019_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_24 <= _07017_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_25 <= _07015_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_26 <= _07013_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_27 <= _07010_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_28 <= _07008_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_29 <= _07006_;
  (* src = "../vtr/verilog/stereovision1.v:364.4-394.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_210 <= _07003_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_10 <= _07072_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_11 <= _07069_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_12 <= _07067_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_13 <= _07065_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_14 <= _07062_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_15 <= _07060_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_16 <= _07058_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_17 <= _07056_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_18 <= _07053_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_19 <= _07051_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_110 <= _07049_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_111 <= _07046_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_112 <= _07044_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_113 <= _07042_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_114 <= _07040_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_115 <= _07038_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_116 <= _07036_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_117 <= _07034_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_118 <= _07032_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_119 <= _07030_;
  (* src = "../vtr/verilog/stereovision1.v:312.4-362.7" *)
  always @(posedge tm3_clk_v0)
    corr_out_120 <= _07028_;
  assign _03133_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _03134_ = _02707_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _03136_ = _03137_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _03134_ : 2'hx;
  assign _03137_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _03138_ = _07209_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _03140_ = _03141_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _03138_ : 2'hx;
  assign _03141_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [1:0] _09098_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _09098_ = b[1:0];
      3'b?1?:
        _09098_ = b[3:2];
      3'b1??:
        _09098_ = b[5:4];
      default:
        _09098_ = a;
    endcase
  endfunction
  assign _03142_ = _09098_(2'h0, { _02685_, _02687_, _02688_ }, { _03145_, _03144_, _03143_ });
  assign _03143_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _03144_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _03145_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _03146_ = \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.Y  : 2'h0;
  assign _03148_ = _03149_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _03150_ = _03151_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _03148_ : 2'hx;
  assign _03151_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _09106_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09106_ = b[1:0];
      4'b??1?:
        _09106_ = b[3:2];
      4'b?1??:
        _09106_ = b[5:4];
      4'b1???:
        _09106_ = b[7:6];
      default:
        _09106_ = a;
    endcase
  endfunction
  assign _03152_ = _09106_(2'hx, { 6'h1b, _02583_ }, { _03156_, _03155_, _03154_, _03153_ });
  assign _03153_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03154_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03155_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03156_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.y ;
  function [0:0] _09111_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09111_ = b[0:0];
      4'b??1?:
        _09111_ = b[1:1];
      4'b?1??:
        _09111_ = b[2:2];
      4'b1???:
        _09111_ = b[3:3];
      default:
        _09111_ = a;
    endcase
  endfunction
  assign _03157_ = _09111_(1'hx, 4'h2, { _03161_, _03160_, _03159_, _03158_ });
  assign _03158_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03159_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03160_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03161_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.y ;
  function [0:0] _09116_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09116_ = b[0:0];
      4'b??1?:
        _09116_ = b[1:1];
      4'b?1??:
        _09116_ = b[2:2];
      4'b1???:
        _09116_ = b[3:3];
      default:
        _09116_ = a;
    endcase
  endfunction
  assign _03162_ = _09116_(1'hx, 4'h4, { _03166_, _03165_, _03164_, _03163_ });
  assign _03163_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03164_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03165_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03166_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.y ;
  function [0:0] _09121_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09121_ = b[0:0];
      4'b??1?:
        _09121_ = b[1:1];
      4'b?1??:
        _09121_ = b[2:2];
      4'b1???:
        _09121_ = b[3:3];
      default:
        _09121_ = a;
    endcase
  endfunction
  assign _03167_ = _09121_(1'hx, 4'h4, { _03171_, _03170_, _03169_, _03168_ });
  assign _03168_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03169_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03170_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03171_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.y ;
  assign _03172_ = _03173_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _02618_[3:0] : \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Count ;
  assign _03174_ = _03175_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _03172_;
  assign _03176_ = _03177_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _03174_;
  assign _03178_ = _03179_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [15] : 1'h0;
  assign _03180_ = _03181_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _03178_;
  assign _03182_ = _03183_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _02641_ : \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA ;
  assign _03184_ = _03185_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.din_1_tmp2  : _03182_;
  assign _03186_ = _03187_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _03184_;
  assign _03188_ = _03189_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _02640_ : \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder ;
  assign _03190_ = _03191_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _02644_[7:0] : _03188_;
  assign _03192_ = _03193_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _03190_;
  assign _03194_ = _03195_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.add_out  : \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.RegB ;
  assign _03196_ = _03197_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _03194_;
  assign _03198_ = _02636_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _03200_ = _03201_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03198_ : 1'hx;
  assign _03201_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03202_ = _03203_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _03204_ = _03205_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03202_ : 1'hx;
  assign _03205_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03206_ = _03157_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _03208_ = _03209_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03206_ : 1'hx;
  assign _03209_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _03210_ = _03211_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _03211_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _03212_ = _03157_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _03214_ = _03215_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03212_ : 1'hx;
  assign _03215_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _09153_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09153_ = b[0:0];
      2'b1?:
        _09153_ = b[1:1];
      default:
        _09153_ = a;
    endcase
  endfunction
  assign _03216_ = _09153_(1'h0, { _02612_, 1'h1 }, { _03218_, _03217_ });
  assign _03217_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03218_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _09156_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09156_ = b[0:0];
      2'b1?:
        _09156_ = b[1:1];
      default:
        _09156_ = a;
    endcase
  endfunction
  assign _03219_ = _09156_(1'h0, { _02613_, _02615_ }, { _03221_, _03220_ });
  assign _03220_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03221_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _09159_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09159_ = b[0:0];
      2'b1?:
        _09159_ = b[1:1];
      default:
        _09159_ = a;
    endcase
  endfunction
  assign _03222_ = _09159_(1'h0, { _02610_, 1'h1 }, { _03224_, _03223_ });
  assign _03223_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03224_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _03225_ = _03226_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _03226_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _03227_ = _03228_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _03228_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03229_ = _03230_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _02611_ : 1'h0;
  assign _03230_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _09168_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09168_ = b[0:0];
      2'b1?:
        _09168_ = b[1:1];
      default:
        _09168_ = a;
    endcase
  endfunction
  assign _03231_ = _09168_(1'h0, 2'h3, { _03233_, _03232_ });
  assign _03232_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03233_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _03234_ = _03235_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _03235_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _03236_ = \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Y  : 2'h0;
  assign _03238_ = _03239_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _03240_ = _03241_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _03238_ : 2'hx;
  assign _03241_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _03242_ = _02636_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _03244_ = _03245_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _03242_ : 2'hx;
  assign _03245_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _03246_ = _03157_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _03248_ = _03249_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _03246_ : 2'hx;
  assign _03249_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [1:0] _09183_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _09183_ = b[1:0];
      3'b?1?:
        _09183_ = b[3:2];
      3'b1??:
        _09183_ = b[5:4];
      default:
        _09183_ = a;
    endcase
  endfunction
  assign _03250_ = _09183_(2'h0, { _02614_, _02616_, _02617_ }, { _03253_, _03252_, _03251_ });
  assign _03251_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _03252_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _03253_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _03254_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.din_2_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1816.10-1823.13" *) _02573_ : _02567_;
  assign _03256_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.din_1_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1807.10-1814.13" *) _02572_ : \wrapper_norm_corr_5_inst_n.norm_inst_right.din_1_reg ;
  assign _03258_ = _03259_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1791.10-1800.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_in  : \wrapper_norm_corr_5_inst_n.norm_inst_right.din_2_reg ;
  assign _03260_ = _03261_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1791.10-1800.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_rn  : \wrapper_norm_corr_5_inst_n.norm_inst_right.din_1_reg ;
  assign _03262_ = _03263_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.corr_out_tmp  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.corr_out ;
  assign _03264_ = _03265_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_2  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_r_im_reg ;
  assign _03266_ = _03267_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_1  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_r_re_reg ;
  assign _03268_ = _03269_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.dout_2  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_l_im_reg ;
  assign _03270_ = _03271_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.dout_1  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_l_re_reg ;
  assign _03272_ = _03273_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.corr_out_tmp  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.corr_out ;
  assign _03274_ = _03275_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_2  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_r_im_reg ;
  assign _03276_ = _03277_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_1  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_r_re_reg ;
  assign _03278_ = _03279_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.dout_2  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_l_im_reg ;
  assign _03280_ = _03281_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.dout_1  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_l_re_reg ;
  assign _03282_ = _03283_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.corr_out_tmp  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.corr_out ;
  assign _03284_ = _03285_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_2  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_r_im_reg ;
  assign _03286_ = _03287_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_1  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_r_re_reg ;
  assign _03288_ = _03289_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.dout_2  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_l_im_reg ;
  assign _03290_ = _03291_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.dout_1  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_l_re_reg ;
  assign _03292_ = _03293_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.corr_out_tmp  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.corr_out ;
  assign _03294_ = _03295_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_2  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_r_im_reg ;
  assign _03296_ = _03297_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_1  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_r_re_reg ;
  assign _03298_ = _03299_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.dout_2  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_l_im_reg ;
  assign _03300_ = _03301_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.dout_1  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_l_re_reg ;
  assign _03302_ = _03303_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.corr_out_tmp  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.corr_out ;
  assign _03304_ = _03305_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_2  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_r_im_reg ;
  assign _03306_ = _03307_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_1  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_r_re_reg ;
  assign _03308_ = _03309_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.dout_2  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_l_im_reg ;
  assign _03310_ = _03311_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.dout_1  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_l_re_reg ;
  assign _03312_ = _03313_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.corr_out_tmp  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.corr_out ;
  assign _03314_ = _03315_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_2  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_r_im_reg ;
  assign _03316_ = _03317_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_1  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_r_re_reg ;
  assign _03318_ = _03319_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.dout_2  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_l_im_reg ;
  assign _03320_ = _03321_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.dout_1  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_l_re_reg ;
  assign _03322_ = _03323_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.dout_2  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.dout_2 ;
  assign _03324_ = _03325_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.dout_1  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.dout_1 ;
  assign _03326_ = _03327_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.dout_2  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.dout_2 ;
  assign _03328_ = _03329_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.dout_1  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.dout_1 ;
  assign _03330_ = _03331_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.dout_2  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.dout_2 ;
  assign _03332_ = _03333_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.dout_1  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.dout_1 ;
  assign _03334_ = _03335_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.dout_2  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.dout_2 ;
  assign _03336_ = _03337_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.dout_1  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.dout_1 ;
  assign _03338_ = _03339_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.dout_2  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.dout_2 ;
  assign _03340_ = _03341_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.dout_1  : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.dout_1 ;
  assign _03342_ = _03343_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.dout_2 ;
  assign _03344_ = _03345_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.dout_1 ;
  assign _03346_ = _03347_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_2 ;
  assign _03348_ = _03349_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_1 ;
  assign _03350_ = _03351_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1743.7-1760.13" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.corr_out  : \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_5 ;
  assign _03352_ = _03353_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1743.7-1760.13" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.corr_out  : \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_4 ;
  assign _03354_ = _03355_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1743.7-1760.13" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.corr_out  : \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_3 ;
  assign _03356_ = _03357_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1743.7-1760.13" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.corr_out  : \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_2 ;
  assign _03358_ = _03359_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1743.7-1760.13" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.corr_out  : \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_1 ;
  assign _03360_ = _03361_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1743.7-1760.13" *) \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.corr_out  : \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_0 ;
  assign _03362_ = \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.Y  : 2'h0;
  assign _03364_ = _03365_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _03366_ = _03367_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _03364_ : 2'hx;
  assign _03367_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _09245_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09245_ = b[1:0];
      4'b??1?:
        _09245_ = b[3:2];
      4'b?1??:
        _09245_ = b[5:4];
      4'b1???:
        _09245_ = b[7:6];
      default:
        _09245_ = a;
    endcase
  endfunction
  assign _03368_ = _09245_(2'hx, { 6'h1b, _02912_ }, { _03372_, _03371_, _03370_, _03369_ });
  assign _03369_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03370_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03371_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03372_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.y ;
  function [0:0] _09250_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09250_ = b[0:0];
      4'b??1?:
        _09250_ = b[1:1];
      4'b?1??:
        _09250_ = b[2:2];
      4'b1???:
        _09250_ = b[3:3];
      default:
        _09250_ = a;
    endcase
  endfunction
  assign _03373_ = _09250_(1'hx, 4'h2, { _03377_, _03376_, _03375_, _03374_ });
  assign _03374_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03375_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03376_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03377_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.y ;
  function [0:0] _09255_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09255_ = b[0:0];
      4'b??1?:
        _09255_ = b[1:1];
      4'b?1??:
        _09255_ = b[2:2];
      4'b1???:
        _09255_ = b[3:3];
      default:
        _09255_ = a;
    endcase
  endfunction
  assign _03378_ = _09255_(1'hx, 4'h4, { _03382_, _03381_, _03380_, _03379_ });
  assign _03379_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03380_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03381_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03382_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.y ;
  function [0:0] _09260_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09260_ = b[0:0];
      4'b??1?:
        _09260_ = b[1:1];
      4'b?1??:
        _09260_ = b[2:2];
      4'b1???:
        _09260_ = b[3:3];
      default:
        _09260_ = a;
    endcase
  endfunction
  assign _03383_ = _09260_(1'hx, 4'h4, { _03387_, _03386_, _03385_, _03384_ });
  assign _03384_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03385_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03386_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03387_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.y ;
  assign _03388_ = _03389_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _02947_[3:0] : \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Count ;
  assign _03390_ = _03391_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _03388_;
  assign _03392_ = _03393_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _03390_;
  assign _03394_ = _03395_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [15] : 1'h0;
  assign _03396_ = _03397_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _03394_;
  assign _03398_ = _03399_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _02970_ : \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA ;
  assign _03400_ = _03401_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.din_2_tmp2  : _03398_;
  assign _03402_ = _03403_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _03400_;
  assign _03404_ = _03405_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _02969_ : \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder ;
  assign _03406_ = _03407_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _02973_[7:0] : _03404_;
  assign _03408_ = _03409_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _03406_;
  assign _03410_ = _03411_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.add_out  : \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.RegB ;
  assign _03412_ = _03413_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _03410_;
  assign _03414_ = _02965_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _03416_ = _03417_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03414_ : 1'hx;
  assign _03417_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03418_ = _03419_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _03420_ = _03421_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03418_ : 1'hx;
  assign _03421_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03422_ = _03373_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _03424_ = _03425_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03422_ : 1'hx;
  assign _03425_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _03426_ = _03427_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _03427_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _03428_ = _03373_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _03430_ = _03431_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03428_ : 1'hx;
  assign _03431_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _09292_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09292_ = b[0:0];
      2'b1?:
        _09292_ = b[1:1];
      default:
        _09292_ = a;
    endcase
  endfunction
  assign _03432_ = _09292_(1'h0, { _02941_, 1'h1 }, { _03434_, _03433_ });
  assign _03433_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03434_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _09295_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09295_ = b[0:0];
      2'b1?:
        _09295_ = b[1:1];
      default:
        _09295_ = a;
    endcase
  endfunction
  assign _03435_ = _09295_(1'h0, { _02942_, _02944_ }, { _03437_, _03436_ });
  assign _03436_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03437_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _09298_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09298_ = b[0:0];
      2'b1?:
        _09298_ = b[1:1];
      default:
        _09298_ = a;
    endcase
  endfunction
  assign _03438_ = _09298_(1'h0, { _02939_, 1'h1 }, { _03440_, _03439_ });
  assign _03439_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03440_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _03441_ = _03442_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _03442_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _03443_ = _03444_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _03444_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [7:0] _09305_;
    input [7:0] a;
    input [63:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _09305_ = b[7:0];
      8'b??????1?:
        _09305_ = b[15:8];
      8'b?????1??:
        _09305_ = b[23:16];
      8'b????1???:
        _09305_ = b[31:24];
      8'b???1????:
        _09305_ = b[39:32];
      8'b??1?????:
        _09305_ = b[47:40];
      8'b?1??????:
        _09305_ = b[55:48];
      8'b1???????:
        _09305_ = b[63:56];
      default:
        _09305_ = a;
    endcase
  endfunction
  assign _03450_ = _09305_(8'hxx, { 8'h00, \port_bus_1to0_inst.v_corr_05_02_tmp , \port_bus_1to0_inst.v_corr_10_02_tmp , \port_bus_1to0_inst.v_corr_10_08_tmp , \port_bus_1to0_inst.v_corr_20_03_tmp , \port_bus_1to0_inst.v_corr_20_09_tmp , \port_bus_1to0_inst.v_corr_20_15_tmp , 8'h00 }, { _03518_, _03510_, _03502_, _03492_, _03481_, _03472_, _03464_, _03458_ });
  assign _03445_ = _03446_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _02940_ : 1'h0;
  assign _03446_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _09308_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09308_ = b[0:0];
      2'b1?:
        _09308_ = b[1:1];
      default:
        _09308_ = a;
    endcase
  endfunction
  assign _03447_ = _09308_(1'h0, 2'h3, { _03449_, _03448_ });
  assign _03448_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03449_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _03451_ = _03452_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _03452_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _03453_ = \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Y  : 2'h0;
  assign _03455_ = _03456_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _03457_ = _03459_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _03455_ : 2'hx;
  assign _03458_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h7;
  assign _03459_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _03460_ = _02965_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _03462_ = _03463_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _03460_ : 2'hx;
  assign _03463_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _03464_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h6;
  assign _03465_ = _03373_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _03467_ = _03468_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _03465_ : 2'hx;
  assign _03468_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  function [1:0] _09325_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _09325_ = b[1:0];
      3'b?1?:
        _09325_ = b[3:2];
      3'b1??:
        _09325_ = b[5:4];
      default:
        _09325_ = a;
    endcase
  endfunction
  assign _03469_ = _09325_(2'h0, { _02943_, _02945_, _02946_ }, { _03473_, _03471_, _03470_ });
  assign _03470_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _03471_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _03472_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h5;
  assign _03473_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _03474_ = \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.Y  : 2'h0;
  assign _03476_ = _03477_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _03478_ = _03479_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _03476_ : 2'hx;
  assign _03479_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _09334_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09334_ = b[1:0];
      4'b??1?:
        _09334_ = b[3:2];
      4'b?1??:
        _09334_ = b[5:4];
      4'b1???:
        _09334_ = b[7:6];
      default:
        _09334_ = a;
    endcase
  endfunction
  assign _03480_ = _09334_(2'hx, { 6'h1b, _02841_ }, { _03485_, _03484_, _03483_, _03482_ });
  assign _03481_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h4;
  assign _03482_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03483_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03484_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03485_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.y ;
  function [0:0] _09340_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09340_ = b[0:0];
      4'b??1?:
        _09340_ = b[1:1];
      4'b?1??:
        _09340_ = b[2:2];
      4'b1???:
        _09340_ = b[3:3];
      default:
        _09340_ = a;
    endcase
  endfunction
  assign _03486_ = _09340_(1'hx, 4'h2, { _03490_, _03489_, _03488_, _03487_ });
  assign _03487_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03488_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03489_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03490_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.y ;
  function [0:0] _09345_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09345_ = b[0:0];
      4'b??1?:
        _09345_ = b[1:1];
      4'b?1??:
        _09345_ = b[2:2];
      4'b1???:
        _09345_ = b[3:3];
      default:
        _09345_ = a;
    endcase
  endfunction
  assign _03491_ = _09345_(1'hx, 4'h4, { _03496_, _03495_, _03494_, _03493_ });
  assign _03492_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h3;
  assign _03493_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03494_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03495_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03496_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.y ;
  function [0:0] _09351_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09351_ = b[0:0];
      4'b??1?:
        _09351_ = b[1:1];
      4'b?1??:
        _09351_ = b[2:2];
      4'b1???:
        _09351_ = b[3:3];
      default:
        _09351_ = a;
    endcase
  endfunction
  assign _03497_ = _09351_(1'hx, 4'h4, { _03501_, _03500_, _03499_, _03498_ });
  assign _03498_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03499_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03500_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03501_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.y ;
  assign _03502_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h2;
  assign _03503_ = _03504_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _02876_[3:0] : \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Count ;
  assign _03505_ = _03506_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _03503_;
  assign _03507_ = _03508_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _03505_;
  assign _03509_ = _03511_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [15] : 1'h0;
  assign _03510_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h1;
  assign _03512_ = _03513_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _03509_;
  assign _03514_ = _03515_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _02899_ : \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA ;
  assign _03516_ = _03517_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.din_1_tmp2  : _03514_;
  assign _03518_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) \port_bus_1to0_inst.counter [2:0];
  assign _03519_ = _03520_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _03516_;
  assign _03521_ = _03522_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _02898_ : \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder ;
  assign _03523_ = _03524_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _02902_[7:0] : _03521_;
  assign _03531_ = _03538_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1985.2-2106.5" *) 8'h00 : _03450_;
  assign _03525_ = _03526_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _03523_;
  assign _03527_ = _03528_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.add_out  : \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.RegB ;
  assign _03529_ = _03530_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _03527_;
  assign _03532_ = _02894_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _03534_ = _03535_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03532_ : 1'hx;
  assign _03535_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03536_ = _03537_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  function [7:0] _09377_;
    input [7:0] a;
    input [63:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _09377_ = b[7:0];
      8'b??????1?:
        _09377_ = b[15:8];
      8'b?????1??:
        _09377_ = b[23:16];
      8'b????1???:
        _09377_ = b[31:24];
      8'b???1????:
        _09377_ = b[39:32];
      8'b??1?????:
        _09377_ = b[47:40];
      8'b?1??????:
        _09377_ = b[55:48];
      8'b1???????:
        _09377_ = b[63:56];
      default:
        _09377_ = a;
    endcase
  endfunction
  assign _03545_ = _09377_(8'hxx, { 8'h00, \port_bus_1to0_inst.v_corr_05_01_tmp , \port_bus_1to0_inst.v_corr_10_01_tmp , \port_bus_1to0_inst.v_corr_10_07_tmp , \port_bus_1to0_inst.v_corr_20_02_tmp , \port_bus_1to0_inst.v_corr_20_08_tmp , \port_bus_1to0_inst.v_corr_20_14_tmp , \port_bus_1to0_inst.v_corr_20_20_tmp  }, { _03597_, _03588_, _03583_, _03575_, _03569_, _03563_, _03556_, _03548_ });
  assign _03539_ = _03540_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03536_ : 1'hx;
  assign _03540_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03541_ = _03486_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _03543_ = _03544_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03541_ : 1'hx;
  assign _03544_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _03546_ = _03547_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _03547_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _03548_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h7;
  assign _03549_ = _03486_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _03551_ = _03552_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03549_ : 1'hx;
  assign _03552_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _09389_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09389_ = b[0:0];
      2'b1?:
        _09389_ = b[1:1];
      default:
        _09389_ = a;
    endcase
  endfunction
  assign _03553_ = _09389_(1'h0, { _02870_, 1'h1 }, { _03555_, _03554_ });
  assign _03554_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03555_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _03556_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h6;
  function [0:0] _09393_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09393_ = b[0:0];
      2'b1?:
        _09393_ = b[1:1];
      default:
        _09393_ = a;
    endcase
  endfunction
  assign _03557_ = _09393_(1'h0, { _02871_, _02873_ }, { _03559_, _03558_ });
  assign _03558_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03559_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _09396_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09396_ = b[0:0];
      2'b1?:
        _09396_ = b[1:1];
      default:
        _09396_ = a;
    endcase
  endfunction
  assign _03560_ = _09396_(1'h0, { _02868_, 1'h1 }, { _03562_, _03561_ });
  assign _03561_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03562_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _03563_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h5;
  assign _03564_ = _03565_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _03565_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _03566_ = _03567_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _03567_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03568_ = _03570_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _02869_ : 1'h0;
  assign _03569_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h4;
  assign _03570_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _09407_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09407_ = b[0:0];
      2'b1?:
        _09407_ = b[1:1];
      default:
        _09407_ = a;
    endcase
  endfunction
  assign _03571_ = _09407_(1'h0, 2'h3, { _03573_, _03572_ });
  assign _03572_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03573_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _03574_ = _03576_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _03575_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h3;
  assign _03576_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _03577_ = \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Y  : 2'h0;
  assign _03579_ = _03580_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _03581_ = _03582_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _03579_ : 2'hx;
  assign _03582_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _03583_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h2;
  assign _03584_ = _02894_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _03586_ = _03587_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _03584_ : 2'hx;
  assign _03587_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _03588_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h1;
  assign _03589_ = _03486_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _03591_ = _03592_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _03589_ : 2'hx;
  assign _03592_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  function [1:0] _09425_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _09425_ = b[1:0];
      3'b?1?:
        _09425_ = b[3:2];
      3'b1??:
        _09425_ = b[5:4];
      default:
        _09425_ = a;
    endcase
  endfunction
  assign _03593_ = _09425_(2'h0, { _02872_, _02874_, _02875_ }, { _03596_, _03595_, _03594_ });
  assign _03594_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _03595_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _03596_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _03597_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) \port_bus_1to0_inst.counter [2:0];
  assign _03598_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.din_2_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1816.10-1823.13" *) _02831_ : _02825_;
  assign _03600_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.din_1_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1807.10-1814.13" *) _02830_ : \wrapper_norm_corr_5_inst_p.norm_inst_left.din_1_reg ;
  assign _03602_ = _03603_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1791.10-1800.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_ip  : \wrapper_norm_corr_5_inst_p.norm_inst_left.din_2_reg ;
  assign _03612_ = _03623_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1985.2-2106.5" *) 8'h00 : _03545_;
  assign _03604_ = _03605_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1791.10-1800.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rp  : \wrapper_norm_corr_5_inst_p.norm_inst_left.din_1_reg ;
  assign _03606_ = \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.Y  : 2'h0;
  assign _03608_ = _03609_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _03610_ = _03611_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _03608_ : 2'hx;
  assign _03611_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _09439_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09439_ = b[1:0];
      4'b??1?:
        _09439_ = b[3:2];
      4'b?1??:
        _09439_ = b[5:4];
      4'b1???:
        _09439_ = b[7:6];
      default:
        _09439_ = a;
    endcase
  endfunction
  assign _03613_ = _09439_(2'hx, { 6'h1b, _03070_ }, { _03617_, _03616_, _03615_, _03614_ });
  assign _03614_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03615_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03616_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03617_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.y ;
  function [0:0] _09444_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09444_ = b[0:0];
      4'b??1?:
        _09444_ = b[1:1];
      4'b?1??:
        _09444_ = b[2:2];
      4'b1???:
        _09444_ = b[3:3];
      default:
        _09444_ = a;
    endcase
  endfunction
  assign _03618_ = _09444_(1'hx, 4'h2, { _03622_, _03621_, _03620_, _03619_ });
  assign _03619_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03620_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03621_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03622_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.y ;
  function [7:0] _09449_;
    input [7:0] a;
    input [63:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _09449_ = b[7:0];
      8'b??????1?:
        _09449_ = b[15:8];
      8'b?????1??:
        _09449_ = b[23:16];
      8'b????1???:
        _09449_ = b[31:24];
      8'b???1????:
        _09449_ = b[39:32];
      8'b??1?????:
        _09449_ = b[47:40];
      8'b?1??????:
        _09449_ = b[55:48];
      8'b1???????:
        _09449_ = b[63:56];
      default:
        _09449_ = a;
    endcase
  endfunction
  assign _03634_ = _09449_(8'hxx, { 8'h00, \port_bus_1to0_inst.v_corr_05_00_tmp , \port_bus_1to0_inst.v_corr_10_00_tmp , \port_bus_1to0_inst.v_corr_10_06_tmp , \port_bus_1to0_inst.v_corr_20_01_tmp , \port_bus_1to0_inst.v_corr_20_07_tmp , \port_bus_1to0_inst.v_corr_20_13_tmp , \port_bus_1to0_inst.v_corr_20_19_tmp  }, { _03688_, _03681_, _03677_, _03670_, _03664_, _03657_, _03649_, _03641_ });
  function [0:0] _09450_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09450_ = b[0:0];
      4'b??1?:
        _09450_ = b[1:1];
      4'b?1??:
        _09450_ = b[2:2];
      4'b1???:
        _09450_ = b[3:3];
      default:
        _09450_ = a;
    endcase
  endfunction
  assign _03624_ = _09450_(1'hx, 4'h4, { _03628_, _03627_, _03626_, _03625_ });
  assign _03625_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03626_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03627_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03628_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.y ;
  function [0:0] _09455_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09455_ = b[0:0];
      4'b??1?:
        _09455_ = b[1:1];
      4'b?1??:
        _09455_ = b[2:2];
      4'b1???:
        _09455_ = b[3:3];
      default:
        _09455_ = a;
    endcase
  endfunction
  assign _03629_ = _09455_(1'hx, 4'h4, { _03633_, _03632_, _03631_, _03630_ });
  assign _03630_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03631_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03632_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03633_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.y ;
  assign _03635_ = _03636_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _03105_[3:0] : \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Count ;
  assign _03637_ = _03638_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _03635_;
  assign _03639_ = _03640_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _03637_;
  assign _03641_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h7;
  assign _03642_ = _03643_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [15] : 1'h0;
  assign _03644_ = _03645_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _03642_;
  assign _03646_ = _03647_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _03128_ : \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA ;
  assign _03648_ = _03650_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.din_2_tmp2  : _03646_;
  assign _03649_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h6;
  assign _03651_ = _03652_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _03648_;
  assign _03653_ = _03654_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _03127_ : \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder ;
  assign _03655_ = _03656_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _03131_[7:0] : _03653_;
  assign _03657_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h5;
  assign _03658_ = _03659_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _03655_;
  assign _03660_ = _03661_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.add_out  : \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.RegB ;
  assign _03662_ = _03663_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _03660_;
  assign _03664_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h4;
  assign _03665_ = _03123_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _03667_ = _03668_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03665_ : 1'hx;
  assign _03668_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03669_ = _03671_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _03670_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h3;
  assign _03672_ = _03673_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03669_ : 1'hx;
  assign _03673_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03674_ = _03618_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _03676_ = _03678_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03674_ : 1'hx;
  assign _03677_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h2;
  assign _03678_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _03679_ = _03680_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _03680_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _03681_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h1;
  assign _03682_ = _03618_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _03684_ = _03685_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03682_ : 1'hx;
  assign _03685_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _09494_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09494_ = b[0:0];
      2'b1?:
        _09494_ = b[1:1];
      default:
        _09494_ = a;
    endcase
  endfunction
  assign _03686_ = _09494_(1'h0, { _03099_, 1'h1 }, { _03689_, _03687_ });
  assign _03687_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03688_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) \port_bus_1to0_inst.counter [2:0];
  assign _03689_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _09498_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09498_ = b[0:0];
      2'b1?:
        _09498_ = b[1:1];
      default:
        _09498_ = a;
    endcase
  endfunction
  assign _03690_ = _09498_(1'h0, { _03100_, _03102_ }, { _03692_, _03691_ });
  assign _03691_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03692_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _09501_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09501_ = b[0:0];
      2'b1?:
        _09501_ = b[1:1];
      default:
        _09501_ = a;
    endcase
  endfunction
  assign _03693_ = _09501_(1'h0, { _03097_, 1'h1 }, { _03695_, _03694_ });
  assign _03694_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03700_ = _03706_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1985.2-2106.5" *) 8'h00 : _03634_;
  assign _03695_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _03696_ = _03697_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _03697_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _03698_ = _03699_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _03699_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03701_ = _03702_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03098_ : 1'h0;
  assign _03702_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _09511_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09511_ = b[0:0];
      2'b1?:
        _09511_ = b[1:1];
      default:
        _09511_ = a;
    endcase
  endfunction
  assign _03703_ = _09511_(1'h0, 2'h3, { _03705_, _03704_ });
  assign _03704_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03705_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [7:0] _09514_;
    input [7:0] a;
    input [63:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _09514_ = b[7:0];
      8'b??????1?:
        _09514_ = b[15:8];
      8'b?????1??:
        _09514_ = b[23:16];
      8'b????1???:
        _09514_ = b[31:24];
      8'b???1????:
        _09514_ = b[39:32];
      8'b??1?????:
        _09514_ = b[47:40];
      8'b?1??????:
        _09514_ = b[55:48];
      8'b1???????:
        _09514_ = b[63:56];
      default:
        _09514_ = a;
    endcase
  endfunction
  assign _03714_ = _09514_(8'hxx, { 8'h00, \port_bus_1to0_inst.vidin_addr_reg_tmp [18:16], \port_bus_1to0_inst.svid_comp_switch_tmp , 4'h0, \port_bus_1to0_inst.v_corr_05_05_tmp , \port_bus_1to0_inst.v_corr_10_05_tmp , \port_bus_1to0_inst.v_corr_20_00_tmp , \port_bus_1to0_inst.v_corr_20_06_tmp , \port_bus_1to0_inst.v_corr_20_12_tmp , \port_bus_1to0_inst.v_corr_20_18_tmp  }, { _03781_, _03774_, _03766_, _03758_, _03748_, _03737_, _03728_, _03720_ });
  assign _03707_ = _03708_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _03708_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _03709_ = \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Y  : 2'h0;
  assign _03711_ = _03712_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _03713_ = _03715_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _03711_ : 2'hx;
  assign _03715_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _03716_ = _03123_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _03718_ = _03719_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _03716_ : 2'hx;
  assign _03719_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _03720_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h7;
  assign _03721_ = _03618_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _03723_ = _03724_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _03721_ : 2'hx;
  assign _03724_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [1:0] _09528_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _09528_ = b[1:0];
      3'b?1?:
        _09528_ = b[3:2];
      3'b1??:
        _09528_ = b[5:4];
      default:
        _09528_ = a;
    endcase
  endfunction
  assign _03725_ = _09528_(2'h0, { _03101_, _03103_, _03104_ }, { _03729_, _03727_, _03726_ });
  assign _03726_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _03727_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _03728_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h6;
  assign _03729_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _03730_ = \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.Y  : 2'h0;
  assign _03732_ = _03733_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _03734_ = _03735_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _03732_ : 2'hx;
  assign _03735_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _09537_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09537_ = b[1:0];
      4'b??1?:
        _09537_ = b[3:2];
      4'b?1??:
        _09537_ = b[5:4];
      4'b1???:
        _09537_ = b[7:6];
      default:
        _09537_ = a;
    endcase
  endfunction
  assign _03736_ = _09537_(2'hx, { 6'h1b, _02999_ }, { _03741_, _03740_, _03739_, _03738_ });
  assign _03737_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h5;
  assign _03738_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03739_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03740_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03741_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.y ;
  function [0:0] _09543_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09543_ = b[0:0];
      4'b??1?:
        _09543_ = b[1:1];
      4'b?1??:
        _09543_ = b[2:2];
      4'b1???:
        _09543_ = b[3:3];
      default:
        _09543_ = a;
    endcase
  endfunction
  assign _03742_ = _09543_(1'hx, 4'h2, { _03746_, _03745_, _03744_, _03743_ });
  assign _03743_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03744_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03745_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03746_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.y ;
  function [0:0] _09548_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09548_ = b[0:0];
      4'b??1?:
        _09548_ = b[1:1];
      4'b?1??:
        _09548_ = b[2:2];
      4'b1???:
        _09548_ = b[3:3];
      default:
        _09548_ = a;
    endcase
  endfunction
  assign _03747_ = _09548_(1'hx, 4'h4, { _03752_, _03751_, _03750_, _03749_ });
  assign _03748_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h4;
  assign _03749_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03750_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03751_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03752_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.y ;
  function [0:0] _09554_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09554_ = b[0:0];
      4'b??1?:
        _09554_ = b[1:1];
      4'b?1??:
        _09554_ = b[2:2];
      4'b1???:
        _09554_ = b[3:3];
      default:
        _09554_ = a;
    endcase
  endfunction
  assign _03753_ = _09554_(1'hx, 4'h4, { _03757_, _03756_, _03755_, _03754_ });
  assign _03754_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03755_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03756_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03757_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.y ;
  assign _03758_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h3;
  assign _03759_ = _03760_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _03034_[3:0] : \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Count ;
  assign _03761_ = _03762_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _03759_;
  assign _03763_ = _03764_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _03761_;
  assign _03765_ = _03767_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [15] : 1'h0;
  assign _03766_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h2;
  assign _03768_ = _03769_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _03765_;
  assign _03770_ = _03771_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _03057_ : \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA ;
  assign _03772_ = _03773_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.din_1_tmp2  : _03770_;
  assign _03774_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h1;
  assign _03775_ = _03776_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _03772_;
  assign _03777_ = _03778_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _03056_ : \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder ;
  assign _03779_ = _03780_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _03060_[7:0] : _03777_;
  assign _03781_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) \port_bus_1to0_inst.counter [2:0];
  assign _03782_ = _03783_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _03779_;
  assign _03784_ = _03785_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.add_out  : \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.RegB ;
  assign _03786_ = _03787_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _03784_;
  assign _03794_ = _03801_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1985.2-2106.5" *) 8'h00 : _03714_;
  assign _03788_ = _03052_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _03790_ = _03791_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03788_ : 1'hx;
  assign _03791_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03792_ = _03793_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _03795_ = _03796_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03792_ : 1'hx;
  assign _03796_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03797_ = _03742_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _03799_ = _03800_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03797_ : 1'hx;
  assign _03800_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [7:0] _09586_;
    input [7:0] a;
    input [63:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _09586_ = b[7:0];
      8'b??????1?:
        _09586_ = b[15:8];
      8'b?????1??:
        _09586_ = b[23:16];
      8'b????1???:
        _09586_ = b[31:24];
      8'b???1????:
        _09586_ = b[39:32];
      8'b??1?????:
        _09586_ = b[47:40];
      8'b?1??????:
        _09586_ = b[55:48];
      8'b1???????:
        _09586_ = b[63:56];
      default:
        _09586_ = a;
    endcase
  endfunction
  assign _03804_ = _09586_(8'hxx, { 8'h00, \port_bus_1to0_inst.vidin_addr_reg_tmp [15:8], \port_bus_1to0_inst.v_corr_05_04_tmp , \port_bus_1to0_inst.v_corr_10_04_tmp , \port_bus_1to0_inst.v_corr_10_10_tmp , \port_bus_1to0_inst.v_corr_20_05_tmp , \port_bus_1to0_inst.v_corr_20_11_tmp , \port_bus_1to0_inst.v_corr_20_17_tmp  }, { _03860_, _03853_, _03844_, _03839_, _03831_, _03825_, _03819_, _03812_ });
  assign _03802_ = _03803_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _03803_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _03805_ = _03742_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _03807_ = _03808_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03805_ : 1'hx;
  assign _03808_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _09592_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09592_ = b[0:0];
      2'b1?:
        _09592_ = b[1:1];
      default:
        _09592_ = a;
    endcase
  endfunction
  assign _03809_ = _09592_(1'h0, { _03028_, 1'h1 }, { _03811_, _03810_ });
  assign _03810_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03811_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _03812_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h7;
  function [0:0] _09596_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09596_ = b[0:0];
      2'b1?:
        _09596_ = b[1:1];
      default:
        _09596_ = a;
    endcase
  endfunction
  assign _03813_ = _09596_(1'h0, { _03029_, _03031_ }, { _03815_, _03814_ });
  assign _03814_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03815_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _09599_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09599_ = b[0:0];
      2'b1?:
        _09599_ = b[1:1];
      default:
        _09599_ = a;
    endcase
  endfunction
  assign _03816_ = _09599_(1'h0, { _03026_, 1'h1 }, { _03818_, _03817_ });
  assign _03817_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03818_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _03819_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h6;
  assign _03820_ = _03821_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _03821_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _03822_ = _03823_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _03823_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03824_ = _03826_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _03027_ : 1'h0;
  assign _03825_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h5;
  assign _03826_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _09610_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09610_ = b[0:0];
      2'b1?:
        _09610_ = b[1:1];
      default:
        _09610_ = a;
    endcase
  endfunction
  assign _03827_ = _09610_(1'h0, 2'h3, { _03829_, _03828_ });
  assign _03828_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _03829_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _03830_ = _03832_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _03831_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h4;
  assign _03832_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _03833_ = \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Y  : 2'h0;
  assign _03835_ = _03836_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _03837_ = _03838_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _03835_ : 2'hx;
  assign _03838_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _03839_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h3;
  assign _03840_ = _03052_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _03842_ = _03843_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _03840_ : 2'hx;
  assign _03843_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _03844_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h2;
  assign _03845_ = _03742_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _03847_ = _03848_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _03845_ : 2'hx;
  assign _03848_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [1:0] _09628_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _09628_ = b[1:0];
      3'b?1?:
        _09628_ = b[3:2];
      3'b1??:
        _09628_ = b[5:4];
      default:
        _09628_ = a;
    endcase
  endfunction
  assign _03849_ = _09628_(2'h0, { _03030_, _03032_, _03033_ }, { _03852_, _03851_, _03850_ });
  assign _03850_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _03851_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _03852_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _03853_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h1;
  assign _03854_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.din_2_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1816.10-1823.13" *) _02989_ : _02983_;
  assign _03856_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.din_1_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1807.10-1814.13" *) _02988_ : \wrapper_norm_corr_5_inst_p.norm_inst_right.din_1_reg ;
  assign _03858_ = _03859_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1791.10-1800.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_ip  : \wrapper_norm_corr_5_inst_p.norm_inst_right.din_2_reg ;
  assign _03860_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) \port_bus_1to0_inst.counter [2:0];
  assign _03861_ = _03862_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1791.10-1800.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_rp  : \wrapper_norm_corr_5_inst_p.norm_inst_right.din_1_reg ;
  assign _03863_ = _03864_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.corr_out_tmp  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.corr_out ;
  assign _03865_ = _03866_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_2  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_r_im_reg ;
  assign _03867_ = _03868_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_1  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_r_re_reg ;
  assign _03875_ = _03882_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1985.2-2106.5" *) 8'h00 : _03804_;
  assign _03869_ = _03870_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.dout_2  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_l_im_reg ;
  assign _03871_ = _03872_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.dout_1  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_l_re_reg ;
  assign _03873_ = _03874_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.corr_out_tmp  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.corr_out ;
  assign _03876_ = _03877_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_2  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_r_im_reg ;
  assign _03878_ = _03879_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_1  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_r_re_reg ;
  assign _03880_ = _03881_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.dout_2  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_l_im_reg ;
  function [7:0] _09648_;
    input [7:0] a;
    input [63:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _09648_ = b[7:0];
      8'b??????1?:
        _09648_ = b[15:8];
      8'b?????1??:
        _09648_ = b[23:16];
      8'b????1???:
        _09648_ = b[31:24];
      8'b???1????:
        _09648_ = b[39:32];
      8'b??1?????:
        _09648_ = b[47:40];
      8'b?1??????:
        _09648_ = b[55:48];
      8'b1???????:
        _09648_ = b[63:56];
      default:
        _09648_ = a;
    endcase
  endfunction
  assign _03890_ = _09648_(8'hxx, { 8'h00, \port_bus_1to0_inst.vidin_addr_reg_tmp [7:0], \port_bus_1to0_inst.v_corr_05_03_tmp , \port_bus_1to0_inst.v_corr_10_03_tmp , \port_bus_1to0_inst.v_corr_10_09_tmp , \port_bus_1to0_inst.v_corr_20_04_tmp , \port_bus_1to0_inst.v_corr_20_10_tmp , \port_bus_1to0_inst.v_corr_20_16_tmp  }, { _03951_, _03944_, _03936_, _03928_, _03921_, _03913_, _03905_, _03898_ });
  assign _03883_ = _03884_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.dout_1  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_l_re_reg ;
  assign _03885_ = _03886_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.corr_out_tmp  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.corr_out ;
  assign _03887_ = _03888_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_2  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_r_im_reg ;
  assign _03889_ = _03891_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_1  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_r_re_reg ;
  assign _03892_ = _03893_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.dout_2  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_l_im_reg ;
  assign _03894_ = _03895_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.dout_1  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_l_re_reg ;
  assign _03896_ = _03897_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.corr_out_tmp  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.corr_out ;
  assign _03898_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h7;
  assign _03899_ = _03900_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_2  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_r_im_reg ;
  assign _03901_ = _03902_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_1  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_r_re_reg ;
  assign _03903_ = _03904_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.dout_2  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_l_im_reg ;
  assign _03905_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h6;
  assign _03906_ = _03907_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.dout_1  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_l_re_reg ;
  assign _03908_ = _03909_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.corr_out_tmp  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.corr_out ;
  assign _03910_ = _03911_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_2  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_r_im_reg ;
  assign _03912_ = _03914_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_1  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_r_re_reg ;
  assign _03913_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h5;
  assign _03915_ = _03916_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.dout_2  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_l_im_reg ;
  assign _03917_ = _03918_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.dout_1  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_l_re_reg ;
  assign _03919_ = _03920_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.corr_out_tmp  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.corr_out ;
  assign _03921_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h4;
  assign _03922_ = _03923_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_2  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_r_im_reg ;
  assign _03924_ = _03925_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_1  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_r_re_reg ;
  assign _03926_ = _03927_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.dout_2  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_l_im_reg ;
  assign _03928_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h3;
  assign _03929_ = _03930_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1850.11-1865.14" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.dout_1  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_l_re_reg ;
  assign _03931_ = _03932_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.dout_2  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.dout_2 ;
  assign _03933_ = _03934_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.dout_1  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.dout_1 ;
  assign _03935_ = _03937_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.dout_2  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.dout_2 ;
  assign _03936_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h2;
  assign _03938_ = _03939_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.dout_1  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.dout_1 ;
  assign _03940_ = _03941_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.dout_2  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.dout_2 ;
  assign _03942_ = _03943_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.dout_1  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.dout_1 ;
  assign _03944_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h1;
  assign _03945_ = _03946_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.dout_2  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.dout_2 ;
  assign _03947_ = _03948_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.dout_1  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.dout_1 ;
  assign _03949_ = _03950_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.dout_2  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.dout_2 ;
  assign _03951_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) \port_bus_1to0_inst.counter [2:0];
  assign _03952_ = _03953_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.dout_1  : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.dout_1 ;
  assign _03954_ = _03955_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.dout_2 ;
  assign _03956_ = _03957_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.dout_1 ;
  assign _03958_ = _03959_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_2 ;
  assign _03966_ = _03973_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1985.2-2106.5" *) 8'h00 : _03890_;
  assign _03960_ = _03961_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_1 ;
  assign _03962_ = _03963_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1743.7-1760.13" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.corr_out  : \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_5 ;
  assign _03964_ = _03965_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1743.7-1760.13" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.corr_out  : \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_4 ;
  assign _03967_ = _03968_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1743.7-1760.13" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.corr_out  : \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_3 ;
  assign _03969_ = _03970_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1743.7-1760.13" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.corr_out  : \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_2 ;
  assign _03971_ = _03972_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1743.7-1760.13" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.corr_out  : \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_1 ;
  function [2:0] _09698_;
    input [2:0] a;
    input [23:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _09698_ = b[2:0];
      8'b??????1?:
        _09698_ = b[5:3];
      8'b?????1??:
        _09698_ = b[8:6];
      8'b????1???:
        _09698_ = b[11:9];
      8'b???1????:
        _09698_ = b[14:12];
      8'b??1?????:
        _09698_ = b[17:15];
      8'b?1??????:
        _09698_ = b[20:18];
      8'b1???????:
        _09698_ = b[23:21];
      default:
        _09698_ = a;
    endcase
  endfunction
  assign _03982_ = _09698_(3'hx, 24'h053977, { _04047_, _04040_, _04034_, _04027_, _04019_, _04011_, _04004_, _03993_ });
  assign _03974_ = _03975_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1743.7-1760.13" *) \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.corr_out  : \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_0 ;
  assign _03976_ = \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.Y  : 2'h0;
  assign _03978_ = _03979_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _03980_ = _03981_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _03978_ : 2'hx;
  assign _03981_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _09704_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09704_ = b[1:0];
      4'b??1?:
        _09704_ = b[3:2];
      4'b?1??:
        _09704_ = b[5:4];
      4'b1???:
        _09704_ = b[7:6];
      default:
        _09704_ = a;
    endcase
  endfunction
  assign _03983_ = _09704_(2'hx, { 6'h1b, _00484_ }, { _03987_, _03986_, _03985_, _03984_ });
  assign _03984_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03985_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03986_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03987_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.y ;
  function [0:0] _09709_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09709_ = b[0:0];
      4'b??1?:
        _09709_ = b[1:1];
      4'b?1??:
        _09709_ = b[2:2];
      4'b1???:
        _09709_ = b[3:3];
      default:
        _09709_ = a;
    endcase
  endfunction
  assign _03988_ = _09709_(1'hx, 4'h2, { _03992_, _03991_, _03990_, _03989_ });
  assign _03989_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03990_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03991_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03992_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.y ;
  assign _03993_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h7;
  function [0:0] _09715_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09715_ = b[0:0];
      4'b??1?:
        _09715_ = b[1:1];
      4'b?1??:
        _09715_ = b[2:2];
      4'b1???:
        _09715_ = b[3:3];
      default:
        _09715_ = a;
    endcase
  endfunction
  assign _03994_ = _09715_(1'hx, 4'h4, { _03998_, _03997_, _03996_, _03995_ });
  assign _03995_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _03996_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _03997_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _03998_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.y ;
  function [0:0] _09720_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09720_ = b[0:0];
      4'b??1?:
        _09720_ = b[1:1];
      4'b?1??:
        _09720_ = b[2:2];
      4'b1???:
        _09720_ = b[3:3];
      default:
        _09720_ = a;
    endcase
  endfunction
  assign _03999_ = _09720_(1'hx, 4'h4, { _04003_, _04002_, _04001_, _04000_ });
  assign _04000_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04001_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04002_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04003_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.y ;
  assign _04004_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h6;
  assign _04005_ = _04006_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _00519_[3:0] : \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Count ;
  assign _04007_ = _04008_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _04005_;
  assign _04009_ = _04010_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _04007_;
  assign _04011_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h5;
  assign _04012_ = _04013_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [15] : 1'h0;
  assign _04014_ = _04015_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _04012_;
  assign _04016_ = _04017_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _00542_ : \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA ;
  assign _04018_ = _04020_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.din_2_tmp2  : _04016_;
  assign _04019_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h4;
  assign _04021_ = _04022_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _04018_;
  assign _04023_ = _04024_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _00541_ : \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder ;
  assign _04025_ = _04026_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _00545_[7:0] : _04023_;
  assign _04027_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h3;
  assign _04028_ = _04029_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _04025_;
  assign _04030_ = _04031_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.add_out  : \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.RegB ;
  assign _04032_ = _04033_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _04030_;
  assign _04034_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h2;
  assign _04035_ = _00537_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _04037_ = _04038_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04035_ : 1'hx;
  assign _04038_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04039_ = _04041_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _04040_ = \port_bus_1to0_inst.counter [2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) 3'h1;
  assign _04042_ = _04043_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04039_ : 1'hx;
  assign _04043_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04044_ = _03988_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _04046_ = _04048_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04044_ : 1'hx;
  assign _04047_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2013.10-2105.17" *) \port_bus_1to0_inst.counter [2:0];
  assign _04048_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _04049_ = _04050_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _04050_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _04057_ = _04064_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1985.2-2106.5" *) 3'h0 : _03982_;
  assign _04051_ = _03988_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _04053_ = _04054_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04051_ : 1'hx;
  assign _04054_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _09760_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09760_ = b[0:0];
      2'b1?:
        _09760_ = b[1:1];
      default:
        _09760_ = a;
    endcase
  endfunction
  assign _04055_ = _09760_(1'h0, { _00513_, 1'h1 }, { _04058_, _04056_ });
  assign _04056_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04058_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _09763_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09763_ = b[0:0];
      2'b1?:
        _09763_ = b[1:1];
      default:
        _09763_ = a;
    endcase
  endfunction
  assign _04059_ = _09763_(1'h0, { _00514_, _00516_ }, { _04061_, _04060_ });
  assign _04060_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04061_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _09766_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09766_ = b[0:0];
      2'b1?:
        _09766_ = b[1:1];
      default:
        _09766_ = a;
    endcase
  endfunction
  assign _04062_ = _09766_(1'h0, { _00511_, 1'h1 }, { _04065_, _04063_ });
  assign _04063_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04065_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _04066_ = _04067_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04067_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _04068_ = _04069_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04069_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04075_ = _04083_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2004.13-2011.16" *) 4'h8 : _00178_[3:0];
  assign _04070_ = _04071_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _00512_ : 1'h0;
  assign _04071_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _09776_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09776_ = b[0:0];
      2'b1?:
        _09776_ = b[1:1];
      default:
        _09776_ = a;
    endcase
  endfunction
  assign _04072_ = _09776_(1'h0, 2'h3, { _04074_, _04073_ });
  assign _04073_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04074_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _04076_ = _04077_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04077_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _04078_ = \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Y  : 2'h0;
  assign _04080_ = _04081_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _04082_ = _04084_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04080_ : 2'hx;
  assign _04084_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _04085_ = _00537_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _04087_ = _04088_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04085_ : 2'hx;
  assign _04088_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _04096_ = _04105_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1998.10-2012.13" *) 4'h1 : _04075_;
  assign _04089_ = _03988_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _04091_ = _04092_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04089_ : 2'hx;
  assign _04092_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  function [1:0] _09792_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _09792_ = b[1:0];
      3'b?1?:
        _09792_ = b[3:2];
      3'b1??:
        _09792_ = b[5:4];
      default:
        _09792_ = a;
    endcase
  endfunction
  assign _04093_ = _09792_(2'h0, { _00515_, _00517_, _00518_ }, { _04097_, _04095_, _04094_ });
  assign _04094_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _04095_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _04097_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _04098_ = \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.Y  : 2'h0;
  assign _04100_ = _04101_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _04102_ = _04103_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _04100_ : 2'hx;
  assign _04103_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _09800_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09800_ = b[1:0];
      4'b??1?:
        _09800_ = b[3:2];
      4'b?1??:
        _09800_ = b[5:4];
      4'b1???:
        _09800_ = b[7:6];
      default:
        _09800_ = a;
    endcase
  endfunction
  assign _04104_ = _09800_(2'hx, { 6'h1b, _00413_ }, { _04109_, _04108_, _04107_, _04106_ });
  assign _04106_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04107_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04108_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04109_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.y ;
  function [0:0] _09805_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09805_ = b[0:0];
      4'b??1?:
        _09805_ = b[1:1];
      4'b?1??:
        _09805_ = b[2:2];
      4'b1???:
        _09805_ = b[3:3];
      default:
        _09805_ = a;
    endcase
  endfunction
  assign _04110_ = _09805_(1'hx, 4'h2, { _04114_, _04113_, _04112_, _04111_ });
  assign _04111_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04112_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04113_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04114_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.y ;
  function [0:0] _09810_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09810_ = b[0:0];
      4'b??1?:
        _09810_ = b[1:1];
      4'b?1??:
        _09810_ = b[2:2];
      4'b1???:
        _09810_ = b[3:3];
      default:
        _09810_ = a;
    endcase
  endfunction
  assign _04115_ = _09810_(1'hx, 4'h4, { _04119_, _04118_, _04117_, _04116_ });
  assign _04125_ = _04133_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1985.2-2106.5" *) 4'h0 : _04096_;
  assign _04116_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04117_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04118_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04119_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.y ;
  function [0:0] _09816_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09816_ = b[0:0];
      4'b??1?:
        _09816_ = b[1:1];
      4'b?1??:
        _09816_ = b[2:2];
      4'b1???:
        _09816_ = b[3:3];
      default:
        _09816_ = a;
    endcase
  endfunction
  assign _04120_ = _09816_(1'hx, 4'h4, { _04124_, _04123_, _04122_, _04121_ });
  assign _04121_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04122_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04123_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04124_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.y ;
  assign _04126_ = _04127_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _00448_[3:0] : \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Count ;
  assign _04128_ = _04129_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _04126_;
  assign _04130_ = _04131_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _04128_;
  assign _04132_ = _04134_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [15] : 1'h0;
  assign _04135_ = _04136_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _04132_;
  assign _04137_ = _04138_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _00471_ : \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA ;
  assign _04139_ = _04140_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.din_1_tmp2  : _04137_;
  assign _04147_ = _04154_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_120[17], corr_out_120[15:9] } : \port_bus_1to0_inst.v_corr_20_20_tmp ;
  assign _04141_ = _04142_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _04139_;
  assign _04143_ = _04144_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _00470_ : \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder ;
  assign _04145_ = _04146_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _00474_[7:0] : _04143_;
  assign _04148_ = _04149_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _04145_;
  assign _04150_ = _04151_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.add_out  : \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.RegB ;
  assign _04152_ = _04153_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _04150_;
  assign _04155_ = _00466_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _04157_ = _04158_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04155_ : 1'hx;
  assign _04158_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04159_ = _04160_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _04167_ = _04170_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04147_;
  assign _04161_ = _04162_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04159_ : 1'hx;
  assign _04162_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04163_ = _04110_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _04165_ = _04166_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04163_ : 1'hx;
  assign _04166_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _04168_ = _04169_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _04169_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _04171_ = _04110_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _04173_ = _04174_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04171_ : 1'hx;
  assign _04174_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _09850_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09850_ = b[0:0];
      2'b1?:
        _09850_ = b[1:1];
      default:
        _09850_ = a;
    endcase
  endfunction
  assign _04175_ = _09850_(1'h0, { _00442_, 1'h1 }, { _04177_, _04176_ });
  assign _04176_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04177_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _04184_ = _04190_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_119[17], corr_out_119[15:9] } : \port_bus_1to0_inst.v_corr_20_19_tmp ;
  function [0:0] _09854_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09854_ = b[0:0];
      2'b1?:
        _09854_ = b[1:1];
      default:
        _09854_ = a;
    endcase
  endfunction
  assign _04178_ = _09854_(1'h0, { _00443_, _00445_ }, { _04180_, _04179_ });
  assign _04179_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04180_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _09857_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09857_ = b[0:0];
      2'b1?:
        _09857_ = b[1:1];
      default:
        _09857_ = a;
    endcase
  endfunction
  assign _04181_ = _09857_(1'h0, { _00440_, 1'h1 }, { _04183_, _04182_ });
  assign _04182_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04183_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _04185_ = _04186_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04186_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _04187_ = _04188_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04188_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04189_ = _04191_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _00441_ : 1'h0;
  assign _04191_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _09866_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09866_ = b[0:0];
      2'b1?:
        _09866_ = b[1:1];
      default:
        _09866_ = a;
    endcase
  endfunction
  assign _04192_ = _09866_(1'h0, 2'h3, { _04194_, _04193_ });
  assign _04193_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04194_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _04195_ = _04196_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04203_ = _04208_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04184_;
  assign _04196_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _04197_ = \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Y  : 2'h0;
  assign _04199_ = _04200_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _04201_ = _04202_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04199_ : 2'hx;
  assign _04202_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _04204_ = _00466_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _04206_ = _04207_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04204_ : 2'hx;
  assign _04207_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _04209_ = _04110_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _04211_ = _04212_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04209_ : 2'hx;
  assign _04212_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  function [1:0] _09882_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _09882_ = b[1:0];
      3'b?1?:
        _09882_ = b[3:2];
      3'b1??:
        _09882_ = b[5:4];
      default:
        _09882_ = a;
    endcase
  endfunction
  assign _04213_ = _09882_(2'h0, { _00444_, _00446_, _00447_ }, { _04216_, _04215_, _04214_ });
  assign _04214_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _04215_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _04216_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _04223_ = _04232_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_118[17], corr_out_118[15:9] } : \port_bus_1to0_inst.v_corr_20_18_tmp ;
  assign _04217_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.din_2_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1437.10-1444.13" *) _00403_ : _00397_;
  assign _04219_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.din_1_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1429.10-1436.13" *) _00402_ : \wrapper_norm_corr_10_inst_n.norm_inst_left.din_1_reg ;
  assign _04221_ = _04222_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1415.10-1424.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_in  : \wrapper_norm_corr_10_inst_n.norm_inst_left.din_2_reg ;
  assign _04224_ = _04225_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1415.10-1424.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_rn  : \wrapper_norm_corr_10_inst_n.norm_inst_left.din_1_reg ;
  assign _04226_ = \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.Y  : 2'h0;
  assign _04228_ = _04229_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _04230_ = _04231_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _04228_ : 2'hx;
  assign _04231_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _09895_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09895_ = b[1:0];
      4'b??1?:
        _09895_ = b[3:2];
      4'b?1??:
        _09895_ = b[5:4];
      4'b1???:
        _09895_ = b[7:6];
      default:
        _09895_ = a;
    endcase
  endfunction
  assign _04233_ = _09895_(2'hx, { 6'h1b, _00642_ }, { _04237_, _04236_, _04235_, _04234_ });
  assign _04234_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04235_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04236_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04237_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.y ;
  function [0:0] _09900_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09900_ = b[0:0];
      4'b??1?:
        _09900_ = b[1:1];
      4'b?1??:
        _09900_ = b[2:2];
      4'b1???:
        _09900_ = b[3:3];
      default:
        _09900_ = a;
    endcase
  endfunction
  assign _04238_ = _09900_(1'hx, 4'h2, { _04242_, _04241_, _04240_, _04239_ });
  assign _04239_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04240_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04241_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04242_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.y ;
  assign _04253_ = _04260_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04223_;
  function [0:0] _09906_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09906_ = b[0:0];
      4'b??1?:
        _09906_ = b[1:1];
      4'b?1??:
        _09906_ = b[2:2];
      4'b1???:
        _09906_ = b[3:3];
      default:
        _09906_ = a;
    endcase
  endfunction
  assign _04243_ = _09906_(1'hx, 4'h4, { _04247_, _04246_, _04245_, _04244_ });
  assign _04244_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04245_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04246_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04247_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.y ;
  function [0:0] _09911_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09911_ = b[0:0];
      4'b??1?:
        _09911_ = b[1:1];
      4'b?1??:
        _09911_ = b[2:2];
      4'b1???:
        _09911_ = b[3:3];
      default:
        _09911_ = a;
    endcase
  endfunction
  assign _04248_ = _09911_(1'hx, 4'h4, { _04252_, _04251_, _04250_, _04249_ });
  assign _04249_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04250_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04251_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04252_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.y ;
  assign _04254_ = _04255_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _00677_[3:0] : \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Count ;
  assign _04256_ = _04257_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _04254_;
  assign _04258_ = _04259_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _04256_;
  assign _04261_ = _04262_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [15] : 1'h0;
  assign _04263_ = _04264_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _04261_;
  assign _04265_ = _04266_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _00700_ : \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA ;
  assign _04267_ = _04268_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.din_2_tmp2  : _04265_;
  assign _04275_ = _04282_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_117[17], corr_out_117[15:9] } : \port_bus_1to0_inst.v_corr_20_17_tmp ;
  assign _04269_ = _04270_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _04267_;
  assign _04271_ = _04272_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _00699_ : \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder ;
  assign _04273_ = _04274_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _00703_[7:0] : _04271_;
  assign _04276_ = _04277_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _04273_;
  assign _04278_ = _04279_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.add_out  : \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.RegB ;
  assign _04280_ = _04281_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _04278_;
  assign _04283_ = _00695_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _04285_ = _04286_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04283_ : 1'hx;
  assign _04286_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04287_ = _04288_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _04294_ = _04298_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04275_;
  assign _04289_ = _04290_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04287_ : 1'hx;
  assign _04290_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04291_ = _04238_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _04293_ = _04295_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04291_ : 1'hx;
  assign _04295_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _04296_ = _04297_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _04297_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _04299_ = _04238_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _04301_ = _04302_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04299_ : 1'hx;
  assign _04302_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _09945_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09945_ = b[0:0];
      2'b1?:
        _09945_ = b[1:1];
      default:
        _09945_ = a;
    endcase
  endfunction
  assign _04303_ = _09945_(1'h0, { _00671_, 1'h1 }, { _04305_, _04304_ });
  assign _04304_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04311_ = _04317_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_116[17], corr_out_116[15:9] } : \port_bus_1to0_inst.v_corr_20_16_tmp ;
  assign _04305_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _09949_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09949_ = b[0:0];
      2'b1?:
        _09949_ = b[1:1];
      default:
        _09949_ = a;
    endcase
  endfunction
  assign _04306_ = _09949_(1'h0, { _00672_, _00674_ }, { _04308_, _04307_ });
  assign _04307_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04308_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _09952_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09952_ = b[0:0];
      2'b1?:
        _09952_ = b[1:1];
      default:
        _09952_ = a;
    endcase
  endfunction
  assign _04309_ = _09952_(1'h0, { _00669_, 1'h1 }, { _04312_, _04310_ });
  assign _04310_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04312_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _04313_ = _04314_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04314_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _04315_ = _04316_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04316_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04318_ = _04319_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _00670_ : 1'h0;
  assign _04319_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _09961_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _09961_ = b[0:0];
      2'b1?:
        _09961_ = b[1:1];
      default:
        _09961_ = a;
    endcase
  endfunction
  assign _04320_ = _09961_(1'h0, 2'h3, { _04322_, _04321_ });
  assign _04321_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04322_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _04330_ = _04336_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04311_;
  assign _04323_ = _04324_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04324_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _04325_ = \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Y  : 2'h0;
  assign _04327_ = _04328_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _04329_ = _04331_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04327_ : 2'hx;
  assign _04331_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _04332_ = _00695_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _04334_ = _04335_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04332_ : 2'hx;
  assign _04335_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _04337_ = _04238_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _04339_ = _04340_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04337_ : 2'hx;
  assign _04340_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [1:0] _09977_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _09977_ = b[1:0];
      3'b?1?:
        _09977_ = b[3:2];
      3'b1??:
        _09977_ = b[5:4];
      default:
        _09977_ = a;
    endcase
  endfunction
  assign _04341_ = _09977_(2'h0, { _00673_, _00675_, _00676_ }, { _04344_, _04343_, _04342_ });
  assign _04342_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _04343_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _04352_ = _04363_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_115[17], corr_out_115[15:9] } : \port_bus_1to0_inst.v_corr_20_15_tmp ;
  assign _04344_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _04345_ = \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.Y  : 2'h0;
  assign _04347_ = _04348_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _04349_ = _04350_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _04347_ : 2'hx;
  assign _04350_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _09986_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09986_ = b[1:0];
      4'b??1?:
        _09986_ = b[3:2];
      4'b?1??:
        _09986_ = b[5:4];
      4'b1???:
        _09986_ = b[7:6];
      default:
        _09986_ = a;
    endcase
  endfunction
  assign _04351_ = _09986_(2'hx, { 6'h1b, _00571_ }, { _04356_, _04355_, _04354_, _04353_ });
  assign _04353_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04354_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04355_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04356_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.y ;
  function [0:0] _09991_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09991_ = b[0:0];
      4'b??1?:
        _09991_ = b[1:1];
      4'b?1??:
        _09991_ = b[2:2];
      4'b1???:
        _09991_ = b[3:3];
      default:
        _09991_ = a;
    endcase
  endfunction
  assign _04357_ = _09991_(1'hx, 4'h2, { _04361_, _04360_, _04359_, _04358_ });
  assign _04358_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04359_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04360_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04361_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.y ;
  function [0:0] _09996_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _09996_ = b[0:0];
      4'b??1?:
        _09996_ = b[1:1];
      4'b?1??:
        _09996_ = b[2:2];
      4'b1???:
        _09996_ = b[3:3];
      default:
        _09996_ = a;
    endcase
  endfunction
  assign _04362_ = _09996_(1'hx, 4'h4, { _04367_, _04366_, _04365_, _04364_ });
  assign _04364_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04365_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04366_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04367_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.y ;
  function [0:0] _10001_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10001_ = b[0:0];
      4'b??1?:
        _10001_ = b[1:1];
      4'b?1??:
        _10001_ = b[2:2];
      4'b1???:
        _10001_ = b[3:3];
      default:
        _10001_ = a;
    endcase
  endfunction
  assign _04368_ = _10001_(1'hx, 4'h4, { _04372_, _04371_, _04370_, _04369_ });
  assign _04369_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04370_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04371_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04372_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.y ;
  assign _04380_ = _04388_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04352_;
  assign _04373_ = _04374_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _00606_[3:0] : \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Count ;
  assign _04375_ = _04376_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _04373_;
  assign _04377_ = _04378_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _04375_;
  assign _04379_ = _04381_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [15] : 1'h0;
  assign _04382_ = _04383_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _04379_;
  assign _04384_ = _04385_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _00629_ : \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA ;
  assign _04386_ = _04387_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.din_1_tmp2  : _04384_;
  assign _04389_ = _04390_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _04386_;
  assign _04391_ = _04392_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _00628_ : \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder ;
  assign _04393_ = _04394_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _00632_[7:0] : _04391_;
  assign _04401_ = _04408_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_114[17], corr_out_114[15:9] } : \port_bus_1to0_inst.v_corr_20_14_tmp ;
  assign _04395_ = _04396_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _04393_;
  assign _04397_ = _04398_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.add_out  : \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.RegB ;
  assign _04399_ = _04400_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _04397_;
  assign _04402_ = _00624_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _04404_ = _04405_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04402_ : 1'hx;
  assign _04405_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04406_ = _04407_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _04409_ = _04410_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04406_ : 1'hx;
  assign _04410_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04411_ = _04357_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _04413_ = _04414_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04411_ : 1'hx;
  assign _04414_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _04417_ = _04425_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04401_;
  assign _04415_ = _04416_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _04416_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _04418_ = _04357_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _04420_ = _04421_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04418_ : 1'hx;
  assign _04421_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _10036_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10036_ = b[0:0];
      2'b1?:
        _10036_ = b[1:1];
      default:
        _10036_ = a;
    endcase
  endfunction
  assign _04422_ = _10036_(1'h0, { _00600_, 1'h1 }, { _04424_, _04423_ });
  assign _04423_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04424_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _10039_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10039_ = b[0:0];
      2'b1?:
        _10039_ = b[1:1];
      default:
        _10039_ = a;
    endcase
  endfunction
  assign _04426_ = _10039_(1'h0, { _00601_, _00603_ }, { _04428_, _04427_ });
  assign _04427_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04428_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _10042_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10042_ = b[0:0];
      2'b1?:
        _10042_ = b[1:1];
      default:
        _10042_ = a;
    endcase
  endfunction
  assign _04429_ = _10042_(1'h0, { _00598_, 1'h1 }, { _04431_, _04430_ });
  assign _04430_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04431_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _04437_ = _04443_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_113[17], corr_out_113[15:9] } : \port_bus_1to0_inst.v_corr_20_13_tmp ;
  assign _04432_ = _04433_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04433_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _04434_ = _04435_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04435_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04436_ = _04438_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _00599_ : 1'h0;
  assign _04438_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _10052_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10052_ = b[0:0];
      2'b1?:
        _10052_ = b[1:1];
      default:
        _10052_ = a;
    endcase
  endfunction
  assign _04439_ = _10052_(1'h0, 2'h3, { _04441_, _04440_ });
  assign _04440_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04441_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _04442_ = _04444_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04444_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _04445_ = \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Y  : 2'h0;
  assign _04447_ = _04448_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _04449_ = _04450_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04447_ : 2'hx;
  assign _04450_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _04455_ = _04464_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04437_;
  assign _04451_ = _00624_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _04453_ = _04454_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04451_ : 2'hx;
  assign _04454_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _04456_ = _04357_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _04458_ = _04459_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04456_ : 2'hx;
  assign _04459_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [1:0] _10068_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _10068_ = b[1:0];
      3'b?1?:
        _10068_ = b[3:2];
      3'b1??:
        _10068_ = b[5:4];
      default:
        _10068_ = a;
    endcase
  endfunction
  assign _04460_ = _10068_(2'h0, { _00602_, _00604_, _00605_ }, { _04463_, _04462_, _04461_ });
  assign _04461_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _04462_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _04463_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _04465_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.din_2_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1437.10-1444.13" *) _00561_ : _00555_;
  assign _04467_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.din_1_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1429.10-1436.13" *) _00560_ : \wrapper_norm_corr_10_inst_n.norm_inst_right.din_1_reg ;
  assign _04469_ = _04470_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1415.10-1424.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_in  : \wrapper_norm_corr_10_inst_n.norm_inst_right.din_2_reg ;
  assign _04478_ = _04486_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_112[17], corr_out_112[15:9] } : \port_bus_1to0_inst.v_corr_20_12_tmp ;
  assign _04471_ = _04472_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1415.10-1424.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_rn  : \wrapper_norm_corr_10_inst_n.norm_inst_right.din_1_reg ;
  assign _04473_ = _04474_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.corr_out_tmp  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.corr_out ;
  assign _04475_ = _04476_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.corr_out_tmp  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.corr_out ;
  assign _04477_ = _04479_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.corr_out_tmp  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.corr_out ;
  assign _04480_ = _04481_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.corr_out_tmp  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.corr_out ;
  assign _04482_ = _04483_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.corr_out_tmp  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.corr_out ;
  assign _04484_ = _04485_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.corr_out_tmp  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.corr_out ;
  assign _04487_ = _04488_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.corr_out_tmp  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.corr_out ;
  assign _04489_ = _04490_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.corr_out_tmp  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.corr_out ;
  assign _04491_ = _04492_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.corr_out_tmp  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.corr_out ;
  assign _04500_ = _04508_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04478_;
  assign _04493_ = _04494_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.corr_out_tmp  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.corr_out ;
  assign _04495_ = _04496_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.corr_out_tmp  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.corr_out ;
  assign _04497_ = _04498_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.dout_2  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_10.dout_2 ;
  assign _04499_ = _04501_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.dout_1  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_10.dout_1 ;
  assign _04502_ = _04503_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.dout_2  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.dout_2 ;
  assign _04504_ = _04505_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.dout_1  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.dout_1 ;
  assign _04506_ = _04507_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.dout_2  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.dout_2 ;
  assign _04509_ = _04510_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.dout_1  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.dout_1 ;
  assign _04511_ = _04512_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.dout_2  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.dout_2 ;
  assign _04513_ = _04514_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.dout_1  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.dout_1 ;
  assign _04522_ = _04530_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_111[17], corr_out_111[15:9] } : \port_bus_1to0_inst.v_corr_20_11_tmp ;
  assign _04515_ = _04516_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.dout_2  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.dout_2 ;
  assign _04517_ = _04518_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.dout_1  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.dout_1 ;
  assign _04519_ = _04520_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.dout_2  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.dout_2 ;
  assign _04521_ = _04523_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.dout_1  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.dout_1 ;
  assign _04524_ = _04525_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.dout_2  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.dout_2 ;
  assign _04526_ = _04527_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.dout_1  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.dout_1 ;
  assign _04528_ = _04529_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.dout_2  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.dout_2 ;
  assign _04531_ = _04532_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.dout_1  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.dout_1 ;
  assign _04533_ = _04534_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.dout_2  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.dout_2 ;
  assign _04535_ = _04536_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.dout_1  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.dout_1 ;
  assign _04544_ = _04552_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04522_;
  assign _04537_ = _04538_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.dout_2  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.dout_2 ;
  assign _04539_ = _04540_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.dout_1  : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.dout_1 ;
  assign _04541_ = _04542_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.dout_2 ;
  assign _04543_ = _04545_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.dout_1 ;
  assign _04546_ = _04547_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_2 ;
  assign _04548_ = _04549_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_1 ;
  assign _04550_ = _04551_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.corr_out  : \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_10 ;
  assign _04553_ = _04554_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.corr_out  : \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_9 ;
  assign _04555_ = _04556_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.corr_out  : \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_8 ;
  assign _04557_ = _04558_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.corr_out  : \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_7 ;
  assign _04566_ = _04574_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_110[17], corr_out_110[15:9] } : \port_bus_1to0_inst.v_corr_20_10_tmp ;
  assign _04559_ = _04560_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.corr_out  : \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_6 ;
  assign _04561_ = _04562_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.corr_out  : \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_5 ;
  assign _04563_ = _04564_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.corr_out  : \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_4 ;
  assign _04565_ = _04567_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.corr_out  : \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_3 ;
  assign _04568_ = _04569_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.corr_out  : \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_2 ;
  assign _04570_ = _04571_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.corr_out  : \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_1 ;
  assign _04572_ = _04573_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.corr_out  : \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_0 ;
  assign _04575_ = \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.Y  : 2'h0;
  assign _04577_ = _04578_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _04579_ = _04580_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _04577_ : 2'hx;
  assign _04580_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _10131_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10131_ = b[1:0];
      4'b??1?:
        _10131_ = b[3:2];
      4'b?1??:
        _10131_ = b[5:4];
      4'b1???:
        _10131_ = b[7:6];
      default:
        _10131_ = a;
    endcase
  endfunction
  assign _04581_ = _10131_(2'hx, { 6'h1b, _00936_ }, { _04585_, _04584_, _04583_, _04582_ });
  assign _04582_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04593_ = _04603_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04566_;
  assign _04583_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04584_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04585_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.y ;
  function [0:0] _10137_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10137_ = b[0:0];
      4'b??1?:
        _10137_ = b[1:1];
      4'b?1??:
        _10137_ = b[2:2];
      4'b1???:
        _10137_ = b[3:3];
      default:
        _10137_ = a;
    endcase
  endfunction
  assign _04586_ = _10137_(1'hx, 4'h2, { _04590_, _04589_, _04588_, _04587_ });
  assign _04587_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04588_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04589_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04590_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.y ;
  function [0:0] _10142_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10142_ = b[0:0];
      4'b??1?:
        _10142_ = b[1:1];
      4'b?1??:
        _10142_ = b[2:2];
      4'b1???:
        _10142_ = b[3:3];
      default:
        _10142_ = a;
    endcase
  endfunction
  assign _04591_ = _10142_(1'hx, 4'h4, { _04596_, _04595_, _04594_, _04592_ });
  assign _04592_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04594_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04595_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04596_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.y ;
  function [0:0] _10147_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10147_ = b[0:0];
      4'b??1?:
        _10147_ = b[1:1];
      4'b?1??:
        _10147_ = b[2:2];
      4'b1???:
        _10147_ = b[3:3];
      default:
        _10147_ = a;
    endcase
  endfunction
  assign _04597_ = _10147_(1'hx, 4'h4, { _04601_, _04600_, _04599_, _04598_ });
  assign _04598_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04599_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04600_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04601_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.y ;
  assign _04602_ = _04604_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _00971_[3:0] : \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Count ;
  assign _04605_ = _04606_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _04602_;
  assign _04607_ = _04608_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _04605_;
  assign _04609_ = _04610_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [15] : 1'h0;
  assign _04617_ = _04625_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_19[17], corr_out_19[15:9] } : \port_bus_1to0_inst.v_corr_20_09_tmp ;
  assign _04611_ = _04612_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _04609_;
  assign _04613_ = _04614_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _00994_ : \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA ;
  assign _04615_ = _04616_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.din_2_tmp2  : _04613_;
  assign _04618_ = _04619_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _04615_;
  assign _04620_ = _04621_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _00993_ : \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder ;
  assign _04622_ = _04623_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _00997_[7:0] : _04620_;
  assign _04624_ = _04626_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _04622_;
  assign _04627_ = _04628_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.add_out  : \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.RegB ;
  assign _04629_ = _04630_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _04627_;
  assign _04638_ = _04644_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04617_;
  assign _04631_ = _00989_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _04633_ = _04634_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04631_ : 1'hx;
  assign _04634_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04635_ = _04636_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _04637_ = _04639_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04635_ : 1'hx;
  assign _04639_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04640_ = _04586_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _04642_ = _04643_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04640_ : 1'hx;
  assign _04643_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _04645_ = _04646_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _04646_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _04654_ = _04661_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_18[17], corr_out_18[15:9] } : \port_bus_1to0_inst.v_corr_20_08_tmp ;
  assign _04647_ = _04586_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _04649_ = _04650_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04647_ : 1'hx;
  assign _04650_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _10182_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10182_ = b[0:0];
      2'b1?:
        _10182_ = b[1:1];
      default:
        _10182_ = a;
    endcase
  endfunction
  assign _04651_ = _10182_(1'h0, { _00965_, 1'h1 }, { _04653_, _04652_ });
  assign _04652_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04653_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _10185_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10185_ = b[0:0];
      2'b1?:
        _10185_ = b[1:1];
      default:
        _10185_ = a;
    endcase
  endfunction
  assign _04655_ = _10185_(1'h0, { _00966_, _00968_ }, { _04657_, _04656_ });
  assign _04656_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04657_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _10188_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10188_ = b[0:0];
      2'b1?:
        _10188_ = b[1:1];
      default:
        _10188_ = a;
    endcase
  endfunction
  assign _04658_ = _10188_(1'h0, { _00963_, 1'h1 }, { _04660_, _04659_ });
  assign _04659_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04660_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _04662_ = _04663_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04663_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _04664_ = _04665_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04665_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04666_ = _04667_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _00964_ : 1'h0;
  assign _04667_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04673_ = _04680_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04654_;
  function [0:0] _10198_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10198_ = b[0:0];
      2'b1?:
        _10198_ = b[1:1];
      default:
        _10198_ = a;
    endcase
  endfunction
  assign _04668_ = _10198_(1'h0, 2'h3, { _04670_, _04669_ });
  assign _04669_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04670_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _04671_ = _04672_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04672_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _04674_ = \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Y  : 2'h0;
  assign _04676_ = _04677_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _04678_ = _04679_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04676_ : 2'hx;
  assign _04679_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _04681_ = _00989_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _04683_ = _04684_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04681_ : 2'hx;
  assign _04684_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _04693_ = _04703_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_17[17], corr_out_17[15:9] } : \port_bus_1to0_inst.v_corr_20_07_tmp ;
  assign _04685_ = _04586_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _04687_ = _04688_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04685_ : 2'hx;
  assign _04688_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  function [1:0] _10214_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _10214_ = b[1:0];
      3'b?1?:
        _10214_ = b[3:2];
      3'b1??:
        _10214_ = b[5:4];
      default:
        _10214_ = a;
    endcase
  endfunction
  assign _04689_ = _10214_(2'h0, { _00967_, _00969_, _00970_ }, { _04692_, _04691_, _04690_ });
  assign _04690_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _04691_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _04692_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _04694_ = \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.Y  : 2'h0;
  assign _04696_ = _04697_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _04698_ = _04699_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _04696_ : 2'hx;
  assign _04699_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _10222_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10222_ = b[1:0];
      4'b??1?:
        _10222_ = b[3:2];
      4'b?1??:
        _10222_ = b[5:4];
      4'b1???:
        _10222_ = b[7:6];
      default:
        _10222_ = a;
    endcase
  endfunction
  assign _04700_ = _10222_(2'hx, { 6'h1b, _00865_ }, { _04705_, _04704_, _04702_, _04701_ });
  assign _04701_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04702_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04704_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04705_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.y ;
  function [0:0] _10227_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10227_ = b[0:0];
      4'b??1?:
        _10227_ = b[1:1];
      4'b?1??:
        _10227_ = b[2:2];
      4'b1???:
        _10227_ = b[3:3];
      default:
        _10227_ = a;
    endcase
  endfunction
  assign _04706_ = _10227_(1'hx, 4'h2, { _04710_, _04709_, _04708_, _04707_ });
  assign _04707_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04708_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04709_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04710_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.y ;
  function [0:0] _10232_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10232_ = b[0:0];
      4'b??1?:
        _10232_ = b[1:1];
      4'b?1??:
        _10232_ = b[2:2];
      4'b1???:
        _10232_ = b[3:3];
      default:
        _10232_ = a;
    endcase
  endfunction
  assign _04711_ = _10232_(1'hx, 4'h4, { _04715_, _04714_, _04713_, _04712_ });
  assign _04712_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04713_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04723_ = _04730_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04693_;
  assign _04714_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04715_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.y ;
  function [0:0] _10238_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10238_ = b[0:0];
      4'b??1?:
        _10238_ = b[1:1];
      4'b?1??:
        _10238_ = b[2:2];
      4'b1???:
        _10238_ = b[3:3];
      default:
        _10238_ = a;
    endcase
  endfunction
  assign _04716_ = _10238_(1'hx, 4'h4, { _04720_, _04719_, _04718_, _04717_ });
  assign _04717_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04718_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04719_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04720_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.y ;
  assign _04721_ = _04722_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _00900_[3:0] : \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Count ;
  assign _04724_ = _04725_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _04721_;
  assign _04726_ = _04727_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _04724_;
  assign _04728_ = _04729_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [15] : 1'h0;
  assign _04731_ = _04732_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _04728_;
  assign _04733_ = _04734_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _00923_ : \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA ;
  assign _04735_ = _04736_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.din_1_tmp2  : _04733_;
  assign _04737_ = _04738_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _04735_;
  assign _04745_ = _04751_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_16[17], corr_out_16[15:9] } : \port_bus_1to0_inst.v_corr_20_06_tmp ;
  assign _04739_ = _04740_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _00922_ : \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder ;
  assign _04741_ = _04742_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _00926_[7:0] : _04739_;
  assign _04743_ = _04744_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _04741_;
  assign _04746_ = _04747_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.add_out  : \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.RegB ;
  assign _04748_ = _04749_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _04746_;
  assign _04750_ = _00918_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _04753_ = _04754_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04750_ : 1'hx;
  assign _04754_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04755_ = _04756_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _04757_ = _04758_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04755_ : 1'hx;
  assign _04758_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04763_ = _04767_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04745_;
  assign _04759_ = _04706_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _04761_ = _04762_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04759_ : 1'hx;
  assign _04762_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _04764_ = _04765_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _04765_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _04766_ = _04706_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _04769_ = _04770_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04766_ : 1'hx;
  assign _04770_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _10272_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10272_ = b[0:0];
      2'b1?:
        _10272_ = b[1:1];
      default:
        _10272_ = a;
    endcase
  endfunction
  assign _04771_ = _10272_(1'h0, { _00894_, 1'h1 }, { _04773_, _04772_ });
  assign _04772_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04773_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _04781_ = _04787_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_15[17], corr_out_15[15:9] } : \port_bus_1to0_inst.v_corr_20_05_tmp ;
  function [0:0] _10276_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10276_ = b[0:0];
      2'b1?:
        _10276_ = b[1:1];
      default:
        _10276_ = a;
    endcase
  endfunction
  assign _04774_ = _10276_(1'h0, { _00895_, _00897_ }, { _04776_, _04775_ });
  assign _04775_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04776_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _10279_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10279_ = b[0:0];
      2'b1?:
        _10279_ = b[1:1];
      default:
        _10279_ = a;
    endcase
  endfunction
  assign _04777_ = _10279_(1'h0, { _00892_, 1'h1 }, { _04779_, _04778_ });
  assign _04778_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04779_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _04780_ = _04782_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04782_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _04783_ = _04784_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04784_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04785_ = _04786_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _00893_ : 1'h0;
  assign _04786_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _10288_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10288_ = b[0:0];
      2'b1?:
        _10288_ = b[1:1];
      default:
        _10288_ = a;
    endcase
  endfunction
  assign _04788_ = _10288_(1'h0, 2'h3, { _04790_, _04789_ });
  assign _04789_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04790_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _04791_ = _04792_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04792_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _04799_ = _04805_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04781_;
  assign _04793_ = \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Y  : 2'h0;
  assign _04795_ = _04796_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _04797_ = _04798_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04795_ : 2'hx;
  assign _04798_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _04800_ = _00918_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _04802_ = _04803_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04800_ : 2'hx;
  assign _04803_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _04804_ = _04706_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _04807_ = _04808_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04804_ : 2'hx;
  assign _04808_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  function [1:0] _10304_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _10304_ = b[1:0];
      3'b?1?:
        _10304_ = b[3:2];
      3'b1??:
        _10304_ = b[5:4];
      default:
        _10304_ = a;
    endcase
  endfunction
  assign _04809_ = _10304_(2'h0, { _00896_, _00898_, _00899_ }, { _04812_, _04811_, _04810_ });
  assign _04810_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _04811_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _04812_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _04813_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.din_2_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1437.10-1444.13" *) _00855_ : _00849_;
  assign _04821_ = _04830_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_14[17], corr_out_14[15:9] } : \port_bus_1to0_inst.v_corr_20_04_tmp ;
  assign _04815_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.din_1_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1429.10-1436.13" *) _00854_ : \wrapper_norm_corr_10_inst_p.norm_inst_left.din_1_reg ;
  assign _04817_ = _04818_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1415.10-1424.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_ip  : \wrapper_norm_corr_10_inst_p.norm_inst_left.din_2_reg ;
  assign _04819_ = _04820_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1415.10-1424.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_rp  : \wrapper_norm_corr_10_inst_p.norm_inst_left.din_1_reg ;
  assign _04822_ = \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.Y  : 2'h0;
  assign _04824_ = _04825_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _04826_ = _04827_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _04824_ : 2'hx;
  assign _04827_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _10317_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10317_ = b[1:0];
      4'b??1?:
        _10317_ = b[3:2];
      4'b?1??:
        _10317_ = b[5:4];
      4'b1???:
        _10317_ = b[7:6];
      default:
        _10317_ = a;
    endcase
  endfunction
  assign _04828_ = _10317_(2'hx, { 6'h1b, _01094_ }, { _04833_, _04832_, _04831_, _04829_ });
  assign _04829_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04831_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04832_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04833_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.y ;
  function [0:0] _10322_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10322_ = b[0:0];
      4'b??1?:
        _10322_ = b[1:1];
      4'b?1??:
        _10322_ = b[2:2];
      4'b1???:
        _10322_ = b[3:3];
      default:
        _10322_ = a;
    endcase
  endfunction
  assign _04834_ = _10322_(1'hx, 4'h2, { _04838_, _04837_, _04836_, _04835_ });
  assign _04835_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04836_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04837_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04838_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.y ;
  function [0:0] _10327_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10327_ = b[0:0];
      4'b??1?:
        _10327_ = b[1:1];
      4'b?1??:
        _10327_ = b[2:2];
      4'b1???:
        _10327_ = b[3:3];
      default:
        _10327_ = a;
    endcase
  endfunction
  assign _04839_ = _10327_(1'hx, 4'h4, { _04843_, _04842_, _04841_, _04840_ });
  assign _04840_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04850_ = _04858_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04821_;
  assign _04841_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04842_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04843_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.y ;
  function [0:0] _10333_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10333_ = b[0:0];
      4'b??1?:
        _10333_ = b[1:1];
      4'b?1??:
        _10333_ = b[2:2];
      4'b1???:
        _10333_ = b[3:3];
      default:
        _10333_ = a;
    endcase
  endfunction
  assign _04844_ = _10333_(1'hx, 4'h4, { _04848_, _04847_, _04846_, _04845_ });
  assign _04845_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04846_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04847_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04848_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.y ;
  assign _04849_ = _04851_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _01129_[3:0] : \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Count ;
  assign _04852_ = _04853_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _04849_;
  assign _04854_ = _04855_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _04852_;
  assign _04856_ = _04857_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [15] : 1'h0;
  assign _04859_ = _04860_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _04856_;
  assign _04861_ = _04862_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _01152_ : \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA ;
  assign _04863_ = _04864_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.din_2_tmp2  : _04861_;
  assign _04872_ = _04878_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_13[17], corr_out_13[15:9] } : \port_bus_1to0_inst.v_corr_20_03_tmp ;
  assign _04865_ = _04866_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _04863_;
  assign _04867_ = _04868_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _01151_ : \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder ;
  assign _04869_ = _04870_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _01155_[7:0] : _04867_;
  assign _04871_ = _04873_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _04869_;
  assign _04874_ = _04875_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.add_out  : \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.RegB ;
  assign _04876_ = _04877_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _04874_;
  assign _04879_ = _01147_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _04881_ = _04882_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04879_ : 1'hx;
  assign _04882_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04883_ = _04884_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _04885_ = _04886_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04883_ : 1'hx;
  assign _04891_ = _04894_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04872_;
  assign _04886_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04887_ = _04834_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _04889_ = _04890_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04887_ : 1'hx;
  assign _04890_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _04892_ = _04893_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _04893_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _04895_ = _04834_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _04897_ = _04898_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04895_ : 1'hx;
  assign _04898_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _10367_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10367_ = b[0:0];
      2'b1?:
        _10367_ = b[1:1];
      default:
        _10367_ = a;
    endcase
  endfunction
  assign _04899_ = _10367_(1'h0, { _01123_, 1'h1 }, { _04901_, _04900_ });
  assign _04900_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04901_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _04908_ = _04915_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_12[17], corr_out_12[15:9] } : \port_bus_1to0_inst.v_corr_20_02_tmp ;
  function [0:0] _10371_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10371_ = b[0:0];
      2'b1?:
        _10371_ = b[1:1];
      default:
        _10371_ = a;
    endcase
  endfunction
  assign _04902_ = _10371_(1'h0, { _01124_, _01126_ }, { _04904_, _04903_ });
  assign _04903_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04904_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _10374_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10374_ = b[0:0];
      2'b1?:
        _10374_ = b[1:1];
      default:
        _10374_ = a;
    endcase
  endfunction
  assign _04905_ = _10374_(1'h0, { _01121_, 1'h1 }, { _04907_, _04906_ });
  assign _04906_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04907_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _04909_ = _04910_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04910_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _04911_ = _04912_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04912_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04913_ = _04914_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _01122_ : 1'h0;
  assign _04914_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _10383_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10383_ = b[0:0];
      2'b1?:
        _10383_ = b[1:1];
      default:
        _10383_ = a;
    endcase
  endfunction
  assign _04916_ = _10383_(1'h0, 2'h3, { _04918_, _04917_ });
  assign _04917_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _04918_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _04919_ = _04920_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _04920_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _04927_ = _04932_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04908_;
  assign _04921_ = \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Y  : 2'h0;
  assign _04923_ = _04924_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _04925_ = _04926_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04923_ : 2'hx;
  assign _04926_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _04928_ = _01147_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _04930_ = _04931_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04928_ : 2'hx;
  assign _04931_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _04933_ = _04834_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _04935_ = _04936_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _04933_ : 2'hx;
  assign _04936_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [1:0] _10399_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _10399_ = b[1:0];
      3'b?1?:
        _10399_ = b[3:2];
      3'b1??:
        _10399_ = b[5:4];
      default:
        _10399_ = a;
    endcase
  endfunction
  assign _04937_ = _10399_(2'h0, { _01125_, _01127_, _01128_ }, { _04940_, _04939_, _04938_ });
  assign _04938_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _04939_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _04940_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _04950_ = _04961_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_11[17], corr_out_11[15:9] } : \port_bus_1to0_inst.v_corr_20_01_tmp ;
  assign _04941_ = \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.Y  : 2'h0;
  assign _04943_ = _04944_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _04945_ = _04946_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _04943_ : 2'hx;
  assign _04946_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _10408_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10408_ = b[1:0];
      4'b??1?:
        _10408_ = b[3:2];
      4'b?1??:
        _10408_ = b[5:4];
      4'b1???:
        _10408_ = b[7:6];
      default:
        _10408_ = a;
    endcase
  endfunction
  assign _04947_ = _10408_(2'hx, { 6'h1b, _01023_ }, { _04952_, _04951_, _04949_, _04948_ });
  assign _04948_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04949_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04951_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04952_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.y ;
  function [0:0] _10413_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10413_ = b[0:0];
      4'b??1?:
        _10413_ = b[1:1];
      4'b?1??:
        _10413_ = b[2:2];
      4'b1???:
        _10413_ = b[3:3];
      default:
        _10413_ = a;
    endcase
  endfunction
  assign _04953_ = _10413_(1'hx, 4'h2, { _04957_, _04956_, _04955_, _04954_ });
  assign _04954_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04955_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04956_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04957_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.y ;
  function [0:0] _10418_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10418_ = b[0:0];
      4'b??1?:
        _10418_ = b[1:1];
      4'b?1??:
        _10418_ = b[2:2];
      4'b1???:
        _10418_ = b[3:3];
      default:
        _10418_ = a;
    endcase
  endfunction
  assign _04958_ = _10418_(1'hx, 4'h4, { _04963_, _04962_, _04960_, _04959_ });
  assign _04959_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04960_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04962_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04963_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.y ;
  function [0:0] _10423_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10423_ = b[0:0];
      4'b??1?:
        _10423_ = b[1:1];
      4'b?1??:
        _10423_ = b[2:2];
      4'b1???:
        _10423_ = b[3:3];
      default:
        _10423_ = a;
    endcase
  endfunction
  assign _04964_ = _10423_(1'hx, 4'h4, { _04968_, _04967_, _04966_, _04965_ });
  assign _04965_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _04966_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _04967_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _04968_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.y ;
  assign _04969_ = _04970_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _01058_[3:0] : \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Count ;
  assign _04977_ = _04985_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04950_;
  assign _04971_ = _04972_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _04969_;
  assign _04973_ = _04974_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _04971_;
  assign _04975_ = _04976_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [15] : 1'h0;
  assign _04978_ = _04979_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _04975_;
  assign _04980_ = _04981_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _01081_ : \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA ;
  assign _04982_ = _04983_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.din_1_tmp2  : _04980_;
  assign _04984_ = _04986_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _04982_;
  assign _04987_ = _04988_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _01080_ : \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder ;
  assign _04989_ = _04990_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _01084_[7:0] : _04987_;
  assign _04991_ = _04992_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _04989_;
  assign _04998_ = _05006_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_10[17], corr_out_10[15:9] } : \port_bus_1to0_inst.v_corr_20_00_tmp ;
  assign _04993_ = _04994_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.add_out  : \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.RegB ;
  assign _04995_ = _04996_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _04993_;
  assign _04997_ = _01076_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _05000_ = _05001_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _04997_ : 1'hx;
  assign _05001_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05002_ = _05003_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _05004_ = _05005_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05002_ : 1'hx;
  assign _05005_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05007_ = _04953_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _05009_ = _05010_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05007_ : 1'hx;
  assign _05010_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _05014_ = _05021_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _04998_;
  assign _05011_ = _05012_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _05012_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _05013_ = _04953_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _05016_ = _05017_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05013_ : 1'hx;
  assign _05017_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _10458_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10458_ = b[0:0];
      2'b1?:
        _10458_ = b[1:1];
      default:
        _10458_ = a;
    endcase
  endfunction
  assign _05018_ = _10458_(1'h0, { _01052_, 1'h1 }, { _05020_, _05019_ });
  assign _05019_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05020_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _10461_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10461_ = b[0:0];
      2'b1?:
        _10461_ = b[1:1];
      default:
        _10461_ = a;
    endcase
  endfunction
  assign _05022_ = _10461_(1'h0, { _01053_, _01055_ }, { _05024_, _05023_ });
  assign _05023_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05024_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _10464_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10464_ = b[0:0];
      2'b1?:
        _10464_ = b[1:1];
      default:
        _10464_ = a;
    endcase
  endfunction
  assign _05025_ = _10464_(1'h0, { _01050_, 1'h1 }, { _05027_, _05026_ });
  assign _05026_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05027_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _05028_ = _05029_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _05034_ = _05040_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_210[17], corr_out_210[15:9] } : \port_bus_1to0_inst.v_corr_10_10_tmp ;
  assign _05029_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _05030_ = _05031_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _05031_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05032_ = _05033_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _01051_ : 1'h0;
  assign _05033_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _10474_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10474_ = b[0:0];
      2'b1?:
        _10474_ = b[1:1];
      default:
        _10474_ = a;
    endcase
  endfunction
  assign _05035_ = _10474_(1'h0, 2'h3, { _05037_, _05036_ });
  assign _05036_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05037_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _05038_ = _05039_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _05039_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _05041_ = \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Y  : 2'h0;
  assign _05043_ = _05044_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _05045_ = _05046_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _05043_ : 2'hx;
  assign _05046_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _05052_ = _05061_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _05034_;
  assign _05047_ = _01076_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _05049_ = _05050_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _05047_ : 2'hx;
  assign _05050_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _05051_ = _04953_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _05054_ = _05055_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _05051_ : 2'hx;
  assign _05055_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [1:0] _10490_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _10490_ = b[1:0];
      3'b?1?:
        _10490_ = b[3:2];
      3'b1??:
        _10490_ = b[5:4];
      default:
        _10490_ = a;
    endcase
  endfunction
  assign _05056_ = _10490_(2'h0, { _01054_, _01056_, _01057_ }, { _05059_, _05058_, _05057_ });
  assign _05057_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _05058_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _05059_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _05060_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.din_2_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1437.10-1444.13" *) _01013_ : _01007_;
  assign _05063_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.din_1_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1429.10-1436.13" *) _01012_ : \wrapper_norm_corr_10_inst_p.norm_inst_right.din_1_reg ;
  assign _05065_ = _05066_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1415.10-1424.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_ip  : \wrapper_norm_corr_10_inst_p.norm_inst_right.din_2_reg ;
  assign _05067_ = _05068_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1415.10-1424.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_rp  : \wrapper_norm_corr_10_inst_p.norm_inst_right.din_1_reg ;
  assign _05075_ = _05083_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_29[17], corr_out_29[15:9] } : \port_bus_1to0_inst.v_corr_10_09_tmp ;
  assign _05069_ = _05070_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.corr_out_tmp  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.corr_out ;
  assign _05071_ = _05072_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.corr_out_tmp  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.corr_out ;
  assign _05073_ = _05074_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.corr_out_tmp  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.corr_out ;
  assign _05076_ = _05077_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.corr_out_tmp  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.corr_out ;
  assign _05078_ = _05079_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.corr_out_tmp  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.corr_out ;
  assign _05080_ = _05081_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.corr_out_tmp  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.corr_out ;
  assign _05082_ = _05084_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.corr_out_tmp  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.corr_out ;
  assign _05085_ = _05086_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.corr_out_tmp  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.corr_out ;
  assign _05087_ = _05088_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.corr_out_tmp  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.corr_out ;
  assign _05089_ = _05090_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.corr_out_tmp  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.corr_out ;
  assign _05097_ = _05105_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _05075_;
  assign _05091_ = _05092_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.corr_out_tmp  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.corr_out ;
  assign _05093_ = _05094_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.dout_2  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_10.dout_2 ;
  assign _05095_ = _05096_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.dout_1  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_10.dout_1 ;
  assign _05098_ = _05099_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.dout_2  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.dout_2 ;
  assign _05100_ = _05101_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.dout_1  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.dout_1 ;
  assign _05102_ = _05103_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.dout_2  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.dout_2 ;
  assign _05104_ = _05106_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.dout_1  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.dout_1 ;
  assign _05107_ = _05108_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.dout_2  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.dout_2 ;
  assign _05109_ = _05110_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.dout_1  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.dout_1 ;
  assign _05111_ = _05112_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.dout_2  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.dout_2 ;
  assign _05119_ = _05127_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_28[17], corr_out_28[15:9] } : \port_bus_1to0_inst.v_corr_10_08_tmp ;
  assign _05113_ = _05114_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.dout_1  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.dout_1 ;
  assign _05115_ = _05116_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.dout_2  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.dout_2 ;
  assign _05117_ = _05118_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.dout_1  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.dout_1 ;
  assign _05120_ = _05121_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.dout_2  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.dout_2 ;
  assign _05122_ = _05123_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.dout_1  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.dout_1 ;
  assign _05124_ = _05125_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.dout_2  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.dout_2 ;
  assign _05126_ = _05128_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.dout_1  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.dout_1 ;
  assign _05129_ = _05130_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.dout_2  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.dout_2 ;
  assign _05131_ = _05132_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.dout_1  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.dout_1 ;
  assign _05133_ = _05134_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.dout_2  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.dout_2 ;
  assign _05141_ = _05149_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _05119_;
  assign _05135_ = _05136_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.dout_1  : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.dout_1 ;
  assign _05137_ = _05138_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.dout_2 ;
  assign _05139_ = _05140_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.dout_1 ;
  assign _05142_ = _05143_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_2 ;
  assign _05144_ = _05145_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_1 ;
  assign _05146_ = _05147_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.corr_out  : \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_10 ;
  assign _05148_ = _05150_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.corr_out  : \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_9 ;
  assign _05151_ = _05152_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.corr_out  : \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_8 ;
  assign _05153_ = _05154_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.corr_out  : \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_7 ;
  assign _05155_ = _05156_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.corr_out  : \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_6 ;
  assign _05163_ = _05171_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_27[17], corr_out_27[15:9] } : \port_bus_1to0_inst.v_corr_10_07_tmp ;
  assign _05157_ = _05158_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.corr_out  : \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_5 ;
  assign _05159_ = _05160_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.corr_out  : \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_4 ;
  assign _05161_ = _05162_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.corr_out  : \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_3 ;
  assign _05164_ = _05165_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.corr_out  : \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_2 ;
  assign _05166_ = _05167_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.corr_out  : \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_1 ;
  assign _05168_ = _05169_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1614.10-1641.13" *) \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.corr_out  : \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_0 ;
  assign _05170_ = \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.Y  : 2'h0;
  assign _05173_ = _05174_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _05175_ = _05176_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _05173_ : 2'hx;
  assign _05176_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _10553_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10553_ = b[1:0];
      4'b??1?:
        _10553_ = b[3:2];
      4'b?1??:
        _10553_ = b[5:4];
      4'b1???:
        _10553_ = b[7:6];
      default:
        _10553_ = a;
    endcase
  endfunction
  assign _05177_ = _10553_(2'hx, { 6'h1b, _01508_ }, { _05181_, _05180_, _05179_, _05178_ });
  assign _05178_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05179_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05180_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05191_ = _05200_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _05163_;
  assign _05181_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.y ;
  function [0:0] _10559_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10559_ = b[0:0];
      4'b??1?:
        _10559_ = b[1:1];
      4'b?1??:
        _10559_ = b[2:2];
      4'b1???:
        _10559_ = b[3:3];
      default:
        _10559_ = a;
    endcase
  endfunction
  assign _05182_ = _10559_(1'hx, 4'h2, { _05186_, _05185_, _05184_, _05183_ });
  assign _05183_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05184_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05185_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05186_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.y ;
  function [0:0] _10564_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10564_ = b[0:0];
      4'b??1?:
        _10564_ = b[1:1];
      4'b?1??:
        _10564_ = b[2:2];
      4'b1???:
        _10564_ = b[3:3];
      default:
        _10564_ = a;
    endcase
  endfunction
  assign _05187_ = _10564_(1'hx, 4'h4, { _05192_, _05190_, _05189_, _05188_ });
  assign _05188_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05189_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05190_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05192_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.y ;
  function [0:0] _10569_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10569_ = b[0:0];
      4'b??1?:
        _10569_ = b[1:1];
      4'b?1??:
        _10569_ = b[2:2];
      4'b1???:
        _10569_ = b[3:3];
      default:
        _10569_ = a;
    endcase
  endfunction
  assign _05193_ = _10569_(1'hx, 4'h4, { _05197_, _05196_, _05195_, _05194_ });
  assign _05194_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05195_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05196_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05197_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.y ;
  assign _05198_ = _05199_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _01543_[3:0] : \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Count ;
  assign _05201_ = _05202_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _05198_;
  assign _05203_ = _05204_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _05201_;
  assign _05205_ = _05206_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [15] : 1'h0;
  assign _05207_ = _05208_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _05205_;
  assign _05215_ = _05222_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_26[17], corr_out_26[15:9] } : \port_bus_1to0_inst.v_corr_10_06_tmp ;
  assign _05209_ = _05210_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _01566_ : \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA ;
  assign _05211_ = _05212_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.din_2_tmp2  : _05209_;
  assign _05213_ = _05214_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _05211_;
  assign _05216_ = _05217_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _01565_ : \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder ;
  assign _05218_ = _05219_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _01569_[7:0] : _05216_;
  assign _05220_ = _05221_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _05218_;
  assign _05223_ = _05224_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.add_out  : \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.RegB ;
  assign _05225_ = _05226_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _05223_;
  assign _05227_ = _01561_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _05235_ = _05240_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _05215_;
  assign _05229_ = _05230_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05227_ : 1'hx;
  assign _05230_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05231_ = _05232_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _05233_ = _05234_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05231_ : 1'hx;
  assign _05234_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05236_ = _05182_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _05238_ = _05239_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05236_ : 1'hx;
  assign _05239_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _05241_ = _05242_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _05242_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _05243_ = _05182_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _05251_ = _05259_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_25[17], corr_out_25[15:9] } : \port_bus_1to0_inst.v_corr_10_05_tmp ;
  assign _05245_ = _05246_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05243_ : 1'hx;
  assign _05246_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _10604_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10604_ = b[0:0];
      2'b1?:
        _10604_ = b[1:1];
      default:
        _10604_ = a;
    endcase
  endfunction
  assign _05247_ = _10604_(1'h0, { _01537_, 1'h1 }, { _05249_, _05248_ });
  assign _05248_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05249_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _10607_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10607_ = b[0:0];
      2'b1?:
        _10607_ = b[1:1];
      default:
        _10607_ = a;
    endcase
  endfunction
  assign _05250_ = _10607_(1'h0, { _01538_, _01540_ }, { _05253_, _05252_ });
  assign _05252_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05253_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _10610_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10610_ = b[0:0];
      2'b1?:
        _10610_ = b[1:1];
      default:
        _10610_ = a;
    endcase
  endfunction
  assign _05254_ = _10610_(1'h0, { _01535_, 1'h1 }, { _05256_, _05255_ });
  assign _05255_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05256_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _05257_ = _05258_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _05258_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _05260_ = _05261_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _05261_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05262_ = _05263_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _01536_ : 1'h0;
  assign _05263_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05270_ = _05276_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _05251_;
  function [0:0] _10620_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10620_ = b[0:0];
      2'b1?:
        _10620_ = b[1:1];
      default:
        _10620_ = a;
    endcase
  endfunction
  assign _05264_ = _10620_(1'h0, 2'h3, { _05266_, _05265_ });
  assign _05265_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05266_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _05267_ = _05268_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _05268_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _05269_ = \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Y  : 2'h0;
  assign _05272_ = _05273_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _05274_ = _05275_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _05272_ : 2'hx;
  assign _05275_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _05277_ = _01561_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _05279_ = _05280_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _05277_ : 2'hx;
  assign _05280_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _05281_ = _05182_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _05291_ = _05301_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_24[17], corr_out_24[15:9] } : \port_bus_1to0_inst.v_corr_10_04_tmp ;
  assign _05283_ = _05284_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _05281_ : 2'hx;
  assign _05284_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  function [1:0] _10636_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _10636_ = b[1:0];
      3'b?1?:
        _10636_ = b[3:2];
      3'b1??:
        _10636_ = b[5:4];
      default:
        _10636_ = a;
    endcase
  endfunction
  assign _05285_ = _10636_(2'h0, { _01539_, _01541_, _01542_ }, { _05288_, _05287_, _05286_ });
  assign _05286_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _05287_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _05288_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _05289_ = \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.Y  : 2'h0;
  assign _05292_ = _05293_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _05294_ = _05295_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _05292_ : 2'hx;
  assign _05295_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _10644_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10644_ = b[1:0];
      4'b??1?:
        _10644_ = b[3:2];
      4'b?1??:
        _10644_ = b[5:4];
      4'b1???:
        _10644_ = b[7:6];
      default:
        _10644_ = a;
    endcase
  endfunction
  assign _05296_ = _10644_(2'hx, { 6'h1b, _01437_ }, { _05300_, _05299_, _05298_, _05297_ });
  assign _05297_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05298_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05299_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05300_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.y ;
  function [0:0] _10649_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10649_ = b[0:0];
      4'b??1?:
        _10649_ = b[1:1];
      4'b?1??:
        _10649_ = b[2:2];
      4'b1???:
        _10649_ = b[3:3];
      default:
        _10649_ = a;
    endcase
  endfunction
  assign _05302_ = _10649_(1'hx, 4'h2, { _05306_, _05305_, _05304_, _05303_ });
  assign _05303_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05304_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05305_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05306_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.y ;
  function [0:0] _10654_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10654_ = b[0:0];
      4'b??1?:
        _10654_ = b[1:1];
      4'b?1??:
        _10654_ = b[2:2];
      4'b1???:
        _10654_ = b[3:3];
      default:
        _10654_ = a;
    endcase
  endfunction
  assign _05307_ = _10654_(1'hx, 4'h4, { _05311_, _05310_, _05309_, _05308_ });
  assign _05308_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05309_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05310_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05311_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.y ;
  assign _05320_ = _05328_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _05291_;
  function [0:0] _10660_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10660_ = b[0:0];
      4'b??1?:
        _10660_ = b[1:1];
      4'b?1??:
        _10660_ = b[2:2];
      4'b1???:
        _10660_ = b[3:3];
      default:
        _10660_ = a;
    endcase
  endfunction
  assign _05312_ = _10660_(1'hx, 4'h4, { _05316_, _05315_, _05314_, _05313_ });
  assign _05313_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05314_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05315_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05316_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.y ;
  assign _05317_ = _05318_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _01472_[3:0] : \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Count ;
  assign _05319_ = _05321_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _05317_;
  assign _05322_ = _05323_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _05319_;
  assign _05324_ = _05325_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [15] : 1'h0;
  assign _05326_ = _05327_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _05324_;
  assign _05329_ = _05330_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _01495_ : \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA ;
  assign _05331_ = _05332_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.din_1_tmp2  : _05329_;
  assign _05333_ = _05334_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _05331_;
  assign _05342_ = _05349_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_23[17], corr_out_23[15:9] } : \port_bus_1to0_inst.v_corr_10_03_tmp ;
  assign _05335_ = _05336_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _01494_ : \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder ;
  assign _05337_ = _05338_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _01498_[7:0] : _05335_;
  assign _05339_ = _05340_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _05337_;
  assign _05341_ = _05343_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.add_out  : \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.RegB ;
  assign _05344_ = _05345_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _05341_;
  assign _05346_ = _01490_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _05348_ = _05350_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05346_ : 1'hx;
  assign _05350_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05351_ = _05352_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _05353_ = _05354_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05351_ : 1'hx;
  assign _05354_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05359_ = _05365_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _05342_;
  assign _05355_ = _05302_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _05357_ = _05358_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05355_ : 1'hx;
  assign _05358_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _05360_ = _05361_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _05361_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _05362_ = _05302_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _05364_ = _05366_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05362_ : 1'hx;
  assign _05366_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _10694_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10694_ = b[0:0];
      2'b1?:
        _10694_ = b[1:1];
      default:
        _10694_ = a;
    endcase
  endfunction
  assign _05367_ = _10694_(1'h0, { _01466_, 1'h1 }, { _05369_, _05368_ });
  assign _05368_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05369_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _10697_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10697_ = b[0:0];
      2'b1?:
        _10697_ = b[1:1];
      default:
        _10697_ = a;
    endcase
  endfunction
  assign _05370_ = _10697_(1'h0, { _01467_, _01469_ }, { _05372_, _05371_ });
  assign _05371_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05378_ = _05384_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_22[17], corr_out_22[15:9] } : \port_bus_1to0_inst.v_corr_10_02_tmp ;
  assign _05372_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _10701_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10701_ = b[0:0];
      2'b1?:
        _10701_ = b[1:1];
      default:
        _10701_ = a;
    endcase
  endfunction
  assign _05373_ = _10701_(1'h0, { _01464_, 1'h1 }, { _05375_, _05374_ });
  assign _05374_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05375_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _05376_ = _05377_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _05377_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _05379_ = _05380_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _05380_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05381_ = _05382_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _01465_ : 1'h0;
  assign _05382_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _10710_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10710_ = b[0:0];
      2'b1?:
        _10710_ = b[1:1];
      default:
        _10710_ = a;
    endcase
  endfunction
  assign _05383_ = _10710_(1'h0, 2'h3, { _05386_, _05385_ });
  assign _05385_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05386_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _05387_ = _05388_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _05388_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _05389_ = \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Y  : 2'h0;
  assign _05396_ = _05403_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _05378_;
  assign _05391_ = _05392_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _05393_ = _05394_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _05391_ : 2'hx;
  assign _05394_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _05395_ = _01490_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _05398_ = _05399_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _05395_ : 2'hx;
  assign _05399_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _05400_ = _05302_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _05402_ = _05404_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _05400_ : 2'hx;
  assign _05404_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  function [1:0] _10726_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _10726_ = b[1:0];
      3'b?1?:
        _10726_ = b[3:2];
      3'b1??:
        _10726_ = b[5:4];
      default:
        _10726_ = a;
    endcase
  endfunction
  assign _05405_ = _10726_(2'h0, { _01468_, _01470_, _01471_ }, { _05408_, _05407_, _05406_ });
  assign _05406_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _05407_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _05408_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _05409_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.din_2_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1437.10-1444.13" *) _01427_ : _01421_;
  assign _05418_ = _05428_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_21[17], corr_out_21[15:9] } : \port_bus_1to0_inst.v_corr_10_01_tmp ;
  assign _05411_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.din_1_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1429.10-1436.13" *) _01426_ : \wrapper_norm_corr_20_inst_n.norm_inst_left.din_1_reg ;
  assign _05413_ = _05414_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1415.10-1424.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_in  : \wrapper_norm_corr_20_inst_n.norm_inst_left.din_2_reg ;
  assign _05415_ = _05416_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1415.10-1424.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_rn  : \wrapper_norm_corr_20_inst_n.norm_inst_left.din_1_reg ;
  assign _05417_ = \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.Y  : 2'h0;
  assign _05420_ = _05421_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _05422_ = _05423_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _05420_ : 2'hx;
  assign _05423_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _10739_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10739_ = b[1:0];
      4'b??1?:
        _10739_ = b[3:2];
      4'b?1??:
        _10739_ = b[5:4];
      4'b1???:
        _10739_ = b[7:6];
      default:
        _10739_ = a;
    endcase
  endfunction
  assign _05424_ = _10739_(2'hx, { 6'h1b, _01666_ }, { _05429_, _05427_, _05426_, _05425_ });
  assign _05425_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05426_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05427_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05429_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.y ;
  function [0:0] _10744_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10744_ = b[0:0];
      4'b??1?:
        _10744_ = b[1:1];
      4'b?1??:
        _10744_ = b[2:2];
      4'b1???:
        _10744_ = b[3:3];
      default:
        _10744_ = a;
    endcase
  endfunction
  assign _05430_ = _10744_(1'hx, 4'h2, { _05434_, _05433_, _05432_, _05431_ });
  assign _05431_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05432_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05433_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05434_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.y ;
  function [0:0] _10749_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10749_ = b[0:0];
      4'b??1?:
        _10749_ = b[1:1];
      4'b?1??:
        _10749_ = b[2:2];
      4'b1???:
        _10749_ = b[3:3];
      default:
        _10749_ = a;
    endcase
  endfunction
  assign _05435_ = _10749_(1'hx, 4'h4, { _05439_, _05438_, _05437_, _05436_ });
  assign _05436_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05437_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05438_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05447_ = _05455_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _05418_;
  assign _05439_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.y ;
  function [0:0] _10755_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10755_ = b[0:0];
      4'b??1?:
        _10755_ = b[1:1];
      4'b?1??:
        _10755_ = b[2:2];
      4'b1???:
        _10755_ = b[3:3];
      default:
        _10755_ = a;
    endcase
  endfunction
  assign _05440_ = _10755_(1'hx, 4'h4, { _05444_, _05443_, _05442_, _05441_ });
  assign _05441_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05442_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05443_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05444_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.y ;
  assign _05445_ = _05446_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _01701_[3:0] : \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Count ;
  assign _05448_ = _05449_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _05445_;
  assign _05450_ = _05451_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _05448_;
  assign _05452_ = _05453_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [15] : 1'h0;
  assign _05454_ = _05456_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _05452_;
  assign _05457_ = _05458_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _01724_ : \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA ;
  assign _05459_ = _05460_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.din_2_tmp2  : _05457_;
  assign _05461_ = _05462_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _05459_;
  assign _05469_ = _05476_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_20[17], corr_out_20[15:9] } : \port_bus_1to0_inst.v_corr_10_00_tmp ;
  assign _05463_ = _05464_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _01723_ : \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder ;
  assign _05465_ = _05466_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _01727_[7:0] : _05463_;
  assign _05467_ = _05468_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _05465_;
  assign _05470_ = _05471_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.add_out  : \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.RegB ;
  assign _05472_ = _05473_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _05470_;
  assign _05474_ = _01719_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _05477_ = _05478_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05474_ : 1'hx;
  assign _05478_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05479_ = _05480_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _05481_ = _05482_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05479_ : 1'hx;
  assign _05482_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05487_ = _05492_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _05469_;
  assign _05483_ = _05430_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _05485_ = _05486_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05483_ : 1'hx;
  assign _05486_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _05488_ = _05489_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _05489_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _05490_ = _05430_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _05493_ = _05494_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05490_ : 1'hx;
  assign _05494_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _10789_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10789_ = b[0:0];
      2'b1?:
        _10789_ = b[1:1];
      default:
        _10789_ = a;
    endcase
  endfunction
  assign _05495_ = _10789_(1'h0, { _01695_, 1'h1 }, { _05497_, _05496_ });
  assign _05496_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05497_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _10792_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10792_ = b[0:0];
      2'b1?:
        _10792_ = b[1:1];
      default:
        _10792_ = a;
    endcase
  endfunction
  assign _05498_ = _10792_(1'h0, { _01696_, _01698_ }, { _05500_, _05499_ });
  assign _05506_ = _05511_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_45[17], corr_out_45[15:9] } : \port_bus_1to0_inst.v_corr_05_05_tmp ;
  assign _05499_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05500_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _10796_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10796_ = b[0:0];
      2'b1?:
        _10796_ = b[1:1];
      default:
        _10796_ = a;
    endcase
  endfunction
  assign _05501_ = _10796_(1'h0, { _01693_, 1'h1 }, { _05503_, _05502_ });
  assign _05502_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05503_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _05504_ = _05505_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _05505_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _05507_ = _05508_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _05508_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05509_ = _05510_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _01694_ : 1'h0;
  assign _05510_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _10805_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10805_ = b[0:0];
      2'b1?:
        _10805_ = b[1:1];
      default:
        _10805_ = a;
    endcase
  endfunction
  assign _05512_ = _10805_(1'h0, 2'h3, { _05514_, _05513_ });
  assign _05513_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05514_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _05515_ = _05516_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _05516_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _05517_ = \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Y  : 2'h0;
  assign _05523_ = _05530_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _05506_;
  assign _05519_ = _05520_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _05521_ = _05522_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _05519_ : 2'hx;
  assign _05522_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _05524_ = _01719_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _05526_ = _05527_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _05524_ : 2'hx;
  assign _05527_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _05528_ = _05430_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _05531_ = _05532_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _05528_ : 2'hx;
  assign _05532_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [1:0] _10821_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _10821_ = b[1:0];
      3'b?1?:
        _10821_ = b[3:2];
      3'b1??:
        _10821_ = b[5:4];
      default:
        _10821_ = a;
    endcase
  endfunction
  assign _05533_ = _10821_(2'h0, { _01697_, _01699_, _01700_ }, { _05536_, _05535_, _05534_ });
  assign _05534_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _05535_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _05536_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _05537_ = \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.Y  : 2'h0;
  assign _05548_ = _05559_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_44[17], corr_out_44[15:9] } : \port_bus_1to0_inst.v_corr_05_04_tmp ;
  assign _05539_ = _05540_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _05541_ = _05542_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _05539_ : 2'hx;
  assign _05542_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _10830_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10830_ = b[1:0];
      4'b??1?:
        _10830_ = b[3:2];
      4'b?1??:
        _10830_ = b[5:4];
      4'b1???:
        _10830_ = b[7:6];
      default:
        _10830_ = a;
    endcase
  endfunction
  assign _05543_ = _10830_(2'hx, { 6'h1b, _01595_ }, { _05547_, _05546_, _05545_, _05544_ });
  assign _05544_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05545_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05546_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05547_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.y ;
  function [0:0] _10835_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10835_ = b[0:0];
      4'b??1?:
        _10835_ = b[1:1];
      4'b?1??:
        _10835_ = b[2:2];
      4'b1???:
        _10835_ = b[3:3];
      default:
        _10835_ = a;
    endcase
  endfunction
  assign _05549_ = _10835_(1'hx, 4'h2, { _05553_, _05552_, _05551_, _05550_ });
  assign _05550_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05551_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05552_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05553_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.y ;
  function [0:0] _10840_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10840_ = b[0:0];
      4'b??1?:
        _10840_ = b[1:1];
      4'b?1??:
        _10840_ = b[2:2];
      4'b1???:
        _10840_ = b[3:3];
      default:
        _10840_ = a;
    endcase
  endfunction
  assign _05554_ = _10840_(1'hx, 4'h4, { _05558_, _05557_, _05556_, _05555_ });
  assign _05555_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05556_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05557_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05558_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.y ;
  function [0:0] _10845_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _10845_ = b[0:0];
      4'b??1?:
        _10845_ = b[1:1];
      4'b?1??:
        _10845_ = b[2:2];
      4'b1???:
        _10845_ = b[3:3];
      default:
        _10845_ = a;
    endcase
  endfunction
  assign _05560_ = _10845_(1'hx, 4'h4, { _05564_, _05563_, _05562_, _05561_ });
  assign _05561_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05562_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05563_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05564_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.y ;
  assign _05565_ = _05566_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _01630_[3:0] : \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Count ;
  assign _05567_ = _05568_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _05565_;
  assign _05575_ = _05582_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _05548_;
  assign _05569_ = _05570_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _05567_;
  assign _05571_ = _05572_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [15] : 1'h0;
  assign _05573_ = _05574_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _05571_;
  assign _05576_ = _05577_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _01653_ : \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA ;
  assign _05578_ = _05579_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.din_1_tmp2  : _05576_;
  assign _05580_ = _05581_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _05578_;
  assign _05583_ = _05584_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _01652_ : \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder ;
  assign _05585_ = _05586_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _01656_[7:0] : _05583_;
  assign _05587_ = _05588_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _05585_;
  assign _05589_ = _05590_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.add_out  : \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.RegB ;
  assign _05596_ = _05602_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_43[17], corr_out_43[15:9] } : \port_bus_1to0_inst.v_corr_05_03_tmp ;
  assign _05591_ = _05592_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _05589_;
  assign _05593_ = _01648_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _05595_ = _05597_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05593_ : 1'hx;
  assign _05597_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05598_ = _05599_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _05600_ = _05601_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05598_ : 1'hx;
  assign _05601_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05603_ = _05549_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _05605_ = _05606_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05603_ : 1'hx;
  assign _05606_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _05612_ = _05619_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _05596_;
  assign _05607_ = _05608_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _05608_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _05609_ = _05549_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _05611_ = _05613_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05609_ : 1'hx;
  assign _05613_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _10880_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10880_ = b[0:0];
      2'b1?:
        _10880_ = b[1:1];
      default:
        _10880_ = a;
    endcase
  endfunction
  assign _05614_ = _10880_(1'h0, { _01624_, 1'h1 }, { _05616_, _05615_ });
  assign _05615_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05616_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _10883_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10883_ = b[0:0];
      2'b1?:
        _10883_ = b[1:1];
      default:
        _10883_ = a;
    endcase
  endfunction
  assign _05617_ = _10883_(1'h0, { _01625_, _01627_ }, { _05620_, _05618_ });
  assign _05618_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05620_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _10886_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10886_ = b[0:0];
      2'b1?:
        _10886_ = b[1:1];
      default:
        _10886_ = a;
    endcase
  endfunction
  assign _05621_ = _10886_(1'h0, { _01622_, 1'h1 }, { _05623_, _05622_ });
  assign _05622_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05623_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _05624_ = _05625_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _05625_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _05631_ = _05638_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_42[17], corr_out_42[15:9] } : \port_bus_1to0_inst.v_corr_05_02_tmp ;
  assign _05626_ = _05627_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _05627_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05628_ = _05629_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _01623_ : 1'h0;
  assign _05629_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _10896_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _10896_ = b[0:0];
      2'b1?:
        _10896_ = b[1:1];
      default:
        _10896_ = a;
    endcase
  endfunction
  assign _05630_ = _10896_(1'h0, 2'h3, { _05633_, _05632_ });
  assign _05632_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05633_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _05634_ = _05635_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _05635_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _05636_ = \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Y  : 2'h0;
  assign _05639_ = _05640_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _05641_ = _05642_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _05639_ : 2'hx;
  assign _05642_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _05643_ = _01648_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _05650_ = _05658_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _05631_;
  assign _05645_ = _05646_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _05643_ : 2'hx;
  assign _05646_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _05647_ = _05549_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _05649_ = _05651_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _05647_ : 2'hx;
  assign _05651_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [1:0] _10912_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _10912_ = b[1:0];
      3'b?1?:
        _10912_ = b[3:2];
      3'b1??:
        _10912_ = b[5:4];
      default:
        _10912_ = a;
    endcase
  endfunction
  assign _05652_ = _10912_(2'h0, { _01626_, _01628_, _01629_ }, { _05655_, _05654_, _05653_ });
  assign _05653_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _05654_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _05655_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _05656_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.din_2_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1437.10-1444.13" *) _01585_ : _01579_;
  assign _05659_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.din_1_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1429.10-1436.13" *) _01584_ : \wrapper_norm_corr_20_inst_n.norm_inst_right.din_1_reg ;
  assign _05661_ = _05662_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1415.10-1424.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_in  : \wrapper_norm_corr_20_inst_n.norm_inst_right.din_2_reg ;
  assign _05663_ = _05664_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1415.10-1424.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_rn  : \wrapper_norm_corr_20_inst_n.norm_inst_right.din_1_reg ;
  assign _05665_ = _05666_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.corr_out ;
  assign _05673_ = _05680_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_41[17], corr_out_41[15:9] } : \port_bus_1to0_inst.v_corr_05_01_tmp ;
  assign _05667_ = _05668_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.corr_out ;
  assign _05669_ = _05670_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.corr_out ;
  assign _05671_ = _05672_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.corr_out ;
  assign _05674_ = _05675_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.corr_out ;
  assign _05676_ = _05677_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.corr_out ;
  assign _05678_ = _05679_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.corr_out ;
  assign _05681_ = _05682_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.corr_out ;
  assign _05683_ = _05684_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.corr_out ;
  assign _05685_ = _05686_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.corr_out ;
  assign _05687_ = _05688_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.corr_out ;
  assign _05695_ = _05702_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _05673_;
  assign _05689_ = _05690_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.corr_out ;
  assign _05691_ = _05692_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.corr_out ;
  assign _05693_ = _05694_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.corr_out ;
  assign _05696_ = _05697_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.corr_out ;
  assign _05698_ = _05699_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.corr_out ;
  assign _05700_ = _05701_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.corr_out ;
  assign _05703_ = _05704_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.corr_out ;
  assign _05705_ = _05706_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.corr_out ;
  assign _05707_ = _05708_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.corr_out ;
  assign _05709_ = _05710_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.corr_out_tmp  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.corr_out ;
  assign _05717_ = _05724_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) { corr_out_40[17], corr_out_40[15:9] } : \port_bus_1to0_inst.v_corr_05_00_tmp ;
  assign _05711_ = _05712_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.dout_2  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_20.dout_2 ;
  assign _05713_ = _05714_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.dout_1  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_20.dout_1 ;
  assign _05715_ = _05716_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.dout_2  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.dout_2 ;
  assign _05718_ = _05719_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.dout_1  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.dout_1 ;
  assign _05720_ = _05721_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.dout_2  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.dout_2 ;
  assign _05722_ = _05723_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.dout_1  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.dout_1 ;
  assign _05725_ = _05726_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.dout_2  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.dout_2 ;
  assign _05727_ = _05728_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.dout_1  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.dout_1 ;
  assign _05729_ = _05730_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.dout_2  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.dout_2 ;
  assign _05731_ = _05732_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.dout_1  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.dout_1 ;
  assign _05739_ = _05746_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 8'h00 : _05717_;
  assign _05733_ = _05734_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.dout_2  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.dout_2 ;
  assign _05735_ = _05736_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.dout_1  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.dout_1 ;
  assign _05737_ = _05738_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.dout_2  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.dout_2 ;
  assign _05740_ = _05741_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.dout_1  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.dout_1 ;
  assign _05742_ = _05743_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.dout_2  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.dout_2 ;
  assign _05744_ = _05745_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.dout_1  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.dout_1 ;
  assign _05747_ = _05748_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.dout_2  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.dout_2 ;
  assign _05749_ = _05750_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.dout_1  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.dout_1 ;
  assign _05751_ = _05752_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.dout_2  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.dout_2 ;
  assign _05753_ = _05754_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.dout_1  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.dout_1 ;
  assign _05761_ = _05768_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) \port_bus_2to1_1_inst.svid_comp_switch  : \port_bus_1to0_inst.svid_comp_switch_tmp ;
  assign _05755_ = _05756_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.dout_2  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.dout_2 ;
  assign _05757_ = _05758_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.dout_1  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.dout_1 ;
  assign _05759_ = _05760_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.dout_2  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.dout_2 ;
  assign _05762_ = _05763_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.dout_1  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.dout_1 ;
  assign _05764_ = _05765_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.dout_2  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.dout_2 ;
  assign _05766_ = _05767_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.dout_1  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.dout_1 ;
  assign _05769_ = _05770_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.dout_2  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.dout_2 ;
  assign _05771_ = _05772_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.dout_1  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.dout_1 ;
  assign _05773_ = _05774_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.dout_2  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.dout_2 ;
  assign _05775_ = _05776_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.dout_1  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.dout_1 ;
  assign _05783_ = _05790_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 1'h0 : _05761_;
  assign _05777_ = _05778_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.dout_2  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.dout_2 ;
  assign _05779_ = _05780_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.dout_1  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.dout_1 ;
  assign _05781_ = _05782_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.dout_2  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.dout_2 ;
  assign _05784_ = _05785_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.dout_1  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.dout_1 ;
  assign _05786_ = _05787_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.dout_2  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.dout_2 ;
  assign _05788_ = _05789_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.dout_1  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.dout_1 ;
  assign _05791_ = _05792_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.dout_2  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.dout_2 ;
  assign _05793_ = _05794_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.dout_1  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.dout_1 ;
  assign _05795_ = _05796_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.dout_2  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.dout_2 ;
  assign _05797_ = _05798_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.dout_1  : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.dout_1 ;
  assign _05805_ = _05812_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2176.7-2261.13" *) \port_bus_2to1_1_inst.vidin_addr_reg  : \port_bus_1to0_inst.vidin_addr_reg_tmp ;
  assign _05799_ = _05800_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.dout_2 ;
  assign _05801_ = _05802_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.dout_1 ;
  assign _05803_ = _05804_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_r_1.dout_2 ;
  assign _05806_ = _05807_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_r_1.dout_1 ;
  assign _05808_ = _05809_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_20 ;
  assign _05810_ = _05811_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_19 ;
  assign _05813_ = _05814_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_18 ;
  assign _05815_ = _05816_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_17 ;
  assign _05817_ = _05818_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_16 ;
  assign _05819_ = _05820_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_15 ;
  assign _05827_ = _05834_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2133.2-2261.13" *) 19'h00000 : _05805_;
  assign _05821_ = _05822_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_14 ;
  assign _05823_ = _05824_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_13 ;
  assign _05825_ = _05826_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_12 ;
  assign _05828_ = _05829_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_11 ;
  assign _05830_ = _05831_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_10 ;
  assign _05832_ = _05833_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_9 ;
  assign _05835_ = _05836_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_8 ;
  assign _05837_ = _05838_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_7 ;
  assign _05839_ = _05840_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_6 ;
  assign _05841_ = _05842_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_5 ;
  assign _05849_ = _05856_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2111.2-2130.5" *) 8'h00 : \port_bus_1to0_inst.bus_word_6_tmp ;
  assign _05843_ = _05844_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_4 ;
  assign _05845_ = _05846_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_3 ;
  assign _05847_ = _05848_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_2 ;
  assign _05850_ = _05851_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_1 ;
  assign _05852_ = _05853_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.corr_out  : \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_0 ;
  assign _05854_ = \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.Y  : 2'h0;
  assign _05857_ = _05858_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _05859_ = _05860_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _05857_ : 2'hx;
  assign _05860_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _11019_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11019_ = b[1:0];
      4'b??1?:
        _11019_ = b[3:2];
      4'b?1??:
        _11019_ = b[5:4];
      4'b1???:
        _11019_ = b[7:6];
      default:
        _11019_ = a;
    endcase
  endfunction
  assign _05861_ = _11019_(2'hx, { 6'h1b, _02080_ }, { _05865_, _05864_, _05863_, _05862_ });
  assign _05862_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05863_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05864_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05865_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.y ;
  function [0:0] _11024_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11024_ = b[0:0];
      4'b??1?:
        _11024_ = b[1:1];
      4'b?1??:
        _11024_ = b[2:2];
      4'b1???:
        _11024_ = b[3:3];
      default:
        _11024_ = a;
    endcase
  endfunction
  assign _05866_ = _11024_(1'hx, 4'h2, { _05870_, _05869_, _05868_, _05867_ });
  assign _05877_ = _05886_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2111.2-2130.5" *) 8'h00 : \port_bus_1to0_inst.bus_word_5_tmp ;
  assign _05867_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05868_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05869_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05870_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.y ;
  function [0:0] _11030_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11030_ = b[0:0];
      4'b??1?:
        _11030_ = b[1:1];
      4'b?1??:
        _11030_ = b[2:2];
      4'b1???:
        _11030_ = b[3:3];
      default:
        _11030_ = a;
    endcase
  endfunction
  assign _05871_ = _11030_(1'hx, 4'h4, { _05875_, _05874_, _05873_, _05872_ });
  assign _05872_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05873_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05874_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05875_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.y ;
  function [0:0] _11035_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11035_ = b[0:0];
      4'b??1?:
        _11035_ = b[1:1];
      4'b?1??:
        _11035_ = b[2:2];
      4'b1???:
        _11035_ = b[3:3];
      default:
        _11035_ = a;
    endcase
  endfunction
  assign _05876_ = _11035_(1'hx, 4'h4, { _05881_, _05880_, _05879_, _05878_ });
  assign _05878_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05879_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05880_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05881_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.y ;
  assign _05882_ = _05883_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _02115_[3:0] : \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Count ;
  assign _05884_ = _05885_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _05882_;
  assign _05887_ = _05888_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _05884_;
  assign _05889_ = _05890_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [15] : 1'h0;
  assign _05891_ = _05892_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _05889_;
  assign _05900_ = _05908_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2111.2-2130.5" *) 8'h00 : \port_bus_1to0_inst.bus_word_4_tmp ;
  assign _05893_ = _05894_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _02138_ : \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA ;
  assign _05895_ = _05896_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.din_2_tmp2  : _05893_;
  assign _05897_ = _05898_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _05895_;
  assign _05899_ = _05901_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _02137_ : \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder ;
  assign _05902_ = _05903_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _02141_[7:0] : _05899_;
  assign _05904_ = _05905_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _05902_;
  assign _05906_ = _05907_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.add_out  : \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.RegB ;
  assign _05909_ = _05910_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _05906_;
  assign _05911_ = _02133_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _05913_ = _05914_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05911_ : 1'hx;
  assign _05914_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05919_ = _05924_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2111.2-2130.5" *) 8'h00 : \port_bus_1to0_inst.bus_word_3_tmp ;
  assign _05915_ = _05916_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _05917_ = _05918_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05915_ : 1'hx;
  assign _05918_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05920_ = _05866_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _05922_ = _05923_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05920_ : 1'hx;
  assign _05923_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _05925_ = _05926_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _05926_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _05927_ = _05866_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _05929_ = _05930_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _05927_ : 1'hx;
  assign _05930_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _05937_ = _05943_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2111.2-2130.5" *) 8'h00 : \port_bus_1to0_inst.bus_word_2_tmp ;
  function [0:0] _11070_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11070_ = b[0:0];
      2'b1?:
        _11070_ = b[1:1];
      default:
        _11070_ = a;
    endcase
  endfunction
  assign _05931_ = _11070_(1'h0, { _02109_, 1'h1 }, { _05933_, _05932_ });
  assign _05932_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05933_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _11073_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11073_ = b[0:0];
      2'b1?:
        _11073_ = b[1:1];
      default:
        _11073_ = a;
    endcase
  endfunction
  assign _05934_ = _11073_(1'h0, { _02110_, _02112_ }, { _05936_, _05935_ });
  assign _05935_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05936_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _11076_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11076_ = b[0:0];
      2'b1?:
        _11076_ = b[1:1];
      default:
        _11076_ = a;
    endcase
  endfunction
  assign _05938_ = _11076_(1'h0, { _02107_, 1'h1 }, { _05940_, _05939_ });
  assign _05939_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05940_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _05941_ = _05942_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _05942_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _05944_ = _05945_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _05945_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05946_ = _05947_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _02108_ : 1'h0;
  assign _05947_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _11085_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11085_ = b[0:0];
      2'b1?:
        _11085_ = b[1:1];
      default:
        _11085_ = a;
    endcase
  endfunction
  assign _05948_ = _11085_(1'h0, 2'h3, { _05950_, _05949_ });
  assign _05949_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _05955_ = _05962_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2111.2-2130.5" *) 8'h00 : \port_bus_1to0_inst.bus_word_1_tmp ;
  assign _05950_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _05951_ = _05952_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _05952_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _05953_ = \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Y  : 2'h0;
  assign _05956_ = _05957_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _05958_ = _05959_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _05956_ : 2'hx;
  assign _05959_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _05960_ = _02133_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _05963_ = _05964_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _05960_ : 2'hx;
  assign _05964_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _05965_ = _05866_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _05967_ = _05968_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _05965_ : 2'hx;
  assign _05968_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _05976_ = _05987_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2111.2-2130.5" *) 3'h0 : \port_bus_1to0_inst.counter_out_tmp ;
  function [1:0] _11102_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _11102_ = b[1:0];
      3'b?1?:
        _11102_ = b[3:2];
      3'b1??:
        _11102_ = b[5:4];
      default:
        _11102_ = a;
    endcase
  endfunction
  assign _05969_ = _11102_(2'h0, { _02111_, _02113_, _02114_ }, { _05972_, _05971_, _05970_ });
  assign _05970_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _05971_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _05972_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _05973_ = \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.Y  : 2'h0;
  assign _05975_ = _05977_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _05978_ = _05979_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _05975_ : 2'hx;
  assign _05979_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _11110_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11110_ = b[1:0];
      4'b??1?:
        _11110_ = b[3:2];
      4'b?1??:
        _11110_ = b[5:4];
      4'b1???:
        _11110_ = b[7:6];
      default:
        _11110_ = a;
    endcase
  endfunction
  assign _05980_ = _11110_(2'hx, { 6'h1b, _02009_ }, { _05984_, _05983_, _05982_, _05981_ });
  assign _05981_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05982_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05983_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05984_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.y ;
  function [0:0] _11115_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11115_ = b[0:0];
      4'b??1?:
        _11115_ = b[1:1];
      4'b?1??:
        _11115_ = b[2:2];
      4'b1???:
        _11115_ = b[3:3];
      default:
        _11115_ = a;
    endcase
  endfunction
  assign _05985_ = _11115_(1'hx, 4'h2, { _05990_, _05989_, _05988_, _05986_ });
  assign _05986_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05988_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05989_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05990_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.y ;
  function [0:0] _11120_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11120_ = b[0:0];
      4'b??1?:
        _11120_ = b[1:1];
      4'b?1??:
        _11120_ = b[2:2];
      4'b1???:
        _11120_ = b[3:3];
      default:
        _11120_ = a;
    endcase
  endfunction
  assign _05991_ = _11120_(1'hx, 4'h4, { _05995_, _05994_, _05993_, _05992_ });
  assign _05992_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _05993_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05994_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _05995_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.y ;
  function [0:0] _11125_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11125_ = b[0:0];
      4'b??1?:
        _11125_ = b[1:1];
      4'b?1??:
        _11125_ = b[2:2];
      4'b1???:
        _11125_ = b[3:3];
      default:
        _11125_ = a;
    endcase
  endfunction
  assign _05996_ = _11125_(1'hx, 4'h4, { _06000_, _05999_, _05998_, _05997_ });
  assign _05997_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _06005_ = \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.Y  : 2'h0;
  assign _05998_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _05999_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _06000_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.y ;
  assign _06001_ = _06002_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _02044_[3:0] : \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Count ;
  assign _06003_ = _06004_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _06001_;
  assign _06006_ = _06007_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _06003_;
  assign _06008_ = _06009_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [15] : 1'h0;
  assign _06010_ = _06011_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _06008_;
  assign _06012_ = _06014_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _02067_ : \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA ;
  assign _06015_ = _06016_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.din_1_tmp2  : _06012_;
  assign _06017_ = _06018_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _06015_;
  assign _06019_ = _06020_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _02066_ : \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder ;
  assign _06027_ = _06034_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _06021_ = _06022_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _02070_[7:0] : _06019_;
  assign _06023_ = _06024_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _06021_;
  assign _06025_ = _06026_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.add_out  : \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.RegB ;
  assign _06028_ = _06029_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _06025_;
  assign _06030_ = _02062_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _06032_ = _06033_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _06030_ : 1'hx;
  assign _06033_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06039_ = _06045_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _06027_ : 2'hx;
  assign _06035_ = _06036_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _06037_ = _06038_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _06035_ : 1'hx;
  assign _06038_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06040_ = _05985_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _06042_ = _06043_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _06040_ : 1'hx;
  assign _06043_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _06044_ = _06046_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _06045_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _11157_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11157_ = b[1:0];
      4'b??1?:
        _11157_ = b[3:2];
      4'b?1??:
        _11157_ = b[5:4];
      4'b1???:
        _11157_ = b[7:6];
      default:
        _11157_ = a;
    endcase
  endfunction
  assign _06051_ = _11157_(2'hx, { 6'h1b, _02496_ }, { _06077_, _06072_, _06065_, _06058_ });
  assign _06046_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _06047_ = _05985_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _06049_ = _06050_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _06047_ : 1'hx;
  assign _06050_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _11162_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11162_ = b[0:0];
      2'b1?:
        _11162_ = b[1:1];
      default:
        _11162_ = a;
    endcase
  endfunction
  assign _06052_ = _11162_(1'h0, { _02038_, 1'h1 }, { _06054_, _06053_ });
  assign _06053_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06054_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _11165_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11165_ = b[0:0];
      2'b1?:
        _11165_ = b[1:1];
      default:
        _11165_ = a;
    endcase
  endfunction
  assign _06055_ = _11165_(1'h0, { _02039_, _02041_ }, { _06057_, _06056_ });
  assign _06056_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06057_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _06058_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [0:0] _11169_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11169_ = b[0:0];
      2'b1?:
        _11169_ = b[1:1];
      default:
        _11169_ = a;
    endcase
  endfunction
  assign _06059_ = _11169_(1'h0, { _02036_, 1'h1 }, { _06061_, _06060_ });
  assign _06060_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06061_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _06062_ = _06063_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _06063_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _06064_ = _06066_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _06065_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _06066_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06067_ = _06068_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _02037_ : 1'h0;
  assign _06068_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _11179_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11179_ = b[0:0];
      2'b1?:
        _11179_ = b[1:1];
      default:
        _11179_ = a;
    endcase
  endfunction
  assign _06069_ = _11179_(1'h0, 2'h3, { _06071_, _06070_ });
  assign _06070_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06071_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _06072_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _06073_ = _06074_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _06074_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _06075_ = \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Y  : 2'h0;
  assign _06077_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.y ;
  function [0:0] _11187_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11187_ = b[0:0];
      4'b??1?:
        _11187_ = b[1:1];
      4'b?1??:
        _11187_ = b[2:2];
      4'b1???:
        _11187_ = b[3:3];
      default:
        _11187_ = a;
    endcase
  endfunction
  assign _06085_ = _11187_(1'hx, 4'h2, { _06118_, _06107_, _06100_, _06091_ });
  assign _06078_ = _06079_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _06080_ = _06081_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _06078_ : 2'hx;
  assign _06081_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _06082_ = _02062_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _06084_ = _06086_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _06082_ : 2'hx;
  assign _06086_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _06087_ = _05985_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _06089_ = _06090_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _06087_ : 2'hx;
  assign _06090_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _06091_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _11198_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _11198_ = b[1:0];
      3'b?1?:
        _11198_ = b[3:2];
      3'b1??:
        _11198_ = b[5:4];
      default:
        _11198_ = a;
    endcase
  endfunction
  assign _06092_ = _11198_(2'h0, { _02040_, _02042_, _02043_ }, { _06095_, _06094_, _06093_ });
  assign _06093_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _06094_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _06095_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _06096_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.din_2_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1437.10-1444.13" *) _01999_ : _01993_;
  assign _06098_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.din_1_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1429.10-1436.13" *) _01998_ : \wrapper_norm_corr_20_inst_p.norm_inst_left.din_1_reg ;
  assign _06100_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _06101_ = _06102_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1415.10-1424.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_ip  : \wrapper_norm_corr_20_inst_p.norm_inst_left.din_2_reg ;
  assign _06103_ = _06104_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1415.10-1424.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_rp  : \wrapper_norm_corr_20_inst_p.norm_inst_left.din_1_reg ;
  assign _06105_ = \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.Y  : 2'h0;
  assign _06107_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _06108_ = _06109_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _06110_ = _06111_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _06108_ : 2'hx;
  assign _06111_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _11212_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11212_ = b[1:0];
      4'b??1?:
        _11212_ = b[3:2];
      4'b?1??:
        _11212_ = b[5:4];
      4'b1???:
        _11212_ = b[7:6];
      default:
        _11212_ = a;
    endcase
  endfunction
  assign _06112_ = _11212_(2'hx, { 6'h1b, _02238_ }, { _06116_, _06115_, _06114_, _06113_ });
  assign _06113_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _06114_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _06115_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _06116_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.y ;
  function [0:0] _11217_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11217_ = b[0:0];
      4'b??1?:
        _11217_ = b[1:1];
      4'b?1??:
        _11217_ = b[2:2];
      4'b1???:
        _11217_ = b[3:3];
      default:
        _11217_ = a;
    endcase
  endfunction
  assign _06117_ = _11217_(1'hx, 4'h2, { _06122_, _06121_, _06120_, _06119_ });
  assign _06118_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.y ;
  function [0:0] _11219_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11219_ = b[0:0];
      4'b??1?:
        _11219_ = b[1:1];
      4'b?1??:
        _11219_ = b[2:2];
      4'b1???:
        _11219_ = b[3:3];
      default:
        _11219_ = a;
    endcase
  endfunction
  assign _06129_ = _11219_(1'hx, 4'h4, { _06161_, _06153_, _06145_, _06138_ });
  assign _06119_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _06120_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _06121_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _06122_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.y ;
  function [0:0] _11224_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11224_ = b[0:0];
      4'b??1?:
        _11224_ = b[1:1];
      4'b?1??:
        _11224_ = b[2:2];
      4'b1???:
        _11224_ = b[3:3];
      default:
        _11224_ = a;
    endcase
  endfunction
  assign _06123_ = _11224_(1'hx, 4'h4, { _06127_, _06126_, _06125_, _06124_ });
  assign _06124_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _06125_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _06126_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _06127_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.y ;
  function [0:0] _11229_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11229_ = b[0:0];
      4'b??1?:
        _11229_ = b[1:1];
      4'b?1??:
        _11229_ = b[2:2];
      4'b1???:
        _11229_ = b[3:3];
      default:
        _11229_ = a;
    endcase
  endfunction
  assign _06128_ = _11229_(1'hx, 4'h4, { _06133_, _06132_, _06131_, _06130_ });
  assign _06130_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _06131_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _06132_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _06133_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.y ;
  assign _06134_ = _06135_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _02273_[3:0] : \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Count ;
  assign _06136_ = _06137_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _06134_;
  assign _06138_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _06139_ = _06140_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _06136_;
  assign _06141_ = _06142_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [15] : 1'h0;
  assign _06143_ = _06144_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _06141_;
  assign _06145_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _06146_ = _06147_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _02296_ : \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA ;
  assign _06148_ = _06149_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.din_2_tmp2  : _06146_;
  assign _06150_ = _06151_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _06148_;
  assign _06152_ = _06154_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _02295_ : \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder ;
  assign _06153_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _06155_ = _06156_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _02299_[7:0] : _06152_;
  assign _06157_ = _06158_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _06155_;
  assign _06159_ = _06160_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.add_out  : \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.RegB ;
  assign _06161_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.y ;
  function [0:0] _11250_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11250_ = b[0:0];
      4'b??1?:
        _11250_ = b[1:1];
      4'b?1??:
        _11250_ = b[2:2];
      4'b1???:
        _11250_ = b[3:3];
      default:
        _11250_ = a;
    endcase
  endfunction
  assign _06168_ = _11250_(1'hx, 4'h4, { _06192_, _06185_, _06178_, _06173_ });
  assign _06162_ = _06163_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _06159_;
  assign _06164_ = _02291_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _06166_ = _06167_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _06164_ : 1'hx;
  assign _06167_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06169_ = _06170_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _06171_ = _06172_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _06169_ : 1'hx;
  assign _06172_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06173_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _06174_ = _06117_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _06176_ = _06177_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _06174_ : 1'hx;
  assign _06177_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _06178_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _06179_ = _06180_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _06180_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _06181_ = _06117_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _06183_ = _06184_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _06181_ : 1'hx;
  assign _06184_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _06185_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  function [0:0] _11269_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11269_ = b[0:0];
      2'b1?:
        _11269_ = b[1:1];
      default:
        _11269_ = a;
    endcase
  endfunction
  assign _06186_ = _11269_(1'h0, { _02267_, 1'h1 }, { _06188_, _06187_ });
  assign _06187_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06188_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _11272_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11272_ = b[0:0];
      2'b1?:
        _11272_ = b[1:1];
      default:
        _11272_ = a;
    endcase
  endfunction
  assign _06189_ = _11272_(1'h0, { _02268_, _02270_ }, { _06191_, _06190_ });
  assign _06190_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06191_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _06192_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.y ;
  function [0:0] _11276_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11276_ = b[0:0];
      2'b1?:
        _11276_ = b[1:1];
      default:
        _11276_ = a;
    endcase
  endfunction
  assign _06193_ = _11276_(1'h0, { _02265_, 1'h1 }, { _06195_, _06194_ });
  assign _06194_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06195_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _06196_ = _06197_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _06197_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _06204_ = _06210_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _02531_[3:0] : \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Count ;
  assign _06198_ = _06199_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _06199_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06200_ = _06201_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _02266_ : 1'h0;
  assign _06201_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _11286_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11286_ = b[0:0];
      2'b1?:
        _11286_ = b[1:1];
      default:
        _11286_ = a;
    endcase
  endfunction
  assign _06202_ = _11286_(1'h0, 2'h3, { _06205_, _06203_ });
  assign _06203_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06205_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _06206_ = _06207_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _06207_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _06208_ = \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Y  : 2'h0;
  assign _06211_ = _06212_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _06213_ = _06214_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _06211_ : 2'hx;
  assign _06214_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _06215_ = _02291_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _06223_ = _06231_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _06204_;
  assign _06217_ = _06218_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _06215_ : 2'hx;
  assign _06218_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _06219_ = _06117_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _06221_ = _06222_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _06219_ : 2'hx;
  assign _06222_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [1:0] _11302_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _11302_ = b[1:0];
      3'b?1?:
        _11302_ = b[3:2];
      3'b1??:
        _11302_ = b[5:4];
      default:
        _11302_ = a;
    endcase
  endfunction
  assign _06224_ = _11302_(2'h0, { _02269_, _02271_, _02272_ }, { _06227_, _06226_, _06225_ });
  assign _06225_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _06226_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _06227_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _06228_ = \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.Y  : 2'h0;
  assign _06230_ = _06232_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _06233_ = _06234_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _06230_ : 2'hx;
  assign _06234_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _11310_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11310_ = b[1:0];
      4'b??1?:
        _11310_ = b[3:2];
      4'b?1??:
        _11310_ = b[5:4];
      4'b1???:
        _11310_ = b[7:6];
      default:
        _11310_ = a;
    endcase
  endfunction
  assign _06235_ = _11310_(2'hx, { 6'h1b, _02167_ }, { _06239_, _06238_, _06237_, _06236_ });
  assign _06236_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _06237_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _06238_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _06239_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.y ;
  function [0:0] _11315_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11315_ = b[0:0];
      4'b??1?:
        _11315_ = b[1:1];
      4'b?1??:
        _11315_ = b[2:2];
      4'b1???:
        _11315_ = b[3:3];
      default:
        _11315_ = a;
    endcase
  endfunction
  assign _06240_ = _11315_(1'hx, 4'h2, { _06244_, _06243_, _06242_, _06241_ });
  assign _06241_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _06252_ = _06260_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _06223_;
  assign _06242_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _06243_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _06244_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.y ;
  function [0:0] _11321_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11321_ = b[0:0];
      4'b??1?:
        _11321_ = b[1:1];
      4'b?1??:
        _11321_ = b[2:2];
      4'b1???:
        _11321_ = b[3:3];
      default:
        _11321_ = a;
    endcase
  endfunction
  assign _06245_ = _11321_(1'hx, 4'h4, { _06249_, _06248_, _06247_, _06246_ });
  assign _06246_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _06247_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _06248_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _06249_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.y ;
  function [0:0] _11326_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11326_ = b[0:0];
      4'b??1?:
        _11326_ = b[1:1];
      4'b?1??:
        _11326_ = b[2:2];
      4'b1???:
        _11326_ = b[3:3];
      default:
        _11326_ = a;
    endcase
  endfunction
  assign _06250_ = _11326_(1'hx, 4'h4, { _06255_, _06254_, _06253_, _06251_ });
  assign _06251_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _06253_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _06254_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _06255_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.y ;
  assign _06256_ = _06257_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _02202_[3:0] : \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Count ;
  assign _06258_ = _06259_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _06256_;
  assign _06261_ = _06262_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _06258_;
  assign _06263_ = _06264_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [15] : 1'h0;
  assign _06265_ = _06266_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _06263_;
  assign _06267_ = _06268_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _02225_ : \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA ;
  assign _06275_ = _06282_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [15] : 1'h0;
  assign _06269_ = _06270_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.din_1_tmp2  : _06267_;
  assign _06271_ = _06272_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _06269_;
  assign _06273_ = _06274_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _02224_ : \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder ;
  assign _06276_ = _06277_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _02228_[7:0] : _06273_;
  assign _06278_ = _06279_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _06276_;
  assign _06280_ = _06281_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.add_out  : \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.RegB ;
  assign _06283_ = _06284_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _06280_;
  assign _06285_ = _02220_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _06287_ = _06288_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _06285_ : 1'hx;
  assign _06288_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06293_ = _06299_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _06275_;
  assign _06289_ = _06290_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _06291_ = _06292_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _06289_ : 1'hx;
  assign _06292_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06294_ = _06240_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _06296_ = _06297_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _06294_ : 1'hx;
  assign _06297_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _06298_ = _06300_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _06300_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _06301_ = _06240_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _06303_ = _06304_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _06301_ : 1'hx;
  assign _06304_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _06311_ = _06318_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _02554_ : \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA ;
  function [0:0] _11361_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11361_ = b[0:0];
      2'b1?:
        _11361_ = b[1:1];
      default:
        _11361_ = a;
    endcase
  endfunction
  assign _06305_ = _11361_(1'h0, { _02196_, 1'h1 }, { _06307_, _06306_ });
  assign _06306_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06307_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _11364_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11364_ = b[0:0];
      2'b1?:
        _11364_ = b[1:1];
      default:
        _11364_ = a;
    endcase
  endfunction
  assign _06308_ = _11364_(1'h0, { _02197_, _02199_ }, { _06310_, _06309_ });
  assign _06309_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06310_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _11367_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11367_ = b[0:0];
      2'b1?:
        _11367_ = b[1:1];
      default:
        _11367_ = a;
    endcase
  endfunction
  assign _06312_ = _11367_(1'h0, { _02194_, 1'h1 }, { _06314_, _06313_ });
  assign _06313_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06314_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _06315_ = _06316_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _06316_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _06317_ = _06319_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _06319_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06320_ = _06321_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _02195_ : 1'h0;
  assign _06321_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _11376_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11376_ = b[0:0];
      2'b1?:
        _11376_ = b[1:1];
      default:
        _11376_ = a;
    endcase
  endfunction
  assign _06322_ = _11376_(1'h0, 2'h3, { _06324_, _06323_ });
  assign _06323_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06324_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _06329_ = _06337_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.din_2_tmp2  : _06311_;
  assign _06325_ = _06326_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _06326_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _06327_ = \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Y  : 2'h0;
  assign _06330_ = _06331_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _06332_ = _06333_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _06330_ : 2'hx;
  assign _06333_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _06334_ = _02220_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _06336_ = _06338_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _06334_ : 2'hx;
  assign _06338_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _06339_ = _06240_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _06341_ = _06342_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _06339_ : 2'hx;
  assign _06342_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _06351_ = _06358_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _06329_;
  function [1:0] _11393_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _11393_ = b[1:0];
      3'b?1?:
        _11393_ = b[3:2];
      3'b1??:
        _11393_ = b[5:4];
      default:
        _11393_ = a;
    endcase
  endfunction
  assign _06343_ = _11393_(2'h0, { _02198_, _02200_, _02201_ }, { _06346_, _06345_, _06344_ });
  assign _06344_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _06345_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _06346_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.y ;
  assign _06347_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.din_2_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1437.10-1444.13" *) _02157_ : _02151_;
  assign _06349_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.din_1_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1429.10-1436.13" *) _02156_ : \wrapper_norm_corr_20_inst_p.norm_inst_right.din_1_reg ;
  assign _06352_ = _06353_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1415.10-1424.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_ip  : \wrapper_norm_corr_20_inst_p.norm_inst_right.din_2_reg ;
  assign _06354_ = _06355_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1415.10-1424.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_rp  : \wrapper_norm_corr_20_inst_p.norm_inst_right.din_1_reg ;
  assign _06356_ = _06357_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.corr_out ;
  assign _06359_ = _06360_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.corr_out ;
  assign _06361_ = _06362_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.corr_out ;
  assign _06363_ = _06364_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.corr_out ;
  assign _06365_ = _06366_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.corr_out ;
  assign _06373_ = _06380_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _02553_ : \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder ;
  assign _06367_ = _06368_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.corr_out ;
  assign _06369_ = _06370_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.corr_out ;
  assign _06371_ = _06372_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.corr_out ;
  assign _06374_ = _06375_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.corr_out ;
  assign _06376_ = _06377_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.corr_out ;
  assign _06378_ = _06379_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.corr_out ;
  assign _06381_ = _06382_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.corr_out ;
  assign _06383_ = _06384_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.corr_out ;
  assign _06385_ = _06386_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.corr_out ;
  assign _06387_ = _06388_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.corr_out ;
  assign _06395_ = _06402_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _02557_[7:0] : _06373_;
  assign _06389_ = _06390_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.corr_out ;
  assign _06391_ = _06392_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.corr_out ;
  assign _06393_ = _06394_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.corr_out ;
  assign _06396_ = _06397_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.corr_out ;
  assign _06398_ = _06399_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.corr_out ;
  assign _06400_ = _06401_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1377.11-1384.14" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.corr_out_tmp  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.corr_out ;
  assign _06403_ = _06404_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.dout_2  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_20.dout_2 ;
  assign _06405_ = _06406_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.dout_1  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_20.dout_1 ;
  assign _06407_ = _06408_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.dout_2  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.dout_2 ;
  assign _06409_ = _06410_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.dout_1  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.dout_1 ;
  assign _06417_ = _06424_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _06395_;
  assign _06411_ = _06412_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.dout_2  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.dout_2 ;
  assign _06413_ = _06414_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.dout_1  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.dout_1 ;
  assign _06415_ = _06416_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.dout_2  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.dout_2 ;
  assign _06418_ = _06419_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.dout_1  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.dout_1 ;
  assign _06420_ = _06421_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.dout_2  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.dout_2 ;
  assign _06422_ = _06423_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.dout_1  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.dout_1 ;
  assign _06425_ = _06426_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.dout_2  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.dout_2 ;
  assign _06427_ = _06428_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.dout_1  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.dout_1 ;
  assign _06429_ = _06430_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.dout_2  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.dout_2 ;
  assign _06431_ = _06432_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.dout_1  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.dout_1 ;
  assign _06439_ = _06446_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.add_out  : \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.RegB ;
  assign _06433_ = _06434_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.dout_2  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.dout_2 ;
  assign _06435_ = _06436_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.dout_1  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.dout_1 ;
  assign _06437_ = _06438_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.dout_2  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.dout_2 ;
  assign _06440_ = _06441_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.dout_1  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.dout_1 ;
  assign _06442_ = _06443_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.dout_2  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.dout_2 ;
  assign _06444_ = _06445_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.dout_1  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.dout_1 ;
  assign _06447_ = _06448_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.dout_2  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.dout_2 ;
  assign _06449_ = _06450_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.dout_1  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.dout_1 ;
  assign _06451_ = _06452_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.dout_2  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.dout_2 ;
  assign _06453_ = _06454_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.dout_1  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.dout_1 ;
  assign _06461_ = _06468_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _06439_;
  assign _06455_ = _06456_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.dout_2  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.dout_2 ;
  assign _06457_ = _06458_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.dout_1  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.dout_1 ;
  assign _06459_ = _06460_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.dout_2  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.dout_2 ;
  assign _06462_ = _06463_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.dout_1  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.dout_1 ;
  assign _06464_ = _06465_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.dout_2  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.dout_2 ;
  assign _06466_ = _06467_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.dout_1  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.dout_1 ;
  assign _06469_ = _06470_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.dout_2  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.dout_2 ;
  assign _06471_ = _06472_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.dout_1  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.dout_1 ;
  assign _06473_ = _06474_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.dout_2  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.dout_2 ;
  assign _06475_ = _06476_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.dout_1  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.dout_1 ;
  assign _06477_ = _06478_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.dout_2  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.dout_2 ;
  assign _06479_ = _06480_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.dout_1  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.dout_1 ;
  assign _06481_ = _06482_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.dout_2  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.dout_2 ;
  assign _06483_ = _06484_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.dout_1  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.dout_1 ;
  assign _06485_ = _06486_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.dout_2  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.dout_2 ;
  assign _06487_ = _06488_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.dout_1  : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.dout_1 ;
  assign _06496_ = _02549_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _06489_ = _06490_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.dout_2 ;
  assign _06491_ = _06492_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.dout_1 ;
  assign _06493_ = _06494_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_r_1.dout_2 ;
  assign _06495_ = _06497_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1340.10-1349.6" *) \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [7:0] : \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_r_1.dout_1 ;
  assign _06498_ = _06499_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_20 ;
  assign _06500_ = _06501_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_19 ;
  assign _06502_ = _06503_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_18 ;
  assign _06511_ = _06519_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _06496_ : 1'hx;
  assign _06505_ = _06506_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_17 ;
  assign _06507_ = _06508_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_16 ;
  assign _06509_ = _06510_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_15 ;
  assign _06512_ = _06513_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_14 ;
  assign _06514_ = _06515_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_13 ;
  assign _06516_ = _06517_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_12 ;
  assign _06518_ = _06520_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_11 ;
  assign _06519_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06521_ = _06522_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_10 ;
  assign _06523_ = _06524_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_9 ;
  assign _06525_ = _06526_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_8 ;
  assign _06527_ = _06528_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_7 ;
  assign _06529_ = _06530_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_6 ;
  assign _06531_ = _06532_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_5 ;
  assign _06533_ = _06534_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_4 ;
  assign _06535_ = _06536_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_3 ;
  assign _06537_ = _06538_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_2 ;
  assign _06539_ = _06540_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_1 ;
  assign _06548_ = _06558_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _06541_ = _06542_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1271.7-1318.13" *) \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.corr_out  : \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_0 ;
  function [2:0] _11496_;
    input [2:0] a;
    input [20:0] b;
    input [6:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        _11496_ = b[2:0];
      7'b?????1?:
        _11496_ = b[5:3];
      7'b????1??:
        _11496_ = b[8:6];
      7'b???1???:
        _11496_ = b[11:9];
      7'b??1????:
        _11496_ = b[14:12];
      7'b?1?????:
        _11496_ = b[17:15];
      7'b1??????:
        _11496_ = b[20:18];
      default:
        _11496_ = a;
    endcase
  endfunction
  assign _06543_ = _11496_(3'h0, { \port_bus_2to1_1_inst.bus_word_4_tmp [15:13], \port_bus_2to1_1_inst.vidin_addr_reg_tmp [18:16], \port_bus_2to1_1_inst.vidin_addr_reg_tmp [18:16], \port_bus_2to1_1_inst.vidin_addr_reg_tmp [18:16], \port_bus_2to1_1_inst.vidin_addr_reg_tmp [18:16], \port_bus_2to1_1_inst.vidin_addr_reg_tmp [18:16], \port_bus_2to1_1_inst.vidin_addr_reg_tmp [18:16] }, { _06551_, _06550_, _06549_, _06547_, _06546_, _06545_, _06544_ });
  assign _06544_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h7;
  assign _06545_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h6;
  assign _06546_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h5;
  assign _06547_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h4;
  assign _06549_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h3;
  assign _06550_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h2;
  assign _06551_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h1;
  function [15:0] _11504_;
    input [15:0] a;
    input [111:0] b;
    input [6:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        _11504_ = b[15:0];
      7'b?????1?:
        _11504_ = b[31:16];
      7'b????1??:
        _11504_ = b[47:32];
      7'b???1???:
        _11504_ = b[63:48];
      7'b??1????:
        _11504_ = b[79:64];
      7'b?1?????:
        _11504_ = b[95:80];
      7'b1??????:
        _11504_ = b[111:96];
      default:
        _11504_ = a;
    endcase
  endfunction
  assign _06552_ = _11504_(16'h0000, { \port_bus_2to1_1_inst.bus_word_3_tmp , \port_bus_2to1_1_inst.vidin_addr_reg_tmp [15:0], \port_bus_2to1_1_inst.vidin_addr_reg_tmp [15:0], \port_bus_2to1_1_inst.vidin_addr_reg_tmp [15:0], \port_bus_2to1_1_inst.vidin_addr_reg_tmp [15:0], \port_bus_2to1_1_inst.vidin_addr_reg_tmp [15:0], \port_bus_2to1_1_inst.vidin_addr_reg_tmp [15:0] }, { _06560_, _06559_, _06557_, _06556_, _06555_, _06554_, _06553_ });
  assign _06553_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h7;
  assign _06554_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h6;
  assign _06555_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h5;
  assign _06556_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h4;
  assign _06557_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h3;
  assign _06568_ = _06578_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _06548_ : 1'hx;
  assign _06559_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h2;
  assign _06560_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h1;
  function [15:0] _11513_;
    input [15:0] a;
    input [111:0] b;
    input [6:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        _11513_ = b[15:0];
      7'b?????1?:
        _11513_ = b[31:16];
      7'b????1??:
        _11513_ = b[47:32];
      7'b???1???:
        _11513_ = b[63:48];
      7'b??1????:
        _11513_ = b[79:64];
      7'b?1?????:
        _11513_ = b[95:80];
      7'b1??????:
        _11513_ = b[111:96];
      default:
        _11513_ = a;
    endcase
  endfunction
  assign _06561_ = _11513_(16'h0000, { \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rn_tmp , \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rn_tmp , \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rn_tmp , \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rn_tmp , \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rn_tmp , \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rn_tmp , \port_bus_2to1_1_inst.bus_word_5_tmp  }, { _06569_, _06567_, _06566_, _06565_, _06564_, _06563_, _06562_ });
  assign _06562_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h7;
  assign _06563_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h6;
  assign _06564_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h5;
  assign _06565_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h4;
  assign _06566_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h3;
  assign _06567_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h2;
  assign _06569_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h1;
  function [15:0] _11521_;
    input [15:0] a;
    input [111:0] b;
    input [6:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        _11521_ = b[15:0];
      7'b?????1?:
        _11521_ = b[31:16];
      7'b????1??:
        _11521_ = b[47:32];
      7'b???1???:
        _11521_ = b[63:48];
      7'b??1????:
        _11521_ = b[79:64];
      7'b?1?????:
        _11521_ = b[95:80];
      7'b1??????:
        _11521_ = b[111:96];
      default:
        _11521_ = a;
    endcase
  endfunction
  assign _06570_ = _11521_(16'h0000, { \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_ip_tmp , \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_ip_tmp , \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_ip_tmp , \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_ip_tmp , \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_ip_tmp , \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_ip_tmp , \port_bus_2to1_1_inst.bus_word_4_tmp  }, { _06577_, _06576_, _06575_, _06574_, _06573_, _06572_, _06571_ });
  assign _06571_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h7;
  assign _06572_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h6;
  assign _06573_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h5;
  assign _06574_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h4;
  assign _06575_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h3;
  assign _06576_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h2;
  assign _06577_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h1;
  assign _06578_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [15:0] _11530_;
    input [15:0] a;
    input [111:0] b;
    input [6:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        _11530_ = b[15:0];
      7'b?????1?:
        _11530_ = b[31:16];
      7'b????1??:
        _11530_ = b[47:32];
      7'b???1???:
        _11530_ = b[63:48];
      7'b??1????:
        _11530_ = b[79:64];
      7'b?1?????:
        _11530_ = b[95:80];
      7'b1??????:
        _11530_ = b[111:96];
      default:
        _11530_ = a;
    endcase
  endfunction
  assign _06579_ = _11530_(16'h0000, { \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rp_tmp , \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rp_tmp , \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rp_tmp , \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rp_tmp , \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rp_tmp , \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rp_tmp , \port_bus_2to1_1_inst.bus_word_3_tmp  }, { _06586_, _06585_, _06584_, _06583_, _06582_, _06581_, _06580_ });
  assign _06580_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h7;
  assign _06581_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h6;
  assign _06582_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h5;
  assign _06583_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h4;
  assign _06584_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h3;
  assign _06585_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h2;
  assign _06586_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h1;
  assign _06587_ = _06588_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) \port_bus_2to1_1_inst.bus_word_6_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_in_tmp ;
  assign _06588_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h5;
  assign _06589_ = _06590_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) \port_bus_2to1_1_inst.bus_word_5_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_rn_tmp ;
  assign _06590_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h5;
  assign _06591_ = _06592_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) \port_bus_2to1_1_inst.bus_word_4_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_ip_tmp ;
  assign _06592_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h5;
  assign _06593_ = _06594_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) \port_bus_2to1_1_inst.bus_word_3_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_rp_tmp ;
  assign _06594_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h5;
  assign _06595_ = _06596_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) \port_bus_2to1_1_inst.bus_word_6_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_in_tmp ;
  assign _06596_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h3;
  assign _06601_ = _06085_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _06597_ = _06598_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) \port_bus_2to1_1_inst.bus_word_5_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_rn_tmp ;
  assign _06598_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h3;
  assign _06599_ = _06600_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) \port_bus_2to1_1_inst.bus_word_4_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_ip_tmp ;
  assign _06600_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h3;
  assign _06602_ = _06603_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) \port_bus_2to1_1_inst.bus_word_3_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_rp_tmp ;
  assign _06603_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h3;
  assign _06604_ = _06606_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) \port_bus_2to1_1_inst.bus_word_6_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_in_tmp ;
  assign _06611_ = _06616_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _06601_ : 1'hx;
  assign _06606_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h6;
  assign _06607_ = _06608_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) \port_bus_2to1_1_inst.bus_word_5_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_rn_tmp ;
  assign _06608_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h6;
  assign _06609_ = _06610_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) \port_bus_2to1_1_inst.bus_word_4_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_ip_tmp ;
  assign _06610_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h6;
  assign _06612_ = _06613_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) \port_bus_2to1_1_inst.bus_word_3_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_rp_tmp ;
  assign _06613_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h6;
  assign _06614_ = _06615_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) \port_bus_2to1_1_inst.bus_word_6_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_in_tmp ;
  assign _06615_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h4;
  assign _06616_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _06617_ = _06618_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) \port_bus_2to1_1_inst.bus_word_5_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_rn_tmp ;
  assign _06618_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h4;
  assign _06619_ = _06620_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) \port_bus_2to1_1_inst.bus_word_4_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_ip_tmp ;
  assign _06620_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h4;
  assign _06621_ = _06622_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) \port_bus_2to1_1_inst.bus_word_3_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_rp_tmp ;
  assign _06622_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h4;
  assign _06623_ = _06624_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) \port_bus_2to1_1_inst.bus_word_6_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_in_tmp ;
  assign _06624_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h2;
  assign _06625_ = _06626_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) \port_bus_2to1_1_inst.bus_word_5_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_rn_tmp ;
  assign _06626_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h2;
  assign _06627_ = _06628_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) \port_bus_2to1_1_inst.bus_word_4_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_ip_tmp ;
  assign _06628_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h2;
  assign _06629_ = _06630_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) \port_bus_2to1_1_inst.bus_word_3_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_rp_tmp ;
  assign _06630_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h2;
  assign _06640_ = _06650_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  function [0:0] _11582_;
    input [0:0] a;
    input [6:0] b;
    input [6:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        _11582_ = b[0:0];
      7'b?????1?:
        _11582_ = b[1:1];
      7'b????1??:
        _11582_ = b[2:2];
      7'b???1???:
        _11582_ = b[3:3];
      7'b??1????:
        _11582_ = b[4:4];
      7'b?1?????:
        _11582_ = b[5:5];
      7'b1??????:
        _11582_ = b[6:6];
      default:
        _11582_ = a;
    endcase
  endfunction
  assign _06631_ = _11582_(1'h0, { \port_bus_2to1_1_inst.bus_word_4_tmp [12], \port_bus_2to1_1_inst.svid_comp_switch_tmp , \port_bus_2to1_1_inst.svid_comp_switch_tmp , \port_bus_2to1_1_inst.svid_comp_switch_tmp , \port_bus_2to1_1_inst.svid_comp_switch_tmp , \port_bus_2to1_1_inst.svid_comp_switch_tmp , \port_bus_2to1_1_inst.svid_comp_switch_tmp  }, { _06638_, _06637_, _06636_, _06635_, _06634_, _06633_, _06632_ });
  assign _06632_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h7;
  assign _06633_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h6;
  assign _06634_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h5;
  assign _06635_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h4;
  assign _06636_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h3;
  assign _06637_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h2;
  assign _06638_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h1;
  function [15:0] _11590_;
    input [15:0] a;
    input [111:0] b;
    input [6:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        _11590_ = b[15:0];
      7'b?????1?:
        _11590_ = b[31:16];
      7'b????1??:
        _11590_ = b[47:32];
      7'b???1???:
        _11590_ = b[63:48];
      7'b??1????:
        _11590_ = b[79:64];
      7'b?1?????:
        _11590_ = b[95:80];
      7'b1??????:
        _11590_ = b[111:96];
      default:
        _11590_ = a;
    endcase
  endfunction
  assign _06639_ = _11590_(16'h0000, { \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_in_tmp , \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_in_tmp , \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_in_tmp , \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_in_tmp , \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_in_tmp , \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_in_tmp , \port_bus_2to1_1_inst.bus_word_6_tmp  }, { _06647_, _06646_, _06645_, _06644_, _06643_, _06642_, _06641_ });
  assign _06641_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h7;
  assign _06642_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h6;
  assign _06643_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h5;
  assign _06644_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h4;
  assign _06645_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h3;
  assign _06646_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h2;
  assign _06647_ = \port_bus_2to1_1_inst.counter_out_tmp  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:864.10-932.17" *) 3'h1;
  assign _06648_ = _06649_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:937.2-952.5" *) 16'h0000 : bus_word_6_2to1;
  assign _06650_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _06651_ = _06652_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:937.2-952.5" *) 16'h0000 : bus_word_5_2to1;
  assign _06653_ = _06654_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:937.2-952.5" *) 16'h0000 : bus_word_4_2to1;
  assign _06655_ = _06656_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:937.2-952.5" *) 16'h0000 : bus_word_3_2to1;
  assign _06657_ = _06658_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:937.2-952.5" *) 3'h0 : counter_out_2to1;
  assign _06659_ = _06660_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:965.4-972.7" *) 1'h1 : \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left ;
  assign _06661_ = _06662_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:962.3-978.6" *) _06659_ : \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left ;
  assign _06663_ = _06664_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) _06661_ : 1'h0;
  assign _06665_ = _06666_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:962.3-978.6" *) 1'h1 : \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left ;
  assign _06667_ = _06668_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) _06665_ : 1'h0;
  assign _06669_ = _06670_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_in_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_in ;
  assign _06671_ = _06672_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rn_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rn ;
  assign _06673_ = _06674_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_ip_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_ip ;
  assign _06675_ = _06676_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rp_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rp ;
  assign _06684_ = _06085_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _06677_ = _06678_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_in_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_in ;
  assign _06679_ = _06680_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_rn_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_rn ;
  assign _06681_ = _06682_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_ip_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_ip ;
  assign _06683_ = _06685_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_rp_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_rp ;
  assign _06686_ = _06687_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_in_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_in ;
  assign _06688_ = _06689_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_rn_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_rn ;
  assign _06690_ = _06691_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_ip_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_ip ;
  assign _06699_ = _06707_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _06684_ : 1'hx;
  assign _06693_ = _06694_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_rp_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_rp ;
  assign _06695_ = _06696_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_in_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_in ;
  assign _06697_ = _06698_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_rn_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_rn ;
  assign _06700_ = _06701_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_ip_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_ip ;
  assign _06702_ = _06703_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_rp_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_rp ;
  assign _06704_ = _06705_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_in_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_in ;
  assign _06706_ = _06708_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_rn_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_rn ;
  assign _06707_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _06709_ = _06710_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_ip_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_ip ;
  assign _06711_ = _06712_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_rp_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_rp ;
  assign _06713_ = _06714_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_in_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_in ;
  assign _06715_ = _06716_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_rn_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_rn ;
  assign _06717_ = _06718_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_ip_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_ip ;
  assign _06719_ = _06720_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_rp_tmp  : \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_rp ;
  function [0:0] _11636_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11636_ = b[0:0];
      2'b1?:
        _11636_ = b[1:1];
      default:
        _11636_ = a;
    endcase
  endfunction
  assign _06728_ = _11636_(1'h0, { _02525_, 1'h1 }, { _06744_, _06736_ });
  assign _06721_ = _06722_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) 1'h1 : 1'h0;
  assign _06723_ = _06724_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) 1'h1 : 1'h0;
  assign _06725_ = _06726_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) 1'h1 : 1'h0;
  assign _06727_ = _06729_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) 1'h1 : 1'h0;
  assign _06730_ = _06731_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.svid_comp_switch_tmp  : \port_bus_2to1_1_inst.svid_comp_switch ;
  assign _06732_ = _06733_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:957.2-1041.5" *) \port_bus_2to1_1_inst.vidin_addr_reg_tmp  : \port_bus_2to1_1_inst.vidin_addr_reg ;
  function [7:0] _11643_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11643_ = b[7:0];
      2'b1?:
        _11643_ = b[15:8];
      default:
        _11643_ = a;
    endcase
  endfunction
  assign _06734_ = _11643_(vidin_data_buf_2_sc_4[55:48], { vidin_data_reg_scld_4_2to3_left_reg, vidin_data_reg_scld_4_2to3_right_reg }, { _06737_, _06735_ });
  assign _06735_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[4:2] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *) 4'he;
  assign _06736_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06737_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[4:2] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *) 4'h6;
  assign _06738_ = _06739_ ? (* src = "../vtr/verilog/stereovision1.v:654.8-654.51|../vtr/verilog/stereovision1.v:654.4-728.7" *) _06734_ : vidin_data_buf_2_sc_4[55:48];
  assign _06740_ = _06741_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06738_;
  function [7:0] _11649_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11649_ = b[7:0];
      2'b1?:
        _11649_ = b[15:8];
      default:
        _11649_ = a;
    endcase
  endfunction
  assign _06742_ = _11649_(vidin_data_buf_2_sc_4[47:40], { vidin_data_reg_scld_4_2to3_left_reg, vidin_data_reg_scld_4_2to3_right_reg }, { _06745_, _06743_ });
  assign _06743_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[4:2] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *) 4'hd;
  assign _06744_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _06745_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[4:2] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *) 4'h5;
  assign _06746_ = _06747_ ? (* src = "../vtr/verilog/stereovision1.v:654.8-654.51|../vtr/verilog/stereovision1.v:654.4-728.7" *) _06742_ : vidin_data_buf_2_sc_4[47:40];
  assign _06748_ = _06749_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06746_;
  function [7:0] _11655_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11655_ = b[7:0];
      2'b1?:
        _11655_ = b[15:8];
      default:
        _11655_ = a;
    endcase
  endfunction
  assign _06750_ = _11655_(vidin_data_buf_2_sc_4[39:32], { vidin_data_reg_scld_4_2to3_left_reg, vidin_data_reg_scld_4_2to3_right_reg }, { _06752_, _06751_ });
  assign _06751_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[4:2] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *) 4'hc;
  assign _06752_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[4:2] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *) 4'h4;
  assign _06753_ = _06754_ ? (* src = "../vtr/verilog/stereovision1.v:654.8-654.51|../vtr/verilog/stereovision1.v:654.4-728.7" *) _06750_ : vidin_data_buf_2_sc_4[39:32];
  assign _06755_ = _06756_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06753_;
  function [0:0] _11660_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11660_ = b[0:0];
      2'b1?:
        _11660_ = b[1:1];
      default:
        _11660_ = a;
    endcase
  endfunction
  assign _06764_ = _11660_(1'h0, { _02526_, _02528_ }, { _06775_, _06770_ });
  function [7:0] _11661_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11661_ = b[7:0];
      2'b1?:
        _11661_ = b[15:8];
      default:
        _11661_ = a;
    endcase
  endfunction
  assign _06757_ = _11661_(vidin_data_buf_2_sc_4[31:24], { vidin_data_reg_scld_4_2to3_left_reg, vidin_data_reg_scld_4_2to3_right_reg }, { _06759_, _06758_ });
  assign _06758_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[4:2] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *) 4'hb;
  assign _06759_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[4:2] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *) 4'h3;
  assign _06760_ = _06761_ ? (* src = "../vtr/verilog/stereovision1.v:654.8-654.51|../vtr/verilog/stereovision1.v:654.4-728.7" *) _06757_ : vidin_data_buf_2_sc_4[31:24];
  assign _06762_ = _06763_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06760_;
  function [7:0] _11666_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11666_ = b[7:0];
      2'b1?:
        _11666_ = b[15:8];
      default:
        _11666_ = a;
    endcase
  endfunction
  assign _06765_ = _11666_(vidin_data_buf_2_sc_4[23:16], { vidin_data_reg_scld_4_2to3_left_reg, vidin_data_reg_scld_4_2to3_right_reg }, { _06767_, _06766_ });
  assign _06766_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[4:2] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *) 4'ha;
  assign _06767_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[4:2] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *) 4'h2;
  assign _06768_ = _06769_ ? (* src = "../vtr/verilog/stereovision1.v:654.8-654.51|../vtr/verilog/stereovision1.v:654.4-728.7" *) _06765_ : vidin_data_buf_2_sc_4[23:16];
  assign _06770_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06771_ = _06772_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06768_;
  function [7:0] _11672_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11672_ = b[7:0];
      2'b1?:
        _11672_ = b[15:8];
      default:
        _11672_ = a;
    endcase
  endfunction
  assign _06773_ = _11672_(vidin_data_buf_2_sc_4[15:8], { vidin_data_reg_scld_4_2to3_left_reg, vidin_data_reg_scld_4_2to3_right_reg }, { _06776_, _06774_ });
  assign _06774_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[4:2] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *) 4'h9;
  assign _06775_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _06776_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[4:2] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *) 4'h1;
  assign _06777_ = _06778_ ? (* src = "../vtr/verilog/stereovision1.v:654.8-654.51|../vtr/verilog/stereovision1.v:654.4-728.7" *) _06773_ : vidin_data_buf_2_sc_4[15:8];
  assign _06779_ = _06780_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06777_;
  function [7:0] _11678_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11678_ = b[7:0];
      2'b1?:
        _11678_ = b[15:8];
      default:
        _11678_ = a;
    endcase
  endfunction
  assign _06781_ = _11678_(vidin_data_buf_2_sc_4[7:0], { vidin_data_reg_scld_4_2to3_left_reg, vidin_data_reg_scld_4_2to3_right_reg }, { _06783_, _06782_ });
  assign _06782_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[4:2] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *) 4'h8;
  assign _06783_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *) { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[4:2] };
  assign _06784_ = _06785_ ? (* src = "../vtr/verilog/stereovision1.v:654.8-654.51|../vtr/verilog/stereovision1.v:654.4-728.7" *) _06781_ : vidin_data_buf_2_sc_4[7:0];
  assign _06786_ = _06787_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06784_;
  function [0:0] _11683_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11683_ = b[0:0];
      2'b1?:
        _11683_ = b[1:1];
      default:
        _11683_ = a;
    endcase
  endfunction
  assign _06794_ = _11683_(1'h0, { _02523_, 1'h1 }, { _06808_, _06801_ });
  function [7:0] _11684_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11684_ = b[7:0];
      2'b1?:
        _11684_ = b[15:8];
      default:
        _11684_ = a;
    endcase
  endfunction
  assign _06788_ = _11684_(vidin_data_buf_2_sc_2[47:40], { vidin_data_reg_scld_2_2to3_left_reg, vidin_data_reg_scld_2_2to3_right_reg }, { _06790_, _06789_ });
  assign _06789_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[3:1] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *) 4'hd;
  assign _06790_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[3:1] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *) 4'h5;
  assign _06791_ = _06792_ ? (* src = "../vtr/verilog/stereovision1.v:582.8-582.51|../vtr/verilog/stereovision1.v:582.4-653.7" *) _06788_ : vidin_data_buf_2_sc_2[47:40];
  assign _06793_ = _06795_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06791_;
  function [7:0] _11689_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11689_ = b[7:0];
      2'b1?:
        _11689_ = b[15:8];
      default:
        _11689_ = a;
    endcase
  endfunction
  assign _06796_ = _11689_(vidin_data_buf_2_sc_2[39:32], { vidin_data_reg_scld_2_2to3_left_reg, vidin_data_reg_scld_2_2to3_right_reg }, { _06798_, _06797_ });
  assign _06797_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[3:1] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *) 4'hc;
  assign _06798_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[3:1] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *) 4'h4;
  assign _06799_ = _06800_ ? (* src = "../vtr/verilog/stereovision1.v:582.8-582.51|../vtr/verilog/stereovision1.v:582.4-653.7" *) _06796_ : vidin_data_buf_2_sc_2[39:32];
  assign _06801_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06802_ = _06803_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06799_;
  function [7:0] _11695_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11695_ = b[7:0];
      2'b1?:
        _11695_ = b[15:8];
      default:
        _11695_ = a;
    endcase
  endfunction
  assign _06804_ = _11695_(vidin_data_buf_2_sc_2[31:24], { vidin_data_reg_scld_2_2to3_left_reg, vidin_data_reg_scld_2_2to3_right_reg }, { _06806_, _06805_ });
  assign _06805_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[3:1] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *) 4'hb;
  assign _06806_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[3:1] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *) 4'h3;
  assign _06807_ = _06809_ ? (* src = "../vtr/verilog/stereovision1.v:582.8-582.51|../vtr/verilog/stereovision1.v:582.4-653.7" *) _06804_ : vidin_data_buf_2_sc_2[31:24];
  assign _06808_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _06810_ = _06811_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06807_;
  function [7:0] _11701_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11701_ = b[7:0];
      2'b1?:
        _11701_ = b[15:8];
      default:
        _11701_ = a;
    endcase
  endfunction
  assign _06812_ = _11701_(vidin_data_buf_2_sc_2[23:16], { vidin_data_reg_scld_2_2to3_left_reg, vidin_data_reg_scld_2_2to3_right_reg }, { _06814_, _06813_ });
  assign _06819_ = _06826_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _06813_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[3:1] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *) 4'ha;
  assign _06814_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[3:1] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *) 4'h2;
  assign _06815_ = _06816_ ? (* src = "../vtr/verilog/stereovision1.v:582.8-582.51|../vtr/verilog/stereovision1.v:582.4-653.7" *) _06812_ : vidin_data_buf_2_sc_2[23:16];
  assign _06817_ = _06818_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06815_;
  function [7:0] _11707_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11707_ = b[7:0];
      2'b1?:
        _11707_ = b[15:8];
      default:
        _11707_ = a;
    endcase
  endfunction
  assign _06820_ = _11707_(vidin_data_buf_2_sc_2[15:8], { vidin_data_reg_scld_2_2to3_left_reg, vidin_data_reg_scld_2_2to3_right_reg }, { _06822_, _06821_ });
  assign _06821_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[3:1] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *) 4'h9;
  assign _06822_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[3:1] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *) 4'h1;
  assign _06823_ = _06824_ ? (* src = "../vtr/verilog/stereovision1.v:582.8-582.51|../vtr/verilog/stereovision1.v:582.4-653.7" *) _06820_ : vidin_data_buf_2_sc_2[15:8];
  assign _06825_ = _06827_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06823_;
  assign _06826_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  function [7:0] _11713_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11713_ = b[7:0];
      2'b1?:
        _11713_ = b[15:8];
      default:
        _11713_ = a;
    endcase
  endfunction
  assign _06828_ = _11713_(vidin_data_buf_2_sc_2[7:0], { vidin_data_reg_scld_2_2to3_left_reg, vidin_data_reg_scld_2_2to3_right_reg }, { _06830_, _06829_ });
  assign _06829_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[3:1] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *) 4'h8;
  assign _06830_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *) { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[3:1] };
  assign _06831_ = _06832_ ? (* src = "../vtr/verilog/stereovision1.v:582.8-582.51|../vtr/verilog/stereovision1.v:582.4-653.7" *) _06828_ : vidin_data_buf_2_sc_2[7:0];
  assign _06833_ = _06834_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06831_;
  function [7:0] _11718_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11718_ = b[7:0];
      2'b1?:
        _11718_ = b[15:8];
      default:
        _11718_ = a;
    endcase
  endfunction
  assign _06835_ = _11718_(vidin_data_buf_2_sc_1[47:40], { vidin_data_reg_scld_1_2to3_left_reg, vidin_data_reg_scld_1_2to3_right_reg }, { _06837_, _06836_ });
  assign _06836_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[2:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *) 4'hd;
  assign _06843_ = _06850_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _06837_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[2:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *) 4'h5;
  assign _06838_ = _06839_ ? (* src = "../vtr/verilog/stereovision1.v:510.8-510.51|../vtr/verilog/stereovision1.v:510.4-581.7" *) _06835_ : vidin_data_buf_2_sc_1[47:40];
  assign _06840_ = _06841_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06838_;
  function [7:0] _11724_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11724_ = b[7:0];
      2'b1?:
        _11724_ = b[15:8];
      default:
        _11724_ = a;
    endcase
  endfunction
  assign _06842_ = _11724_(vidin_data_buf_2_sc_1[39:32], { vidin_data_reg_scld_1_2to3_left_reg, vidin_data_reg_scld_1_2to3_right_reg }, { _06845_, _06844_ });
  assign _06844_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[2:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *) 4'hc;
  assign _06845_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[2:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *) 4'h4;
  assign _06846_ = _06847_ ? (* src = "../vtr/verilog/stereovision1.v:510.8-510.51|../vtr/verilog/stereovision1.v:510.4-581.7" *) _06842_ : vidin_data_buf_2_sc_1[39:32];
  assign _06848_ = _06849_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06846_;
  assign _06850_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [7:0] _11730_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11730_ = b[7:0];
      2'b1?:
        _11730_ = b[15:8];
      default:
        _11730_ = a;
    endcase
  endfunction
  assign _06851_ = _11730_(vidin_data_buf_2_sc_1[31:24], { vidin_data_reg_scld_1_2to3_left_reg, vidin_data_reg_scld_1_2to3_right_reg }, { _06853_, _06852_ });
  assign _06852_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[2:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *) 4'hb;
  assign _06853_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[2:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *) 4'h3;
  assign _06854_ = _06855_ ? (* src = "../vtr/verilog/stereovision1.v:510.8-510.51|../vtr/verilog/stereovision1.v:510.4-581.7" *) _06851_ : vidin_data_buf_2_sc_1[31:24];
  assign _06856_ = _06857_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06854_;
  function [7:0] _11735_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11735_ = b[7:0];
      2'b1?:
        _11735_ = b[15:8];
      default:
        _11735_ = a;
    endcase
  endfunction
  assign _06858_ = _11735_(vidin_data_buf_2_sc_1[23:16], { vidin_data_reg_scld_1_2to3_left_reg, vidin_data_reg_scld_1_2to3_right_reg }, { _06860_, _06859_ });
  assign _06859_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[2:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *) 4'ha;
  assign _06860_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[2:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *) 4'h2;
  assign _06861_ = _06862_ ? (* src = "../vtr/verilog/stereovision1.v:510.8-510.51|../vtr/verilog/stereovision1.v:510.4-581.7" *) _06858_ : vidin_data_buf_2_sc_1[23:16];
  assign _06867_ = _06873_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _02524_ : 1'h0;
  assign _06863_ = _06864_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06861_;
  function [7:0] _11741_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11741_ = b[7:0];
      2'b1?:
        _11741_ = b[15:8];
      default:
        _11741_ = a;
    endcase
  endfunction
  assign _06865_ = _11741_(vidin_data_buf_2_sc_1[15:8], { vidin_data_reg_scld_1_2to3_left_reg, vidin_data_reg_scld_1_2to3_right_reg }, { _06868_, _06866_ });
  assign _06866_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[2:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *) 4'h9;
  assign _06868_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[2:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *) 4'h1;
  assign _06869_ = _06870_ ? (* src = "../vtr/verilog/stereovision1.v:510.8-510.51|../vtr/verilog/stereovision1.v:510.4-581.7" *) _06865_ : vidin_data_buf_2_sc_1[15:8];
  assign _06871_ = _06872_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06869_;
  assign _06873_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [7:0] _11747_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11747_ = b[7:0];
      2'b1?:
        _11747_ = b[15:8];
      default:
        _11747_ = a;
    endcase
  endfunction
  assign _06874_ = _11747_(vidin_data_buf_2_sc_1[7:0], { vidin_data_reg_scld_1_2to3_left_reg, vidin_data_reg_scld_1_2to3_right_reg }, { _06876_, _06875_ });
  assign _06875_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[2:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *) 4'h8;
  assign _06876_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *) { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[2:0] };
  assign _06877_ = _06878_ ? (* src = "../vtr/verilog/stereovision1.v:510.8-510.51|../vtr/verilog/stereovision1.v:510.4-581.7" *) _06874_ : vidin_data_buf_2_sc_1[7:0];
  assign _06879_ = _06880_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06877_;
  assign _06881_ = _06882_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 1'h0 : _03132_;
  function [18:0] _11753_;
    input [18:0] a;
    input [37:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11753_ = b[18:0];
      2'b1?:
        _11753_ = b[37:19];
      default:
        _11753_ = a;
    endcase
  endfunction
  assign _06883_ = _11753_(vidin_addr_buf_sc_4, { 4'h0, \port_bus_2to1_1_inst.svid_comp_switch , _00110_, _00111_, 4'h0, \port_bus_2to1_1_inst.svid_comp_switch , _00113_, _00112_ }, { _06885_, _06884_ });
  assign _06884_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[4:2] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *) 4'hf;
  assign _06885_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[4:2] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *) 4'h7;
  assign _06886_ = _06887_ ? (* src = "../vtr/verilog/stereovision1.v:654.8-654.51|../vtr/verilog/stereovision1.v:654.4-728.7" *) _06883_ : vidin_addr_buf_sc_4;
  function [0:0] _11757_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11757_ = b[0:0];
      2'b1?:
        _11757_ = b[1:1];
      default:
        _11757_ = a;
    endcase
  endfunction
  assign _06896_ = _11757_(1'h0, 2'h3, { _06915_, _06906_ });
  assign _06888_ = _06889_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 19'h00000 : _06886_;
  function [7:0] _11759_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11759_ = b[7:0];
      2'b1?:
        _11759_ = b[15:8];
      default:
        _11759_ = a;
    endcase
  endfunction
  assign _06890_ = _11759_(vidin_data_buf_2_sc_2[55:48], { vidin_data_reg_scld_2_2to3_left_reg, vidin_data_reg_scld_2_2to3_right_reg }, { _06892_, _06891_ });
  assign _06891_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[3:1] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *) 4'he;
  assign _06892_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[3:1] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *) 4'h6;
  assign _06893_ = _06894_ ? (* src = "../vtr/verilog/stereovision1.v:582.8-582.51|../vtr/verilog/stereovision1.v:582.4-653.7" *) _06890_ : vidin_data_buf_2_sc_2[55:48];
  assign _06895_ = _06897_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06893_;
  function [63:0] _11764_;
    input [63:0] a;
    input [127:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11764_ = b[63:0];
      2'b1?:
        _11764_ = b[127:64];
      default:
        _11764_ = a;
    endcase
  endfunction
  assign _06898_ = _11764_(vidin_data_buf_sc_4, { vidin_data_reg_scld_4_2to3_left_reg, vidin_data_buf_2_sc_4, vidin_data_reg_scld_4_2to3_right_reg, vidin_data_buf_2_sc_4 }, { _06900_, _06899_ });
  assign _06899_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[4:2] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *) 4'hf;
  assign _06900_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[4:2] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:656.7-727.14" *) 4'h7;
  assign _06901_ = _06902_ ? (* src = "../vtr/verilog/stereovision1.v:654.8-654.51|../vtr/verilog/stereovision1.v:654.4-728.7" *) _06898_ : vidin_data_buf_sc_4;
  assign _06903_ = _06904_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) vidin_data_buf_sc_4 : _06901_;
  function [18:0] _11769_;
    input [18:0] a;
    input [37:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11769_ = b[18:0];
      2'b1?:
        _11769_ = b[37:19];
      default:
        _11769_ = a;
    endcase
  endfunction
  assign _06905_ = _11769_(vidin_addr_buf_sc_2, { 4'h0, \port_bus_2to1_1_inst.svid_comp_switch , 1'h0, vidin_addr_reg_2to3_reg[16:10], _00108_, 4'h0, \port_bus_2to1_1_inst.svid_comp_switch , 1'h0, vidin_addr_reg_2to3_reg[16:10], _00109_ }, { _06908_, _06907_ });
  assign _06906_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _06907_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[3:1] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *) 4'hf;
  assign _06908_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[3:1] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *) 4'h7;
  assign _06909_ = _06910_ ? (* src = "../vtr/verilog/stereovision1.v:582.8-582.51|../vtr/verilog/stereovision1.v:582.4-653.7" *) _06905_ : vidin_addr_buf_sc_2;
  assign _06911_ = _06912_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 19'h00000 : _06909_;
  function [7:0] _11775_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11775_ = b[7:0];
      2'b1?:
        _11775_ = b[15:8];
      default:
        _11775_ = a;
    endcase
  endfunction
  assign _06913_ = _11775_(vidin_data_buf_2_sc_1[55:48], { vidin_data_reg_scld_1_2to3_left_reg, vidin_data_reg_scld_1_2to3_right_reg }, { _06916_, _06914_ });
  assign _06914_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[2:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *) 4'he;
  assign _06915_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _06916_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[2:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *) 4'h6;
  assign _06917_ = _06918_ ? (* src = "../vtr/verilog/stereovision1.v:510.8-510.51|../vtr/verilog/stereovision1.v:510.4-581.7" *) _06913_ : vidin_data_buf_2_sc_1[55:48];
  assign _06919_ = _06920_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 8'h00 : _06917_;
  function [63:0] _11781_;
    input [63:0] a;
    input [127:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11781_ = b[63:0];
      2'b1?:
        _11781_ = b[127:64];
      default:
        _11781_ = a;
    endcase
  endfunction
  assign _06921_ = _11781_(vidin_data_buf_sc_2, { vidin_data_reg_scld_2_2to3_left_reg, vidin_data_buf_2_sc_2, vidin_data_reg_scld_2_2to3_right_reg, vidin_data_buf_2_sc_2 }, { _06923_, _06922_ });
  assign _06922_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[3:1] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *) 4'hf;
  assign _06923_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[3:1] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:584.7-652.14" *) 4'h7;
  assign _06924_ = _06925_ ? (* src = "../vtr/verilog/stereovision1.v:582.8-582.51|../vtr/verilog/stereovision1.v:582.4-653.7" *) _06921_ : vidin_data_buf_sc_2;
  assign _06926_ = _06927_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) vidin_data_buf_sc_2 : _06924_;
  function [18:0] _11786_;
    input [18:0] a;
    input [37:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11786_ = b[18:0];
      2'b1?:
        _11786_ = b[37:19];
      default:
        _11786_ = a;
    endcase
  endfunction
  assign _06928_ = _11786_(vidin_addr_buf_sc_1, { 4'h0, \port_bus_2to1_1_inst.svid_comp_switch , vidin_addr_reg_2to3_reg[16:3], 4'h0, \port_bus_2to1_1_inst.svid_comp_switch , vidin_addr_reg_2to3_reg[16:3] }, { _06930_, _06929_ });
  assign _06929_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[2:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *) 4'hf;
  assign _06930_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[2:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *) 4'h7;
  assign _06931_ = _06932_ ? (* src = "../vtr/verilog/stereovision1.v:510.8-510.51|../vtr/verilog/stereovision1.v:510.4-581.7" *) _06928_ : vidin_addr_buf_sc_1;
  assign _06933_ = _06934_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 19'h00000 : _06931_;
  assign _06935_ = video_state ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:453.8-453.27|../vtr/verilog/stereovision1.v:453.4-509.7" *) 1'h0 : 1'h1;
  assign _06937_ = _06938_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 1'h0 : _06935_;
  function [63:0] _11793_;
    input [63:0] a;
    input [127:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11793_ = b[63:0];
      2'b1?:
        _11793_ = b[127:64];
      default:
        _11793_ = a;
    endcase
  endfunction
  assign _06939_ = _11793_(vidin_data_buf_sc_1, { vidin_data_reg_scld_1_2to3_left_reg, vidin_data_buf_2_sc_1, vidin_data_reg_scld_1_2to3_right_reg, vidin_data_buf_2_sc_1 }, { _06941_, _06940_ });
  assign _06940_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[2:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *) 4'hf;
  assign _06947_ = _06955_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _06941_ = { svid_comp_switch_2to3, vidin_addr_reg_2to3_reg[2:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:512.7-580.14" *) 4'h7;
  assign _06942_ = _06943_ ? (* src = "../vtr/verilog/stereovision1.v:510.8-510.51|../vtr/verilog/stereovision1.v:510.4-581.7" *) _06939_ : vidin_data_buf_sc_1;
  assign _06944_ = _06945_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) vidin_data_buf_sc_1 : _06942_;
  assign _06946_ = _06948_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:458.14-458.25|../vtr/verilog/stereovision1.v:458.10-465.13" *) 10'h000 : _00106_[9:0];
  assign _06949_ = _06950_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:455.11-455.23|../vtr/verilog/stereovision1.v:455.7-470.10" *) _06946_ : vert;
  assign _06951_ = video_state ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:453.8-453.27|../vtr/verilog/stereovision1.v:453.4-509.7" *) vert : _06949_;
  assign _06953_ = _06954_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 10'h000 : _06951_;
  assign _06955_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _06956_ = _06957_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:455.11-455.23|../vtr/verilog/stereovision1.v:455.7-470.10" *) 10'h000 : _00107_[9:0];
  assign _06958_ = video_state ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:453.8-453.27|../vtr/verilog/stereovision1.v:453.4-509.7" *) horiz : _06956_;
  assign _06960_ = _06961_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) 10'h000 : _06958_;
  assign _06967_ = \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Y  : 2'h0;
  assign _06962_ = _06963_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) tm3_sram_oe : 2'h3;
  function [7:0] _11809_;
    input [7:0] a;
    input [23:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:479.7-508.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _11809_ = b[7:0];
      3'b?1?:
        _11809_ = b[15:8];
      3'b1??:
        _11809_ = b[23:16];
      default:
        _11809_ = a;
    endcase
  endfunction
  assign _06964_ = _11809_(8'hff, 24'h000000, { _06968_, _06966_, _06965_ });
  assign _06965_ = horiz[2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:479.7-508.14" *) 3'h7;
  assign _06966_ = horiz[2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:479.7-508.14" *) 3'h4;
  assign _06968_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:479.7-508.14" *) horiz[2:0];
  assign _06969_ = video_state ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:453.8-453.27|../vtr/verilog/stereovision1.v:453.4-509.7" *) _06964_ : 8'hff;
  assign _06971_ = _06972_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) tm3_sram_we : _06969_;
  function [18:0] _11815_;
    input [18:0] a;
    input [56:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:479.7-508.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _11815_ = b[18:0];
      3'b?1?:
        _11815_ = b[37:19];
      3'b1??:
        _11815_ = b[56:38];
      default:
        _11815_ = a;
    endcase
  endfunction
  assign _06973_ = _11815_(19'h00000, { vidin_addr_buf_sc_2, vidin_addr_buf_sc_4, vidin_addr_buf_sc_1 }, { _06977_, _06976_, _06974_ });
  assign _06974_ = horiz[2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:479.7-508.14" *) 3'h7;
  assign _06976_ = horiz[2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:479.7-508.14" *) 3'h4;
  assign _06977_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:479.7-508.14" *) horiz[2:0];
  assign _06978_ = video_state ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:453.8-453.27|../vtr/verilog/stereovision1.v:453.4-509.7" *) _06973_ : tm3_sram_addr;
  assign _06980_ = _06981_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) tm3_sram_addr : _06978_;
  function [63:0] _11821_;
    input [63:0] a;
    input [191:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:479.7-508.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _11821_ = b[63:0];
      3'b?1?:
        _11821_ = b[127:64];
      3'b1??:
        _11821_ = b[191:128];
      default:
        _11821_ = a;
    endcase
  endfunction
  assign _06982_ = _11821_(64'h0000000000000000, { vidin_data_buf_sc_2, vidin_data_buf_sc_4, vidin_data_buf_sc_1 }, { _06985_, _06984_, _06983_ });
  assign _06983_ = horiz[2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:479.7-508.14" *) 3'h7;
  assign _06984_ = horiz[2:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:479.7-508.14" *) 3'h4;
  assign _06985_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:0.0-0.0|../vtr/verilog/stereovision1.v:479.7-508.14" *) horiz[2:0];
  assign _06986_ = video_state ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:453.8-453.27|../vtr/verilog/stereovision1.v:453.4-509.7" *) _06982_ : 64'h0000000000000000;
  assign _06988_ = _06989_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:437.6-437.9|../vtr/verilog/stereovision1.v:437.2-729.5" *) tm3_sram_data_xhdl0 : _06986_;
  assign _06997_ = _07005_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _06990_ = _06991_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:398.14-398.53|../vtr/verilog/stereovision1.v:398.10-415.13" *) _00105_ : corr_out_45;
  assign _06992_ = _06993_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:398.14-398.53|../vtr/verilog/stereovision1.v:398.10-415.13" *) _00104_ : corr_out_44;
  assign _06994_ = _06995_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:398.14-398.53|../vtr/verilog/stereovision1.v:398.10-415.13" *) _00103_ : corr_out_43;
  assign _06996_ = _06998_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:398.14-398.53|../vtr/verilog/stereovision1.v:398.10-415.13" *) _00102_ : corr_out_42;
  assign _06999_ = _07000_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:398.14-398.53|../vtr/verilog/stereovision1.v:398.10-415.13" *) _00101_ : corr_out_41;
  assign _07001_ = _07002_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:398.14-398.53|../vtr/verilog/stereovision1.v:398.10-415.13" *) _00100_ : corr_out_40;
  assign _07003_ = _07004_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:366.14-366.53|../vtr/verilog/stereovision1.v:366.10-393.13" *) _00099_ : corr_out_210;
  assign _07012_ = _07020_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _06997_ : 2'hx;
  assign _07006_ = _07007_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:366.14-366.53|../vtr/verilog/stereovision1.v:366.10-393.13" *) _00098_ : corr_out_29;
  assign _07008_ = _07009_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:366.14-366.53|../vtr/verilog/stereovision1.v:366.10-393.13" *) _00097_ : corr_out_28;
  assign _07010_ = _07011_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:366.14-366.53|../vtr/verilog/stereovision1.v:366.10-393.13" *) _00096_ : corr_out_27;
  assign _07013_ = _07014_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:366.14-366.53|../vtr/verilog/stereovision1.v:366.10-393.13" *) _00095_ : corr_out_26;
  assign _07015_ = _07016_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:366.14-366.53|../vtr/verilog/stereovision1.v:366.10-393.13" *) _00094_ : corr_out_25;
  assign _07017_ = _07018_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:366.14-366.53|../vtr/verilog/stereovision1.v:366.10-393.13" *) _00093_ : corr_out_24;
  assign _07019_ = _07021_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:366.14-366.53|../vtr/verilog/stereovision1.v:366.10-393.13" *) _00092_ : corr_out_23;
  assign _07020_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _07022_ = _07023_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:366.14-366.53|../vtr/verilog/stereovision1.v:366.10-393.13" *) _00091_ : corr_out_22;
  assign _07024_ = _07025_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:366.14-366.53|../vtr/verilog/stereovision1.v:366.10-393.13" *) _00090_ : corr_out_21;
  assign _07026_ = _07027_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:366.14-366.53|../vtr/verilog/stereovision1.v:366.10-393.13" *) _00089_ : corr_out_20;
  assign _07028_ = _07029_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00088_ : corr_out_120;
  assign _07030_ = _07031_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00087_ : corr_out_119;
  assign _07032_ = _07033_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00086_ : corr_out_118;
  assign _07034_ = _07035_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00085_ : corr_out_117;
  assign _07036_ = _07037_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00084_ : corr_out_116;
  assign _07038_ = _07039_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00083_ : corr_out_115;
  assign _07040_ = _07041_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00082_ : corr_out_114;
  assign _07048_ = _02549_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _07042_ = _07043_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00081_ : corr_out_113;
  assign _07044_ = _07045_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00080_ : corr_out_112;
  assign _07046_ = _07047_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00079_ : corr_out_111;
  assign _07049_ = _07050_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00078_ : corr_out_110;
  assign _07051_ = _07052_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00077_ : corr_out_19;
  assign _07053_ = _07054_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00076_ : corr_out_18;
  assign _07063_ = _07071_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _07048_ : 2'hx;
  assign _07056_ = _07057_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00075_ : corr_out_17;
  assign _07058_ = _07059_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00074_ : corr_out_16;
  assign _07060_ = _07061_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00073_ : corr_out_15;
  assign _07062_ = _07064_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00072_ : corr_out_14;
  assign _07065_ = _07066_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00071_ : corr_out_13;
  assign _07067_ = _07068_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00070_ : corr_out_12;
  assign _07069_ = _07070_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00069_ : corr_out_11;
  assign _07071_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _07072_ = _07073_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:314.14-314.53|../vtr/verilog/stereovision1.v:314.10-361.13" *) _00068_ : corr_out_10;
  assign _07074_ = _06085_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _07076_ = _07077_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _07074_ : 2'hx;
  assign _07077_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  function [1:0] _11874_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _11874_ = b[1:0];
      3'b?1?:
        _11874_ = b[3:2];
      3'b1??:
        _11874_ = b[5:4];
      default:
        _11874_ = a;
    endcase
  endfunction
  assign _07078_ = _11874_(2'h0, { _02527_, _02529_, _02530_ }, { _07081_, _07080_, _07079_ });
  assign _07079_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _07080_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _07081_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.y ;
  assign _07082_ = \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.Y  : 2'h0;
  assign _07084_ = _07085_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _07086_ = _07087_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _07084_ : 2'hx;
  assign _07087_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _11882_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11882_ = b[1:0];
      4'b??1?:
        _11882_ = b[3:2];
      4'b?1??:
        _11882_ = b[5:4];
      4'b1???:
        _11882_ = b[7:6];
      default:
        _11882_ = a;
    endcase
  endfunction
  assign _07088_ = _11882_(2'hx, { 6'h1b, _02425_ }, { _07092_, _07091_, _07090_, _07089_ });
  assign _07089_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _07090_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _07091_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _07092_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.y ;
  function [0:0] _11887_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11887_ = b[0:0];
      4'b??1?:
        _11887_ = b[1:1];
      4'b?1??:
        _11887_ = b[2:2];
      4'b1???:
        _11887_ = b[3:3];
      default:
        _11887_ = a;
    endcase
  endfunction
  assign _07093_ = _11887_(1'hx, 4'h2, { _07097_, _07096_, _07095_, _07094_ });
  assign _07094_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _07095_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _07096_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _07097_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.y ;
  function [0:0] _11892_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11892_ = b[0:0];
      4'b??1?:
        _11892_ = b[1:1];
      4'b?1??:
        _11892_ = b[2:2];
      4'b1???:
        _11892_ = b[3:3];
      default:
        _11892_ = a;
    endcase
  endfunction
  assign _07098_ = _11892_(1'hx, 4'h4, { _07102_, _07101_, _07100_, _07099_ });
  assign _07099_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _07100_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _07101_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _07102_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.y ;
  function [0:0] _11897_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11897_ = b[0:0];
      4'b??1?:
        _11897_ = b[1:1];
      4'b?1??:
        _11897_ = b[2:2];
      4'b1???:
        _11897_ = b[3:3];
      default:
        _11897_ = a;
    endcase
  endfunction
  assign _07103_ = _11897_(1'hx, 4'h4, { _07107_, _07106_, _07105_, _07104_ });
  assign _07104_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _07105_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _07106_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _07107_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.y ;
  assign _07108_ = _07109_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _02460_[3:0] : \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Count ;
  assign _07110_ = _07111_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _07108_;
  assign _07112_ = _07113_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _07110_;
  assign _07114_ = _07115_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [15] : 1'h0;
  assign _07116_ = _07117_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _07114_;
  assign _07118_ = _07119_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _02483_ : \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA ;
  assign _07120_ = _07121_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.din_1_tmp2  : _07118_;
  assign _07122_ = _07123_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _07120_;
  assign _07124_ = _07125_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _02482_ : \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder ;
  assign _07126_ = _07127_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _02486_[7:0] : _07124_;
  assign _07128_ = _07129_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _07126_;
  assign _07130_ = _07131_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.add_out  : \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.RegB ;
  assign _07132_ = _07133_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _07130_;
  assign _07134_ = _02478_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _07136_ = _07137_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _07134_ : 1'hx;
  assign _07137_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _07138_ = _07139_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _07140_ = _07141_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _07138_ : 1'hx;
  assign _07141_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _07142_ = _07093_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _07144_ = _07145_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _07142_ : 1'hx;
  assign _07145_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _07146_ = _07147_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _07147_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _07148_ = _07093_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _07150_ = _07151_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _07148_ : 1'hx;
  assign _07151_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _11929_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11929_ = b[0:0];
      2'b1?:
        _11929_ = b[1:1];
      default:
        _11929_ = a;
    endcase
  endfunction
  assign _07152_ = _11929_(1'h0, { _02454_, 1'h1 }, { _07154_, _07153_ });
  assign _07153_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _07154_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _11932_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11932_ = b[0:0];
      2'b1?:
        _11932_ = b[1:1];
      default:
        _11932_ = a;
    endcase
  endfunction
  assign _07155_ = _11932_(1'h0, { _02455_, _02457_ }, { _07157_, _07156_ });
  assign _07156_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _07157_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  function [0:0] _11935_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11935_ = b[0:0];
      2'b1?:
        _11935_ = b[1:1];
      default:
        _11935_ = a;
    endcase
  endfunction
  assign _07158_ = _11935_(1'h0, { _02452_, 1'h1 }, { _07160_, _07159_ });
  assign _07159_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _07160_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _07161_ = _07162_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _07162_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _07163_ = _07164_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _07164_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _07165_ = _07166_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _02453_ : 1'h0;
  assign _07166_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _11944_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _11944_ = b[0:0];
      2'b1?:
        _11944_ = b[1:1];
      default:
        _11944_ = a;
    endcase
  endfunction
  assign _07167_ = _11944_(1'h0, 2'h3, { _07169_, _07168_ });
  assign _07168_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _07169_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _07170_ = _07171_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _07171_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _07172_ = \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Y  : 2'h0;
  assign _07174_ = _07175_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _07176_ = _07177_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _07174_ : 2'hx;
  assign _07177_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _07178_ = _02478_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2385.5-2388.13" *) 2'h2 : 2'h1;
  assign _07180_ = _07181_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _07178_ : 2'hx;
  assign _07181_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _07182_ = _07093_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2378.5-2381.13" *) 2'h1 : 2'h0;
  assign _07184_ = _07185_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _07182_ : 2'hx;
  assign _07185_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  function [1:0] _11959_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _11959_ = b[1:0];
      3'b?1?:
        _11959_ = b[3:2];
      3'b1??:
        _11959_ = b[5:4];
      default:
        _11959_ = a;
    endcase
  endfunction
  assign _07186_ = _11959_(2'h0, { _02456_, _02458_, _02459_ }, { _07189_, _07188_, _07187_ });
  assign _07187_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h2;
  assign _07188_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) 2'h1;
  assign _07189_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.y ;
  assign _07190_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.din_2_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1816.10-1823.13" *) _02415_ : _02409_;
  assign _07192_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.din_1_reg [15] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1807.10-1814.13" *) _02414_ : \wrapper_norm_corr_5_inst_n.norm_inst_left.din_1_reg ;
  assign _07194_ = _07195_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1791.10-1800.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_in  : \wrapper_norm_corr_5_inst_n.norm_inst_left.din_2_reg ;
  assign _07196_ = _07197_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:1791.10-1800.13" *) \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rn  : \wrapper_norm_corr_5_inst_n.norm_inst_left.din_1_reg ;
  assign _07198_ = \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2291.3-2294.11" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.Y  : 2'h0;
  assign _07200_ = _07201_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2326.5-2333.8" *) 2'h0 : 2'h3;
  assign _07202_ = _07203_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) _07200_ : 2'hx;
  assign _07203_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  function [1:0] _11971_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11971_ = b[1:0];
      4'b??1?:
        _11971_ = b[3:2];
      4'b?1??:
        _11971_ = b[5:4];
      4'b1???:
        _11971_ = b[7:6];
      default:
        _11971_ = a;
    endcase
  endfunction
  assign _07204_ = _11971_(2'hx, { 6'h1b, _02654_ }, { _07208_, _07207_, _07206_, _07205_ });
  assign _07205_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _07206_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _07207_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _07208_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.y ;
  function [0:0] _11976_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11976_ = b[0:0];
      4'b??1?:
        _11976_ = b[1:1];
      4'b?1??:
        _11976_ = b[2:2];
      4'b1???:
        _11976_ = b[3:3];
      default:
        _11976_ = a;
    endcase
  endfunction
  assign _07209_ = _11976_(1'hx, 4'h2, { _07213_, _07212_, _07211_, _07210_ });
  assign _07210_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _07211_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _07212_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _07213_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.y ;
  function [0:0] _11981_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11981_ = b[0:0];
      4'b??1?:
        _11981_ = b[1:1];
      4'b?1??:
        _11981_ = b[2:2];
      4'b1???:
        _11981_ = b[3:3];
      default:
        _11981_ = a;
    endcase
  endfunction
  assign _07214_ = _11981_(1'hx, 4'h4, { _07218_, _07217_, _07216_, _07215_ });
  assign _07215_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _07216_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _07217_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _07218_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.y ;
  function [0:0] _11986_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _11986_ = b[0:0];
      4'b??1?:
        _11986_ = b[1:1];
      4'b?1??:
        _11986_ = b[2:2];
      4'b1???:
        _11986_ = b[3:3];
      default:
        _11986_ = a;
    endcase
  endfunction
  assign _07219_ = _11986_(1'hx, 4'h4, { _07223_, _07222_, _07221_, _07220_ });
  assign _07220_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h3;
  assign _07221_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h2;
  assign _07222_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) 2'h1;
  assign _07223_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2299.3-2335.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.y ;
  assign _07224_ = _07225_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2537.9-2544.7" *) _02689_[3:0] : \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Count ;
  assign _07226_ = _07227_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2533.4-2544.7" *) 4'h0 : _07224_;
  assign _07228_ = _07229_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 4'h0 : _07226_;
  assign _07230_ = _07231_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2524.4-2531.7" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [15] : 1'h0;
  assign _07232_ = _07233_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 1'h0 : _07230_;
  assign _07234_ = _07235_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2515.9-2522.7" *) _02712_ : \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA ;
  assign _07236_ = _07237_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2511.4-2522.7" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.din_2_tmp2  : _07234_;
  assign _07238_ = _07239_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 16'h0000 : _07236_;
  assign _07240_ = _07241_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2502.9-2509.7" *) _02711_ : \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder ;
  assign _07242_ = _07243_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2498.4-2509.7" *) _02715_[7:0] : _07240_;
  assign _07244_ = _07245_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 8'h00 : _07242_;
  assign _07246_ = _07247_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2489.4-2496.7" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.add_out  : \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.RegB ;
  assign _07248_ = _07249_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2479.3-2545.6" *) 17'h00000 : _07246_;
  assign _07250_ = _02707_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2447.5-2450.13" *) 1'h0 : 1'h1;
  assign _07252_ = _07253_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _07250_ : 1'hx;
  assign _07253_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _07254_ = _07255_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2443.5-2446.13" *) 1'h1 : 1'h0;
  assign _07256_ = _07257_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _07254_ : 1'hx;
  assign _07257_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _07258_ = _07209_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h1 : 1'h0;
  assign _07260_ = _07261_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _07258_ : 1'hx;
  assign _07261_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _07262_ = _07263_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'hx;
  assign _07263_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _07264_ = _07209_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2422.5-2433.8" *) 1'h0 : 1'h1;
  assign _07266_ = _07267_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _07264_ : 1'hx;
  assign _07267_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _12018_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _12018_ = b[0:0];
      2'b1?:
        _12018_ = b[1:1];
      default:
        _12018_ = a;
    endcase
  endfunction
  assign _07268_ = _12018_(1'h0, { _02683_, 1'h1 }, { _07270_, _07269_ });
  assign _07269_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _07270_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _12021_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _12021_ = b[0:0];
      2'b1?:
        _12021_ = b[1:1];
      default:
        _12021_ = a;
    endcase
  endfunction
  assign _07271_ = _12021_(1'h0, { _02684_, _02686_ }, { _07273_, _07272_ });
  assign _07272_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _07273_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  function [0:0] _12024_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _12024_ = b[0:0];
      2'b1?:
        _12024_ = b[1:1];
      default:
        _12024_ = a;
    endcase
  endfunction
  assign _07274_ = _12024_(1'h0, { _02681_, 1'h1 }, { _07276_, _07275_ });
  assign _07275_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _07276_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _07277_ = _07278_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _07278_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h2;
  assign _07279_ = _07280_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _07280_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _07281_ = _07282_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) _02682_ : 1'h0;
  assign _07282_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  function [0:0] _12033_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _12033_ = b[0:0];
      2'b1?:
        _12033_ = b[1:1];
      default:
        _12033_ = a;
    endcase
  endfunction
  assign _07283_ = _12033_(1'h0, 2'h3, { _07285_, _07284_ });
  assign _07284_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 2'h1;
  assign _07285_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _07286_ = _07287_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) 1'h1 : 1'h0;
  assign _07287_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2414.3-2474.10" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.y ;
  assign _07288_ = \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left  ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2406.3-2409.11" *) \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Y  : 2'h0;
  assign _07290_ = _07291_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2392.5-2395.13" *) 2'h2 : 2'h0;
  assign _07292_ = _03133_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision1.v:2375.3-2401.10" *) _07290_ : 2'hx;
  assign _07293_ = | (* src = "../vtr/verilog/stereovision1.v:26.15-26.32" *) tm3_sram_data_in;
  assign q = _07293_;
  assign tm3_sram_data_in = offchip_sram_data_in;
  assign offchip_sram_addr = tm3_sram_addr;
  assign offchip_sram_data_out = tm3_sram_data_out;
  assign offchip_sram_we = tm3_sram_we;
  assign offchip_sram_oe = tm3_sram_oe;
  assign tm3_sram_data_out = tm3_sram_data_xhdl0;
  assign \port_bus_2to1_1_inst.clk  = tm3_clk_v0;
  assign vidin_addr_reg_2to3 = \port_bus_2to1_1_inst.vidin_addr_reg ;
  assign svid_comp_switch_2to3 = \port_bus_2to1_1_inst.svid_comp_switch ;
  assign vidin_new_data_scld_1_2to3_left = \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left ;
  assign vidin_data_reg_scld_1_2to3_left_rp = \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_rp ;
  assign vidin_data_reg_scld_1_2to3_left_ip = \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_ip ;
  assign vidin_data_reg_scld_1_2to3_left_rn = \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_rn ;
  assign vidin_data_reg_scld_1_2to3_left_in = \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_in ;
  assign vidin_new_data_scld_2_2to3_left = \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left ;
  assign vidin_data_reg_scld_2_2to3_left_rp = \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_rp ;
  assign vidin_data_reg_scld_2_2to3_left_ip = \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_ip ;
  assign vidin_data_reg_scld_2_2to3_left_rn = \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_rn ;
  assign vidin_data_reg_scld_2_2to3_left_in = \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_in ;
  assign vidin_new_data_scld_4_2to3_left = \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left ;
  assign vidin_data_reg_scld_4_2to3_left_rp = \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_rp ;
  assign vidin_data_reg_scld_4_2to3_left_ip = \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_ip ;
  assign vidin_data_reg_scld_4_2to3_left_rn = \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_rn ;
  assign vidin_data_reg_scld_4_2to3_left_in = \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_in ;
  assign vidin_new_data_scld_1_2to3_right = \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_right ;
  assign vidin_data_reg_scld_1_2to3_right_rp = \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_rp ;
  assign vidin_data_reg_scld_1_2to3_right_ip = \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_ip ;
  assign vidin_data_reg_scld_1_2to3_right_rn = \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_rn ;
  assign vidin_data_reg_scld_1_2to3_right_in = \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_in ;
  assign vidin_new_data_scld_2_2to3_right = \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_right ;
  assign vidin_data_reg_scld_2_2to3_right_rp = \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_rp ;
  assign vidin_data_reg_scld_2_2to3_right_ip = \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_ip ;
  assign vidin_data_reg_scld_2_2to3_right_rn = \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_rn ;
  assign vidin_data_reg_scld_2_2to3_right_in = \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_in ;
  assign vidin_new_data_scld_4_2to3_right = \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_right ;
  assign vidin_data_reg_scld_4_2to3_right_rp = \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rp ;
  assign vidin_data_reg_scld_4_2to3_right_ip = \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_ip ;
  assign vidin_data_reg_scld_4_2to3_right_rn = \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rn ;
  assign vidin_data_reg_scld_4_2to3_right_in = \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_in ;
  assign \port_bus_2to1_1_inst.bus_word_3  = bus_word_3_2to1;
  assign \port_bus_2to1_1_inst.bus_word_4  = bus_word_4_2to1;
  assign \port_bus_2to1_1_inst.bus_word_5  = bus_word_5_2to1;
  assign \port_bus_2to1_1_inst.bus_word_6  = bus_word_6_2to1;
  assign \port_bus_2to1_1_inst.counter_out  = counter_out_2to1;
  assign \port_bus_2to1_1_inst.rst  = rst;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.zero  = _02062_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Sum  = _02046_[15:0];
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Cout  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_out  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.clk ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.rst  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.rst ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.start  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.start ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LA  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.LA ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EB  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.EB ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_a  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.data_in_a ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_b  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.data_in_b ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.Remainder  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.data_out  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.Done  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Done ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.rst  = \wrapper_norm_corr_20_inst_p.norm_inst_left.nd ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.clk  = \wrapper_norm_corr_20_inst_p.norm_inst_left.clk ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.data_in_a  = \wrapper_norm_corr_20_inst_p.norm_inst_left.din_1_tmp2 ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.data_in_b  = \wrapper_norm_corr_20_inst_p.norm_inst_left.add_out ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.dout_1  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.data_out ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.zero  = _02133_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Sum  = _02117_[15:0];
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Cout  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_out  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.clk ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.rst  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.rst ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.start  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.start ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LA  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.LA ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EB  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.EB ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_a  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.data_in_a ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_b  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.data_in_b ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.Remainder  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.data_out  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.Done  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Done ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.rst  = \wrapper_norm_corr_20_inst_p.norm_inst_left.nd ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.clk  = \wrapper_norm_corr_20_inst_p.norm_inst_left.clk ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.data_in_a  = \wrapper_norm_corr_20_inst_p.norm_inst_left.din_2_tmp2 ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.data_in_b  = \wrapper_norm_corr_20_inst_p.norm_inst_left.add_out ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.dout_2  = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.data_out ;
  assign \wrapper_norm_corr_20_inst_p.d_l_2_nrm  = \wrapper_norm_corr_20_inst_p.norm_inst_left.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.d_l_1_nrm  = \wrapper_norm_corr_20_inst_p.norm_inst_left.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.din_2  = \wrapper_norm_corr_20_inst_p.d_l_2 ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.din_1  = \wrapper_norm_corr_20_inst_p.d_l_1 ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.nd  = \wrapper_norm_corr_20_inst_p.wen ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.clk  = \wrapper_norm_corr_20_inst_p.clk ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.zero  = _02220_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Sum  = _02204_[15:0];
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Cout  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_out  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.clk ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.rst  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.rst ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.start  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.start ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LA  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.LA ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EB  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.EB ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_a  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.data_in_a ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_b  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.data_in_b ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.Remainder  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.data_out  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.Done  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Done ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.rst  = \wrapper_norm_corr_20_inst_p.norm_inst_right.nd ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.clk  = \wrapper_norm_corr_20_inst_p.norm_inst_right.clk ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.data_in_a  = \wrapper_norm_corr_20_inst_p.norm_inst_right.din_1_tmp2 ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.data_in_b  = \wrapper_norm_corr_20_inst_p.norm_inst_right.add_out ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.dout_1  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.data_out ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.zero  = _02291_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Sum  = _02275_[15:0];
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Cout  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_out  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.clk ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.rst  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.rst ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.start  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.start ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LA  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.LA ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EB  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.EB ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_a  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.data_in_a ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_b  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.data_in_b ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.Remainder  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.data_out  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.Done  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Done ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.rst  = \wrapper_norm_corr_20_inst_p.norm_inst_right.nd ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.clk  = \wrapper_norm_corr_20_inst_p.norm_inst_right.clk ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.data_in_a  = \wrapper_norm_corr_20_inst_p.norm_inst_right.din_2_tmp2 ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.data_in_b  = \wrapper_norm_corr_20_inst_p.norm_inst_right.add_out ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.dout_2  = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.data_out ;
  assign \wrapper_norm_corr_20_inst_p.d_r_2_nrm  = \wrapper_norm_corr_20_inst_p.norm_inst_right.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.d_r_1_nrm  = \wrapper_norm_corr_20_inst_p.norm_inst_right.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.din_2  = \wrapper_norm_corr_20_inst_p.d_r_2 ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.din_1  = \wrapper_norm_corr_20_inst_p.d_r_1 ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.nd  = \wrapper_norm_corr_20_inst_p.wen ;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.clk  = \wrapper_norm_corr_20_inst_p.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_r_1.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_r_1.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_r_1.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.d_r_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_r_1.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.d_r_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_r_1.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_r_1.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.d_l_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.d_l_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_01  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_02  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_01 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_02 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_11  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_12  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_11 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_12 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_21  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_22  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_21 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_22 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_31  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_32  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_31 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_32 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_41  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_42  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_41 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_42 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_51  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_52  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_51 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_52 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_61  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_62  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_61 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_62 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_71  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_72  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_71 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_72 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_81  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_82  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_81 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_82 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_91  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_92  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_91 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_92 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_101  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_102  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_101 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_102 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_111  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_112  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_111 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_112 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_121  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_122  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_121 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_122 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_131  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_132  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_131 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_132 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_141  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_142  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_141 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_142 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_151  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_152  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_151 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_152 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_161  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_162  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_161 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_162 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_171  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_172  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_171 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_172 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_181  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_182  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_181 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_182 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_191  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_192  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_20.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_20.wen  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_20.din_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_191 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_20.din_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_192 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_201  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_20.dout_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.out_202  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_20.dout_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_01 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_02 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_0_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_11 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_12 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_1_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_21 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_22 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_2_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_31 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_32 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_3_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_41 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_42 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_4_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_51 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_52 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_5_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_61 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_62 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_6_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_71 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_72 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_7_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_81 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_82 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_8_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_91 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_92 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_9_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_101 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_102 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_10_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_111 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_112 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_11_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_121 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_122 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_12_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_131 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_132 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_13_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_141 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_142 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_14_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_151 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_152 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_15_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_161 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_162 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_16_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_171 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_172 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_17_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_181 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_182 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_18_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_191 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_192 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_19_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.clk  = \wrapper_norm_corr_20_inst_p.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.new_data  = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.in_l_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_201 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.in_l_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_202 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.in_r_re  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.in_r_im  = \wrapper_norm_corr_20_inst_p.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_20_tmp  = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.corr_out ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_20  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_20 ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_19  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_19 ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_18  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_18 ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_17  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_17 ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_16  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_16 ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_15  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_15 ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_14  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_14 ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_13  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_13 ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_12  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_12 ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_11  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_11 ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_10  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_10 ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_9  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_9 ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_8  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_8 ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_7  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_7 ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_6  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_6 ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_5  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_5 ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_4  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_4 ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_3  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_3 ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_2  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_2 ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_1  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_1 ;
  assign \wrapper_norm_corr_20_inst_p.corr_out_0  = \wrapper_norm_corr_20_inst_p.corr_20_inst.corr_out_0 ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.d_r_2  = \wrapper_norm_corr_20_inst_p.d_r_2_nrm ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.d_r_1  = \wrapper_norm_corr_20_inst_p.d_r_1_nrm ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.d_l_2  = \wrapper_norm_corr_20_inst_p.d_l_2_nrm ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.d_l_1  = \wrapper_norm_corr_20_inst_p.d_l_1_nrm ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.wen  = \wrapper_norm_corr_20_inst_p.wen ;
  assign \wrapper_norm_corr_20_inst_p.corr_20_inst.clk  = \wrapper_norm_corr_20_inst_p.clk ;
  assign \wrapper_norm_corr_20_inst_p.clk  = tm3_clk_v0;
  assign \wrapper_norm_corr_20_inst_p.wen  = vidin_new_data_scld_1_2to3_left;
  assign \wrapper_norm_corr_20_inst_p.d_l_1  = vidin_data_reg_scld_1_2to3_right_rp;
  assign \wrapper_norm_corr_20_inst_p.d_l_2  = vidin_data_reg_scld_1_2to3_right_ip;
  assign \wrapper_norm_corr_20_inst_p.d_r_1  = vidin_data_reg_scld_1_2to3_left_rp;
  assign \wrapper_norm_corr_20_inst_p.d_r_2  = vidin_data_reg_scld_1_2to3_left_ip;
  assign corr_out_1_p0 = \wrapper_norm_corr_20_inst_p.corr_out_0 ;
  assign corr_out_1_p1 = \wrapper_norm_corr_20_inst_p.corr_out_1 ;
  assign corr_out_1_p2 = \wrapper_norm_corr_20_inst_p.corr_out_2 ;
  assign corr_out_1_p3 = \wrapper_norm_corr_20_inst_p.corr_out_3 ;
  assign corr_out_1_p4 = \wrapper_norm_corr_20_inst_p.corr_out_4 ;
  assign corr_out_1_p5 = \wrapper_norm_corr_20_inst_p.corr_out_5 ;
  assign corr_out_1_p6 = \wrapper_norm_corr_20_inst_p.corr_out_6 ;
  assign corr_out_1_p7 = \wrapper_norm_corr_20_inst_p.corr_out_7 ;
  assign corr_out_1_p8 = \wrapper_norm_corr_20_inst_p.corr_out_8 ;
  assign corr_out_1_p9 = \wrapper_norm_corr_20_inst_p.corr_out_9 ;
  assign corr_out_1_p10 = \wrapper_norm_corr_20_inst_p.corr_out_10 ;
  assign corr_out_1_p11 = \wrapper_norm_corr_20_inst_p.corr_out_11 ;
  assign corr_out_1_p12 = \wrapper_norm_corr_20_inst_p.corr_out_12 ;
  assign corr_out_1_p13 = \wrapper_norm_corr_20_inst_p.corr_out_13 ;
  assign corr_out_1_p14 = \wrapper_norm_corr_20_inst_p.corr_out_14 ;
  assign corr_out_1_p15 = \wrapper_norm_corr_20_inst_p.corr_out_15 ;
  assign corr_out_1_p16 = \wrapper_norm_corr_20_inst_p.corr_out_16 ;
  assign corr_out_1_p17 = \wrapper_norm_corr_20_inst_p.corr_out_17 ;
  assign corr_out_1_p18 = \wrapper_norm_corr_20_inst_p.corr_out_18 ;
  assign corr_out_1_p19 = \wrapper_norm_corr_20_inst_p.corr_out_19 ;
  assign corr_out_1_p20 = \wrapper_norm_corr_20_inst_p.corr_out_20 ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.zero  = _01490_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Sum  = _01474_[15:0];
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Cout  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_out  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.clk ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.rst  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.rst ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.start  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.start ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LA  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.LA ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EB  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.EB ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_a  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.data_in_a ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_b  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.data_in_b ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.Remainder  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.data_out  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.Done  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Done ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.rst  = \wrapper_norm_corr_20_inst_n.norm_inst_left.nd ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.clk  = \wrapper_norm_corr_20_inst_n.norm_inst_left.clk ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.data_in_a  = \wrapper_norm_corr_20_inst_n.norm_inst_left.din_1_tmp2 ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.data_in_b  = \wrapper_norm_corr_20_inst_n.norm_inst_left.add_out ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.dout_1  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.data_out ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.zero  = _01561_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Sum  = _01545_[15:0];
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Cout  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_out  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.clk ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.rst  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.rst ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.start  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.start ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LA  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.LA ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EB  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.EB ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_a  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.data_in_a ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_b  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.data_in_b ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.Remainder  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.data_out  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.Done  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Done ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.rst  = \wrapper_norm_corr_20_inst_n.norm_inst_left.nd ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.clk  = \wrapper_norm_corr_20_inst_n.norm_inst_left.clk ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.data_in_a  = \wrapper_norm_corr_20_inst_n.norm_inst_left.din_2_tmp2 ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.data_in_b  = \wrapper_norm_corr_20_inst_n.norm_inst_left.add_out ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.dout_2  = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.data_out ;
  assign \wrapper_norm_corr_20_inst_n.d_l_2_nrm  = \wrapper_norm_corr_20_inst_n.norm_inst_left.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.d_l_1_nrm  = \wrapper_norm_corr_20_inst_n.norm_inst_left.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.din_2  = \wrapper_norm_corr_20_inst_n.d_l_2 ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.din_1  = \wrapper_norm_corr_20_inst_n.d_l_1 ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.nd  = \wrapper_norm_corr_20_inst_n.wen ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.clk  = \wrapper_norm_corr_20_inst_n.clk ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.zero  = _01648_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Sum  = _01632_[15:0];
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Cout  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_out  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.clk ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.rst  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.rst ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.start  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.start ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LA  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.LA ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EB  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.EB ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_a  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.data_in_a ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_b  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.data_in_b ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.Remainder  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.data_out  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.Done  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Done ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.rst  = \wrapper_norm_corr_20_inst_n.norm_inst_right.nd ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.clk  = \wrapper_norm_corr_20_inst_n.norm_inst_right.clk ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.data_in_a  = \wrapper_norm_corr_20_inst_n.norm_inst_right.din_1_tmp2 ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.data_in_b  = \wrapper_norm_corr_20_inst_n.norm_inst_right.add_out ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.dout_1  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.data_out ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.zero  = _01719_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Sum  = _01703_[15:0];
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Cout  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_out  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.clk ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.rst  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.rst ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.start  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.start ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LA  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.LA ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EB  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.EB ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_a  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.data_in_a ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_b  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.data_in_b ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.Remainder  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.data_out  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.Done  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Done ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.rst  = \wrapper_norm_corr_20_inst_n.norm_inst_right.nd ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.clk  = \wrapper_norm_corr_20_inst_n.norm_inst_right.clk ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.data_in_a  = \wrapper_norm_corr_20_inst_n.norm_inst_right.din_2_tmp2 ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.data_in_b  = \wrapper_norm_corr_20_inst_n.norm_inst_right.add_out ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.dout_2  = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.data_out ;
  assign \wrapper_norm_corr_20_inst_n.d_r_2_nrm  = \wrapper_norm_corr_20_inst_n.norm_inst_right.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.d_r_1_nrm  = \wrapper_norm_corr_20_inst_n.norm_inst_right.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.din_2  = \wrapper_norm_corr_20_inst_n.d_r_2 ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.din_1  = \wrapper_norm_corr_20_inst_n.d_r_1 ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.nd  = \wrapper_norm_corr_20_inst_n.wen ;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.clk  = \wrapper_norm_corr_20_inst_n.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_r_1.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_r_1.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_r_1.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.d_r_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_r_1.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.d_r_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_r_1.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_r_1.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.d_l_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.d_l_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_01  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_02  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_01 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_02 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_11  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_12  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_11 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_12 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_21  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_22  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_21 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_22 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_31  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_32  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_31 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_32 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_41  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_42  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_41 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_42 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_51  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_52  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_51 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_52 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_61  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_62  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_61 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_62 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_71  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_72  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_71 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_72 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_81  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_82  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_81 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_82 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_91  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_92  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_91 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_92 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_101  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_102  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_101 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_102 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_111  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_112  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_111 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_112 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_121  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_122  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_121 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_122 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_131  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_132  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_131 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_132 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_141  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_142  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_141 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_142 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_151  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_152  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_151 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_152 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_161  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_162  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_161 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_162 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_171  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_172  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_171 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_172 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_181  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_182  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_181 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_182 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_191  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_192  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_20.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_20.wen  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_20.din_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_191 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_20.din_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_192 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_201  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_20.dout_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.out_202  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_20.dout_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_01 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_02 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_0_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_11 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_12 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_1_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_21 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_22 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_2_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_31 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_32 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_3_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_41 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_42 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_4_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_51 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_52 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_5_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_61 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_62 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_6_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_71 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_72 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_7_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_81 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_82 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_8_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_91 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_92 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_9_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_101 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_102 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_10_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_111 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_112 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_11_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_121 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_122 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_12_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_131 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_132 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_13_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_141 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_142 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_14_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_151 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_152 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_15_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_161 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_162 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_16_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_171 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_172 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_17_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_181 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_182 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_18_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_191 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_192 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_19_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.clk  = \wrapper_norm_corr_20_inst_n.corr_20_inst.clk ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.new_data  = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.in_l_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_201 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.in_l_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_202 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.in_r_re  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.in_r_im  = \wrapper_norm_corr_20_inst_n.corr_20_inst.out_r2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_20_tmp  = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.corr_out ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_20  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_20 ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_19  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_19 ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_18  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_18 ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_17  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_17 ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_16  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_16 ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_15  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_15 ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_14  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_14 ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_13  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_13 ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_12  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_12 ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_11  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_11 ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_10  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_10 ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_9  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_9 ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_8  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_8 ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_7  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_7 ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_6  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_6 ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_5  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_5 ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_4  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_4 ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_3  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_3 ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_2  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_2 ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_1  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_1 ;
  assign \wrapper_norm_corr_20_inst_n.corr_out_0  = \wrapper_norm_corr_20_inst_n.corr_20_inst.corr_out_0 ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.d_r_2  = \wrapper_norm_corr_20_inst_n.d_r_2_nrm ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.d_r_1  = \wrapper_norm_corr_20_inst_n.d_r_1_nrm ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.d_l_2  = \wrapper_norm_corr_20_inst_n.d_l_2_nrm ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.d_l_1  = \wrapper_norm_corr_20_inst_n.d_l_1_nrm ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.wen  = \wrapper_norm_corr_20_inst_n.wen ;
  assign \wrapper_norm_corr_20_inst_n.corr_20_inst.clk  = \wrapper_norm_corr_20_inst_n.clk ;
  assign \wrapper_norm_corr_20_inst_n.clk  = tm3_clk_v0;
  assign \wrapper_norm_corr_20_inst_n.wen  = vidin_new_data_scld_1_2to3_left;
  assign \wrapper_norm_corr_20_inst_n.d_l_1  = vidin_data_reg_scld_1_2to3_right_rn;
  assign \wrapper_norm_corr_20_inst_n.d_l_2  = vidin_data_reg_scld_1_2to3_right_in;
  assign \wrapper_norm_corr_20_inst_n.d_r_1  = vidin_data_reg_scld_1_2to3_left_rn;
  assign \wrapper_norm_corr_20_inst_n.d_r_2  = vidin_data_reg_scld_1_2to3_left_in;
  assign corr_out_1_n0 = \wrapper_norm_corr_20_inst_n.corr_out_0 ;
  assign corr_out_1_n1 = \wrapper_norm_corr_20_inst_n.corr_out_1 ;
  assign corr_out_1_n2 = \wrapper_norm_corr_20_inst_n.corr_out_2 ;
  assign corr_out_1_n3 = \wrapper_norm_corr_20_inst_n.corr_out_3 ;
  assign corr_out_1_n4 = \wrapper_norm_corr_20_inst_n.corr_out_4 ;
  assign corr_out_1_n5 = \wrapper_norm_corr_20_inst_n.corr_out_5 ;
  assign corr_out_1_n6 = \wrapper_norm_corr_20_inst_n.corr_out_6 ;
  assign corr_out_1_n7 = \wrapper_norm_corr_20_inst_n.corr_out_7 ;
  assign corr_out_1_n8 = \wrapper_norm_corr_20_inst_n.corr_out_8 ;
  assign corr_out_1_n9 = \wrapper_norm_corr_20_inst_n.corr_out_9 ;
  assign corr_out_1_n10 = \wrapper_norm_corr_20_inst_n.corr_out_10 ;
  assign corr_out_1_n11 = \wrapper_norm_corr_20_inst_n.corr_out_11 ;
  assign corr_out_1_n12 = \wrapper_norm_corr_20_inst_n.corr_out_12 ;
  assign corr_out_1_n13 = \wrapper_norm_corr_20_inst_n.corr_out_13 ;
  assign corr_out_1_n14 = \wrapper_norm_corr_20_inst_n.corr_out_14 ;
  assign corr_out_1_n15 = \wrapper_norm_corr_20_inst_n.corr_out_15 ;
  assign corr_out_1_n16 = \wrapper_norm_corr_20_inst_n.corr_out_16 ;
  assign corr_out_1_n17 = \wrapper_norm_corr_20_inst_n.corr_out_17 ;
  assign corr_out_1_n18 = \wrapper_norm_corr_20_inst_n.corr_out_18 ;
  assign corr_out_1_n19 = \wrapper_norm_corr_20_inst_n.corr_out_19 ;
  assign corr_out_1_n20 = \wrapper_norm_corr_20_inst_n.corr_out_20 ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.zero  = _00918_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Sum  = _00902_[15:0];
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Cout  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_out  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.clk ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.rst  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.rst ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.start  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.start ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LA  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.LA ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EB  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.EB ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_a  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.data_in_a ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_b  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.data_in_b ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.Remainder  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.data_out  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.Done  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Done ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.rst  = \wrapper_norm_corr_10_inst_p.norm_inst_left.nd ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.clk  = \wrapper_norm_corr_10_inst_p.norm_inst_left.clk ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.data_in_a  = \wrapper_norm_corr_10_inst_p.norm_inst_left.din_1_tmp2 ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.data_in_b  = \wrapper_norm_corr_10_inst_p.norm_inst_left.add_out ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.dout_1  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.data_out ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.zero  = _00989_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Sum  = _00973_[15:0];
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Cout  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_out  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.clk ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.rst  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.rst ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.start  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.start ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LA  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.LA ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EB  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.EB ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_a  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.data_in_a ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_b  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.data_in_b ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.Remainder  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.data_out  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.Done  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Done ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.rst  = \wrapper_norm_corr_10_inst_p.norm_inst_left.nd ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.clk  = \wrapper_norm_corr_10_inst_p.norm_inst_left.clk ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.data_in_a  = \wrapper_norm_corr_10_inst_p.norm_inst_left.din_2_tmp2 ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.data_in_b  = \wrapper_norm_corr_10_inst_p.norm_inst_left.add_out ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.dout_2  = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.data_out ;
  assign \wrapper_norm_corr_10_inst_p.d_l_2_nrm  = \wrapper_norm_corr_10_inst_p.norm_inst_left.dout_2 ;
  assign \wrapper_norm_corr_10_inst_p.d_l_1_nrm  = \wrapper_norm_corr_10_inst_p.norm_inst_left.dout_1 ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.din_2  = \wrapper_norm_corr_10_inst_p.d_l_2 ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.din_1  = \wrapper_norm_corr_10_inst_p.d_l_1 ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.nd  = \wrapper_norm_corr_10_inst_p.wen ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.clk  = \wrapper_norm_corr_10_inst_p.clk ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.zero  = _01076_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Sum  = _01060_[15:0];
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Cout  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_out  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.clk ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.rst  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.rst ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.start  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.start ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LA  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.LA ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EB  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.EB ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_a  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.data_in_a ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_b  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.data_in_b ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.Remainder  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.data_out  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.Done  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Done ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.rst  = \wrapper_norm_corr_10_inst_p.norm_inst_right.nd ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.clk  = \wrapper_norm_corr_10_inst_p.norm_inst_right.clk ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.data_in_a  = \wrapper_norm_corr_10_inst_p.norm_inst_right.din_1_tmp2 ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.data_in_b  = \wrapper_norm_corr_10_inst_p.norm_inst_right.add_out ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.dout_1  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.data_out ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.zero  = _01147_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Sum  = _01131_[15:0];
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Cout  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_out  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.clk ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.rst  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.rst ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.start  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.start ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LA  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.LA ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EB  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.EB ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_a  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.data_in_a ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_b  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.data_in_b ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.Remainder  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.data_out  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.Done  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Done ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.rst  = \wrapper_norm_corr_10_inst_p.norm_inst_right.nd ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.clk  = \wrapper_norm_corr_10_inst_p.norm_inst_right.clk ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.data_in_a  = \wrapper_norm_corr_10_inst_p.norm_inst_right.din_2_tmp2 ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.data_in_b  = \wrapper_norm_corr_10_inst_p.norm_inst_right.add_out ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.dout_2  = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.data_out ;
  assign \wrapper_norm_corr_10_inst_p.d_r_2_nrm  = \wrapper_norm_corr_10_inst_p.norm_inst_right.dout_2 ;
  assign \wrapper_norm_corr_10_inst_p.d_r_1_nrm  = \wrapper_norm_corr_10_inst_p.norm_inst_right.dout_1 ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.din_2  = \wrapper_norm_corr_10_inst_p.d_r_2 ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.din_1  = \wrapper_norm_corr_10_inst_p.d_r_1 ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.nd  = \wrapper_norm_corr_10_inst_p.wen ;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.clk  = \wrapper_norm_corr_10_inst_p.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_r_1.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_r_1.wen  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_r_1.din_1  = \wrapper_norm_corr_10_inst_p.corr_5_inst.d_r_1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_r_1.din_2  = \wrapper_norm_corr_10_inst_p.corr_5_inst.d_r_2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r1  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r2  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.wen  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.din_1  = \wrapper_norm_corr_10_inst_p.corr_5_inst.d_l_1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.din_2  = \wrapper_norm_corr_10_inst_p.corr_5_inst.d_l_2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_01  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.dout_1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_02  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.dout_2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.wen  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.din_1  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_01 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.din_2  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_02 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_11  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.dout_1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_12  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.dout_2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.wen  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.din_1  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_11 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.din_2  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_12 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_21  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.dout_1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_22  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.dout_2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.wen  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.din_1  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_21 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.din_2  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_22 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_31  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.dout_1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_32  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.dout_2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.wen  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.din_1  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_31 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.din_2  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_32 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_41  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.dout_1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_42  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.dout_2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.wen  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.din_1  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_41 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.din_2  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_42 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_51  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.dout_1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_52  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.dout_2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.wen  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.din_1  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_51 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.din_2  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_52 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_61  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.dout_1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_62  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.dout_2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.wen  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.din_1  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_61 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.din_2  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_62 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_71  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.dout_1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_72  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.dout_2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.wen  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.din_1  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_71 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.din_2  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_72 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_81  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.dout_1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_82  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.dout_2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.wen  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.din_1  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_81 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.din_2  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_82 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_91  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.dout_1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_92  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.dout_2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_10.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_10.wen  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_10.din_1  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_91 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_10.din_2  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_92 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_101  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_10.dout_1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.out_102  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_10.dout_2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.new_data  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.in_l_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_01 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.in_l_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_02 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.in_r_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.in_r_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_0_tmp  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.corr_out ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.new_data  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.in_l_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_11 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.in_l_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_12 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.in_r_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.in_r_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_1_tmp  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.corr_out ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.new_data  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.in_l_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_21 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.in_l_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_22 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.in_r_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.in_r_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_2_tmp  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.corr_out ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.new_data  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.in_l_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_31 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.in_l_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_32 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.in_r_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.in_r_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_3_tmp  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.corr_out ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.new_data  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.in_l_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_41 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.in_l_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_42 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.in_r_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.in_r_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_4_tmp  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.corr_out ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.new_data  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.in_l_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_51 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.in_l_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_52 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.in_r_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.in_r_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_5_tmp  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.corr_out ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.new_data  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.in_l_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_61 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.in_l_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_62 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.in_r_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.in_r_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_6_tmp  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.corr_out ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.new_data  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.in_l_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_71 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.in_l_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_72 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.in_r_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.in_r_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_7_tmp  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.corr_out ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.new_data  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.in_l_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_81 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.in_l_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_82 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.in_r_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.in_r_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_8_tmp  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.corr_out ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.new_data  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.in_l_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_91 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.in_l_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_92 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.in_r_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.in_r_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_9_tmp  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.corr_out ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.clk  = \wrapper_norm_corr_10_inst_p.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.new_data  = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.in_l_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_101 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.in_l_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_102 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.in_r_re  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.in_r_im  = \wrapper_norm_corr_10_inst_p.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_10_tmp  = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.corr_out ;
  assign \wrapper_norm_corr_10_inst_p.corr_out_10  = \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_10 ;
  assign \wrapper_norm_corr_10_inst_p.corr_out_9  = \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_9 ;
  assign \wrapper_norm_corr_10_inst_p.corr_out_8  = \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_8 ;
  assign \wrapper_norm_corr_10_inst_p.corr_out_7  = \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_7 ;
  assign \wrapper_norm_corr_10_inst_p.corr_out_6  = \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_6 ;
  assign \wrapper_norm_corr_10_inst_p.corr_out_5  = \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_5 ;
  assign \wrapper_norm_corr_10_inst_p.corr_out_4  = \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_4 ;
  assign \wrapper_norm_corr_10_inst_p.corr_out_3  = \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_3 ;
  assign \wrapper_norm_corr_10_inst_p.corr_out_2  = \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_2 ;
  assign \wrapper_norm_corr_10_inst_p.corr_out_1  = \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_1 ;
  assign \wrapper_norm_corr_10_inst_p.corr_out_0  = \wrapper_norm_corr_10_inst_p.corr_5_inst.corr_out_0 ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.d_r_2  = \wrapper_norm_corr_10_inst_p.d_r_2_nrm ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.d_r_1  = \wrapper_norm_corr_10_inst_p.d_r_1_nrm ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.d_l_2  = \wrapper_norm_corr_10_inst_p.d_l_2_nrm ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.d_l_1  = \wrapper_norm_corr_10_inst_p.d_l_1_nrm ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.wen  = \wrapper_norm_corr_10_inst_p.wen ;
  assign \wrapper_norm_corr_10_inst_p.corr_5_inst.clk  = \wrapper_norm_corr_10_inst_p.clk ;
  assign \wrapper_norm_corr_10_inst_p.clk  = tm3_clk_v0;
  assign \wrapper_norm_corr_10_inst_p.wen  = vidin_new_data_scld_2_2to3_left;
  assign \wrapper_norm_corr_10_inst_p.d_l_1  = vidin_data_reg_scld_2_2to3_right_rp;
  assign \wrapper_norm_corr_10_inst_p.d_l_2  = vidin_data_reg_scld_2_2to3_right_ip;
  assign \wrapper_norm_corr_10_inst_p.d_r_1  = vidin_data_reg_scld_2_2to3_left_rp;
  assign \wrapper_norm_corr_10_inst_p.d_r_2  = vidin_data_reg_scld_2_2to3_left_ip;
  assign corr_out_2_p0 = \wrapper_norm_corr_10_inst_p.corr_out_0 ;
  assign corr_out_2_p1 = \wrapper_norm_corr_10_inst_p.corr_out_1 ;
  assign corr_out_2_p2 = \wrapper_norm_corr_10_inst_p.corr_out_2 ;
  assign corr_out_2_p3 = \wrapper_norm_corr_10_inst_p.corr_out_3 ;
  assign corr_out_2_p4 = \wrapper_norm_corr_10_inst_p.corr_out_4 ;
  assign corr_out_2_p5 = \wrapper_norm_corr_10_inst_p.corr_out_5 ;
  assign corr_out_2_p6 = \wrapper_norm_corr_10_inst_p.corr_out_6 ;
  assign corr_out_2_p7 = \wrapper_norm_corr_10_inst_p.corr_out_7 ;
  assign corr_out_2_p8 = \wrapper_norm_corr_10_inst_p.corr_out_8 ;
  assign corr_out_2_p9 = \wrapper_norm_corr_10_inst_p.corr_out_9 ;
  assign corr_out_2_p10 = \wrapper_norm_corr_10_inst_p.corr_out_10 ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.zero  = _00466_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Sum  = _00450_[15:0];
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Cout  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_out  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.clk ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.rst  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.rst ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.start  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.start ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LA  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.LA ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EB  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.EB ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_a  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.data_in_a ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_b  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.data_in_b ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.Remainder  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.data_out  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.Done  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Done ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.rst  = \wrapper_norm_corr_10_inst_n.norm_inst_left.nd ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.clk  = \wrapper_norm_corr_10_inst_n.norm_inst_left.clk ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.data_in_a  = \wrapper_norm_corr_10_inst_n.norm_inst_left.din_1_tmp2 ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.data_in_b  = \wrapper_norm_corr_10_inst_n.norm_inst_left.add_out ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.dout_1  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.data_out ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.zero  = _00537_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Sum  = _00521_[15:0];
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Cout  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_out  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.clk ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.rst  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.rst ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.start  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.start ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LA  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.LA ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EB  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.EB ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_a  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.data_in_a ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_b  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.data_in_b ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.Remainder  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.data_out  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.Done  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Done ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.rst  = \wrapper_norm_corr_10_inst_n.norm_inst_left.nd ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.clk  = \wrapper_norm_corr_10_inst_n.norm_inst_left.clk ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.data_in_a  = \wrapper_norm_corr_10_inst_n.norm_inst_left.din_2_tmp2 ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.data_in_b  = \wrapper_norm_corr_10_inst_n.norm_inst_left.add_out ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.dout_2  = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.data_out ;
  assign \wrapper_norm_corr_10_inst_n.d_l_2_nrm  = \wrapper_norm_corr_10_inst_n.norm_inst_left.dout_2 ;
  assign \wrapper_norm_corr_10_inst_n.d_l_1_nrm  = \wrapper_norm_corr_10_inst_n.norm_inst_left.dout_1 ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.din_2  = \wrapper_norm_corr_10_inst_n.d_l_2 ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.din_1  = \wrapper_norm_corr_10_inst_n.d_l_1 ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.nd  = \wrapper_norm_corr_10_inst_n.wen ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.clk  = \wrapper_norm_corr_10_inst_n.clk ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.zero  = _00624_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Sum  = _00608_[15:0];
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Cout  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_out  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.clk ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.rst  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.rst ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.start  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.start ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LA  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.LA ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EB  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.EB ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_a  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.data_in_a ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_b  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.data_in_b ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.Remainder  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.data_out  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.Done  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Done ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.rst  = \wrapper_norm_corr_10_inst_n.norm_inst_right.nd ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.clk  = \wrapper_norm_corr_10_inst_n.norm_inst_right.clk ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.data_in_a  = \wrapper_norm_corr_10_inst_n.norm_inst_right.din_1_tmp2 ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.data_in_b  = \wrapper_norm_corr_10_inst_n.norm_inst_right.add_out ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.dout_1  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.data_out ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.zero  = _00695_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Sum  = _00679_[15:0];
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Cout  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_out  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.clk ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.rst  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.rst ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.start  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.start ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LA  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.LA ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EB  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.EB ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_a  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.data_in_a ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_b  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.data_in_b ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.Remainder  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.data_out  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.Done  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Done ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.rst  = \wrapper_norm_corr_10_inst_n.norm_inst_right.nd ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.clk  = \wrapper_norm_corr_10_inst_n.norm_inst_right.clk ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.data_in_a  = \wrapper_norm_corr_10_inst_n.norm_inst_right.din_2_tmp2 ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.data_in_b  = \wrapper_norm_corr_10_inst_n.norm_inst_right.add_out ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.dout_2  = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.data_out ;
  assign \wrapper_norm_corr_10_inst_n.d_r_2_nrm  = \wrapper_norm_corr_10_inst_n.norm_inst_right.dout_2 ;
  assign \wrapper_norm_corr_10_inst_n.d_r_1_nrm  = \wrapper_norm_corr_10_inst_n.norm_inst_right.dout_1 ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.din_2  = \wrapper_norm_corr_10_inst_n.d_r_2 ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.din_1  = \wrapper_norm_corr_10_inst_n.d_r_1 ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.nd  = \wrapper_norm_corr_10_inst_n.wen ;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.clk  = \wrapper_norm_corr_10_inst_n.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_r_1.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_r_1.wen  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_r_1.din_1  = \wrapper_norm_corr_10_inst_n.corr_5_inst.d_r_1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_r_1.din_2  = \wrapper_norm_corr_10_inst_n.corr_5_inst.d_r_2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r1  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r2  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.wen  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.din_1  = \wrapper_norm_corr_10_inst_n.corr_5_inst.d_l_1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.din_2  = \wrapper_norm_corr_10_inst_n.corr_5_inst.d_l_2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_01  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.dout_1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_02  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.dout_2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.wen  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.din_1  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_01 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.din_2  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_02 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_11  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.dout_1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_12  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.dout_2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.wen  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.din_1  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_11 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.din_2  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_12 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_21  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.dout_1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_22  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.dout_2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.wen  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.din_1  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_21 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.din_2  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_22 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_31  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.dout_1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_32  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.dout_2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.wen  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.din_1  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_31 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.din_2  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_32 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_41  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.dout_1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_42  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.dout_2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.wen  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.din_1  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_41 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.din_2  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_42 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_51  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.dout_1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_52  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.dout_2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.wen  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.din_1  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_51 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.din_2  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_52 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_61  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.dout_1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_62  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.dout_2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.wen  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.din_1  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_61 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.din_2  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_62 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_71  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.dout_1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_72  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.dout_2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.wen  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.din_1  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_71 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.din_2  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_72 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_81  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.dout_1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_82  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.dout_2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.wen  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.din_1  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_81 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.din_2  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_82 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_91  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.dout_1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_92  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.dout_2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_10.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_10.wen  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_10.din_1  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_91 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_10.din_2  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_92 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_101  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_10.dout_1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.out_102  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_10.dout_2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.new_data  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.in_l_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_01 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.in_l_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_02 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.in_r_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.in_r_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_0_tmp  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.corr_out ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.new_data  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.in_l_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_11 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.in_l_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_12 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.in_r_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.in_r_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_1_tmp  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.corr_out ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.new_data  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.in_l_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_21 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.in_l_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_22 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.in_r_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.in_r_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_2_tmp  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.corr_out ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.new_data  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.in_l_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_31 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.in_l_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_32 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.in_r_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.in_r_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_3_tmp  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.corr_out ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.new_data  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.in_l_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_41 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.in_l_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_42 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.in_r_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.in_r_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_4_tmp  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.corr_out ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.new_data  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.in_l_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_51 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.in_l_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_52 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.in_r_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.in_r_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_5_tmp  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.corr_out ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.new_data  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.in_l_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_61 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.in_l_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_62 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.in_r_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.in_r_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_6_tmp  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.corr_out ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.new_data  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.in_l_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_71 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.in_l_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_72 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.in_r_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.in_r_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_7_tmp  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.corr_out ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.new_data  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.in_l_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_81 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.in_l_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_82 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.in_r_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.in_r_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_8_tmp  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.corr_out ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.new_data  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.in_l_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_91 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.in_l_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_92 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.in_r_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.in_r_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_9_tmp  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.corr_out ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.clk  = \wrapper_norm_corr_10_inst_n.corr_5_inst.clk ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.new_data  = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.in_l_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_101 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.in_l_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_102 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.in_r_re  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.in_r_im  = \wrapper_norm_corr_10_inst_n.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_10_tmp  = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.corr_out ;
  assign \wrapper_norm_corr_10_inst_n.corr_out_10  = \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_10 ;
  assign \wrapper_norm_corr_10_inst_n.corr_out_9  = \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_9 ;
  assign \wrapper_norm_corr_10_inst_n.corr_out_8  = \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_8 ;
  assign \wrapper_norm_corr_10_inst_n.corr_out_7  = \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_7 ;
  assign \wrapper_norm_corr_10_inst_n.corr_out_6  = \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_6 ;
  assign \wrapper_norm_corr_10_inst_n.corr_out_5  = \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_5 ;
  assign \wrapper_norm_corr_10_inst_n.corr_out_4  = \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_4 ;
  assign \wrapper_norm_corr_10_inst_n.corr_out_3  = \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_3 ;
  assign \wrapper_norm_corr_10_inst_n.corr_out_2  = \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_2 ;
  assign \wrapper_norm_corr_10_inst_n.corr_out_1  = \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_1 ;
  assign \wrapper_norm_corr_10_inst_n.corr_out_0  = \wrapper_norm_corr_10_inst_n.corr_5_inst.corr_out_0 ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.d_r_2  = \wrapper_norm_corr_10_inst_n.d_r_2_nrm ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.d_r_1  = \wrapper_norm_corr_10_inst_n.d_r_1_nrm ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.d_l_2  = \wrapper_norm_corr_10_inst_n.d_l_2_nrm ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.d_l_1  = \wrapper_norm_corr_10_inst_n.d_l_1_nrm ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.wen  = \wrapper_norm_corr_10_inst_n.wen ;
  assign \wrapper_norm_corr_10_inst_n.corr_5_inst.clk  = \wrapper_norm_corr_10_inst_n.clk ;
  assign \wrapper_norm_corr_10_inst_n.clk  = tm3_clk_v0;
  assign \wrapper_norm_corr_10_inst_n.wen  = vidin_new_data_scld_2_2to3_left;
  assign \wrapper_norm_corr_10_inst_n.d_l_1  = vidin_data_reg_scld_2_2to3_right_rn;
  assign \wrapper_norm_corr_10_inst_n.d_l_2  = vidin_data_reg_scld_2_2to3_right_in;
  assign \wrapper_norm_corr_10_inst_n.d_r_1  = vidin_data_reg_scld_2_2to3_left_rn;
  assign \wrapper_norm_corr_10_inst_n.d_r_2  = vidin_data_reg_scld_2_2to3_left_in;
  assign corr_out_2_n0 = \wrapper_norm_corr_10_inst_n.corr_out_0 ;
  assign corr_out_2_n1 = \wrapper_norm_corr_10_inst_n.corr_out_1 ;
  assign corr_out_2_n2 = \wrapper_norm_corr_10_inst_n.corr_out_2 ;
  assign corr_out_2_n3 = \wrapper_norm_corr_10_inst_n.corr_out_3 ;
  assign corr_out_2_n4 = \wrapper_norm_corr_10_inst_n.corr_out_4 ;
  assign corr_out_2_n5 = \wrapper_norm_corr_10_inst_n.corr_out_5 ;
  assign corr_out_2_n6 = \wrapper_norm_corr_10_inst_n.corr_out_6 ;
  assign corr_out_2_n7 = \wrapper_norm_corr_10_inst_n.corr_out_7 ;
  assign corr_out_2_n8 = \wrapper_norm_corr_10_inst_n.corr_out_8 ;
  assign corr_out_2_n9 = \wrapper_norm_corr_10_inst_n.corr_out_9 ;
  assign corr_out_2_n10 = \wrapper_norm_corr_10_inst_n.corr_out_10 ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.zero  = _02894_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Sum  = _02878_[15:0];
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Cout  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_out  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.clk  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.clk ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.rst  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.rst ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.start  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.start ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LA  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.LA ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EB  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.EB ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_a  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.data_in_a ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_b  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.data_in_b ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.Remainder  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.data_out  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.Done  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Done ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.rst  = \wrapper_norm_corr_5_inst_p.norm_inst_left.nd ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.clk  = \wrapper_norm_corr_5_inst_p.norm_inst_left.clk ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.data_in_a  = \wrapper_norm_corr_5_inst_p.norm_inst_left.din_1_tmp2 ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.data_in_b  = \wrapper_norm_corr_5_inst_p.norm_inst_left.add_out ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.dout_1  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.data_out ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.zero  = _02965_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Sum  = _02949_[15:0];
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Cout  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_out  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.clk  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.clk ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.rst  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.rst ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.start  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.start ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LA  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.LA ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EB  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.EB ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_a  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.data_in_a ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_b  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.data_in_b ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.Remainder  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.data_out  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.Done  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Done ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.rst  = \wrapper_norm_corr_5_inst_p.norm_inst_left.nd ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.clk  = \wrapper_norm_corr_5_inst_p.norm_inst_left.clk ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.data_in_a  = \wrapper_norm_corr_5_inst_p.norm_inst_left.din_2_tmp2 ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.data_in_b  = \wrapper_norm_corr_5_inst_p.norm_inst_left.add_out ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.dout_2  = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.data_out ;
  assign \wrapper_norm_corr_5_inst_p.d_l_2_nrm  = \wrapper_norm_corr_5_inst_p.norm_inst_left.dout_2 ;
  assign \wrapper_norm_corr_5_inst_p.d_l_1_nrm  = \wrapper_norm_corr_5_inst_p.norm_inst_left.dout_1 ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.din_2  = \wrapper_norm_corr_5_inst_p.d_l_2 ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.din_1  = \wrapper_norm_corr_5_inst_p.d_l_1 ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.nd  = \wrapper_norm_corr_5_inst_p.wen ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.clk  = \wrapper_norm_corr_5_inst_p.clk ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.zero  = _03052_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Sum  = _03036_[15:0];
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Cout  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_out  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.clk  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.clk ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.rst  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.rst ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.start  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.start ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LA  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.LA ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EB  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.EB ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_a  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.data_in_a ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_b  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.data_in_b ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.Remainder  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.data_out  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.Done  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Done ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.rst  = \wrapper_norm_corr_5_inst_p.norm_inst_right.nd ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.clk  = \wrapper_norm_corr_5_inst_p.norm_inst_right.clk ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.data_in_a  = \wrapper_norm_corr_5_inst_p.norm_inst_right.din_1_tmp2 ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.data_in_b  = \wrapper_norm_corr_5_inst_p.norm_inst_right.add_out ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.dout_1  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.data_out ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.zero  = _03123_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Sum  = _03107_[15:0];
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Cout  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_out  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.clk  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.clk ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.rst  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.rst ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.start  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.start ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LA  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.LA ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EB  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.EB ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_a  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.data_in_a ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_b  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.data_in_b ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.Remainder  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.data_out  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.Done  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Done ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.rst  = \wrapper_norm_corr_5_inst_p.norm_inst_right.nd ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.clk  = \wrapper_norm_corr_5_inst_p.norm_inst_right.clk ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.data_in_a  = \wrapper_norm_corr_5_inst_p.norm_inst_right.din_2_tmp2 ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.data_in_b  = \wrapper_norm_corr_5_inst_p.norm_inst_right.add_out ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.dout_2  = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.data_out ;
  assign \wrapper_norm_corr_5_inst_p.d_r_2_nrm  = \wrapper_norm_corr_5_inst_p.norm_inst_right.dout_2 ;
  assign \wrapper_norm_corr_5_inst_p.d_r_1_nrm  = \wrapper_norm_corr_5_inst_p.norm_inst_right.dout_1 ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.din_2  = \wrapper_norm_corr_5_inst_p.d_r_2 ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.din_1  = \wrapper_norm_corr_5_inst_p.d_r_1 ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.nd  = \wrapper_norm_corr_5_inst_p.wen ;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.clk  = \wrapper_norm_corr_5_inst_p.clk ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.clk  = \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.wen  = \wrapper_norm_corr_5_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.din_1  = \wrapper_norm_corr_5_inst_p.corr_5_inst.d_r_1 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.din_2  = \wrapper_norm_corr_5_inst_p.corr_5_inst.d_r_2 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.out_r1  = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_1 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.out_r2  = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.dout_2 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.clk  = \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.wen  = \wrapper_norm_corr_5_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.din_1  = \wrapper_norm_corr_5_inst_p.corr_5_inst.d_l_1 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.din_2  = \wrapper_norm_corr_5_inst_p.corr_5_inst.d_l_2 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.out_01  = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.dout_1 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.out_02  = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.dout_2 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.clk  = \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.wen  = \wrapper_norm_corr_5_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.din_1  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_01 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.din_2  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_02 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.out_11  = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.dout_1 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.out_12  = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.dout_2 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.clk  = \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.wen  = \wrapper_norm_corr_5_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.din_1  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_11 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.din_2  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_12 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.out_21  = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.dout_1 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.out_22  = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.dout_2 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.clk  = \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.wen  = \wrapper_norm_corr_5_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.din_1  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_21 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.din_2  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_22 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.out_31  = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.dout_1 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.out_32  = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.dout_2 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.clk  = \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.wen  = \wrapper_norm_corr_5_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.din_1  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_31 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.din_2  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_32 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.out_41  = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.dout_1 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.out_42  = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.dout_2 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.clk  = \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.wen  = \wrapper_norm_corr_5_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.din_1  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_41 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.din_2  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_42 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.out_51  = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.dout_1 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.out_52  = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.dout_2 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.clk  = \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.new_data  = \wrapper_norm_corr_5_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_l_re  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_01 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_l_im  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_02 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_r_re  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.in_r_im  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_0_tmp  = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.corr_out ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.clk  = \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.new_data  = \wrapper_norm_corr_5_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_l_re  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_11 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_l_im  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_12 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_r_re  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.in_r_im  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_1_tmp  = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.corr_out ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.clk  = \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.new_data  = \wrapper_norm_corr_5_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_l_re  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_21 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_l_im  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_22 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_r_re  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.in_r_im  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_2_tmp  = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.corr_out ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.clk  = \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.new_data  = \wrapper_norm_corr_5_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_l_re  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_31 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_l_im  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_32 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_r_re  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.in_r_im  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_3_tmp  = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.corr_out ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.clk  = \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.new_data  = \wrapper_norm_corr_5_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_l_re  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_41 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_l_im  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_42 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_r_re  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.in_r_im  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_4_tmp  = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.corr_out ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.clk  = \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.new_data  = \wrapper_norm_corr_5_inst_p.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_l_re  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_51 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_l_im  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_52 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_r_re  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.in_r_im  = \wrapper_norm_corr_5_inst_p.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_5_tmp  = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.corr_out ;
  assign \wrapper_norm_corr_5_inst_p.corr_out_5  = \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_5 ;
  assign \wrapper_norm_corr_5_inst_p.corr_out_4  = \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_4 ;
  assign \wrapper_norm_corr_5_inst_p.corr_out_3  = \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_3 ;
  assign \wrapper_norm_corr_5_inst_p.corr_out_2  = \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_2 ;
  assign \wrapper_norm_corr_5_inst_p.corr_out_1  = \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_1 ;
  assign \wrapper_norm_corr_5_inst_p.corr_out_0  = \wrapper_norm_corr_5_inst_p.corr_5_inst.corr_out_0 ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.d_r_2  = \wrapper_norm_corr_5_inst_p.d_r_2_nrm ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.d_r_1  = \wrapper_norm_corr_5_inst_p.d_r_1_nrm ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.d_l_2  = \wrapper_norm_corr_5_inst_p.d_l_2_nrm ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.d_l_1  = \wrapper_norm_corr_5_inst_p.d_l_1_nrm ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.wen  = \wrapper_norm_corr_5_inst_p.wen ;
  assign \wrapper_norm_corr_5_inst_p.corr_5_inst.tm3_clk_v0  = \wrapper_norm_corr_5_inst_p.clk ;
  assign \wrapper_norm_corr_5_inst_p.clk  = tm3_clk_v0;
  assign \wrapper_norm_corr_5_inst_p.wen  = vidin_new_data_scld_4_2to3_left;
  assign \wrapper_norm_corr_5_inst_p.d_l_1  = vidin_data_reg_scld_4_2to3_right_rp;
  assign \wrapper_norm_corr_5_inst_p.d_l_2  = vidin_data_reg_scld_4_2to3_right_ip;
  assign \wrapper_norm_corr_5_inst_p.d_r_1  = vidin_data_reg_scld_4_2to3_left_rp;
  assign \wrapper_norm_corr_5_inst_p.d_r_2  = vidin_data_reg_scld_4_2to3_left_ip;
  assign corr_out_4_p0 = \wrapper_norm_corr_5_inst_p.corr_out_0 ;
  assign corr_out_4_p1 = \wrapper_norm_corr_5_inst_p.corr_out_1 ;
  assign corr_out_4_p2 = \wrapper_norm_corr_5_inst_p.corr_out_2 ;
  assign corr_out_4_p3 = \wrapper_norm_corr_5_inst_p.corr_out_3 ;
  assign corr_out_4_p4 = \wrapper_norm_corr_5_inst_p.corr_out_4 ;
  assign corr_out_4_p5 = \wrapper_norm_corr_5_inst_p.corr_out_5 ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.zero  = _02478_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Sum  = _02462_[15:0];
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Cout  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_out  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.clk  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.clk ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.rst  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.rst ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.start  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.start ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LA  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.LA ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EB  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.EB ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_a  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.data_in_a ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_in_b  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.data_in_b ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.Remainder  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.data_out  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.Done  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Done ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.rst  = \wrapper_norm_corr_5_inst_n.norm_inst_left.nd ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.clk  = \wrapper_norm_corr_5_inst_n.norm_inst_left.clk ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.data_in_a  = \wrapper_norm_corr_5_inst_n.norm_inst_left.din_1_tmp2 ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.data_in_b  = \wrapper_norm_corr_5_inst_n.norm_inst_left.add_out ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.dout_1  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.data_out ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.zero  = _02549_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Sum  = _02533_[15:0];
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Cout  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_out  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.clk  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.clk ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.rst  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.rst ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.start  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.start ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LA  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.LA ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EB  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.EB ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_a  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.data_in_a ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_in_b  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.data_in_b ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.Remainder  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.data_out  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.Done  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Done ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.rst  = \wrapper_norm_corr_5_inst_n.norm_inst_left.nd ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.clk  = \wrapper_norm_corr_5_inst_n.norm_inst_left.clk ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.data_in_a  = \wrapper_norm_corr_5_inst_n.norm_inst_left.din_2_tmp2 ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.data_in_b  = \wrapper_norm_corr_5_inst_n.norm_inst_left.add_out ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.dout_2  = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.data_out ;
  assign \wrapper_norm_corr_5_inst_n.d_l_2_nrm  = \wrapper_norm_corr_5_inst_n.norm_inst_left.dout_2 ;
  assign \wrapper_norm_corr_5_inst_n.d_l_1_nrm  = \wrapper_norm_corr_5_inst_n.norm_inst_left.dout_1 ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.din_2  = \wrapper_norm_corr_5_inst_n.d_l_2 ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.din_1  = \wrapper_norm_corr_5_inst_n.d_l_1 ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.nd  = \wrapper_norm_corr_5_inst_n.wen ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.clk  = \wrapper_norm_corr_5_inst_n.clk ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.zero  = _02636_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Sum  = _02620_[15:0];
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Cout  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_out  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.clk  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.clk ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.rst  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.rst ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.start  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.start ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LA  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.LA ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EB  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.EB ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_a  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.data_in_a ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_in_b  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.data_in_b ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.Remainder  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.data_out  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.Done  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Done ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.rst  = \wrapper_norm_corr_5_inst_n.norm_inst_right.nd ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.clk  = \wrapper_norm_corr_5_inst_n.norm_inst_right.clk ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.data_in_a  = \wrapper_norm_corr_5_inst_n.norm_inst_right.din_1_tmp2 ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.data_in_b  = \wrapper_norm_corr_5_inst_n.norm_inst_right.add_out ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.dout_1  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.data_out ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.zero  = _02707_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Sum  = _02691_[15:0];
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Cout  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Sum [0];
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_out  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [7:0];
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.clk  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.clk ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.rst  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.rst ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.start  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.start ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LA  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.LA ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EB  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.EB ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_a  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.data_in_a ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_in_b  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.data_in_b ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.Remainder  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.data_out  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.data_out ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.Done  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Done ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.rst  = \wrapper_norm_corr_5_inst_n.norm_inst_right.nd ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.clk  = \wrapper_norm_corr_5_inst_n.norm_inst_right.clk ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.data_in_a  = \wrapper_norm_corr_5_inst_n.norm_inst_right.din_2_tmp2 ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.data_in_b  = \wrapper_norm_corr_5_inst_n.norm_inst_right.add_out ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.dout_2  = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.data_out ;
  assign \wrapper_norm_corr_5_inst_n.d_r_2_nrm  = \wrapper_norm_corr_5_inst_n.norm_inst_right.dout_2 ;
  assign \wrapper_norm_corr_5_inst_n.d_r_1_nrm  = \wrapper_norm_corr_5_inst_n.norm_inst_right.dout_1 ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.din_2  = \wrapper_norm_corr_5_inst_n.d_r_2 ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.din_1  = \wrapper_norm_corr_5_inst_n.d_r_1 ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.nd  = \wrapper_norm_corr_5_inst_n.wen ;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.clk  = \wrapper_norm_corr_5_inst_n.clk ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.clk  = \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.wen  = \wrapper_norm_corr_5_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.din_1  = \wrapper_norm_corr_5_inst_n.corr_5_inst.d_r_1 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.din_2  = \wrapper_norm_corr_5_inst_n.corr_5_inst.d_r_2 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.out_r1  = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_1 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.out_r2  = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.dout_2 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.clk  = \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.wen  = \wrapper_norm_corr_5_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.din_1  = \wrapper_norm_corr_5_inst_n.corr_5_inst.d_l_1 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.din_2  = \wrapper_norm_corr_5_inst_n.corr_5_inst.d_l_2 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.out_01  = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.dout_1 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.out_02  = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.dout_2 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.clk  = \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.wen  = \wrapper_norm_corr_5_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.din_1  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_01 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.din_2  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_02 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.out_11  = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.dout_1 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.out_12  = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.dout_2 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.clk  = \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.wen  = \wrapper_norm_corr_5_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.din_1  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_11 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.din_2  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_12 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.out_21  = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.dout_1 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.out_22  = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.dout_2 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.clk  = \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.wen  = \wrapper_norm_corr_5_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.din_1  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_21 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.din_2  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_22 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.out_31  = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.dout_1 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.out_32  = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.dout_2 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.clk  = \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.wen  = \wrapper_norm_corr_5_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.din_1  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_31 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.din_2  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_32 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.out_41  = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.dout_1 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.out_42  = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.dout_2 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.clk  = \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.wen  = \wrapper_norm_corr_5_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.din_1  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_41 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.din_2  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_42 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.out_51  = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.dout_1 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.out_52  = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.dout_2 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.clk  = \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.new_data  = \wrapper_norm_corr_5_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_l_re  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_01 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_l_im  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_02 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_r_re  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.in_r_im  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_0_tmp  = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.corr_out ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.clk  = \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.new_data  = \wrapper_norm_corr_5_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_l_re  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_11 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_l_im  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_12 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_r_re  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.in_r_im  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_1_tmp  = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.corr_out ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.clk  = \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.new_data  = \wrapper_norm_corr_5_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_l_re  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_21 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_l_im  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_22 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_r_re  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.in_r_im  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_2_tmp  = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.corr_out ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.clk  = \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.new_data  = \wrapper_norm_corr_5_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_l_re  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_31 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_l_im  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_32 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_r_re  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.in_r_im  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_3_tmp  = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.corr_out ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.clk  = \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.new_data  = \wrapper_norm_corr_5_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_l_re  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_41 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_l_im  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_42 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_r_re  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.in_r_im  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_4_tmp  = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.corr_out ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.clk  = \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.new_data  = \wrapper_norm_corr_5_inst_n.corr_5_inst.wen ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_l_re  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_51 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_l_im  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_52 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_r_re  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_r1 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.in_r_im  = \wrapper_norm_corr_5_inst_n.corr_5_inst.out_r2 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_5_tmp  = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.corr_out ;
  assign \wrapper_norm_corr_5_inst_n.corr_out_5  = \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_5 ;
  assign \wrapper_norm_corr_5_inst_n.corr_out_4  = \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_4 ;
  assign \wrapper_norm_corr_5_inst_n.corr_out_3  = \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_3 ;
  assign \wrapper_norm_corr_5_inst_n.corr_out_2  = \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_2 ;
  assign \wrapper_norm_corr_5_inst_n.corr_out_1  = \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_1 ;
  assign \wrapper_norm_corr_5_inst_n.corr_out_0  = \wrapper_norm_corr_5_inst_n.corr_5_inst.corr_out_0 ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.d_r_2  = \wrapper_norm_corr_5_inst_n.d_r_2_nrm ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.d_r_1  = \wrapper_norm_corr_5_inst_n.d_r_1_nrm ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.d_l_2  = \wrapper_norm_corr_5_inst_n.d_l_2_nrm ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.d_l_1  = \wrapper_norm_corr_5_inst_n.d_l_1_nrm ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.wen  = \wrapper_norm_corr_5_inst_n.wen ;
  assign \wrapper_norm_corr_5_inst_n.corr_5_inst.tm3_clk_v0  = \wrapper_norm_corr_5_inst_n.clk ;
  assign \wrapper_norm_corr_5_inst_n.clk  = tm3_clk_v0;
  assign \wrapper_norm_corr_5_inst_n.wen  = vidin_new_data_scld_4_2to3_left;
  assign \wrapper_norm_corr_5_inst_n.d_l_1  = vidin_data_reg_scld_4_2to3_right_rn;
  assign \wrapper_norm_corr_5_inst_n.d_l_2  = vidin_data_reg_scld_4_2to3_right_in;
  assign \wrapper_norm_corr_5_inst_n.d_r_1  = vidin_data_reg_scld_4_2to3_left_rn;
  assign \wrapper_norm_corr_5_inst_n.d_r_2  = vidin_data_reg_scld_4_2to3_left_in;
  assign corr_out_4_n0 = \wrapper_norm_corr_5_inst_n.corr_out_0 ;
  assign corr_out_4_n1 = \wrapper_norm_corr_5_inst_n.corr_out_1 ;
  assign corr_out_4_n2 = \wrapper_norm_corr_5_inst_n.corr_out_2 ;
  assign corr_out_4_n3 = \wrapper_norm_corr_5_inst_n.corr_out_3 ;
  assign corr_out_4_n4 = \wrapper_norm_corr_5_inst_n.corr_out_4 ;
  assign corr_out_4_n5 = \wrapper_norm_corr_5_inst_n.corr_out_5 ;
  assign \port_bus_1to0_inst.clk  = tm3_clk_v0;
  assign \port_bus_1to0_inst.vidin_addr_reg  = vidin_addr_reg_2to3;
  assign \port_bus_1to0_inst.svid_comp_switch  = svid_comp_switch_2to3;
  assign \port_bus_1to0_inst.vidin_new_data_scld_1_2to3_left  = vidin_new_data_scld_1_2to3_left;
  assign \port_bus_1to0_inst.v_corr_05_00  = { corr_out_40[17], corr_out_40[15:9] };
  assign \port_bus_1to0_inst.v_corr_05_01  = { corr_out_41[17], corr_out_41[15:9] };
  assign \port_bus_1to0_inst.v_corr_05_02  = { corr_out_42[17], corr_out_42[15:9] };
  assign \port_bus_1to0_inst.v_corr_05_03  = { corr_out_43[17], corr_out_43[15:9] };
  assign \port_bus_1to0_inst.v_corr_05_04  = { corr_out_44[17], corr_out_44[15:9] };
  assign \port_bus_1to0_inst.v_corr_05_05  = { corr_out_45[17], corr_out_45[15:9] };
  assign \port_bus_1to0_inst.v_corr_10_00  = { corr_out_20[17], corr_out_20[15:9] };
  assign \port_bus_1to0_inst.v_corr_10_01  = { corr_out_21[17], corr_out_21[15:9] };
  assign \port_bus_1to0_inst.v_corr_10_02  = { corr_out_22[17], corr_out_22[15:9] };
  assign \port_bus_1to0_inst.v_corr_10_03  = { corr_out_23[17], corr_out_23[15:9] };
  assign \port_bus_1to0_inst.v_corr_10_04  = { corr_out_24[17], corr_out_24[15:9] };
  assign \port_bus_1to0_inst.v_corr_10_05  = { corr_out_25[17], corr_out_25[15:9] };
  assign \port_bus_1to0_inst.v_corr_10_06  = { corr_out_26[17], corr_out_26[15:9] };
  assign \port_bus_1to0_inst.v_corr_10_07  = { corr_out_27[17], corr_out_27[15:9] };
  assign \port_bus_1to0_inst.v_corr_10_08  = { corr_out_28[17], corr_out_28[15:9] };
  assign \port_bus_1to0_inst.v_corr_10_09  = { corr_out_29[17], corr_out_29[15:9] };
  assign \port_bus_1to0_inst.v_corr_10_10  = { corr_out_210[17], corr_out_210[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_00  = { corr_out_10[17], corr_out_10[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_01  = { corr_out_11[17], corr_out_11[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_02  = { corr_out_12[17], corr_out_12[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_03  = { corr_out_13[17], corr_out_13[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_04  = { corr_out_14[17], corr_out_14[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_05  = { corr_out_15[17], corr_out_15[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_06  = { corr_out_16[17], corr_out_16[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_07  = { corr_out_17[17], corr_out_17[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_08  = { corr_out_18[17], corr_out_18[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_09  = { corr_out_19[17], corr_out_19[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_10  = { corr_out_110[17], corr_out_110[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_11  = { corr_out_111[17], corr_out_111[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_12  = { corr_out_112[17], corr_out_112[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_13  = { corr_out_113[17], corr_out_113[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_14  = { corr_out_114[17], corr_out_114[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_15  = { corr_out_115[17], corr_out_115[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_16  = { corr_out_116[17], corr_out_116[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_17  = { corr_out_117[17], corr_out_117[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_18  = { corr_out_118[17], corr_out_118[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_19  = { corr_out_119[17], corr_out_119[15:9] };
  assign \port_bus_1to0_inst.v_corr_20_20  = { corr_out_120[17], corr_out_120[15:9] };
  assign bus_word_1_1to0 = \port_bus_1to0_inst.bus_word_1 ;
  assign bus_word_2_1to0 = \port_bus_1to0_inst.bus_word_2 ;
  assign bus_word_3_1to0 = \port_bus_1to0_inst.bus_word_3 ;
  assign bus_word_4_1to0 = \port_bus_1to0_inst.bus_word_4 ;
  assign bus_word_5_1to0 = \port_bus_1to0_inst.bus_word_5 ;
  assign bus_word_6_1to0 = \port_bus_1to0_inst.bus_word_6 ;
  assign counter_out_1to0 = \port_bus_1to0_inst.counter_out ;
  assign \port_bus_1to0_inst.rst  = rst;
  assign _02487_ = _02492_;
  assign _02488_ = _02493_;
  assign _02490_ = _02495_;
  assign _02489_ = _02494_;
  assign _02503_ = _02516_;
  assign _02506_ = _02519_;
  assign _02504_ = _02517_;
  assign _02505_ = _02518_;
  assign _02507_ = _02520_;
  assign _02510_ = _02521_;
  assign _02502_ = _02515_;
  assign _02501_ = _02514_;
  assign _02511_ = _02522_;
  assign _02416_ = _02421_;
  assign _02417_ = _02422_;
  assign _02419_ = _02424_;
  assign _02418_ = _02423_;
  assign _02432_ = _02445_;
  assign _02435_ = _02448_;
  assign _02433_ = _02446_;
  assign _02434_ = _02447_;
  assign _02436_ = _02449_;
  assign _02439_ = _02450_;
  assign _02431_ = _02444_;
  assign _02430_ = _02443_;
  assign _02440_ = _02451_;
  assign _02400_ = _02410_;
  assign _02408_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.din_2_tmp1 ;
  assign _02407_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.din_2_reg ;
  assign _02405_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.din_1_tmp1 ;
  assign _02404_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.din_1_reg ;
  assign _02645_ = _02650_;
  assign _02646_ = _02651_;
  assign _02648_ = _02653_;
  assign _02647_ = _02652_;
  assign _02661_ = _02674_;
  assign _02664_ = _02677_;
  assign _02662_ = _02675_;
  assign _02663_ = _02676_;
  assign _02665_ = _02678_;
  assign _02668_ = _02679_;
  assign _02660_ = _02673_;
  assign _02659_ = _02672_;
  assign _02669_ = _02680_;
  assign _02574_ = _02579_;
  assign _02575_ = _02580_;
  assign _02577_ = _02582_;
  assign _02576_ = _02581_;
  assign _02590_ = _02603_;
  assign _02593_ = _02606_;
  assign _02591_ = _02604_;
  assign _02592_ = _02605_;
  assign _02594_ = _02607_;
  assign _02597_ = _02608_;
  assign _02589_ = _02602_;
  assign _02588_ = _02601_;
  assign _02598_ = _02609_;
  assign _02558_ = _02568_;
  assign _02566_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.din_2_tmp1 ;
  assign _02565_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.din_2_reg ;
  assign _02563_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.din_1_tmp1 ;
  assign _02562_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.din_1_reg ;
  assign _02368_ = _02375_;
  assign _02373_ = _02378_;
  assign _02374_ = _02377_;
  assign _02356_ = _02363_;
  assign _02361_ = _02366_;
  assign _02362_ = _02365_;
  assign _02344_ = _02351_;
  assign _02349_ = _02354_;
  assign _02350_ = _02353_;
  assign _02332_ = _02339_;
  assign _02337_ = _02342_;
  assign _02338_ = _02341_;
  assign _02320_ = _02327_;
  assign _02325_ = _02330_;
  assign _02326_ = _02329_;
  assign _02308_ = _02315_;
  assign _02313_ = _02318_;
  assign _02314_ = _02317_;
  assign _02903_ = _02908_;
  assign _02904_ = _02909_;
  assign _02906_ = _02911_;
  assign _02905_ = _02910_;
  assign _02919_ = _02932_;
  assign _02922_ = _02935_;
  assign _02920_ = _02933_;
  assign _02921_ = _02934_;
  assign _02923_ = _02936_;
  assign _02926_ = _02937_;
  assign _02918_ = _02931_;
  assign _02917_ = _02930_;
  assign _02927_ = _02938_;
  assign _02832_ = _02837_;
  assign _02833_ = _02838_;
  assign _02835_ = _02840_;
  assign _02834_ = _02839_;
  assign _02848_ = _02861_;
  assign _02851_ = _02864_;
  assign _02849_ = _02862_;
  assign _02850_ = _02863_;
  assign _02852_ = _02865_;
  assign _02855_ = _02866_;
  assign _02847_ = _02860_;
  assign _02846_ = _02859_;
  assign _02856_ = _02867_;
  assign _02816_ = _02826_;
  assign _02824_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.din_2_tmp1 ;
  assign _02823_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.din_2_reg ;
  assign _02821_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.din_1_tmp1 ;
  assign _02820_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.din_1_reg ;
  assign _03061_ = _03066_;
  assign _03062_ = _03067_;
  assign _03064_ = _03069_;
  assign _03063_ = _03068_;
  assign _03077_ = _03090_;
  assign _03080_ = _03093_;
  assign _03078_ = _03091_;
  assign _03079_ = _03092_;
  assign _03081_ = _03094_;
  assign _03084_ = _03095_;
  assign _03076_ = _03089_;
  assign _03075_ = _03088_;
  assign _03085_ = _03096_;
  assign _02990_ = _02995_;
  assign _02991_ = _02996_;
  assign _02993_ = _02998_;
  assign _02992_ = _02997_;
  assign _03006_ = _03019_;
  assign _03009_ = _03022_;
  assign _03007_ = _03020_;
  assign _03008_ = _03021_;
  assign _03010_ = _03023_;
  assign _03013_ = _03024_;
  assign _03005_ = _03018_;
  assign _03004_ = _03017_;
  assign _03014_ = _03025_;
  assign _02974_ = _02984_;
  assign _02982_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.din_2_tmp1 ;
  assign _02981_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.din_2_reg ;
  assign _02979_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.din_1_tmp1 ;
  assign _02978_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.din_1_reg ;
  assign _02784_ = _02791_;
  assign _02789_ = _02794_;
  assign _02790_ = _02793_;
  assign _02772_ = _02779_;
  assign _02777_ = _02782_;
  assign _02778_ = _02781_;
  assign _02760_ = _02767_;
  assign _02765_ = _02770_;
  assign _02766_ = _02769_;
  assign _02748_ = _02755_;
  assign _02753_ = _02758_;
  assign _02754_ = _02757_;
  assign _02736_ = _02743_;
  assign _02741_ = _02746_;
  assign _02742_ = _02745_;
  assign _02724_ = _02731_;
  assign _02729_ = _02734_;
  assign _02730_ = _02733_;
  assign _00475_ = _00480_;
  assign _00476_ = _00481_;
  assign _00478_ = _00483_;
  assign _00477_ = _00482_;
  assign _00491_ = _00504_;
  assign _00494_ = _00507_;
  assign _00492_ = _00505_;
  assign _00493_ = _00506_;
  assign _00495_ = _00508_;
  assign _00498_ = _00509_;
  assign _00490_ = _00503_;
  assign _00489_ = _00502_;
  assign _00499_ = _00510_;
  assign _00404_ = _00409_;
  assign _00405_ = _00410_;
  assign _00407_ = _00412_;
  assign _00406_ = _00411_;
  assign _00420_ = _00433_;
  assign _00423_ = _00436_;
  assign _00421_ = _00434_;
  assign _00422_ = _00435_;
  assign _00424_ = _00437_;
  assign _00427_ = _00438_;
  assign _00419_ = _00432_;
  assign _00418_ = _00431_;
  assign _00428_ = _00439_;
  assign _00388_ = _00398_;
  assign _00396_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.din_2_tmp1 ;
  assign _00395_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.din_2_reg ;
  assign _00393_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.din_1_tmp1 ;
  assign _00392_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.din_1_reg ;
  assign _00633_ = _00638_;
  assign _00634_ = _00639_;
  assign _00636_ = _00641_;
  assign _00635_ = _00640_;
  assign _00649_ = _00662_;
  assign _00652_ = _00665_;
  assign _00650_ = _00663_;
  assign _00651_ = _00664_;
  assign _00653_ = _00666_;
  assign _00656_ = _00667_;
  assign _00648_ = _00661_;
  assign _00647_ = _00660_;
  assign _00657_ = _00668_;
  assign _00562_ = _00567_;
  assign _00563_ = _00568_;
  assign _00565_ = _00570_;
  assign _00564_ = _00569_;
  assign _00578_ = _00591_;
  assign _00581_ = _00594_;
  assign _00579_ = _00592_;
  assign _00580_ = _00593_;
  assign _00582_ = _00595_;
  assign _00585_ = _00596_;
  assign _00577_ = _00590_;
  assign _00576_ = _00589_;
  assign _00586_ = _00597_;
  assign _00546_ = _00556_;
  assign _00554_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.din_2_tmp1 ;
  assign _00553_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.din_2_reg ;
  assign _00551_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.din_1_tmp1 ;
  assign _00550_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.din_1_reg ;
  assign _00281_ = _00284_;
  assign _00282_ = _00287_;
  assign _00283_ = _00286_;
  assign _00345_ = _00348_;
  assign _00346_ = _00351_;
  assign _00347_ = _00350_;
  assign _00337_ = _00340_;
  assign _00338_ = _00343_;
  assign _00339_ = _00342_;
  assign _00329_ = _00332_;
  assign _00330_ = _00335_;
  assign _00331_ = _00334_;
  assign _00321_ = _00324_;
  assign _00322_ = _00327_;
  assign _00323_ = _00326_;
  assign _00313_ = _00316_;
  assign _00314_ = _00319_;
  assign _00315_ = _00318_;
  assign _00305_ = _00308_;
  assign _00306_ = _00311_;
  assign _00307_ = _00310_;
  assign _00297_ = _00300_;
  assign _00298_ = _00303_;
  assign _00299_ = _00302_;
  assign _00289_ = _00292_;
  assign _00290_ = _00295_;
  assign _00291_ = _00294_;
  assign _00273_ = _00276_;
  assign _00274_ = _00279_;
  assign _00275_ = _00278_;
  assign _00265_ = _00268_;
  assign _00266_ = _00271_;
  assign _00267_ = _00270_;
  assign _00927_ = _00932_;
  assign _00928_ = _00933_;
  assign _00930_ = _00935_;
  assign _00929_ = _00934_;
  assign _00943_ = _00956_;
  assign _00946_ = _00959_;
  assign _00944_ = _00957_;
  assign _00945_ = _00958_;
  assign _00947_ = _00960_;
  assign _00950_ = _00961_;
  assign _00942_ = _00955_;
  assign _00941_ = _00954_;
  assign _00951_ = _00962_;
  assign _00856_ = _00861_;
  assign _00857_ = _00862_;
  assign _00859_ = _00864_;
  assign _00858_ = _00863_;
  assign _00872_ = _00885_;
  assign _00875_ = _00888_;
  assign _00873_ = _00886_;
  assign _00874_ = _00887_;
  assign _00876_ = _00889_;
  assign _00879_ = _00890_;
  assign _00871_ = _00884_;
  assign _00870_ = _00883_;
  assign _00880_ = _00891_;
  assign _00840_ = _00850_;
  assign _00848_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.din_2_tmp1 ;
  assign _00847_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.din_2_reg ;
  assign _00845_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.din_1_tmp1 ;
  assign _00844_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.din_1_reg ;
  assign _01085_ = _01090_;
  assign _01086_ = _01091_;
  assign _01088_ = _01093_;
  assign _01087_ = _01092_;
  assign _01101_ = _01114_;
  assign _01104_ = _01117_;
  assign _01102_ = _01115_;
  assign _01103_ = _01116_;
  assign _01105_ = _01118_;
  assign _01108_ = _01119_;
  assign _01100_ = _01113_;
  assign _01099_ = _01112_;
  assign _01109_ = _01120_;
  assign _01014_ = _01019_;
  assign _01015_ = _01020_;
  assign _01017_ = _01022_;
  assign _01016_ = _01021_;
  assign _01030_ = _01043_;
  assign _01033_ = _01046_;
  assign _01031_ = _01044_;
  assign _01032_ = _01045_;
  assign _01034_ = _01047_;
  assign _01037_ = _01048_;
  assign _01029_ = _01042_;
  assign _01028_ = _01041_;
  assign _01038_ = _01049_;
  assign _00998_ = _01008_;
  assign _01006_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.din_2_tmp1 ;
  assign _01005_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.din_2_reg ;
  assign _01003_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.din_1_tmp1 ;
  assign _01002_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.din_1_reg ;
  assign _00733_ = _00736_;
  assign _00734_ = _00739_;
  assign _00735_ = _00738_;
  assign _00797_ = _00800_;
  assign _00798_ = _00803_;
  assign _00799_ = _00802_;
  assign _00789_ = _00792_;
  assign _00790_ = _00795_;
  assign _00791_ = _00794_;
  assign _00781_ = _00784_;
  assign _00782_ = _00787_;
  assign _00783_ = _00786_;
  assign _00773_ = _00776_;
  assign _00774_ = _00779_;
  assign _00775_ = _00778_;
  assign _00765_ = _00768_;
  assign _00766_ = _00771_;
  assign _00767_ = _00770_;
  assign _00757_ = _00760_;
  assign _00758_ = _00763_;
  assign _00759_ = _00762_;
  assign _00749_ = _00752_;
  assign _00750_ = _00755_;
  assign _00751_ = _00754_;
  assign _00741_ = _00744_;
  assign _00742_ = _00747_;
  assign _00743_ = _00746_;
  assign _00725_ = _00728_;
  assign _00726_ = _00731_;
  assign _00727_ = _00730_;
  assign _00717_ = _00720_;
  assign _00718_ = _00723_;
  assign _00719_ = _00722_;
  assign _01499_ = _01504_;
  assign _01500_ = _01505_;
  assign _01502_ = _01507_;
  assign _01501_ = _01506_;
  assign _01515_ = _01528_;
  assign _01518_ = _01531_;
  assign _01516_ = _01529_;
  assign _01517_ = _01530_;
  assign _01519_ = _01532_;
  assign _01522_ = _01533_;
  assign _01514_ = _01527_;
  assign _01513_ = _01526_;
  assign _01523_ = _01534_;
  assign _01428_ = _01433_;
  assign _01429_ = _01434_;
  assign _01431_ = _01436_;
  assign _01430_ = _01435_;
  assign _01444_ = _01457_;
  assign _01447_ = _01460_;
  assign _01445_ = _01458_;
  assign _01446_ = _01459_;
  assign _01448_ = _01461_;
  assign _01451_ = _01462_;
  assign _01443_ = _01456_;
  assign _01442_ = _01455_;
  assign _01452_ = _01463_;
  assign _01412_ = _01422_;
  assign _01420_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.din_2_tmp1 ;
  assign _01419_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.din_2_reg ;
  assign _01417_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.din_1_tmp1 ;
  assign _01416_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.din_1_reg ;
  assign _01657_ = _01662_;
  assign _01658_ = _01663_;
  assign _01660_ = _01665_;
  assign _01659_ = _01664_;
  assign _01673_ = _01686_;
  assign _01676_ = _01689_;
  assign _01674_ = _01687_;
  assign _01675_ = _01688_;
  assign _01677_ = _01690_;
  assign _01680_ = _01691_;
  assign _01672_ = _01685_;
  assign _01671_ = _01684_;
  assign _01681_ = _01692_;
  assign _01586_ = _01591_;
  assign _01587_ = _01592_;
  assign _01589_ = _01594_;
  assign _01588_ = _01593_;
  assign _01602_ = _01615_;
  assign _01605_ = _01618_;
  assign _01603_ = _01616_;
  assign _01604_ = _01617_;
  assign _01606_ = _01619_;
  assign _01609_ = _01620_;
  assign _01601_ = _01614_;
  assign _01600_ = _01613_;
  assign _01610_ = _01621_;
  assign _01570_ = _01580_;
  assign _01578_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.din_2_tmp1 ;
  assign _01577_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.din_2_reg ;
  assign _01575_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.din_1_tmp1 ;
  assign _01574_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.din_1_reg ;
  assign _01283_ = _01286_;
  assign _01284_ = _01289_;
  assign _01285_ = _01288_;
  assign _01267_ = _01270_;
  assign _01268_ = _01273_;
  assign _01269_ = _01272_;
  assign _01259_ = _01262_;
  assign _01260_ = _01265_;
  assign _01261_ = _01264_;
  assign _01251_ = _01254_;
  assign _01252_ = _01257_;
  assign _01253_ = _01256_;
  assign _01243_ = _01246_;
  assign _01244_ = _01249_;
  assign _01245_ = _01248_;
  assign _01235_ = _01238_;
  assign _01236_ = _01241_;
  assign _01237_ = _01240_;
  assign _01227_ = _01230_;
  assign _01228_ = _01233_;
  assign _01229_ = _01232_;
  assign _01219_ = _01222_;
  assign _01220_ = _01225_;
  assign _01221_ = _01224_;
  assign _01211_ = _01214_;
  assign _01212_ = _01217_;
  assign _01213_ = _01216_;
  assign _01203_ = _01206_;
  assign _01204_ = _01209_;
  assign _01205_ = _01208_;
  assign _01195_ = _01198_;
  assign _01196_ = _01201_;
  assign _01197_ = _01200_;
  assign _01339_ = _01342_;
  assign _01340_ = _01345_;
  assign _01341_ = _01344_;
  assign _01331_ = _01334_;
  assign _01332_ = _01337_;
  assign _01333_ = _01336_;
  assign _01323_ = _01326_;
  assign _01324_ = _01329_;
  assign _01325_ = _01328_;
  assign _01315_ = _01318_;
  assign _01316_ = _01321_;
  assign _01317_ = _01320_;
  assign _01307_ = _01310_;
  assign _01308_ = _01313_;
  assign _01309_ = _01312_;
  assign _01299_ = _01302_;
  assign _01300_ = _01305_;
  assign _01301_ = _01304_;
  assign _01291_ = _01294_;
  assign _01292_ = _01297_;
  assign _01293_ = _01296_;
  assign _01275_ = _01278_;
  assign _01276_ = _01281_;
  assign _01277_ = _01280_;
  assign _01187_ = _01190_;
  assign _01188_ = _01193_;
  assign _01189_ = _01192_;
  assign _01179_ = _01182_;
  assign _01180_ = _01185_;
  assign _01181_ = _01184_;
  assign _02071_ = _02076_;
  assign _02072_ = _02077_;
  assign _02074_ = _02079_;
  assign _02073_ = _02078_;
  assign _02087_ = _02100_;
  assign _02090_ = _02103_;
  assign _02088_ = _02101_;
  assign _02089_ = _02102_;
  assign _02091_ = _02104_;
  assign _02094_ = _02105_;
  assign _02086_ = _02099_;
  assign _02085_ = _02098_;
  assign _02095_ = _02106_;
  assign _02000_ = _02005_;
  assign _02001_ = _02006_;
  assign _02003_ = _02008_;
  assign _02002_ = _02007_;
  assign _02016_ = _02029_;
  assign _02019_ = _02032_;
  assign _02017_ = _02030_;
  assign _02018_ = _02031_;
  assign _02020_ = _02033_;
  assign _02023_ = _02034_;
  assign _02015_ = _02028_;
  assign _02014_ = _02027_;
  assign _02024_ = _02035_;
  assign _01984_ = _01994_;
  assign _01992_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.din_2_tmp1 ;
  assign _01991_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.din_2_reg ;
  assign _01989_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.din_1_tmp1 ;
  assign _01988_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.din_1_reg ;
  assign _02229_ = _02234_;
  assign _02230_ = _02235_;
  assign _02232_ = _02237_;
  assign _02231_ = _02236_;
  assign _02245_ = _02258_;
  assign _02248_ = _02261_;
  assign _02246_ = _02259_;
  assign _02247_ = _02260_;
  assign _02249_ = _02262_;
  assign _02252_ = _02263_;
  assign _02244_ = _02257_;
  assign _02243_ = _02256_;
  assign _02253_ = _02264_;
  assign _02158_ = _02163_;
  assign _02159_ = _02164_;
  assign _02161_ = _02166_;
  assign _02160_ = _02165_;
  assign _02174_ = _02187_;
  assign _02177_ = _02190_;
  assign _02175_ = _02188_;
  assign _02176_ = _02189_;
  assign _02178_ = _02191_;
  assign _02181_ = _02192_;
  assign _02173_ = _02186_;
  assign _02172_ = _02185_;
  assign _02182_ = _02193_;
  assign _02142_ = _02152_;
  assign _02150_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.din_2_tmp1 ;
  assign _02149_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.din_2_reg ;
  assign _02147_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.din_1_tmp1 ;
  assign _02146_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.din_1_reg ;
  assign _01855_ = _01858_;
  assign _01856_ = _01861_;
  assign _01857_ = _01860_;
  assign _01839_ = _01842_;
  assign _01840_ = _01845_;
  assign _01841_ = _01844_;
  assign _01831_ = _01834_;
  assign _01832_ = _01837_;
  assign _01833_ = _01836_;
  assign _01823_ = _01826_;
  assign _01824_ = _01829_;
  assign _01825_ = _01828_;
  assign _01815_ = _01818_;
  assign _01816_ = _01821_;
  assign _01817_ = _01820_;
  assign _01807_ = _01810_;
  assign _01808_ = _01813_;
  assign _01809_ = _01812_;
  assign _01799_ = _01802_;
  assign _01800_ = _01805_;
  assign _01801_ = _01804_;
  assign _01791_ = _01794_;
  assign _01792_ = _01797_;
  assign _01793_ = _01796_;
  assign _01783_ = _01786_;
  assign _01784_ = _01789_;
  assign _01785_ = _01788_;
  assign _01775_ = _01778_;
  assign _01776_ = _01781_;
  assign _01777_ = _01780_;
  assign _01767_ = _01770_;
  assign _01768_ = _01773_;
  assign _01769_ = _01772_;
  assign _01911_ = _01914_;
  assign _01912_ = _01917_;
  assign _01913_ = _01916_;
  assign _01903_ = _01906_;
  assign _01904_ = _01909_;
  assign _01905_ = _01908_;
  assign _01895_ = _01898_;
  assign _01896_ = _01901_;
  assign _01897_ = _01900_;
  assign _01887_ = _01890_;
  assign _01888_ = _01893_;
  assign _01889_ = _01892_;
  assign _01879_ = _01882_;
  assign _01880_ = _01885_;
  assign _01881_ = _01884_;
  assign _01871_ = _01874_;
  assign _01872_ = _01877_;
  assign _01873_ = _01876_;
  assign _01863_ = _01866_;
  assign _01864_ = _01869_;
  assign _01865_ = _01868_;
  assign _01847_ = _01850_;
  assign _01848_ = _01853_;
  assign _01849_ = _01852_;
  assign _01759_ = _01762_;
  assign _01760_ = _01765_;
  assign _01761_ = _01764_;
  assign _01751_ = _01754_;
  assign _01752_ = _01757_;
  assign _01753_ = _01756_;
  assign _00049_ = \port_bus_2to1_1_inst.vidin_addr_reg ;
  assign _00061_ = \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_right_rp [15:8];
  assign _00067_ = \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_right ;
  assign _00059_ = \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_right_rp [15:8];
  assign _00065_ = \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_right ;
  assign _00057_ = \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_right_rp [15:8];
  assign _00063_ = \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_right ;
  assign _00060_ = \port_bus_2to1_1_inst.vidin_data_reg_scld_4_2to3_left_rp [15:8];
  assign _00066_ = \port_bus_2to1_1_inst.vidin_new_data_scld_4_2to3_left ;
  assign _00058_ = \port_bus_2to1_1_inst.vidin_data_reg_scld_2_2to3_left_rp [15:8];
  assign _00064_ = \port_bus_2to1_1_inst.vidin_new_data_scld_2_2to3_left ;
  assign _00056_ = \port_bus_2to1_1_inst.vidin_data_reg_scld_1_2to3_left_rp [15:8];
  assign _00062_ = \port_bus_2to1_1_inst.vidin_new_data_scld_1_2to3_left ;
  assign _03538_ = \port_bus_1to0_inst.rst ;
  assign _00134_ = _03531_;
  assign _03623_ = \port_bus_1to0_inst.rst ;
  assign _00132_ = _03612_;
  assign _03706_ = \port_bus_1to0_inst.rst ;
  assign _00130_ = _03700_;
  assign _03801_ = \port_bus_1to0_inst.rst ;
  assign _00128_ = _03794_;
  assign _03882_ = \port_bus_1to0_inst.rst ;
  assign _00126_ = _03875_;
  assign _03973_ = \port_bus_1to0_inst.rst ;
  assign _00124_ = _03966_;
  assign _04064_ = \port_bus_1to0_inst.rst ;
  assign _00137_ = _04057_;
  assign _04083_ = _00180_;
  assign _04105_ = _00179_;
  assign _04133_ = \port_bus_1to0_inst.rst ;
  assign _00135_ = _04125_;
  assign _04154_ = _00181_;
  assign _04170_ = \port_bus_1to0_inst.rst ;
  assign _00176_ = _04167_;
  assign _04190_ = _00181_;
  assign _04208_ = \port_bus_1to0_inst.rst ;
  assign _00175_ = _04203_;
  assign _04232_ = _00181_;
  assign _04260_ = \port_bus_1to0_inst.rst ;
  assign _00174_ = _04253_;
  assign _04282_ = _00181_;
  assign _04298_ = \port_bus_1to0_inst.rst ;
  assign _00173_ = _04294_;
  assign _04317_ = _00181_;
  assign _04336_ = \port_bus_1to0_inst.rst ;
  assign _00172_ = _04330_;
  assign _04363_ = _00181_;
  assign _04388_ = \port_bus_1to0_inst.rst ;
  assign _00171_ = _04380_;
  assign _04408_ = _00181_;
  assign _04425_ = \port_bus_1to0_inst.rst ;
  assign _00170_ = _04417_;
  assign _04443_ = _00181_;
  assign _04464_ = \port_bus_1to0_inst.rst ;
  assign _00169_ = _04455_;
  assign _04486_ = _00181_;
  assign _04508_ = \port_bus_1to0_inst.rst ;
  assign _00168_ = _04500_;
  assign _04530_ = _00181_;
  assign _04552_ = \port_bus_1to0_inst.rst ;
  assign _00167_ = _04544_;
  assign _04574_ = _00181_;
  assign _04603_ = \port_bus_1to0_inst.rst ;
  assign _00166_ = _04593_;
  assign _04625_ = _00181_;
  assign _04644_ = \port_bus_1to0_inst.rst ;
  assign _00165_ = _04638_;
  assign _04661_ = _00181_;
  assign _04680_ = \port_bus_1to0_inst.rst ;
  assign _00164_ = _04673_;
  assign _04703_ = _00181_;
  assign _04730_ = \port_bus_1to0_inst.rst ;
  assign _00163_ = _04723_;
  assign _04751_ = _00181_;
  assign _04767_ = \port_bus_1to0_inst.rst ;
  assign _00162_ = _04763_;
  assign _04787_ = _00181_;
  assign _04805_ = \port_bus_1to0_inst.rst ;
  assign _00161_ = _04799_;
  assign _04830_ = _00181_;
  assign _04858_ = \port_bus_1to0_inst.rst ;
  assign _00160_ = _04850_;
  assign _04878_ = _00181_;
  assign _04894_ = \port_bus_1to0_inst.rst ;
  assign _00159_ = _04891_;
  assign _04915_ = _00181_;
  assign _04932_ = \port_bus_1to0_inst.rst ;
  assign _00158_ = _04927_;
  assign _04961_ = _00181_;
  assign _04985_ = \port_bus_1to0_inst.rst ;
  assign _00157_ = _04977_;
  assign _05006_ = _00181_;
  assign _05021_ = \port_bus_1to0_inst.rst ;
  assign _00156_ = _05014_;
  assign _05040_ = _00181_;
  assign _05061_ = \port_bus_1to0_inst.rst ;
  assign _00155_ = _05052_;
  assign _05083_ = _00181_;
  assign _05105_ = \port_bus_1to0_inst.rst ;
  assign _00154_ = _05097_;
  assign _05127_ = _00181_;
  assign _05149_ = \port_bus_1to0_inst.rst ;
  assign _00153_ = _05141_;
  assign _05171_ = _00181_;
  assign _05200_ = \port_bus_1to0_inst.rst ;
  assign _00152_ = _05191_;
  assign _05222_ = _00181_;
  assign _05240_ = \port_bus_1to0_inst.rst ;
  assign _00151_ = _05235_;
  assign _05259_ = _00181_;
  assign _05276_ = \port_bus_1to0_inst.rst ;
  assign _00150_ = _05270_;
  assign _05301_ = _00181_;
  assign _05328_ = \port_bus_1to0_inst.rst ;
  assign _00149_ = _05320_;
  assign _05349_ = _00181_;
  assign _05365_ = \port_bus_1to0_inst.rst ;
  assign _00148_ = _05359_;
  assign _05384_ = _00181_;
  assign _05403_ = \port_bus_1to0_inst.rst ;
  assign _00147_ = _05396_;
  assign _05428_ = _00181_;
  assign _05455_ = \port_bus_1to0_inst.rst ;
  assign _00146_ = _05447_;
  assign _05476_ = _00181_;
  assign _05492_ = \port_bus_1to0_inst.rst ;
  assign _00145_ = _05487_;
  assign _05511_ = _00181_;
  assign _05530_ = \port_bus_1to0_inst.rst ;
  assign _00144_ = _05523_;
  assign _05559_ = _00181_;
  assign _05582_ = \port_bus_1to0_inst.rst ;
  assign _00143_ = _05575_;
  assign _05602_ = _00181_;
  assign _05619_ = \port_bus_1to0_inst.rst ;
  assign _00142_ = _05612_;
  assign _05638_ = _00181_;
  assign _05658_ = \port_bus_1to0_inst.rst ;
  assign _00141_ = _05650_;
  assign _05680_ = _00181_;
  assign _05702_ = \port_bus_1to0_inst.rst ;
  assign _00140_ = _05695_;
  assign _05724_ = _00181_;
  assign _05746_ = \port_bus_1to0_inst.rst ;
  assign _00139_ = _05739_;
  assign _05768_ = _00181_;
  assign _05790_ = \port_bus_1to0_inst.rst ;
  assign _00138_ = _05783_;
  assign _05812_ = _00181_;
  assign _05834_ = \port_bus_1to0_inst.rst ;
  assign _00177_ = _05827_;
  assign _05856_ = \port_bus_1to0_inst.rst ;
  assign _00133_ = _05849_;
  assign _05886_ = \port_bus_1to0_inst.rst ;
  assign _00131_ = _05877_;
  assign _05908_ = \port_bus_1to0_inst.rst ;
  assign _00129_ = _05900_;
  assign _05924_ = \port_bus_1to0_inst.rst ;
  assign _00127_ = _05919_;
  assign _05943_ = \port_bus_1to0_inst.rst ;
  assign _00125_ = _05937_;
  assign _05962_ = \port_bus_1to0_inst.rst ;
  assign _00123_ = _05955_;
  assign _05987_ = \port_bus_1to0_inst.rst ;
  assign _00136_ = _05976_;
  assign _06013_ = _02497_;
  assign _02491_ = _06005_;
  assign _06034_ = _02498_;
  assign _02496_ = _06039_;
  assign _02494_ = _06051_;
  assign _02495_ = _06085_;
  assign _02492_ = _06129_;
  assign _02493_ = _06168_;
  assign _06210_ = _02548_;
  assign _06231_ = _02547_;
  assign _06260_ = _02540_;
  assign _02499_ = _06252_;
  assign _06282_ = _02546_;
  assign _06299_ = _02540_;
  assign _02512_ = _06293_;
  assign _06318_ = _02545_;
  assign _06337_ = _02544_;
  assign _06358_ = _02540_;
  assign _02500_ = _06351_;
  assign _06380_ = _02543_;
  assign _06402_ = _02542_;
  assign _06424_ = _02540_;
  assign _02509_ = _06417_;
  assign _06446_ = _02541_;
  assign _06468_ = _02540_;
  assign _02508_ = _06461_;
  assign _06504_ = _02539_;
  assign _02524_ = _06511_;
  assign _06558_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Cout ;
  assign _02528_ = _06568_;
  assign _06605_ = _02538_;
  assign _02523_ = _06611_;
  assign _02525_ = _06640_;
  assign _06692_ = _02538_;
  assign _02526_ = _06699_;
  assign _02517_ = _06728_;
  assign _02520_ = _06764_;
  assign _02515_ = _06794_;
  assign _02514_ = _06819_;
  assign _02521_ = _06843_;
  assign _02516_ = _06867_;
  assign _02518_ = _06896_;
  assign _02519_ = _06947_;
  assign _06975_ = _02537_;
  assign _02513_ = _06967_;
  assign _07005_ = _02536_;
  assign _02530_ = _07012_;
  assign _07055_ = _02535_;
  assign _02529_ = _07063_;
  assign _07075_ = _02534_;
  assign _02527_ = _07076_;
  assign _02522_ = _07078_;
  assign _07083_ = _02426_;
  assign _02420_ = _07082_;
  assign _07085_ = _02427_;
  assign _02425_ = _07086_;
  assign _02423_ = _07088_;
  assign _02424_ = _07093_;
  assign _02421_ = _07098_;
  assign _02422_ = _07103_;
  assign _07109_ = _02477_;
  assign _07111_ = _02476_;
  assign _07113_ = _02469_;
  assign _02428_ = _07112_;
  assign _07115_ = _02475_;
  assign _07117_ = _02469_;
  assign _02441_ = _07116_;
  assign _07119_ = _02474_;
  assign _07121_ = _02473_;
  assign _07123_ = _02469_;
  assign _02429_ = _07122_;
  assign _07125_ = _02472_;
  assign _07127_ = _02471_;
  assign _07129_ = _02469_;
  assign _02438_ = _07128_;
  assign _07131_ = _02470_;
  assign _07133_ = _02469_;
  assign _02437_ = _07132_;
  assign _07135_ = _02468_;
  assign _02453_ = _07136_;
  assign _07139_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Cout ;
  assign _02457_ = _07140_;
  assign _07143_ = _02467_;
  assign _02452_ = _07144_;
  assign _02454_ = _07146_;
  assign _07149_ = _02467_;
  assign _02455_ = _07150_;
  assign _02446_ = _07152_;
  assign _02449_ = _07155_;
  assign _02444_ = _07158_;
  assign _02443_ = _07161_;
  assign _02450_ = _07163_;
  assign _02445_ = _07165_;
  assign _02447_ = _07167_;
  assign _02448_ = _07170_;
  assign _07173_ = _02466_;
  assign _02442_ = _07172_;
  assign _07175_ = _02465_;
  assign _02459_ = _07176_;
  assign _07179_ = _02464_;
  assign _02458_ = _07180_;
  assign _07183_ = _02463_;
  assign _02456_ = _07184_;
  assign _02451_ = _07186_;
  assign _07191_ = _02413_;
  assign _02402_ = _07190_;
  assign _07193_ = _02412_;
  assign _02401_ = _07192_;
  assign _07195_ = _02411_;
  assign _02406_ = _07194_;
  assign _07197_ = _02411_;
  assign _02403_ = _07196_;
  assign _07199_ = _02655_;
  assign _02649_ = _07198_;
  assign _07201_ = _02656_;
  assign _02654_ = _07202_;
  assign _02652_ = _07204_;
  assign _02653_ = _07209_;
  assign _02650_ = _07214_;
  assign _02651_ = _07219_;
  assign _07225_ = _02706_;
  assign _07227_ = _02705_;
  assign _07229_ = _02698_;
  assign _02657_ = _07228_;
  assign _07231_ = _02704_;
  assign _07233_ = _02698_;
  assign _02670_ = _07232_;
  assign _07235_ = _02703_;
  assign _07237_ = _02702_;
  assign _07239_ = _02698_;
  assign _02658_ = _07238_;
  assign _07241_ = _02701_;
  assign _07243_ = _02700_;
  assign _07245_ = _02698_;
  assign _02667_ = _07244_;
  assign _07247_ = _02699_;
  assign _07249_ = _02698_;
  assign _02666_ = _07248_;
  assign _07251_ = _02697_;
  assign _02682_ = _07252_;
  assign _07255_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Cout ;
  assign _02686_ = _07256_;
  assign _07259_ = _02696_;
  assign _02681_ = _07260_;
  assign _02683_ = _07262_;
  assign _07265_ = _02696_;
  assign _02684_ = _07266_;
  assign _02675_ = _07268_;
  assign _02678_ = _07271_;
  assign _02673_ = _07274_;
  assign _02672_ = _07277_;
  assign _02679_ = _07279_;
  assign _02674_ = _07281_;
  assign _02676_ = _07283_;
  assign _02677_ = _07286_;
  assign _07289_ = _02695_;
  assign _02671_ = _07288_;
  assign _07291_ = _02694_;
  assign _02688_ = _07292_;
  assign _03135_ = _02693_;
  assign _02687_ = _03136_;
  assign _03139_ = _02692_;
  assign _02685_ = _03140_;
  assign _02680_ = _03142_;
  assign _03147_ = _02584_;
  assign _02578_ = _03146_;
  assign _03149_ = _02585_;
  assign _02583_ = _03150_;
  assign _02581_ = _03152_;
  assign _02582_ = _03157_;
  assign _02579_ = _03162_;
  assign _02580_ = _03167_;
  assign _03173_ = _02635_;
  assign _03175_ = _02634_;
  assign _03177_ = _02627_;
  assign _02586_ = _03176_;
  assign _03179_ = _02633_;
  assign _03181_ = _02627_;
  assign _02599_ = _03180_;
  assign _03183_ = _02632_;
  assign _03185_ = _02631_;
  assign _03187_ = _02627_;
  assign _02587_ = _03186_;
  assign _03189_ = _02630_;
  assign _03191_ = _02629_;
  assign _03193_ = _02627_;
  assign _02596_ = _03192_;
  assign _03195_ = _02628_;
  assign _03197_ = _02627_;
  assign _02595_ = _03196_;
  assign _03199_ = _02626_;
  assign _02611_ = _03200_;
  assign _03203_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Cout ;
  assign _02615_ = _03204_;
  assign _03207_ = _02625_;
  assign _02610_ = _03208_;
  assign _02612_ = _03210_;
  assign _03213_ = _02625_;
  assign _02613_ = _03214_;
  assign _02604_ = _03216_;
  assign _02607_ = _03219_;
  assign _02602_ = _03222_;
  assign _02601_ = _03225_;
  assign _02608_ = _03227_;
  assign _02603_ = _03229_;
  assign _02605_ = _03231_;
  assign _02606_ = _03234_;
  assign _03237_ = _02624_;
  assign _02600_ = _03236_;
  assign _03239_ = _02623_;
  assign _02617_ = _03240_;
  assign _03243_ = _02622_;
  assign _02616_ = _03244_;
  assign _03247_ = _02621_;
  assign _02614_ = _03248_;
  assign _02609_ = _03250_;
  assign _03255_ = _02571_;
  assign _02560_ = _03254_;
  assign _03257_ = _02570_;
  assign _02559_ = _03256_;
  assign _03259_ = _02569_;
  assign _02564_ = _03258_;
  assign _03261_ = _02569_;
  assign _02561_ = _03260_;
  assign _03263_ = _02376_;
  assign _02367_ = _03262_;
  assign _03265_ = _02376_;
  assign _02371_ = _03264_;
  assign _03267_ = _02376_;
  assign _02372_ = _03266_;
  assign _03269_ = _02376_;
  assign _02369_ = _03268_;
  assign _03271_ = _02376_;
  assign _02370_ = _03270_;
  assign _03273_ = _02364_;
  assign _02355_ = _03272_;
  assign _03275_ = _02364_;
  assign _02359_ = _03274_;
  assign _03277_ = _02364_;
  assign _02360_ = _03276_;
  assign _03279_ = _02364_;
  assign _02357_ = _03278_;
  assign _03281_ = _02364_;
  assign _02358_ = _03280_;
  assign _03283_ = _02352_;
  assign _02343_ = _03282_;
  assign _03285_ = _02352_;
  assign _02347_ = _03284_;
  assign _03287_ = _02352_;
  assign _02348_ = _03286_;
  assign _03289_ = _02352_;
  assign _02345_ = _03288_;
  assign _03291_ = _02352_;
  assign _02346_ = _03290_;
  assign _03293_ = _02340_;
  assign _02331_ = _03292_;
  assign _03295_ = _02340_;
  assign _02335_ = _03294_;
  assign _03297_ = _02340_;
  assign _02336_ = _03296_;
  assign _03299_ = _02340_;
  assign _02333_ = _03298_;
  assign _03301_ = _02340_;
  assign _02334_ = _03300_;
  assign _03303_ = _02328_;
  assign _02319_ = _03302_;
  assign _03305_ = _02328_;
  assign _02323_ = _03304_;
  assign _03307_ = _02328_;
  assign _02324_ = _03306_;
  assign _03309_ = _02328_;
  assign _02321_ = _03308_;
  assign _03311_ = _02328_;
  assign _02322_ = _03310_;
  assign _03313_ = _02316_;
  assign _02307_ = _03312_;
  assign _03315_ = _02316_;
  assign _02311_ = _03314_;
  assign _03317_ = _02316_;
  assign _02312_ = _03316_;
  assign _03319_ = _02316_;
  assign _02309_ = _03318_;
  assign _03321_ = _02316_;
  assign _02310_ = _03320_;
  assign _03323_ = _02396_;
  assign _02395_ = _03322_;
  assign _03325_ = _02396_;
  assign _02394_ = _03324_;
  assign _03327_ = _02393_;
  assign _02392_ = _03326_;
  assign _03329_ = _02393_;
  assign _02391_ = _03328_;
  assign _03331_ = _02390_;
  assign _02389_ = _03330_;
  assign _03333_ = _02390_;
  assign _02388_ = _03332_;
  assign _03335_ = _02387_;
  assign _02386_ = _03334_;
  assign _03337_ = _02387_;
  assign _02385_ = _03336_;
  assign _03339_ = _02384_;
  assign _02383_ = _03338_;
  assign _03341_ = _02384_;
  assign _02382_ = _03340_;
  assign _03343_ = _02381_;
  assign _02380_ = _03342_;
  assign _03345_ = _02381_;
  assign _02379_ = _03344_;
  assign _03347_ = _02399_;
  assign _02398_ = _03346_;
  assign _03349_ = _02399_;
  assign _02397_ = _03348_;
  assign _03351_ = _02306_;
  assign _02305_ = _03350_;
  assign _03353_ = _02306_;
  assign _02304_ = _03352_;
  assign _03355_ = _02306_;
  assign _02303_ = _03354_;
  assign _03357_ = _02306_;
  assign _02302_ = _03356_;
  assign _03359_ = _02306_;
  assign _02301_ = _03358_;
  assign _03361_ = _02306_;
  assign _02300_ = _03360_;
  assign _03363_ = _02913_;
  assign _02907_ = _03362_;
  assign _03365_ = _02914_;
  assign _02912_ = _03366_;
  assign _02910_ = _03368_;
  assign _02911_ = _03373_;
  assign _02908_ = _03378_;
  assign _02909_ = _03383_;
  assign _03389_ = _02964_;
  assign _03391_ = _02963_;
  assign _03393_ = _02956_;
  assign _02915_ = _03392_;
  assign _03395_ = _02962_;
  assign _03397_ = _02956_;
  assign _02928_ = _03396_;
  assign _03399_ = _02961_;
  assign _03401_ = _02960_;
  assign _03403_ = _02956_;
  assign _02916_ = _03402_;
  assign _03405_ = _02959_;
  assign _03407_ = _02958_;
  assign _03409_ = _02956_;
  assign _02925_ = _03408_;
  assign _03411_ = _02957_;
  assign _03413_ = _02956_;
  assign _02924_ = _03412_;
  assign _03415_ = _02955_;
  assign _02940_ = _03416_;
  assign _03419_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Cout ;
  assign _02944_ = _03420_;
  assign _03423_ = _02954_;
  assign _02939_ = _03424_;
  assign _02941_ = _03426_;
  assign _03429_ = _02954_;
  assign _02942_ = _03430_;
  assign _02933_ = _03432_;
  assign _02936_ = _03435_;
  assign _02931_ = _03438_;
  assign _02930_ = _03441_;
  assign _02937_ = _03443_;
  assign _02932_ = _03445_;
  assign _02934_ = _03447_;
  assign _02935_ = _03451_;
  assign _03454_ = _02953_;
  assign _02929_ = _03453_;
  assign _03456_ = _02952_;
  assign _02946_ = _03457_;
  assign _03461_ = _02951_;
  assign _02945_ = _03462_;
  assign _03466_ = _02950_;
  assign _02943_ = _03467_;
  assign _02938_ = _03469_;
  assign _03475_ = _02842_;
  assign _02836_ = _03474_;
  assign _03477_ = _02843_;
  assign _02841_ = _03478_;
  assign _02839_ = _03480_;
  assign _02840_ = _03486_;
  assign _02837_ = _03491_;
  assign _02838_ = _03497_;
  assign _03504_ = _02893_;
  assign _03506_ = _02892_;
  assign _03508_ = _02885_;
  assign _02844_ = _03507_;
  assign _03511_ = _02891_;
  assign _03513_ = _02885_;
  assign _02857_ = _03512_;
  assign _03515_ = _02890_;
  assign _03517_ = _02889_;
  assign _03520_ = _02885_;
  assign _02845_ = _03519_;
  assign _03522_ = _02888_;
  assign _03524_ = _02887_;
  assign _03526_ = _02885_;
  assign _02854_ = _03525_;
  assign _03528_ = _02886_;
  assign _03530_ = _02885_;
  assign _02853_ = _03529_;
  assign _03533_ = _02884_;
  assign _02869_ = _03534_;
  assign _03537_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Cout ;
  assign _02873_ = _03539_;
  assign _03542_ = _02883_;
  assign _02868_ = _03543_;
  assign _02870_ = _03546_;
  assign _03550_ = _02883_;
  assign _02871_ = _03551_;
  assign _02862_ = _03553_;
  assign _02865_ = _03557_;
  assign _02860_ = _03560_;
  assign _02859_ = _03564_;
  assign _02866_ = _03566_;
  assign _02861_ = _03568_;
  assign _02863_ = _03571_;
  assign _02864_ = _03574_;
  assign _03578_ = _02882_;
  assign _02858_ = _03577_;
  assign _03580_ = _02881_;
  assign _02875_ = _03581_;
  assign _03585_ = _02880_;
  assign _02874_ = _03586_;
  assign _03590_ = _02879_;
  assign _02872_ = _03591_;
  assign _02867_ = _03593_;
  assign _03599_ = _02829_;
  assign _02818_ = _03598_;
  assign _03601_ = _02828_;
  assign _02817_ = _03600_;
  assign _03603_ = _02827_;
  assign _02822_ = _03602_;
  assign _03605_ = _02827_;
  assign _02819_ = _03604_;
  assign _03607_ = _03071_;
  assign _03065_ = _03606_;
  assign _03609_ = _03072_;
  assign _03070_ = _03610_;
  assign _03068_ = _03613_;
  assign _03069_ = _03618_;
  assign _03066_ = _03624_;
  assign _03067_ = _03629_;
  assign _03636_ = _03122_;
  assign _03638_ = _03121_;
  assign _03640_ = _03114_;
  assign _03073_ = _03639_;
  assign _03643_ = _03120_;
  assign _03645_ = _03114_;
  assign _03086_ = _03644_;
  assign _03647_ = _03119_;
  assign _03650_ = _03118_;
  assign _03652_ = _03114_;
  assign _03074_ = _03651_;
  assign _03654_ = _03117_;
  assign _03656_ = _03116_;
  assign _03659_ = _03114_;
  assign _03083_ = _03658_;
  assign _03661_ = _03115_;
  assign _03663_ = _03114_;
  assign _03082_ = _03662_;
  assign _03666_ = _03113_;
  assign _03098_ = _03667_;
  assign _03671_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Cout ;
  assign _03102_ = _03672_;
  assign _03675_ = _03112_;
  assign _03097_ = _03676_;
  assign _03099_ = _03679_;
  assign _03683_ = _03112_;
  assign _03100_ = _03684_;
  assign _03091_ = _03686_;
  assign _03094_ = _03690_;
  assign _03089_ = _03693_;
  assign _03088_ = _03696_;
  assign _03095_ = _03698_;
  assign _03090_ = _03701_;
  assign _03092_ = _03703_;
  assign _03093_ = _03707_;
  assign _03710_ = _03111_;
  assign _03087_ = _03709_;
  assign _03712_ = _03110_;
  assign _03104_ = _03713_;
  assign _03717_ = _03109_;
  assign _03103_ = _03718_;
  assign _03722_ = _03108_;
  assign _03101_ = _03723_;
  assign _03096_ = _03725_;
  assign _03731_ = _03000_;
  assign _02994_ = _03730_;
  assign _03733_ = _03001_;
  assign _02999_ = _03734_;
  assign _02997_ = _03736_;
  assign _02998_ = _03742_;
  assign _02995_ = _03747_;
  assign _02996_ = _03753_;
  assign _03760_ = _03051_;
  assign _03762_ = _03050_;
  assign _03764_ = _03043_;
  assign _03002_ = _03763_;
  assign _03767_ = _03049_;
  assign _03769_ = _03043_;
  assign _03015_ = _03768_;
  assign _03771_ = _03048_;
  assign _03773_ = _03047_;
  assign _03776_ = _03043_;
  assign _03003_ = _03775_;
  assign _03778_ = _03046_;
  assign _03780_ = _03045_;
  assign _03783_ = _03043_;
  assign _03012_ = _03782_;
  assign _03785_ = _03044_;
  assign _03787_ = _03043_;
  assign _03011_ = _03786_;
  assign _03789_ = _03042_;
  assign _03027_ = _03790_;
  assign _03793_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Cout ;
  assign _03031_ = _03795_;
  assign _03798_ = _03041_;
  assign _03026_ = _03799_;
  assign _03028_ = _03802_;
  assign _03806_ = _03041_;
  assign _03029_ = _03807_;
  assign _03020_ = _03809_;
  assign _03023_ = _03813_;
  assign _03018_ = _03816_;
  assign _03017_ = _03820_;
  assign _03024_ = _03822_;
  assign _03019_ = _03824_;
  assign _03021_ = _03827_;
  assign _03022_ = _03830_;
  assign _03834_ = _03040_;
  assign _03016_ = _03833_;
  assign _03836_ = _03039_;
  assign _03033_ = _03837_;
  assign _03841_ = _03038_;
  assign _03032_ = _03842_;
  assign _03846_ = _03037_;
  assign _03030_ = _03847_;
  assign _03025_ = _03849_;
  assign _03855_ = _02987_;
  assign _02976_ = _03854_;
  assign _03857_ = _02986_;
  assign _02975_ = _03856_;
  assign _03859_ = _02985_;
  assign _02980_ = _03858_;
  assign _03862_ = _02985_;
  assign _02977_ = _03861_;
  assign _03864_ = _02792_;
  assign _02783_ = _03863_;
  assign _03866_ = _02792_;
  assign _02787_ = _03865_;
  assign _03868_ = _02792_;
  assign _02788_ = _03867_;
  assign _03870_ = _02792_;
  assign _02785_ = _03869_;
  assign _03872_ = _02792_;
  assign _02786_ = _03871_;
  assign _03874_ = _02780_;
  assign _02771_ = _03873_;
  assign _03877_ = _02780_;
  assign _02775_ = _03876_;
  assign _03879_ = _02780_;
  assign _02776_ = _03878_;
  assign _03881_ = _02780_;
  assign _02773_ = _03880_;
  assign _03884_ = _02780_;
  assign _02774_ = _03883_;
  assign _03886_ = _02768_;
  assign _02759_ = _03885_;
  assign _03888_ = _02768_;
  assign _02763_ = _03887_;
  assign _03891_ = _02768_;
  assign _02764_ = _03889_;
  assign _03893_ = _02768_;
  assign _02761_ = _03892_;
  assign _03895_ = _02768_;
  assign _02762_ = _03894_;
  assign _03897_ = _02756_;
  assign _02747_ = _03896_;
  assign _03900_ = _02756_;
  assign _02751_ = _03899_;
  assign _03902_ = _02756_;
  assign _02752_ = _03901_;
  assign _03904_ = _02756_;
  assign _02749_ = _03903_;
  assign _03907_ = _02756_;
  assign _02750_ = _03906_;
  assign _03909_ = _02744_;
  assign _02735_ = _03908_;
  assign _03911_ = _02744_;
  assign _02739_ = _03910_;
  assign _03914_ = _02744_;
  assign _02740_ = _03912_;
  assign _03916_ = _02744_;
  assign _02737_ = _03915_;
  assign _03918_ = _02744_;
  assign _02738_ = _03917_;
  assign _03920_ = _02732_;
  assign _02723_ = _03919_;
  assign _03923_ = _02732_;
  assign _02727_ = _03922_;
  assign _03925_ = _02732_;
  assign _02728_ = _03924_;
  assign _03927_ = _02732_;
  assign _02725_ = _03926_;
  assign _03930_ = _02732_;
  assign _02726_ = _03929_;
  assign _03932_ = _02812_;
  assign _02811_ = _03931_;
  assign _03934_ = _02812_;
  assign _02810_ = _03933_;
  assign _03937_ = _02809_;
  assign _02808_ = _03935_;
  assign _03939_ = _02809_;
  assign _02807_ = _03938_;
  assign _03941_ = _02806_;
  assign _02805_ = _03940_;
  assign _03943_ = _02806_;
  assign _02804_ = _03942_;
  assign _03946_ = _02803_;
  assign _02802_ = _03945_;
  assign _03948_ = _02803_;
  assign _02801_ = _03947_;
  assign _03950_ = _02800_;
  assign _02799_ = _03949_;
  assign _03953_ = _02800_;
  assign _02798_ = _03952_;
  assign _03955_ = _02797_;
  assign _02796_ = _03954_;
  assign _03957_ = _02797_;
  assign _02795_ = _03956_;
  assign _03959_ = _02815_;
  assign _02814_ = _03958_;
  assign _03961_ = _02815_;
  assign _02813_ = _03960_;
  assign _03963_ = _02722_;
  assign _02721_ = _03962_;
  assign _03965_ = _02722_;
  assign _02720_ = _03964_;
  assign _03968_ = _02722_;
  assign _02719_ = _03967_;
  assign _03970_ = _02722_;
  assign _02718_ = _03969_;
  assign _03972_ = _02722_;
  assign _02717_ = _03971_;
  assign _03975_ = _02722_;
  assign _02716_ = _03974_;
  assign _03977_ = _00485_;
  assign _00479_ = _03976_;
  assign _03979_ = _00486_;
  assign _00484_ = _03980_;
  assign _00482_ = _03983_;
  assign _00483_ = _03988_;
  assign _00480_ = _03994_;
  assign _00481_ = _03999_;
  assign _04006_ = _00536_;
  assign _04008_ = _00535_;
  assign _04010_ = _00528_;
  assign _00487_ = _04009_;
  assign _04013_ = _00534_;
  assign _04015_ = _00528_;
  assign _00500_ = _04014_;
  assign _04017_ = _00533_;
  assign _04020_ = _00532_;
  assign _04022_ = _00528_;
  assign _00488_ = _04021_;
  assign _04024_ = _00531_;
  assign _04026_ = _00530_;
  assign _04029_ = _00528_;
  assign _00497_ = _04028_;
  assign _04031_ = _00529_;
  assign _04033_ = _00528_;
  assign _00496_ = _04032_;
  assign _04036_ = _00527_;
  assign _00512_ = _04037_;
  assign _04041_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Cout ;
  assign _00516_ = _04042_;
  assign _04045_ = _00526_;
  assign _00511_ = _04046_;
  assign _00513_ = _04049_;
  assign _04052_ = _00526_;
  assign _00514_ = _04053_;
  assign _00505_ = _04055_;
  assign _00508_ = _04059_;
  assign _00503_ = _04062_;
  assign _00502_ = _04066_;
  assign _00509_ = _04068_;
  assign _00504_ = _04070_;
  assign _00506_ = _04072_;
  assign _00507_ = _04076_;
  assign _04079_ = _00525_;
  assign _00501_ = _04078_;
  assign _04081_ = _00524_;
  assign _00518_ = _04082_;
  assign _04086_ = _00523_;
  assign _00517_ = _04087_;
  assign _04090_ = _00522_;
  assign _00515_ = _04091_;
  assign _00510_ = _04093_;
  assign _04099_ = _00414_;
  assign _00408_ = _04098_;
  assign _04101_ = _00415_;
  assign _00413_ = _04102_;
  assign _00411_ = _04104_;
  assign _00412_ = _04110_;
  assign _00409_ = _04115_;
  assign _00410_ = _04120_;
  assign _04127_ = _00465_;
  assign _04129_ = _00464_;
  assign _04131_ = _00457_;
  assign _00416_ = _04130_;
  assign _04134_ = _00463_;
  assign _04136_ = _00457_;
  assign _00429_ = _04135_;
  assign _04138_ = _00462_;
  assign _04140_ = _00461_;
  assign _04142_ = _00457_;
  assign _00417_ = _04141_;
  assign _04144_ = _00460_;
  assign _04146_ = _00459_;
  assign _04149_ = _00457_;
  assign _00426_ = _04148_;
  assign _04151_ = _00458_;
  assign _04153_ = _00457_;
  assign _00425_ = _04152_;
  assign _04156_ = _00456_;
  assign _00441_ = _04157_;
  assign _04160_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Cout ;
  assign _00445_ = _04161_;
  assign _04164_ = _00455_;
  assign _00440_ = _04165_;
  assign _00442_ = _04168_;
  assign _04172_ = _00455_;
  assign _00443_ = _04173_;
  assign _00434_ = _04175_;
  assign _00437_ = _04178_;
  assign _00432_ = _04181_;
  assign _00431_ = _04185_;
  assign _00438_ = _04187_;
  assign _00433_ = _04189_;
  assign _00435_ = _04192_;
  assign _00436_ = _04195_;
  assign _04198_ = _00454_;
  assign _00430_ = _04197_;
  assign _04200_ = _00453_;
  assign _00447_ = _04201_;
  assign _04205_ = _00452_;
  assign _00446_ = _04206_;
  assign _04210_ = _00451_;
  assign _00444_ = _04211_;
  assign _00439_ = _04213_;
  assign _04218_ = _00401_;
  assign _00390_ = _04217_;
  assign _04220_ = _00400_;
  assign _00389_ = _04219_;
  assign _04222_ = _00399_;
  assign _00394_ = _04221_;
  assign _04225_ = _00399_;
  assign _00391_ = _04224_;
  assign _04227_ = _00643_;
  assign _00637_ = _04226_;
  assign _04229_ = _00644_;
  assign _00642_ = _04230_;
  assign _00640_ = _04233_;
  assign _00641_ = _04238_;
  assign _00638_ = _04243_;
  assign _00639_ = _04248_;
  assign _04255_ = _00694_;
  assign _04257_ = _00693_;
  assign _04259_ = _00686_;
  assign _00645_ = _04258_;
  assign _04262_ = _00692_;
  assign _04264_ = _00686_;
  assign _00658_ = _04263_;
  assign _04266_ = _00691_;
  assign _04268_ = _00690_;
  assign _04270_ = _00686_;
  assign _00646_ = _04269_;
  assign _04272_ = _00689_;
  assign _04274_ = _00688_;
  assign _04277_ = _00686_;
  assign _00655_ = _04276_;
  assign _04279_ = _00687_;
  assign _04281_ = _00686_;
  assign _00654_ = _04280_;
  assign _04284_ = _00685_;
  assign _00670_ = _04285_;
  assign _04288_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Cout ;
  assign _00674_ = _04289_;
  assign _04292_ = _00684_;
  assign _00669_ = _04293_;
  assign _00671_ = _04296_;
  assign _04300_ = _00684_;
  assign _00672_ = _04301_;
  assign _00663_ = _04303_;
  assign _00666_ = _04306_;
  assign _00661_ = _04309_;
  assign _00660_ = _04313_;
  assign _00667_ = _04315_;
  assign _00662_ = _04318_;
  assign _00664_ = _04320_;
  assign _00665_ = _04323_;
  assign _04326_ = _00683_;
  assign _00659_ = _04325_;
  assign _04328_ = _00682_;
  assign _00676_ = _04329_;
  assign _04333_ = _00681_;
  assign _00675_ = _04334_;
  assign _04338_ = _00680_;
  assign _00673_ = _04339_;
  assign _00668_ = _04341_;
  assign _04346_ = _00572_;
  assign _00566_ = _04345_;
  assign _04348_ = _00573_;
  assign _00571_ = _04349_;
  assign _00569_ = _04351_;
  assign _00570_ = _04357_;
  assign _00567_ = _04362_;
  assign _00568_ = _04368_;
  assign _04374_ = _00623_;
  assign _04376_ = _00622_;
  assign _04378_ = _00615_;
  assign _00574_ = _04377_;
  assign _04381_ = _00621_;
  assign _04383_ = _00615_;
  assign _00587_ = _04382_;
  assign _04385_ = _00620_;
  assign _04387_ = _00619_;
  assign _04390_ = _00615_;
  assign _00575_ = _04389_;
  assign _04392_ = _00618_;
  assign _04394_ = _00617_;
  assign _04396_ = _00615_;
  assign _00584_ = _04395_;
  assign _04398_ = _00616_;
  assign _04400_ = _00615_;
  assign _00583_ = _04399_;
  assign _04403_ = _00614_;
  assign _00599_ = _04404_;
  assign _04407_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Cout ;
  assign _00603_ = _04409_;
  assign _04412_ = _00613_;
  assign _00598_ = _04413_;
  assign _00600_ = _04415_;
  assign _04419_ = _00613_;
  assign _00601_ = _04420_;
  assign _00592_ = _04422_;
  assign _00595_ = _04426_;
  assign _00590_ = _04429_;
  assign _00589_ = _04432_;
  assign _00596_ = _04434_;
  assign _00591_ = _04436_;
  assign _00593_ = _04439_;
  assign _00594_ = _04442_;
  assign _04446_ = _00612_;
  assign _00588_ = _04445_;
  assign _04448_ = _00611_;
  assign _00605_ = _04449_;
  assign _04452_ = _00610_;
  assign _00604_ = _04453_;
  assign _04457_ = _00609_;
  assign _00602_ = _04458_;
  assign _00597_ = _04460_;
  assign _04466_ = _00559_;
  assign _00548_ = _04465_;
  assign _04468_ = _00558_;
  assign _00547_ = _04467_;
  assign _04470_ = _00557_;
  assign _00552_ = _04469_;
  assign _04472_ = _00557_;
  assign _00549_ = _04471_;
  assign _04474_ = _00285_;
  assign _00280_ = _04473_;
  assign _04476_ = _00349_;
  assign _00344_ = _04475_;
  assign _04479_ = _00341_;
  assign _00336_ = _04477_;
  assign _04481_ = _00333_;
  assign _00328_ = _04480_;
  assign _04483_ = _00325_;
  assign _00320_ = _04482_;
  assign _04485_ = _00317_;
  assign _00312_ = _04484_;
  assign _04488_ = _00309_;
  assign _00304_ = _04487_;
  assign _04490_ = _00301_;
  assign _00296_ = _04489_;
  assign _04492_ = _00293_;
  assign _00288_ = _04491_;
  assign _04494_ = _00277_;
  assign _00272_ = _04493_;
  assign _04496_ = _00269_;
  assign _00264_ = _04495_;
  assign _04498_ = _00360_;
  assign _00359_ = _04497_;
  assign _04501_ = _00360_;
  assign _00358_ = _04499_;
  assign _04503_ = _00384_;
  assign _00383_ = _04502_;
  assign _04505_ = _00384_;
  assign _00382_ = _04504_;
  assign _04507_ = _00381_;
  assign _00380_ = _04506_;
  assign _04510_ = _00381_;
  assign _00379_ = _04509_;
  assign _04512_ = _00378_;
  assign _00377_ = _04511_;
  assign _04514_ = _00378_;
  assign _00376_ = _04513_;
  assign _04516_ = _00375_;
  assign _00374_ = _04515_;
  assign _04518_ = _00375_;
  assign _00373_ = _04517_;
  assign _04520_ = _00372_;
  assign _00371_ = _04519_;
  assign _04523_ = _00372_;
  assign _00370_ = _04521_;
  assign _04525_ = _00369_;
  assign _00368_ = _04524_;
  assign _04527_ = _00369_;
  assign _00367_ = _04526_;
  assign _04529_ = _00366_;
  assign _00365_ = _04528_;
  assign _04532_ = _00366_;
  assign _00364_ = _04531_;
  assign _04534_ = _00363_;
  assign _00362_ = _04533_;
  assign _04536_ = _00363_;
  assign _00361_ = _04535_;
  assign _04538_ = _00357_;
  assign _00356_ = _04537_;
  assign _04540_ = _00357_;
  assign _00355_ = _04539_;
  assign _04542_ = _00354_;
  assign _00353_ = _04541_;
  assign _04545_ = _00354_;
  assign _00352_ = _04543_;
  assign _04547_ = _00387_;
  assign _00386_ = _04546_;
  assign _04549_ = _00387_;
  assign _00385_ = _04548_;
  assign _04551_ = _00263_;
  assign _00253_ = _04550_;
  assign _04554_ = _00263_;
  assign _00262_ = _04553_;
  assign _04556_ = _00263_;
  assign _00261_ = _04555_;
  assign _04558_ = _00263_;
  assign _00260_ = _04557_;
  assign _04560_ = _00263_;
  assign _00259_ = _04559_;
  assign _04562_ = _00263_;
  assign _00258_ = _04561_;
  assign _04564_ = _00263_;
  assign _00257_ = _04563_;
  assign _04567_ = _00263_;
  assign _00256_ = _04565_;
  assign _04569_ = _00263_;
  assign _00255_ = _04568_;
  assign _04571_ = _00263_;
  assign _00254_ = _04570_;
  assign _04573_ = _00263_;
  assign _00252_ = _04572_;
  assign _04576_ = _00937_;
  assign _00931_ = _04575_;
  assign _04578_ = _00938_;
  assign _00936_ = _04579_;
  assign _00934_ = _04581_;
  assign _00935_ = _04586_;
  assign _00932_ = _04591_;
  assign _00933_ = _04597_;
  assign _04604_ = _00988_;
  assign _04606_ = _00987_;
  assign _04608_ = _00980_;
  assign _00939_ = _04607_;
  assign _04610_ = _00986_;
  assign _04612_ = _00980_;
  assign _00952_ = _04611_;
  assign _04614_ = _00985_;
  assign _04616_ = _00984_;
  assign _04619_ = _00980_;
  assign _00940_ = _04618_;
  assign _04621_ = _00983_;
  assign _04623_ = _00982_;
  assign _04626_ = _00980_;
  assign _00949_ = _04624_;
  assign _04628_ = _00981_;
  assign _04630_ = _00980_;
  assign _00948_ = _04629_;
  assign _04632_ = _00979_;
  assign _00964_ = _04633_;
  assign _04636_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Cout ;
  assign _00968_ = _04637_;
  assign _04641_ = _00978_;
  assign _00963_ = _04642_;
  assign _00965_ = _04645_;
  assign _04648_ = _00978_;
  assign _00966_ = _04649_;
  assign _00957_ = _04651_;
  assign _00960_ = _04655_;
  assign _00955_ = _04658_;
  assign _00954_ = _04662_;
  assign _00961_ = _04664_;
  assign _00956_ = _04666_;
  assign _00958_ = _04668_;
  assign _00959_ = _04671_;
  assign _04675_ = _00977_;
  assign _00953_ = _04674_;
  assign _04677_ = _00976_;
  assign _00970_ = _04678_;
  assign _04682_ = _00975_;
  assign _00969_ = _04683_;
  assign _04686_ = _00974_;
  assign _00967_ = _04687_;
  assign _00962_ = _04689_;
  assign _04695_ = _00866_;
  assign _00860_ = _04694_;
  assign _04697_ = _00867_;
  assign _00865_ = _04698_;
  assign _00863_ = _04700_;
  assign _00864_ = _04706_;
  assign _00861_ = _04711_;
  assign _00862_ = _04716_;
  assign _04722_ = _00917_;
  assign _04725_ = _00916_;
  assign _04727_ = _00909_;
  assign _00868_ = _04726_;
  assign _04729_ = _00915_;
  assign _04732_ = _00909_;
  assign _00881_ = _04731_;
  assign _04734_ = _00914_;
  assign _04736_ = _00913_;
  assign _04738_ = _00909_;
  assign _00869_ = _04737_;
  assign _04740_ = _00912_;
  assign _04742_ = _00911_;
  assign _04744_ = _00909_;
  assign _00878_ = _04743_;
  assign _04747_ = _00910_;
  assign _04749_ = _00909_;
  assign _00877_ = _04748_;
  assign _04752_ = _00908_;
  assign _00893_ = _04753_;
  assign _04756_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Cout ;
  assign _00897_ = _04757_;
  assign _04760_ = _00907_;
  assign _00892_ = _04761_;
  assign _00894_ = _04764_;
  assign _04768_ = _00907_;
  assign _00895_ = _04769_;
  assign _00886_ = _04771_;
  assign _00889_ = _04774_;
  assign _00884_ = _04777_;
  assign _00883_ = _04780_;
  assign _00890_ = _04783_;
  assign _00885_ = _04785_;
  assign _00887_ = _04788_;
  assign _00888_ = _04791_;
  assign _04794_ = _00906_;
  assign _00882_ = _04793_;
  assign _04796_ = _00905_;
  assign _00899_ = _04797_;
  assign _04801_ = _00904_;
  assign _00898_ = _04802_;
  assign _04806_ = _00903_;
  assign _00896_ = _04807_;
  assign _00891_ = _04809_;
  assign _04814_ = _00853_;
  assign _00842_ = _04813_;
  assign _04816_ = _00852_;
  assign _00841_ = _04815_;
  assign _04818_ = _00851_;
  assign _00846_ = _04817_;
  assign _04820_ = _00851_;
  assign _00843_ = _04819_;
  assign _04823_ = _01095_;
  assign _01089_ = _04822_;
  assign _04825_ = _01096_;
  assign _01094_ = _04826_;
  assign _01092_ = _04828_;
  assign _01093_ = _04834_;
  assign _01090_ = _04839_;
  assign _01091_ = _04844_;
  assign _04851_ = _01146_;
  assign _04853_ = _01145_;
  assign _04855_ = _01138_;
  assign _01097_ = _04854_;
  assign _04857_ = _01144_;
  assign _04860_ = _01138_;
  assign _01110_ = _04859_;
  assign _04862_ = _01143_;
  assign _04864_ = _01142_;
  assign _04866_ = _01138_;
  assign _01098_ = _04865_;
  assign _04868_ = _01141_;
  assign _04870_ = _01140_;
  assign _04873_ = _01138_;
  assign _01107_ = _04871_;
  assign _04875_ = _01139_;
  assign _04877_ = _01138_;
  assign _01106_ = _04876_;
  assign _04880_ = _01137_;
  assign _01122_ = _04881_;
  assign _04884_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Cout ;
  assign _01126_ = _04885_;
  assign _04888_ = _01136_;
  assign _01121_ = _04889_;
  assign _01123_ = _04892_;
  assign _04896_ = _01136_;
  assign _01124_ = _04897_;
  assign _01115_ = _04899_;
  assign _01118_ = _04902_;
  assign _01113_ = _04905_;
  assign _01112_ = _04909_;
  assign _01119_ = _04911_;
  assign _01114_ = _04913_;
  assign _01116_ = _04916_;
  assign _01117_ = _04919_;
  assign _04922_ = _01135_;
  assign _01111_ = _04921_;
  assign _04924_ = _01134_;
  assign _01128_ = _04925_;
  assign _04929_ = _01133_;
  assign _01127_ = _04930_;
  assign _04934_ = _01132_;
  assign _01125_ = _04935_;
  assign _01120_ = _04937_;
  assign _04942_ = _01024_;
  assign _01018_ = _04941_;
  assign _04944_ = _01025_;
  assign _01023_ = _04945_;
  assign _01021_ = _04947_;
  assign _01022_ = _04953_;
  assign _01019_ = _04958_;
  assign _01020_ = _04964_;
  assign _04970_ = _01075_;
  assign _04972_ = _01074_;
  assign _04974_ = _01067_;
  assign _01026_ = _04973_;
  assign _04976_ = _01073_;
  assign _04979_ = _01067_;
  assign _01039_ = _04978_;
  assign _04981_ = _01072_;
  assign _04983_ = _01071_;
  assign _04986_ = _01067_;
  assign _01027_ = _04984_;
  assign _04988_ = _01070_;
  assign _04990_ = _01069_;
  assign _04992_ = _01067_;
  assign _01036_ = _04991_;
  assign _04994_ = _01068_;
  assign _04996_ = _01067_;
  assign _01035_ = _04995_;
  assign _04999_ = _01066_;
  assign _01051_ = _05000_;
  assign _05003_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Cout ;
  assign _01055_ = _05004_;
  assign _05008_ = _01065_;
  assign _01050_ = _05009_;
  assign _01052_ = _05011_;
  assign _05015_ = _01065_;
  assign _01053_ = _05016_;
  assign _01044_ = _05018_;
  assign _01047_ = _05022_;
  assign _01042_ = _05025_;
  assign _01041_ = _05028_;
  assign _01048_ = _05030_;
  assign _01043_ = _05032_;
  assign _01045_ = _05035_;
  assign _01046_ = _05038_;
  assign _05042_ = _01064_;
  assign _01040_ = _05041_;
  assign _05044_ = _01063_;
  assign _01057_ = _05045_;
  assign _05048_ = _01062_;
  assign _01056_ = _05049_;
  assign _05053_ = _01061_;
  assign _01054_ = _05054_;
  assign _01049_ = _05056_;
  assign _05062_ = _01011_;
  assign _01000_ = _05060_;
  assign _05064_ = _01010_;
  assign _00999_ = _05063_;
  assign _05066_ = _01009_;
  assign _01004_ = _05065_;
  assign _05068_ = _01009_;
  assign _01001_ = _05067_;
  assign _05070_ = _00737_;
  assign _00732_ = _05069_;
  assign _05072_ = _00801_;
  assign _00796_ = _05071_;
  assign _05074_ = _00793_;
  assign _00788_ = _05073_;
  assign _05077_ = _00785_;
  assign _00780_ = _05076_;
  assign _05079_ = _00777_;
  assign _00772_ = _05078_;
  assign _05081_ = _00769_;
  assign _00764_ = _05080_;
  assign _05084_ = _00761_;
  assign _00756_ = _05082_;
  assign _05086_ = _00753_;
  assign _00748_ = _05085_;
  assign _05088_ = _00745_;
  assign _00740_ = _05087_;
  assign _05090_ = _00729_;
  assign _00724_ = _05089_;
  assign _05092_ = _00721_;
  assign _00716_ = _05091_;
  assign _05094_ = _00812_;
  assign _00811_ = _05093_;
  assign _05096_ = _00812_;
  assign _00810_ = _05095_;
  assign _05099_ = _00836_;
  assign _00835_ = _05098_;
  assign _05101_ = _00836_;
  assign _00834_ = _05100_;
  assign _05103_ = _00833_;
  assign _00832_ = _05102_;
  assign _05106_ = _00833_;
  assign _00831_ = _05104_;
  assign _05108_ = _00830_;
  assign _00829_ = _05107_;
  assign _05110_ = _00830_;
  assign _00828_ = _05109_;
  assign _05112_ = _00827_;
  assign _00826_ = _05111_;
  assign _05114_ = _00827_;
  assign _00825_ = _05113_;
  assign _05116_ = _00824_;
  assign _00823_ = _05115_;
  assign _05118_ = _00824_;
  assign _00822_ = _05117_;
  assign _05121_ = _00821_;
  assign _00820_ = _05120_;
  assign _05123_ = _00821_;
  assign _00819_ = _05122_;
  assign _05125_ = _00818_;
  assign _00817_ = _05124_;
  assign _05128_ = _00818_;
  assign _00816_ = _05126_;
  assign _05130_ = _00815_;
  assign _00814_ = _05129_;
  assign _05132_ = _00815_;
  assign _00813_ = _05131_;
  assign _05134_ = _00809_;
  assign _00808_ = _05133_;
  assign _05136_ = _00809_;
  assign _00807_ = _05135_;
  assign _05138_ = _00806_;
  assign _00805_ = _05137_;
  assign _05140_ = _00806_;
  assign _00804_ = _05139_;
  assign _05143_ = _00839_;
  assign _00838_ = _05142_;
  assign _05145_ = _00839_;
  assign _00837_ = _05144_;
  assign _05147_ = _00715_;
  assign _00705_ = _05146_;
  assign _05150_ = _00715_;
  assign _00714_ = _05148_;
  assign _05152_ = _00715_;
  assign _00713_ = _05151_;
  assign _05154_ = _00715_;
  assign _00712_ = _05153_;
  assign _05156_ = _00715_;
  assign _00711_ = _05155_;
  assign _05158_ = _00715_;
  assign _00710_ = _05157_;
  assign _05160_ = _00715_;
  assign _00709_ = _05159_;
  assign _05162_ = _00715_;
  assign _00708_ = _05161_;
  assign _05165_ = _00715_;
  assign _00707_ = _05164_;
  assign _05167_ = _00715_;
  assign _00706_ = _05166_;
  assign _05169_ = _00715_;
  assign _00704_ = _05168_;
  assign _05172_ = _01509_;
  assign _01503_ = _05170_;
  assign _05174_ = _01510_;
  assign _01508_ = _05175_;
  assign _01506_ = _05177_;
  assign _01507_ = _05182_;
  assign _01504_ = _05187_;
  assign _01505_ = _05193_;
  assign _05199_ = _01560_;
  assign _05202_ = _01559_;
  assign _05204_ = _01552_;
  assign _01511_ = _05203_;
  assign _05206_ = _01558_;
  assign _05208_ = _01552_;
  assign _01524_ = _05207_;
  assign _05210_ = _01557_;
  assign _05212_ = _01556_;
  assign _05214_ = _01552_;
  assign _01512_ = _05213_;
  assign _05217_ = _01555_;
  assign _05219_ = _01554_;
  assign _05221_ = _01552_;
  assign _01521_ = _05220_;
  assign _05224_ = _01553_;
  assign _05226_ = _01552_;
  assign _01520_ = _05225_;
  assign _05228_ = _01551_;
  assign _01536_ = _05229_;
  assign _05232_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Cout ;
  assign _01540_ = _05233_;
  assign _05237_ = _01550_;
  assign _01535_ = _05238_;
  assign _01537_ = _05241_;
  assign _05244_ = _01550_;
  assign _01538_ = _05245_;
  assign _01529_ = _05247_;
  assign _01532_ = _05250_;
  assign _01527_ = _05254_;
  assign _01526_ = _05257_;
  assign _01533_ = _05260_;
  assign _01528_ = _05262_;
  assign _01530_ = _05264_;
  assign _01531_ = _05267_;
  assign _05271_ = _01549_;
  assign _01525_ = _05269_;
  assign _05273_ = _01548_;
  assign _01542_ = _05274_;
  assign _05278_ = _01547_;
  assign _01541_ = _05279_;
  assign _05282_ = _01546_;
  assign _01539_ = _05283_;
  assign _01534_ = _05285_;
  assign _05290_ = _01438_;
  assign _01432_ = _05289_;
  assign _05293_ = _01439_;
  assign _01437_ = _05294_;
  assign _01435_ = _05296_;
  assign _01436_ = _05302_;
  assign _01433_ = _05307_;
  assign _01434_ = _05312_;
  assign _05318_ = _01489_;
  assign _05321_ = _01488_;
  assign _05323_ = _01481_;
  assign _01440_ = _05322_;
  assign _05325_ = _01487_;
  assign _05327_ = _01481_;
  assign _01453_ = _05326_;
  assign _05330_ = _01486_;
  assign _05332_ = _01485_;
  assign _05334_ = _01481_;
  assign _01441_ = _05333_;
  assign _05336_ = _01484_;
  assign _05338_ = _01483_;
  assign _05340_ = _01481_;
  assign _01450_ = _05339_;
  assign _05343_ = _01482_;
  assign _05345_ = _01481_;
  assign _01449_ = _05344_;
  assign _05347_ = _01480_;
  assign _01465_ = _05348_;
  assign _05352_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Cout ;
  assign _01469_ = _05353_;
  assign _05356_ = _01479_;
  assign _01464_ = _05357_;
  assign _01466_ = _05360_;
  assign _05363_ = _01479_;
  assign _01467_ = _05364_;
  assign _01458_ = _05367_;
  assign _01461_ = _05370_;
  assign _01456_ = _05373_;
  assign _01455_ = _05376_;
  assign _01462_ = _05379_;
  assign _01457_ = _05381_;
  assign _01459_ = _05383_;
  assign _01460_ = _05387_;
  assign _05390_ = _01478_;
  assign _01454_ = _05389_;
  assign _05392_ = _01477_;
  assign _01471_ = _05393_;
  assign _05397_ = _01476_;
  assign _01470_ = _05398_;
  assign _05401_ = _01475_;
  assign _01468_ = _05402_;
  assign _01463_ = _05405_;
  assign _05410_ = _01425_;
  assign _01414_ = _05409_;
  assign _05412_ = _01424_;
  assign _01413_ = _05411_;
  assign _05414_ = _01423_;
  assign _01418_ = _05413_;
  assign _05416_ = _01423_;
  assign _01415_ = _05415_;
  assign _05419_ = _01667_;
  assign _01661_ = _05417_;
  assign _05421_ = _01668_;
  assign _01666_ = _05422_;
  assign _01664_ = _05424_;
  assign _01665_ = _05430_;
  assign _01662_ = _05435_;
  assign _01663_ = _05440_;
  assign _05446_ = _01718_;
  assign _05449_ = _01717_;
  assign _05451_ = _01710_;
  assign _01669_ = _05450_;
  assign _05453_ = _01716_;
  assign _05456_ = _01710_;
  assign _01682_ = _05454_;
  assign _05458_ = _01715_;
  assign _05460_ = _01714_;
  assign _05462_ = _01710_;
  assign _01670_ = _05461_;
  assign _05464_ = _01713_;
  assign _05466_ = _01712_;
  assign _05468_ = _01710_;
  assign _01679_ = _05467_;
  assign _05471_ = _01711_;
  assign _05473_ = _01710_;
  assign _01678_ = _05472_;
  assign _05475_ = _01709_;
  assign _01694_ = _05477_;
  assign _05480_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Cout ;
  assign _01698_ = _05481_;
  assign _05484_ = _01708_;
  assign _01693_ = _05485_;
  assign _01695_ = _05488_;
  assign _05491_ = _01708_;
  assign _01696_ = _05493_;
  assign _01687_ = _05495_;
  assign _01690_ = _05498_;
  assign _01685_ = _05501_;
  assign _01684_ = _05504_;
  assign _01691_ = _05507_;
  assign _01686_ = _05509_;
  assign _01688_ = _05512_;
  assign _01689_ = _05515_;
  assign _05518_ = _01707_;
  assign _01683_ = _05517_;
  assign _05520_ = _01706_;
  assign _01700_ = _05521_;
  assign _05525_ = _01705_;
  assign _01699_ = _05526_;
  assign _05529_ = _01704_;
  assign _01697_ = _05531_;
  assign _01692_ = _05533_;
  assign _05538_ = _01596_;
  assign _01590_ = _05537_;
  assign _05540_ = _01597_;
  assign _01595_ = _05541_;
  assign _01593_ = _05543_;
  assign _01594_ = _05549_;
  assign _01591_ = _05554_;
  assign _01592_ = _05560_;
  assign _05566_ = _01647_;
  assign _05568_ = _01646_;
  assign _05570_ = _01639_;
  assign _01598_ = _05569_;
  assign _05572_ = _01645_;
  assign _05574_ = _01639_;
  assign _01611_ = _05573_;
  assign _05577_ = _01644_;
  assign _05579_ = _01643_;
  assign _05581_ = _01639_;
  assign _01599_ = _05580_;
  assign _05584_ = _01642_;
  assign _05586_ = _01641_;
  assign _05588_ = _01639_;
  assign _01608_ = _05587_;
  assign _05590_ = _01640_;
  assign _05592_ = _01639_;
  assign _01607_ = _05591_;
  assign _05594_ = _01638_;
  assign _01623_ = _05595_;
  assign _05599_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Cout ;
  assign _01627_ = _05600_;
  assign _05604_ = _01637_;
  assign _01622_ = _05605_;
  assign _01624_ = _05607_;
  assign _05610_ = _01637_;
  assign _01625_ = _05611_;
  assign _01616_ = _05614_;
  assign _01619_ = _05617_;
  assign _01614_ = _05621_;
  assign _01613_ = _05624_;
  assign _01620_ = _05626_;
  assign _01615_ = _05628_;
  assign _01617_ = _05630_;
  assign _01618_ = _05634_;
  assign _05637_ = _01636_;
  assign _01612_ = _05636_;
  assign _05640_ = _01635_;
  assign _01629_ = _05641_;
  assign _05644_ = _01634_;
  assign _01628_ = _05645_;
  assign _05648_ = _01633_;
  assign _01626_ = _05649_;
  assign _01621_ = _05652_;
  assign _05657_ = _01583_;
  assign _01572_ = _05656_;
  assign _05660_ = _01582_;
  assign _01571_ = _05659_;
  assign _05662_ = _01581_;
  assign _01576_ = _05661_;
  assign _05664_ = _01581_;
  assign _01573_ = _05663_;
  assign _05666_ = _01287_;
  assign _01282_ = _05665_;
  assign _05668_ = _01271_;
  assign _01266_ = _05667_;
  assign _05670_ = _01263_;
  assign _01258_ = _05669_;
  assign _05672_ = _01255_;
  assign _01250_ = _05671_;
  assign _05675_ = _01247_;
  assign _01242_ = _05674_;
  assign _05677_ = _01239_;
  assign _01234_ = _05676_;
  assign _05679_ = _01231_;
  assign _01226_ = _05678_;
  assign _05682_ = _01223_;
  assign _01218_ = _05681_;
  assign _05684_ = _01215_;
  assign _01210_ = _05683_;
  assign _05686_ = _01207_;
  assign _01202_ = _05685_;
  assign _05688_ = _01199_;
  assign _01194_ = _05687_;
  assign _05690_ = _01343_;
  assign _01338_ = _05689_;
  assign _05692_ = _01335_;
  assign _01330_ = _05691_;
  assign _05694_ = _01327_;
  assign _01322_ = _05693_;
  assign _05697_ = _01319_;
  assign _01314_ = _05696_;
  assign _05699_ = _01311_;
  assign _01306_ = _05698_;
  assign _05701_ = _01303_;
  assign _01298_ = _05700_;
  assign _05704_ = _01295_;
  assign _01290_ = _05703_;
  assign _05706_ = _01279_;
  assign _01274_ = _05705_;
  assign _05708_ = _01191_;
  assign _01186_ = _05707_;
  assign _05710_ = _01183_;
  assign _01178_ = _05709_;
  assign _05712_ = _01387_;
  assign _01386_ = _05711_;
  assign _05714_ = _01387_;
  assign _01385_ = _05713_;
  assign _05716_ = _01381_;
  assign _01380_ = _05715_;
  assign _05719_ = _01381_;
  assign _01379_ = _05718_;
  assign _05721_ = _01378_;
  assign _01377_ = _05720_;
  assign _05723_ = _01378_;
  assign _01376_ = _05722_;
  assign _05726_ = _01375_;
  assign _01374_ = _05725_;
  assign _05728_ = _01375_;
  assign _01373_ = _05727_;
  assign _05730_ = _01372_;
  assign _01371_ = _05729_;
  assign _05732_ = _01372_;
  assign _01370_ = _05731_;
  assign _05734_ = _01369_;
  assign _01368_ = _05733_;
  assign _05736_ = _01369_;
  assign _01367_ = _05735_;
  assign _05738_ = _01366_;
  assign _01365_ = _05737_;
  assign _05741_ = _01366_;
  assign _01364_ = _05740_;
  assign _05743_ = _01363_;
  assign _01362_ = _05742_;
  assign _05745_ = _01363_;
  assign _01361_ = _05744_;
  assign _05748_ = _01360_;
  assign _01359_ = _05747_;
  assign _05750_ = _01360_;
  assign _01358_ = _05749_;
  assign _05752_ = _01357_;
  assign _01356_ = _05751_;
  assign _05754_ = _01357_;
  assign _01355_ = _05753_;
  assign _05756_ = _01354_;
  assign _01353_ = _05755_;
  assign _05758_ = _01354_;
  assign _01352_ = _05757_;
  assign _05760_ = _01408_;
  assign _01407_ = _05759_;
  assign _05763_ = _01408_;
  assign _01406_ = _05762_;
  assign _05765_ = _01405_;
  assign _01404_ = _05764_;
  assign _05767_ = _01405_;
  assign _01403_ = _05766_;
  assign _05770_ = _01402_;
  assign _01401_ = _05769_;
  assign _05772_ = _01402_;
  assign _01400_ = _05771_;
  assign _05774_ = _01399_;
  assign _01398_ = _05773_;
  assign _05776_ = _01399_;
  assign _01397_ = _05775_;
  assign _05778_ = _01396_;
  assign _01395_ = _05777_;
  assign _05780_ = _01396_;
  assign _01394_ = _05779_;
  assign _05782_ = _01393_;
  assign _01392_ = _05781_;
  assign _05785_ = _01393_;
  assign _01391_ = _05784_;
  assign _05787_ = _01390_;
  assign _01389_ = _05786_;
  assign _05789_ = _01390_;
  assign _01388_ = _05788_;
  assign _05792_ = _01384_;
  assign _01383_ = _05791_;
  assign _05794_ = _01384_;
  assign _01382_ = _05793_;
  assign _05796_ = _01351_;
  assign _01350_ = _05795_;
  assign _05798_ = _01351_;
  assign _01349_ = _05797_;
  assign _05800_ = _01348_;
  assign _01347_ = _05799_;
  assign _05802_ = _01348_;
  assign _01346_ = _05801_;
  assign _05804_ = _01411_;
  assign _01410_ = _05803_;
  assign _05807_ = _01411_;
  assign _01409_ = _05806_;
  assign _05809_ = _01177_;
  assign _01168_ = _05808_;
  assign _05811_ = _01177_;
  assign _01166_ = _05810_;
  assign _05814_ = _01177_;
  assign _01165_ = _05813_;
  assign _05816_ = _01177_;
  assign _01164_ = _05815_;
  assign _05818_ = _01177_;
  assign _01163_ = _05817_;
  assign _05820_ = _01177_;
  assign _01162_ = _05819_;
  assign _05822_ = _01177_;
  assign _01161_ = _05821_;
  assign _05824_ = _01177_;
  assign _01160_ = _05823_;
  assign _05826_ = _01177_;
  assign _01159_ = _05825_;
  assign _05829_ = _01177_;
  assign _01158_ = _05828_;
  assign _05831_ = _01177_;
  assign _01157_ = _05830_;
  assign _05833_ = _01177_;
  assign _01176_ = _05832_;
  assign _05836_ = _01177_;
  assign _01175_ = _05835_;
  assign _05838_ = _01177_;
  assign _01174_ = _05837_;
  assign _05840_ = _01177_;
  assign _01173_ = _05839_;
  assign _05842_ = _01177_;
  assign _01172_ = _05841_;
  assign _05844_ = _01177_;
  assign _01171_ = _05843_;
  assign _05846_ = _01177_;
  assign _01170_ = _05845_;
  assign _05848_ = _01177_;
  assign _01169_ = _05847_;
  assign _05851_ = _01177_;
  assign _01167_ = _05850_;
  assign _05853_ = _01177_;
  assign _01156_ = _05852_;
  assign _05855_ = _02081_;
  assign _02075_ = _05854_;
  assign _05858_ = _02082_;
  assign _02080_ = _05859_;
  assign _02078_ = _05861_;
  assign _02079_ = _05866_;
  assign _02076_ = _05871_;
  assign _02077_ = _05876_;
  assign _05883_ = _02132_;
  assign _05885_ = _02131_;
  assign _05888_ = _02124_;
  assign _02083_ = _05887_;
  assign _05890_ = _02130_;
  assign _05892_ = _02124_;
  assign _02096_ = _05891_;
  assign _05894_ = _02129_;
  assign _05896_ = _02128_;
  assign _05898_ = _02124_;
  assign _02084_ = _05897_;
  assign _05901_ = _02127_;
  assign _05903_ = _02126_;
  assign _05905_ = _02124_;
  assign _02093_ = _05904_;
  assign _05907_ = _02125_;
  assign _05910_ = _02124_;
  assign _02092_ = _05909_;
  assign _05912_ = _02123_;
  assign _02108_ = _05913_;
  assign _05916_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Cout ;
  assign _02112_ = _05917_;
  assign _05921_ = _02122_;
  assign _02107_ = _05922_;
  assign _02109_ = _05925_;
  assign _05928_ = _02122_;
  assign _02110_ = _05929_;
  assign _02101_ = _05931_;
  assign _02104_ = _05934_;
  assign _02099_ = _05938_;
  assign _02098_ = _05941_;
  assign _02105_ = _05944_;
  assign _02100_ = _05946_;
  assign _02102_ = _05948_;
  assign _02103_ = _05951_;
  assign _05954_ = _02121_;
  assign _02097_ = _05953_;
  assign _05957_ = _02120_;
  assign _02114_ = _05958_;
  assign _05961_ = _02119_;
  assign _02113_ = _05963_;
  assign _05966_ = _02118_;
  assign _02111_ = _05967_;
  assign _02106_ = _05969_;
  assign _05974_ = _02010_;
  assign _02004_ = _05973_;
  assign _05977_ = _02011_;
  assign _02009_ = _05978_;
  assign _02007_ = _05980_;
  assign _02008_ = _05985_;
  assign _02005_ = _05991_;
  assign _02006_ = _05996_;
  assign _06002_ = _02061_;
  assign _06004_ = _02060_;
  assign _06007_ = _02053_;
  assign _02012_ = _06006_;
  assign _06009_ = _02059_;
  assign _06011_ = _02053_;
  assign _02025_ = _06010_;
  assign _06014_ = _02058_;
  assign _06016_ = _02057_;
  assign _06018_ = _02053_;
  assign _02013_ = _06017_;
  assign _06020_ = _02056_;
  assign _06022_ = _02055_;
  assign _06024_ = _02053_;
  assign _02022_ = _06023_;
  assign _06026_ = _02054_;
  assign _06029_ = _02053_;
  assign _02021_ = _06028_;
  assign _06031_ = _02052_;
  assign _02037_ = _06032_;
  assign _06036_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Cout ;
  assign _02041_ = _06037_;
  assign _06041_ = _02051_;
  assign _02036_ = _06042_;
  assign _02038_ = _06044_;
  assign _06048_ = _02051_;
  assign _02039_ = _06049_;
  assign _02030_ = _06052_;
  assign _02033_ = _06055_;
  assign _02028_ = _06059_;
  assign _02027_ = _06062_;
  assign _02034_ = _06064_;
  assign _02029_ = _06067_;
  assign _02031_ = _06069_;
  assign _02032_ = _06073_;
  assign _06076_ = _02050_;
  assign _02026_ = _06075_;
  assign _06079_ = _02049_;
  assign _02043_ = _06080_;
  assign _06083_ = _02048_;
  assign _02042_ = _06084_;
  assign _06088_ = _02047_;
  assign _02040_ = _06089_;
  assign _02035_ = _06092_;
  assign _06097_ = _01997_;
  assign _01986_ = _06096_;
  assign _06099_ = _01996_;
  assign _01985_ = _06098_;
  assign _06102_ = _01995_;
  assign _01990_ = _06101_;
  assign _06104_ = _01995_;
  assign _01987_ = _06103_;
  assign _06106_ = _02239_;
  assign _02233_ = _06105_;
  assign _06109_ = _02240_;
  assign _02238_ = _06110_;
  assign _02236_ = _06112_;
  assign _02237_ = _06117_;
  assign _02234_ = _06123_;
  assign _02235_ = _06128_;
  assign _06135_ = _02290_;
  assign _06137_ = _02289_;
  assign _06140_ = _02282_;
  assign _02241_ = _06139_;
  assign _06142_ = _02288_;
  assign _06144_ = _02282_;
  assign _02254_ = _06143_;
  assign _06147_ = _02287_;
  assign _06149_ = _02286_;
  assign _06151_ = _02282_;
  assign _02242_ = _06150_;
  assign _06154_ = _02285_;
  assign _06156_ = _02284_;
  assign _06158_ = _02282_;
  assign _02251_ = _06157_;
  assign _06160_ = _02283_;
  assign _06163_ = _02282_;
  assign _02250_ = _06162_;
  assign _06165_ = _02281_;
  assign _02266_ = _06166_;
  assign _06170_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Cout ;
  assign _02270_ = _06171_;
  assign _06175_ = _02280_;
  assign _02265_ = _06176_;
  assign _02267_ = _06179_;
  assign _06182_ = _02280_;
  assign _02268_ = _06183_;
  assign _02259_ = _06186_;
  assign _02262_ = _06189_;
  assign _02257_ = _06193_;
  assign _02256_ = _06196_;
  assign _02263_ = _06198_;
  assign _02258_ = _06200_;
  assign _02260_ = _06202_;
  assign _02261_ = _06206_;
  assign _06209_ = _02279_;
  assign _02255_ = _06208_;
  assign _06212_ = _02278_;
  assign _02272_ = _06213_;
  assign _06216_ = _02277_;
  assign _02271_ = _06217_;
  assign _06220_ = _02276_;
  assign _02269_ = _06221_;
  assign _02264_ = _06224_;
  assign _06229_ = _02168_;
  assign _02162_ = _06228_;
  assign _06232_ = _02169_;
  assign _02167_ = _06233_;
  assign _02165_ = _06235_;
  assign _02166_ = _06240_;
  assign _02163_ = _06245_;
  assign _02164_ = _06250_;
  assign _06257_ = _02219_;
  assign _06259_ = _02218_;
  assign _06262_ = _02211_;
  assign _02170_ = _06261_;
  assign _06264_ = _02217_;
  assign _06266_ = _02211_;
  assign _02183_ = _06265_;
  assign _06268_ = _02216_;
  assign _06270_ = _02215_;
  assign _06272_ = _02211_;
  assign _02171_ = _06271_;
  assign _06274_ = _02214_;
  assign _06277_ = _02213_;
  assign _06279_ = _02211_;
  assign _02180_ = _06278_;
  assign _06281_ = _02212_;
  assign _06284_ = _02211_;
  assign _02179_ = _06283_;
  assign _06286_ = _02210_;
  assign _02195_ = _06287_;
  assign _06290_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Cout ;
  assign _02199_ = _06291_;
  assign _06295_ = _02209_;
  assign _02194_ = _06296_;
  assign _02196_ = _06298_;
  assign _06302_ = _02209_;
  assign _02197_ = _06303_;
  assign _02188_ = _06305_;
  assign _02191_ = _06308_;
  assign _02186_ = _06312_;
  assign _02185_ = _06315_;
  assign _02192_ = _06317_;
  assign _02187_ = _06320_;
  assign _02189_ = _06322_;
  assign _02190_ = _06325_;
  assign _06328_ = _02208_;
  assign _02184_ = _06327_;
  assign _06331_ = _02207_;
  assign _02201_ = _06332_;
  assign _06335_ = _02206_;
  assign _02200_ = _06336_;
  assign _06340_ = _02205_;
  assign _02198_ = _06341_;
  assign _02193_ = _06343_;
  assign _06348_ = _02155_;
  assign _02144_ = _06347_;
  assign _06350_ = _02154_;
  assign _02143_ = _06349_;
  assign _06353_ = _02153_;
  assign _02148_ = _06352_;
  assign _06355_ = _02153_;
  assign _02145_ = _06354_;
  assign _06357_ = _01859_;
  assign _01854_ = _06356_;
  assign _06360_ = _01843_;
  assign _01838_ = _06359_;
  assign _06362_ = _01835_;
  assign _01830_ = _06361_;
  assign _06364_ = _01827_;
  assign _01822_ = _06363_;
  assign _06366_ = _01819_;
  assign _01814_ = _06365_;
  assign _06368_ = _01811_;
  assign _01806_ = _06367_;
  assign _06370_ = _01803_;
  assign _01798_ = _06369_;
  assign _06372_ = _01795_;
  assign _01790_ = _06371_;
  assign _06375_ = _01787_;
  assign _01782_ = _06374_;
  assign _06377_ = _01779_;
  assign _01774_ = _06376_;
  assign _06379_ = _01771_;
  assign _01766_ = _06378_;
  assign _06382_ = _01915_;
  assign _01910_ = _06381_;
  assign _06384_ = _01907_;
  assign _01902_ = _06383_;
  assign _06386_ = _01899_;
  assign _01894_ = _06385_;
  assign _06388_ = _01891_;
  assign _01886_ = _06387_;
  assign _06390_ = _01883_;
  assign _01878_ = _06389_;
  assign _06392_ = _01875_;
  assign _01870_ = _06391_;
  assign _06394_ = _01867_;
  assign _01862_ = _06393_;
  assign _06397_ = _01851_;
  assign _01846_ = _06396_;
  assign _06399_ = _01763_;
  assign _01758_ = _06398_;
  assign _06401_ = _01755_;
  assign _01750_ = _06400_;
  assign _06404_ = _01959_;
  assign _01958_ = _06403_;
  assign _06406_ = _01959_;
  assign _01957_ = _06405_;
  assign _06408_ = _01953_;
  assign _01952_ = _06407_;
  assign _06410_ = _01953_;
  assign _01951_ = _06409_;
  assign _06412_ = _01950_;
  assign _01949_ = _06411_;
  assign _06414_ = _01950_;
  assign _01948_ = _06413_;
  assign _06416_ = _01947_;
  assign _01946_ = _06415_;
  assign _06419_ = _01947_;
  assign _01945_ = _06418_;
  assign _06421_ = _01944_;
  assign _01943_ = _06420_;
  assign _06423_ = _01944_;
  assign _01942_ = _06422_;
  assign _06426_ = _01941_;
  assign _01940_ = _06425_;
  assign _06428_ = _01941_;
  assign _01939_ = _06427_;
  assign _06430_ = _01938_;
  assign _01937_ = _06429_;
  assign _06432_ = _01938_;
  assign _01936_ = _06431_;
  assign _06434_ = _01935_;
  assign _01934_ = _06433_;
  assign _06436_ = _01935_;
  assign _01933_ = _06435_;
  assign _06438_ = _01932_;
  assign _01931_ = _06437_;
  assign _06441_ = _01932_;
  assign _01930_ = _06440_;
  assign _06443_ = _01929_;
  assign _01928_ = _06442_;
  assign _06445_ = _01929_;
  assign _01927_ = _06444_;
  assign _06448_ = _01926_;
  assign _01925_ = _06447_;
  assign _06450_ = _01926_;
  assign _01924_ = _06449_;
  assign _06452_ = _01980_;
  assign _01979_ = _06451_;
  assign _06454_ = _01980_;
  assign _01978_ = _06453_;
  assign _06456_ = _01977_;
  assign _01976_ = _06455_;
  assign _06458_ = _01977_;
  assign _01975_ = _06457_;
  assign _06460_ = _01974_;
  assign _01973_ = _06459_;
  assign _06463_ = _01974_;
  assign _01972_ = _06462_;
  assign _06465_ = _01971_;
  assign _01970_ = _06464_;
  assign _06467_ = _01971_;
  assign _01969_ = _06466_;
  assign _06470_ = _01968_;
  assign _01967_ = _06469_;
  assign _06472_ = _01968_;
  assign _01966_ = _06471_;
  assign _06474_ = _01965_;
  assign _01964_ = _06473_;
  assign _06476_ = _01965_;
  assign _01963_ = _06475_;
  assign _06478_ = _01962_;
  assign _01961_ = _06477_;
  assign _06480_ = _01962_;
  assign _01960_ = _06479_;
  assign _06482_ = _01956_;
  assign _01955_ = _06481_;
  assign _06484_ = _01956_;
  assign _01954_ = _06483_;
  assign _06486_ = _01923_;
  assign _01922_ = _06485_;
  assign _06488_ = _01923_;
  assign _01921_ = _06487_;
  assign _06490_ = _01920_;
  assign _01919_ = _06489_;
  assign _06492_ = _01920_;
  assign _01918_ = _06491_;
  assign _06494_ = _01983_;
  assign _01982_ = _06493_;
  assign _06497_ = _01983_;
  assign _01981_ = _06495_;
  assign _06499_ = _01749_;
  assign _01740_ = _06498_;
  assign _06501_ = _01749_;
  assign _01738_ = _06500_;
  assign _06503_ = _01749_;
  assign _01737_ = _06502_;
  assign _06506_ = _01749_;
  assign _01736_ = _06505_;
  assign _06508_ = _01749_;
  assign _01735_ = _06507_;
  assign _06510_ = _01749_;
  assign _01734_ = _06509_;
  assign _06513_ = _01749_;
  assign _01733_ = _06512_;
  assign _06515_ = _01749_;
  assign _01732_ = _06514_;
  assign _06517_ = _01749_;
  assign _01731_ = _06516_;
  assign _06520_ = _01749_;
  assign _01730_ = _06518_;
  assign _06522_ = _01749_;
  assign _01729_ = _06521_;
  assign _06524_ = _01749_;
  assign _01748_ = _06523_;
  assign _06526_ = _01749_;
  assign _01747_ = _06525_;
  assign _06528_ = _01749_;
  assign _01746_ = _06527_;
  assign _06530_ = _01749_;
  assign _01745_ = _06529_;
  assign _06532_ = _01749_;
  assign _01744_ = _06531_;
  assign _06534_ = _01749_;
  assign _01743_ = _06533_;
  assign _06536_ = _01749_;
  assign _01742_ = _06535_;
  assign _06538_ = _01749_;
  assign _01741_ = _06537_;
  assign _06540_ = _01749_;
  assign _01739_ = _06539_;
  assign _06542_ = _01749_;
  assign _01728_ = _06541_;
  assign _00190_[18:16] = _06543_;
  assign _00190_[15:0] = _06552_;
  assign _00236_ = _06561_;
  assign _00234_ = _06570_;
  assign _00238_ = _06579_;
  assign _00216_ = _06587_;
  assign _00220_ = _06589_;
  assign _00218_ = _06591_;
  assign _00222_ = _06593_;
  assign _00200_ = _06595_;
  assign _00204_ = _06597_;
  assign _00202_ = _06599_;
  assign _00206_ = _06602_;
  assign _00224_ = _06604_;
  assign _00228_ = _06607_;
  assign _00226_ = _06609_;
  assign _00230_ = _06612_;
  assign _00208_ = _06614_;
  assign _00212_ = _06617_;
  assign _00210_ = _06619_;
  assign _00214_ = _06621_;
  assign _00192_ = _06623_;
  assign _00196_ = _06625_;
  assign _00194_ = _06627_;
  assign _00198_ = _06629_;
  assign _00188_ = _06631_;
  assign _00232_ = _06639_;
  assign _06649_ = \port_bus_2to1_1_inst.rst ;
  assign _00185_ = _06648_;
  assign _06652_ = \port_bus_2to1_1_inst.rst ;
  assign _00184_ = _06651_;
  assign _06654_ = \port_bus_2to1_1_inst.rst ;
  assign _00183_ = _06653_;
  assign _06656_ = \port_bus_2to1_1_inst.rst ;
  assign _00182_ = _06655_;
  assign _06658_ = \port_bus_2to1_1_inst.rst ;
  assign _00186_ = _06657_;
  assign _06660_ = _00251_;
  assign _06662_ = _00250_;
  assign _06664_ = _00245_;
  assign _00243_ = _06663_;
  assign _06666_ = _00250_;
  assign _06668_ = _00245_;
  assign _00241_ = _06667_;
  assign _06670_ = _00245_;
  assign _00231_ = _06669_;
  assign _06672_ = _00245_;
  assign _00235_ = _06671_;
  assign _06674_ = _00245_;
  assign _00233_ = _06673_;
  assign _06676_ = _00245_;
  assign _00237_ = _06675_;
  assign _06678_ = _00245_;
  assign _00215_ = _06677_;
  assign _06680_ = _00245_;
  assign _00219_ = _06679_;
  assign _06682_ = _00245_;
  assign _00217_ = _06681_;
  assign _06685_ = _00245_;
  assign _00221_ = _06683_;
  assign _06687_ = _00245_;
  assign _00199_ = _06686_;
  assign _06689_ = _00245_;
  assign _00203_ = _06688_;
  assign _06691_ = _00245_;
  assign _00201_ = _06690_;
  assign _06694_ = _00245_;
  assign _00205_ = _06693_;
  assign _06696_ = _00245_;
  assign _00223_ = _06695_;
  assign _06698_ = _00245_;
  assign _00227_ = _06697_;
  assign _06701_ = _00245_;
  assign _00225_ = _06700_;
  assign _06703_ = _00245_;
  assign _00229_ = _06702_;
  assign _06705_ = _00245_;
  assign _00207_ = _06704_;
  assign _06708_ = _00245_;
  assign _00211_ = _06706_;
  assign _06710_ = _00245_;
  assign _00209_ = _06709_;
  assign _06712_ = _00245_;
  assign _00213_ = _06711_;
  assign _06714_ = _00245_;
  assign _00191_ = _06713_;
  assign _06716_ = _00245_;
  assign _00195_ = _06715_;
  assign _06718_ = _00245_;
  assign _00193_ = _06717_;
  assign _06720_ = _00245_;
  assign _00197_ = _06719_;
  assign _06722_ = _00245_;
  assign _00244_ = _06721_;
  assign _06724_ = _00245_;
  assign _00242_ = _06723_;
  assign _06726_ = _00245_;
  assign _00240_ = _06725_;
  assign _06729_ = _00245_;
  assign _00239_ = _06727_;
  assign _06731_ = _00245_;
  assign _00187_ = _06730_;
  assign _06733_ = _00245_;
  assign _00189_ = _06732_;
  assign _06739_ = _00122_;
  assign _06741_ = rst;
  assign _00052_[55:48] = _06740_;
  assign _06747_ = _00122_;
  assign _06749_ = rst;
  assign _00052_[47:40] = _06748_;
  assign _06754_ = _00122_;
  assign _06756_ = rst;
  assign _00052_[39:32] = _06755_;
  assign _06761_ = _00122_;
  assign _06763_ = rst;
  assign _00052_[31:24] = _06762_;
  assign _06769_ = _00122_;
  assign _06772_ = rst;
  assign _00052_[23:16] = _06771_;
  assign _06778_ = _00122_;
  assign _06780_ = rst;
  assign _00052_[15:8] = _06779_;
  assign _06785_ = _00122_;
  assign _06787_ = rst;
  assign _00052_[7:0] = _06786_;
  assign _06792_ = _00121_;
  assign _06795_ = rst;
  assign _00051_[47:40] = _06793_;
  assign _06800_ = _00121_;
  assign _06803_ = rst;
  assign _00051_[39:32] = _06802_;
  assign _06809_ = _00121_;
  assign _06811_ = rst;
  assign _00051_[31:24] = _06810_;
  assign _06816_ = _00121_;
  assign _06818_ = rst;
  assign _00051_[23:16] = _06817_;
  assign _06824_ = _00121_;
  assign _06827_ = rst;
  assign _00051_[15:8] = _06825_;
  assign _06832_ = _00121_;
  assign _06834_ = rst;
  assign _00051_[7:0] = _06833_;
  assign _06839_ = _00120_;
  assign _06841_ = rst;
  assign _00050_[47:40] = _06840_;
  assign _06847_ = _00120_;
  assign _06849_ = rst;
  assign _00050_[39:32] = _06848_;
  assign _06855_ = _00120_;
  assign _06857_ = rst;
  assign _00050_[31:24] = _06856_;
  assign _06862_ = _00120_;
  assign _06864_ = rst;
  assign _00050_[23:16] = _06863_;
  assign _06870_ = _00120_;
  assign _06872_ = rst;
  assign _00050_[15:8] = _06871_;
  assign _06878_ = _00120_;
  assign _06880_ = rst;
  assign _00050_[7:0] = _06879_;
  assign _06882_ = rst;
  assign _00045_ = _06881_;
  assign _06887_ = _00122_;
  assign _06889_ = rst;
  assign _00048_ = _06888_;
  assign _06894_ = _00121_;
  assign _06897_ = rst;
  assign _00051_[55:48] = _06895_;
  assign _06902_ = _00122_;
  assign _06904_ = rst;
  assign _00055_ = _06903_;
  assign _06910_ = _00121_;
  assign _06912_ = rst;
  assign _00047_ = _06911_;
  assign _06918_ = _00120_;
  assign _06920_ = rst;
  assign _00050_[55:48] = _06919_;
  assign _06925_ = _00121_;
  assign _06927_ = rst;
  assign _00054_ = _06926_;
  assign _06932_ = _00120_;
  assign _06934_ = rst;
  assign _00046_ = _06933_;
  assign _06936_ = _00117_;
  assign _06938_ = rst;
  assign _00040_ = _06937_;
  assign _06943_ = _00120_;
  assign _06945_ = rst;
  assign _00053_ = _06944_;
  assign _06948_ = _00119_;
  assign _06950_ = _00118_;
  assign _06952_ = _00117_;
  assign _06954_ = rst;
  assign _00044_ = _06953_;
  assign _06957_ = _00118_;
  assign _06959_ = _00117_;
  assign _06961_ = rst;
  assign _00038_ = _06960_;
  assign _06963_ = rst;
  assign _00042_ = _06962_;
  assign _06970_ = _00117_;
  assign _06972_ = rst;
  assign _00043_ = _06971_;
  assign _06979_ = _00117_;
  assign _06981_ = rst;
  assign _00039_ = _06980_;
  assign _06987_ = _00117_;
  assign _06989_ = rst;
  assign _00041_ = _06988_;
  assign _06991_ = _00116_;
  assign _00037_ = _06990_;
  assign _06993_ = _00116_;
  assign _00036_ = _06992_;
  assign _06995_ = _00116_;
  assign _00035_ = _06994_;
  assign _06998_ = _00116_;
  assign _00034_ = _06996_;
  assign _07000_ = _00116_;
  assign _00033_ = _06999_;
  assign _07002_ = _00116_;
  assign _00032_ = _07001_;
  assign _07004_ = _00115_;
  assign _00022_ = _07003_;
  assign _07007_ = _00115_;
  assign _00031_ = _07006_;
  assign _07009_ = _00115_;
  assign _00030_ = _07008_;
  assign _07011_ = _00115_;
  assign _00029_ = _07010_;
  assign _07014_ = _00115_;
  assign _00028_ = _07013_;
  assign _07016_ = _00115_;
  assign _00027_ = _07015_;
  assign _07018_ = _00115_;
  assign _00026_ = _07017_;
  assign _07021_ = _00115_;
  assign _00025_ = _07019_;
  assign _07023_ = _00115_;
  assign _00024_ = _07022_;
  assign _07025_ = _00115_;
  assign _00023_ = _07024_;
  assign _07027_ = _00115_;
  assign _00021_ = _07026_;
  assign _07029_ = _00114_;
  assign _00012_ = _07028_;
  assign _07031_ = _00114_;
  assign _00010_ = _07030_;
  assign _07033_ = _00114_;
  assign _00009_ = _07032_;
  assign _07035_ = _00114_;
  assign _00008_ = _07034_;
  assign _07037_ = _00114_;
  assign _00007_ = _07036_;
  assign _07039_ = _00114_;
  assign _00006_ = _07038_;
  assign _07041_ = _00114_;
  assign _00005_ = _07040_;
  assign _07043_ = _00114_;
  assign _00004_ = _07042_;
  assign _07045_ = _00114_;
  assign _00003_ = _07044_;
  assign _07047_ = _00114_;
  assign _00002_ = _07046_;
  assign _07050_ = _00114_;
  assign _00001_ = _07049_;
  assign _07052_ = _00114_;
  assign _00020_ = _07051_;
  assign _07054_ = _00114_;
  assign _00019_ = _07053_;
  assign _07057_ = _00114_;
  assign _00018_ = _07056_;
  assign _07059_ = _00114_;
  assign _00017_ = _07058_;
  assign _07061_ = _00114_;
  assign _00016_ = _07060_;
  assign _07064_ = _00114_;
  assign _00015_ = _07062_;
  assign _07066_ = _00114_;
  assign _00014_ = _07065_;
  assign _07068_ = _00114_;
  assign _00013_ = _07067_;
  assign _07070_ = _00114_;
  assign _00011_ = _07069_;
  assign _07073_ = _00114_;
  assign _00000_ = _07072_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.Y  = _06051_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.start  = _06085_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.LA  = _06168_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.EB  = _06129_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Done  = _06819_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EA  = _06794_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Rsel  = _06843_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LR  = _06764_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ER  = _06896_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ER0  = _06728_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LC  = _06947_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EC  = _06867_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Y  = _07078_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.Y  = _07088_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.start  = _07093_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.LA  = _07103_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.EB  = _07098_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Done  = _07161_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EA  = _07158_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Rsel  = _07163_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LR  = _07155_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ER  = _07167_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ER0  = _07152_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LC  = _07170_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EC  = _07165_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Y  = _07186_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.Y  = _07204_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.start  = _07209_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.LA  = _07219_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.EB  = _07214_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Done  = _07277_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EA  = _07274_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Rsel  = _07279_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LR  = _07271_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ER  = _07283_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ER0  = _07268_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LC  = _07286_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EC  = _07281_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Y  = _03142_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.Y  = _03152_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.start  = _03157_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.LA  = _03167_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.EB  = _03162_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Done  = _03225_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EA  = _03222_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Rsel  = _03227_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LR  = _03219_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ER  = _03231_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ER0  = _03216_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LC  = _03234_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EC  = _03229_;
  assign \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Y  = _03250_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.Y  = _03368_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.start  = _03373_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.LA  = _03383_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.EB  = _03378_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Done  = _03441_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EA  = _03438_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Rsel  = _03443_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LR  = _03435_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ER  = _03447_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ER0  = _03432_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LC  = _03451_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EC  = _03445_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Y  = _03469_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.Y  = _03480_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.start  = _03486_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.LA  = _03497_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.EB  = _03491_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Done  = _03564_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EA  = _03560_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Rsel  = _03566_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LR  = _03557_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ER  = _03571_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ER0  = _03553_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LC  = _03574_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EC  = _03568_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Y  = _03593_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.Y  = _03613_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.start  = _03618_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.LA  = _03629_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.EB  = _03624_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Done  = _03696_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EA  = _03693_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Rsel  = _03698_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LR  = _03690_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ER  = _03703_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ER0  = _03686_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LC  = _03707_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EC  = _03701_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Y  = _03725_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.Y  = _03736_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.start  = _03742_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.LA  = _03753_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.EB  = _03747_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Done  = _03820_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EA  = _03816_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Rsel  = _03822_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LR  = _03813_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ER  = _03827_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ER0  = _03809_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LC  = _03830_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EC  = _03824_;
  assign \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Y  = _03849_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.Y  = _03983_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.start  = _03988_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.LA  = _03999_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.EB  = _03994_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Done  = _04066_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EA  = _04062_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Rsel  = _04068_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LR  = _04059_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ER  = _04072_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ER0  = _04055_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LC  = _04076_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EC  = _04070_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Y  = _04093_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.Y  = _04104_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.start  = _04110_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.LA  = _04120_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.EB  = _04115_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Done  = _04185_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EA  = _04181_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Rsel  = _04187_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LR  = _04178_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ER  = _04192_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ER0  = _04175_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LC  = _04195_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EC  = _04189_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Y  = _04213_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.Y  = _04233_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.start  = _04238_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.LA  = _04248_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.EB  = _04243_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Done  = _04313_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EA  = _04309_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Rsel  = _04315_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LR  = _04306_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ER  = _04320_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ER0  = _04303_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LC  = _04323_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EC  = _04318_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Y  = _04341_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.Y  = _04351_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.start  = _04357_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.LA  = _04368_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.EB  = _04362_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Done  = _04432_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EA  = _04429_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Rsel  = _04434_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LR  = _04426_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ER  = _04439_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ER0  = _04422_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LC  = _04442_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EC  = _04436_;
  assign \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Y  = _04460_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.Y  = _04581_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.start  = _04586_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.LA  = _04597_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.EB  = _04591_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Done  = _04662_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EA  = _04658_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Rsel  = _04664_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LR  = _04655_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ER  = _04668_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ER0  = _04651_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LC  = _04671_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EC  = _04666_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Y  = _04689_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.Y  = _04700_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.start  = _04706_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.LA  = _04716_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.EB  = _04711_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Done  = _04780_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EA  = _04777_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Rsel  = _04783_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LR  = _04774_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ER  = _04788_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ER0  = _04771_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LC  = _04791_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EC  = _04785_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Y  = _04809_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.Y  = _04828_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.start  = _04834_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.LA  = _04844_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.EB  = _04839_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Done  = _04909_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EA  = _04905_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Rsel  = _04911_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LR  = _04902_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ER  = _04916_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ER0  = _04899_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LC  = _04919_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EC  = _04913_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Y  = _04937_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.Y  = _04947_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.start  = _04953_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.LA  = _04964_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.EB  = _04958_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Done  = _05028_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EA  = _05025_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Rsel  = _05030_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LR  = _05022_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ER  = _05035_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ER0  = _05018_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LC  = _05038_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EC  = _05032_;
  assign \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Y  = _05056_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.Y  = _05177_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.start  = _05182_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.LA  = _05193_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.EB  = _05187_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Done  = _05257_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EA  = _05254_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Rsel  = _05260_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LR  = _05250_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ER  = _05264_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ER0  = _05247_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LC  = _05267_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EC  = _05262_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Y  = _05285_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.Y  = _05296_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.start  = _05302_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.LA  = _05312_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.EB  = _05307_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Done  = _05376_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EA  = _05373_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Rsel  = _05379_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LR  = _05370_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ER  = _05383_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ER0  = _05367_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LC  = _05387_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EC  = _05381_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Y  = _05405_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.Y  = _05424_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.start  = _05430_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.LA  = _05440_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.EB  = _05435_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Done  = _05504_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EA  = _05501_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Rsel  = _05507_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LR  = _05498_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ER  = _05512_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ER0  = _05495_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LC  = _05515_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EC  = _05509_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Y  = _05533_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.Y  = _05543_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.start  = _05549_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.LA  = _05560_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.EB  = _05554_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Done  = _05624_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EA  = _05621_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Rsel  = _05626_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LR  = _05617_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ER  = _05630_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ER0  = _05614_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LC  = _05634_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EC  = _05628_;
  assign \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Y  = _05652_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.Y  = _05861_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.start  = _05866_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.LA  = _05876_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.EB  = _05871_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Done  = _05941_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EA  = _05938_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Rsel  = _05944_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LR  = _05934_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ER  = _05948_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ER0  = _05931_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LC  = _05951_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EC  = _05946_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Y  = _05969_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.Y  = _05980_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.start  = _05985_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.LA  = _05996_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.EB  = _05991_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Done  = _06062_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EA  = _06059_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Rsel  = _06064_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LR  = _06055_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ER  = _06069_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ER0  = _06052_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LC  = _06073_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EC  = _06067_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Y  = _06092_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.Y  = _06112_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.start  = _06117_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.LA  = _06128_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.EB  = _06123_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Done  = _06196_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EA  = _06193_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Rsel  = _06198_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LR  = _06189_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ER  = _06202_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ER0  = _06186_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LC  = _06206_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EC  = _06200_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Y  = _06224_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.Y  = _06235_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.start  = _06240_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.LA  = _06250_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.EB  = _06245_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Done  = _06315_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EA  = _06312_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Rsel  = _06317_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LR  = _06308_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ER  = _06322_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ER0  = _06305_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LC  = _06325_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EC  = _06320_;
  assign \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Y  = _06343_;
  assign _01073_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ER0 ;
  assign _01067_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.rst ;
  assign _01072_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EA ;
  assign _01083_ = { \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [14:0], 1'h0 };
  assign _01071_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LA ;
  assign _01070_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ER ;
  assign _01082_ = { \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _01069_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LR ;
  assign _01068_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EB ;
  assign _01075_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EC ;
  assign _01074_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LC ;
  assign _00114_ = vidin_new_data_scld_1_2to3_left;
  assign _00115_ = vidin_new_data_scld_2_2to3_left;
  assign _00116_ = vidin_new_data_scld_2_2to3_left;
  assign _00120_ = vidin_new_data_scld_1_2to3_left_reg;
  assign _00121_ = vidin_new_data_scld_2_2to3_left_reg;
  assign _00122_ = vidin_new_data_scld_4_2to3_left_reg;
  assign _00905_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  assign _03120_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ER0 ;
  assign _00529_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EB ;
  assign _00528_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.rst ;
  assign _00531_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ER ;
  assign _00543_ = { \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _00530_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LR ;
  assign _00533_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EA ;
  assign _00544_ = { \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [14:0], 1'h0 };
  assign _00532_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LA ;
  assign _00682_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  assign _00621_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ER0 ;
  assign _00623_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EC ;
  assign _00622_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LC ;
  assign _00615_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.rst ;
  assign _01144_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ER0 ;
  assign _00851_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.nd ;
  assign _01146_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EC ;
  assign _01145_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LC ;
  assign _01138_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.rst ;
  assign _01025_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.Done ;
  assign _01134_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  assign _01139_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EB ;
  assign _01141_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ER ;
  assign _01153_ = { \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _01140_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LR ;
  assign _01143_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EA ;
  assign _01154_ = { \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [14:0], 1'h0 };
  assign _01142_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LA ;
  assign _00830_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_7.wen ;
  assign _01063_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  assign _00745_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_2.new_data ;
  assign _00753_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_3.new_data ;
  assign _00761_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_4.new_data ;
  assign _00769_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_5.new_data ;
  assign _00777_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_6.new_data ;
  assign _00785_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_7.new_data ;
  assign _00827_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_6.wen ;
  assign _00793_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_8.new_data ;
  assign _00801_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_9.new_data ;
  assign _00737_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_10.new_data ;
  assign _01009_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.nd ;
  assign _00833_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_8.wen ;
  assign _00836_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_9.wen ;
  assign _00812_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_10.wen ;
  assign _00721_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_0.new_data ;
  assign _00729_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_corr_1.new_data ;
  assign _00687_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EB ;
  assign _00686_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.rst ;
  assign _00689_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ER ;
  assign _00701_ = { \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _00688_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LR ;
  assign _00691_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EA ;
  assign _00702_ = { \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [14:0], 1'h0 };
  assign _00690_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LA ;
  assign _00692_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ER0 ;
  assign _00694_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EC ;
  assign _00693_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LC ;
  assign _00618_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ER ;
  assign _00630_ = { \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _00620_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EA ;
  assign _00631_ = { \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [14:0], 1'h0 };
  assign _00619_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LA ;
  assign _00644_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_2.Done ;
  assign _00399_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.nd ;
  assign _00453_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  assign _00573_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.Done ;
  assign _00536_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EC ;
  assign _00535_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LC ;
  assign _00534_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ER0 ;
  assign _00462_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EA ;
  assign _00473_ = { \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [14:0], 1'h0 };
  assign _00461_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LA ;
  assign _00486_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.Done ;
  assign _02722_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.wen ;
  assign _00463_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ER0 ;
  assign _00457_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.rst ;
  assign _02815_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_r_1.wen ;
  assign _02797_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_0.wen ;
  assign _02800_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_1.wen ;
  assign _02803_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_2.wen ;
  assign _02806_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_3.wen ;
  assign _02809_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_4.wen ;
  assign _02812_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_sh_reg_5.wen ;
  assign _00465_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EC ;
  assign _00464_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LC ;
  assign _02732_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_0.new_data ;
  assign _02744_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_1.new_data ;
  assign _02756_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_2.new_data ;
  assign _02768_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_3.new_data ;
  assign _02780_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_4.new_data ;
  assign _02792_ = \wrapper_norm_corr_5_inst_p.corr_5_inst.inst_corr_5.new_data ;
  assign _02985_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.nd ;
  assign _03039_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  assign _00415_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.Done ;
  assign _00458_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EB ;
  assign _03044_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EB ;
  assign _03043_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.rst ;
  assign _03046_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ER ;
  assign _03058_ = { \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _03045_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LR ;
  assign _03048_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EA ;
  assign _03059_ = { \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [14:0], 1'h0 };
  assign _03047_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LA ;
  assign _03049_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ER0 ;
  assign _03051_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EC ;
  assign _03050_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LC ;
  assign _03001_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_1.Done ;
  assign _03110_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  assign _00524_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  assign _00460_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ER ;
  assign _00472_ = { \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _00459_ = \wrapper_norm_corr_10_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LR ;
  assign _03115_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EB ;
  assign _03114_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.rst ;
  assign _03117_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ER ;
  assign _03129_ = { \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _03116_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LR ;
  assign _03119_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EA ;
  assign _03130_ = { \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [14:0], 1'h0 };
  assign _03118_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LA ;
  assign _03122_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EC ;
  assign _03121_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LC ;
  assign _03072_ = \wrapper_norm_corr_5_inst_p.norm_inst_right.my_div_inst_2.Done ;
  assign _02827_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.nd ;
  assign _02881_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  assign _02914_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.Done ;
  assign _02306_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.wen ;
  assign _02399_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_r_1.wen ;
  assign _02381_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_0.wen ;
  assign _02384_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_1.wen ;
  assign _02387_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_2.wen ;
  assign _02390_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_3.wen ;
  assign _02393_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_4.wen ;
  assign _02396_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_sh_reg_5.wen ;
  assign _02316_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_0.new_data ;
  assign _02328_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_1.new_data ;
  assign _02340_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_2.new_data ;
  assign _02352_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_3.new_data ;
  assign _02364_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_4.new_data ;
  assign _02376_ = \wrapper_norm_corr_5_inst_n.corr_5_inst.inst_corr_5.new_data ;
  assign _02569_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.nd ;
  assign _02623_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  assign _02886_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EB ;
  assign _02885_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.rst ;
  assign _02888_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ER ;
  assign _02900_ = { \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _02887_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LR ;
  assign _02890_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EA ;
  assign _02901_ = { \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [14:0], 1'h0 };
  assign _02889_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LA ;
  assign _02891_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ER0 ;
  assign _02893_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EC ;
  assign _02892_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LC ;
  assign _02628_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EB ;
  assign _02627_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.rst ;
  assign _02630_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ER ;
  assign _02642_ = { \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _02629_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LR ;
  assign _02632_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EA ;
  assign _02643_ = { \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [14:0], 1'h0 };
  assign _02631_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LA ;
  assign _02633_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ER0 ;
  assign _02635_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EC ;
  assign _02634_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LC ;
  assign _02585_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_1.Done ;
  assign _02694_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  assign _02699_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EB ;
  assign _02698_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.rst ;
  assign _02703_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EA ;
  assign _02714_ = { \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [14:0], 1'h0 };
  assign _02702_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LA ;
  assign _02701_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ER ;
  assign _02713_ = { \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _02700_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LR ;
  assign _02843_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_1.Done ;
  assign _02952_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  assign _02704_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ER0 ;
  assign _02706_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EC ;
  assign _02705_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LC ;
  assign _02656_ = \wrapper_norm_corr_5_inst_n.norm_inst_right.my_div_inst_2.Done ;
  assign _02411_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.nd ;
  assign _02465_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  assign _02470_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EB ;
  assign _02469_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.rst ;
  assign _02472_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ER ;
  assign _02484_ = { \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _02471_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LR ;
  assign _02474_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EA ;
  assign _02485_ = { \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [14:0], 1'h0 };
  assign _02473_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LA ;
  assign _02475_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ER0 ;
  assign _02477_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EC ;
  assign _02476_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LC ;
  assign _02427_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_1.Done ;
  assign _02536_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  assign _02541_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EB ;
  assign _02540_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.rst ;
  assign _02543_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ER ;
  assign _02555_ = { \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _02542_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LR ;
  assign _02545_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EA ;
  assign _02556_ = { \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [14:0], 1'h0 };
  assign _02544_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LA ;
  assign _02546_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ER0 ;
  assign _02548_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EC ;
  assign _02547_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LC ;
  assign _02498_ = \wrapper_norm_corr_5_inst_n.norm_inst_left.my_div_inst_2.Done ;
  assign _00181_ = \port_bus_1to0_inst.vidin_new_data_scld_1_2to3_left ;
  assign _00179_ = \port_bus_1to0_inst.vidin_new_data_scld_1_2to3_left ;
  assign _02957_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EB ;
  assign _02956_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.rst ;
  assign _02959_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ER ;
  assign _02971_ = { \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _02958_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LR ;
  assign _02961_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EA ;
  assign _02972_ = { \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [14:0], 1'h0 };
  assign _02960_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LA ;
  assign _02962_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ER0 ;
  assign _02964_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EC ;
  assign _02963_ = \wrapper_norm_corr_5_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LC ;
  assign _00981_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EB ;
  assign _00980_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.rst ;
  assign _00983_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ER ;
  assign _00995_ = { \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _00982_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LR ;
  assign _00985_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EA ;
  assign _00996_ = { \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [14:0], 1'h0 };
  assign _00984_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LA ;
  assign _00986_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ER0 ;
  assign _00988_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EC ;
  assign _00987_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LC ;
  assign _00938_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.Done ;
  assign _00263_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.wen ;
  assign _00387_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_r_1.wen ;
  assign _00354_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_0.wen ;
  assign _00357_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_1.wen ;
  assign _00363_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_2.wen ;
  assign _00366_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_3.wen ;
  assign _00369_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_4.wen ;
  assign _00372_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_5.wen ;
  assign _00375_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_6.wen ;
  assign _00378_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_7.wen ;
  assign _00381_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_8.wen ;
  assign _00384_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_9.wen ;
  assign _00360_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_sh_reg_10.wen ;
  assign _00269_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_0.new_data ;
  assign _00277_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_1.new_data ;
  assign _00293_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_2.new_data ;
  assign _00301_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_3.new_data ;
  assign _00309_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_4.new_data ;
  assign _00317_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_5.new_data ;
  assign _00325_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_6.new_data ;
  assign _00333_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_7.new_data ;
  assign _00341_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_8.new_data ;
  assign _00349_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_9.new_data ;
  assign _00285_ = \wrapper_norm_corr_10_inst_n.corr_5_inst.inst_corr_10.new_data ;
  assign _00557_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.nd ;
  assign _00611_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  assign _00616_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EB ;
  assign _00617_ = \wrapper_norm_corr_10_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LR ;
  assign _00867_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.Done ;
  assign _00976_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  assign _01096_ = \wrapper_norm_corr_10_inst_p.norm_inst_right.my_div_inst_2.Done ;
  assign _00910_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EB ;
  assign _00909_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.rst ;
  assign _00912_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ER ;
  assign _00924_ = { \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _00911_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LR ;
  assign _00914_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EA ;
  assign _00925_ = { \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [14:0], 1'h0 };
  assign _00913_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LA ;
  assign _00915_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ER0 ;
  assign _00917_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EC ;
  assign _00916_ = \wrapper_norm_corr_10_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LC ;
  assign _01920_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_0.wen ;
  assign _01923_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_1.wen ;
  assign _01956_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_2.wen ;
  assign _01962_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_3.wen ;
  assign _01965_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_4.wen ;
  assign _01968_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_5.wen ;
  assign _01971_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_6.wen ;
  assign _01974_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_7.wen ;
  assign _01977_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_8.wen ;
  assign _01980_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_9.wen ;
  assign _01926_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_10.wen ;
  assign _01929_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_11.wen ;
  assign _01932_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_12.wen ;
  assign _01935_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_13.wen ;
  assign _01938_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_14.wen ;
  assign _01941_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_15.wen ;
  assign _01944_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_16.wen ;
  assign _01947_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_17.wen ;
  assign _01950_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_18.wen ;
  assign _01953_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_19.wen ;
  assign _01959_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_20.wen ;
  assign _01749_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.wen ;
  assign _01755_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_0.new_data ;
  assign _01763_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_1.new_data ;
  assign _01851_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_2.new_data ;
  assign _01867_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_3.new_data ;
  assign _01875_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_4.new_data ;
  assign _01883_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_5.new_data ;
  assign _01891_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_6.new_data ;
  assign _01899_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_7.new_data ;
  assign _01907_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_8.new_data ;
  assign _01915_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_9.new_data ;
  assign _01771_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_10.new_data ;
  assign _01779_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_11.new_data ;
  assign _01787_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_12.new_data ;
  assign _01795_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_13.new_data ;
  assign _01803_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_14.new_data ;
  assign _01811_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_15.new_data ;
  assign _01819_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_16.new_data ;
  assign _01827_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_17.new_data ;
  assign _01835_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_18.new_data ;
  assign _01843_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_19.new_data ;
  assign _01859_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_corr_20.new_data ;
  assign _02153_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.nd ;
  assign _02207_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  assign _02211_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.rst ;
  assign _02212_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EB ;
  assign _02213_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LR ;
  assign _02214_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ER ;
  assign _02226_ = { \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _02215_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LA ;
  assign _02216_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EA ;
  assign _02227_ = { \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [14:0], 1'h0 };
  assign _02217_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.ER0 ;
  assign _02218_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.LC ;
  assign _02219_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.my_divider_inst.EC ;
  assign _02169_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_1.Done ;
  assign _02278_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  assign _02282_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.rst ;
  assign _02283_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EB ;
  assign _02284_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LR ;
  assign _02285_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ER ;
  assign _02297_ = { \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _02286_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LA ;
  assign _02287_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EA ;
  assign _02298_ = { \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [14:0], 1'h0 };
  assign _02288_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.ER0 ;
  assign _02289_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.LC ;
  assign _02290_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.my_divider_inst.EC ;
  assign _02240_ = \wrapper_norm_corr_20_inst_p.norm_inst_right.my_div_inst_2.Done ;
  assign _01995_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.nd ;
  assign _02049_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  assign _02053_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.rst ;
  assign _02054_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EB ;
  assign _02055_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LR ;
  assign _02056_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ER ;
  assign _02068_ = { \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _02057_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LA ;
  assign _02058_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EA ;
  assign _02069_ = { \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [14:0], 1'h0 };
  assign _02059_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.ER0 ;
  assign _02060_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.LC ;
  assign _02061_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.my_divider_inst.EC ;
  assign _02011_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_1.Done ;
  assign _02120_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  assign _02124_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.rst ;
  assign _02125_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EB ;
  assign _02126_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LR ;
  assign _02127_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ER ;
  assign _02139_ = { \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _02128_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LA ;
  assign _02129_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EA ;
  assign _02140_ = { \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [14:0], 1'h0 };
  assign _02130_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.ER0 ;
  assign _02131_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.LC ;
  assign _02132_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.my_divider_inst.EC ;
  assign _02082_ = \wrapper_norm_corr_20_inst_p.norm_inst_left.my_div_inst_2.Done ;
  assign _01983_ = \wrapper_norm_corr_20_inst_p.corr_20_inst.inst_sh_reg_r_1.wen ;
  assign _01348_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_0.wen ;
  assign _01351_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_1.wen ;
  assign _01384_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_2.wen ;
  assign _01390_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_3.wen ;
  assign _01393_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_4.wen ;
  assign _01396_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_5.wen ;
  assign _01399_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_6.wen ;
  assign _01402_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_7.wen ;
  assign _01405_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_8.wen ;
  assign _01408_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_9.wen ;
  assign _01354_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_10.wen ;
  assign _01357_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_11.wen ;
  assign _01360_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_12.wen ;
  assign _01363_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_13.wen ;
  assign _01366_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_14.wen ;
  assign _01369_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_15.wen ;
  assign _01372_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_16.wen ;
  assign _01375_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_17.wen ;
  assign _01378_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_18.wen ;
  assign _01381_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_19.wen ;
  assign _01387_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_20.wen ;
  assign _01177_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.wen ;
  assign _01183_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_0.new_data ;
  assign _01191_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_1.new_data ;
  assign _01279_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_2.new_data ;
  assign _01295_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_3.new_data ;
  assign _01303_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_4.new_data ;
  assign _01311_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_5.new_data ;
  assign _01319_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_6.new_data ;
  assign _01327_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_7.new_data ;
  assign _01335_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_8.new_data ;
  assign _01343_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_9.new_data ;
  assign _01199_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_10.new_data ;
  assign _01207_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_11.new_data ;
  assign _01215_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_12.new_data ;
  assign _01223_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_13.new_data ;
  assign _01231_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_14.new_data ;
  assign _01239_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_15.new_data ;
  assign _01247_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_16.new_data ;
  assign _01255_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_17.new_data ;
  assign _01263_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_18.new_data ;
  assign _01271_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_19.new_data ;
  assign _01287_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_corr_20.new_data ;
  assign _01581_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.nd ;
  assign _01635_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.start ;
  assign _01639_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.rst ;
  assign _01640_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EB ;
  assign _01641_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LR ;
  assign _01642_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ER ;
  assign _01654_ = { \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _01643_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LA ;
  assign _01644_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EA ;
  assign _01655_ = { \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.DataA [14:0], 1'h0 };
  assign _01645_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.ER0 ;
  assign _01646_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.LC ;
  assign _01647_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.my_divider_inst.EC ;
  assign _01597_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_1.Done ;
  assign _01706_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.start ;
  assign _01710_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.rst ;
  assign _01711_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EB ;
  assign _01712_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LR ;
  assign _01713_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ER ;
  assign _01725_ = { \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _01714_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LA ;
  assign _01715_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EA ;
  assign _01726_ = { \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.DataA [14:0], 1'h0 };
  assign _01716_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.ER0 ;
  assign _01717_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.LC ;
  assign _01718_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.my_divider_inst.EC ;
  assign _01668_ = \wrapper_norm_corr_20_inst_n.norm_inst_right.my_div_inst_2.Done ;
  assign _01423_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.nd ;
  assign _01477_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.start ;
  assign _01481_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.rst ;
  assign _01482_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EB ;
  assign _01483_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LR ;
  assign _01484_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ER ;
  assign _01496_ = { \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _01485_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LA ;
  assign _01486_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EA ;
  assign _01497_ = { \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.DataA [14:0], 1'h0 };
  assign _01487_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.ER0 ;
  assign _01488_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.LC ;
  assign _01489_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.my_divider_inst.EC ;
  assign _01439_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_1.Done ;
  assign _01548_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.start ;
  assign _01552_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.rst ;
  assign _01553_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EB ;
  assign _01554_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LR ;
  assign _01555_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ER ;
  assign _01567_ = { \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.Remainder [6:0], 1'h0 };
  assign _01556_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LA ;
  assign _01557_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EA ;
  assign _01568_ = { \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.DataA [14:0], 1'h0 };
  assign _01558_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.ER0 ;
  assign _01559_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.LC ;
  assign _01560_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.my_divider_inst.EC ;
  assign _01510_ = \wrapper_norm_corr_20_inst_n.norm_inst_left.my_div_inst_2.Done ;
  assign _01411_ = \wrapper_norm_corr_20_inst_n.corr_20_inst.inst_sh_reg_r_1.wen ;
  assign _00806_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_0.wen ;
  assign _00809_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_1.wen ;
  assign _00815_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_2.wen ;
  assign _00818_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_3.wen ;
  assign _00821_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_4.wen ;
  assign _00824_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_5.wen ;
  assign _00715_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.wen ;
  assign _00839_ = \wrapper_norm_corr_10_inst_p.corr_5_inst.inst_sh_reg_r_1.wen ;
endmodule
