{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732913103275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732913103276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 02:15:03 2024 " "Processing started: Sat Nov 30 02:15:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732913103276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732913103276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Router1x3 -c Router1x3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Router1x3 -c Router1x3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732913103276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732913103738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732913103738 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router_fifo_design.v(55) " "Verilog HDL warning at router_fifo_design.v(55): extended using \"x\" or \"z\"" {  } { { "router_fifo_design.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fifo_design.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1732913115287 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router_fifo_design.v(57) " "Verilog HDL warning at router_fifo_design.v(57): extended using \"x\" or \"z\"" {  } { { "router_fifo_design.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fifo_design.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1732913115288 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "router_fifo_design.v(65) " "Verilog HDL information at router_fifo_design.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "router_fifo_design.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fifo_design.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1732913115288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_fifo_design.v 1 1 " "Found 1 design units, including 1 entities, in source file router_fifo_design.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fifo_design " "Found entity 1: router_fifo_design" {  } { { "router_fifo_design.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fifo_design.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732913115289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732913115289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router1x3.v 1 1 " "Found 1 design units, including 1 entities, in source file router1x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Router1x3 " "Found entity 1: Router1x3" {  } { { "Router1x3.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/Router1x3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732913115292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732913115292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_fifo_design_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file router_fifo_design_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fifo_design_tb " "Found entity 1: router_fifo_design_tb" {  } { { "router_fifo_design_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fifo_design_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732913115294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732913115294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file router_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_synchronizer " "Found entity 1: router_synchronizer" {  } { { "router_synchronizer.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_synchronizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732913115295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732913115295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_synchronizer_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file router_synchronizer_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_synchronizer_tb " "Found entity 1: router_synchronizer_tb" {  } { { "router_synchronizer_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_synchronizer_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732913115297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732913115297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file router_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fsm " "Found entity 1: router_fsm" {  } { { "router_fsm.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732913115299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732913115299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_fsm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file router_fsm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fsm_tb " "Found entity 1: router_fsm_tb" {  } { { "router_fsm_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fsm_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732913115301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732913115301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_register.v 1 1 " "Found 1 design units, including 1 entities, in source file router_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_register " "Found entity 1: router_register" {  } { { "router_register.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732913115303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732913115303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_register_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file router_register_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_register_tb " "Found entity 1: router_register_tb" {  } { { "router_register_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_register_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732913115305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732913115305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router1x3_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file router1x3_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Router1x3_tb " "Found entity 1: Router1x3_tb" {  } { { "Router1x3_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/Router1x3_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732913115308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732913115308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_int_reg Router1x3.v(86) " "Verilog HDL Implicit Net warning at Router1x3.v(86): created implicit net for \"reset_int_reg\"" {  } { { "Router1x3.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/Router1x3.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732913115308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_stage router_fsm.v(104) " "Verilog HDL Implicit Net warning at router_fsm.v(104): created implicit net for \"full_stage\"" {  } { { "router_fsm.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fsm.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732913115308 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Router1x3.v(132) " "Verilog HDL Instantiation warning at Router1x3.v(132): instance has no name" {  } { { "Router1x3.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/Router1x3.v" 132 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1732913115309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Router1x3 " "Elaborating entity \"Router1x3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732913115413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_fifo_design router_fifo_design:FIFO_0 " "Elaborating entity \"router_fifo_design\" for hierarchy \"router_fifo_design:FIFO_0\"" {  } { { "Router1x3.v" "FIFO_0" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/Router1x3.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732913115508 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lfd_state_s router_fifo_design.v(15) " "Verilog HDL or VHDL warning at router_fifo_design.v(15): object \"lfd_state_s\" assigned a value but never read" {  } { { "router_fifo_design.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fifo_design.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732913115509 "|Router1x3|router_fifo_design:FIFO_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 router_fifo_design.v(59) " "Verilog HDL assignment warning at router_fifo_design.v(59): truncated value with size 9 to match size of target (8)" {  } { { "router_fifo_design.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fifo_design.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732913115512 "|Router1x3|router_fifo_design:FIFO_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_fifo_design.v(85) " "Verilog HDL assignment warning at router_fifo_design.v(85): truncated value with size 32 to match size of target (5)" {  } { { "router_fifo_design.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fifo_design.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732913115517 "|Router1x3|router_fifo_design:FIFO_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_fifo_design.v(98) " "Verilog HDL assignment warning at router_fifo_design.v(98): truncated value with size 32 to match size of target (5)" {  } { { "router_fifo_design.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fifo_design.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732913115517 "|Router1x3|router_fifo_design:FIFO_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_fsm router_fsm:FSM " "Elaborating entity \"router_fsm\" for hierarchy \"router_fsm:FSM\"" {  } { { "Router1x3.v" "FSM" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/Router1x3.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732913115564 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_stage router_fsm.v(104) " "Verilog HDL or VHDL warning at router_fsm.v(104): object \"full_stage\" assigned a value but never read" {  } { { "router_fsm.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fsm.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732913115565 "|Router1x3|router_fsm:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 router_fsm.v(100) " "Verilog HDL assignment warning at router_fsm.v(100): truncated value with size 32 to match size of target (1)" {  } { { "router_fsm.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fsm.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732913115566 "|Router1x3|router_fsm:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 router_fsm.v(101) " "Verilog HDL assignment warning at router_fsm.v(101): truncated value with size 32 to match size of target (1)" {  } { { "router_fsm.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fsm.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732913115567 "|Router1x3|router_fsm:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 router_fsm.v(102) " "Verilog HDL assignment warning at router_fsm.v(102): truncated value with size 32 to match size of target (1)" {  } { { "router_fsm.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fsm.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732913115567 "|Router1x3|router_fsm:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 router_fsm.v(103) " "Verilog HDL assignment warning at router_fsm.v(103): truncated value with size 32 to match size of target (1)" {  } { { "router_fsm.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fsm.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732913115567 "|Router1x3|router_fsm:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 router_fsm.v(104) " "Verilog HDL assignment warning at router_fsm.v(104): truncated value with size 32 to match size of target (1)" {  } { { "router_fsm.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fsm.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732913115567 "|Router1x3|router_fsm:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 router_fsm.v(105) " "Verilog HDL assignment warning at router_fsm.v(105): truncated value with size 32 to match size of target (1)" {  } { { "router_fsm.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fsm.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732913115567 "|Router1x3|router_fsm:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 router_fsm.v(106) " "Verilog HDL assignment warning at router_fsm.v(106): truncated value with size 32 to match size of target (1)" {  } { { "router_fsm.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fsm.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732913115567 "|Router1x3|router_fsm:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 router_fsm.v(107) " "Verilog HDL assignment warning at router_fsm.v(107): truncated value with size 32 to match size of target (1)" {  } { { "router_fsm.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fsm.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732913115568 "|Router1x3|router_fsm:FSM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "full_state router_fsm.v(19) " "Output port \"full_state\" at router_fsm.v(19) has no driver" {  } { { "router_fsm.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/router_fsm.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732913115568 "|Router1x3|router_fsm:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_synchronizer router_synchronizer:SYNCHRONIZER " "Elaborating entity \"router_synchronizer\" for hierarchy \"router_synchronizer:SYNCHRONIZER\"" {  } { { "Router1x3.v" "SYNCHRONIZER" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/Router1x3.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732913115583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_register router_register:comb_3 " "Elaborating entity \"router_register\" for hierarchy \"router_register:comb_3\"" {  } { { "Router1x3.v" "comb_3" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/Router1x3.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732913115600 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "reset_int_reg FSM " "Port \"reset_int_reg\" does not exist in macrofunction \"FSM\"" {  } { { "Router1x3.v" "FSM" { Text "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/Router1x3.v" 88 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732913115677 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1732913115694 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/output_files/Router1x3.map.smsg " "Generated suppressed messages file C:/Users/Sahil/Desktop/Maven/Project/Router_1x3_Design/output_files/Router1x3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732913115759 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732913115800 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 30 02:15:15 2024 " "Processing ended: Sat Nov 30 02:15:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732913115800 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732913115800 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732913115800 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732913115800 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732913116566 ""}
