INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Data_Memory_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Output_Ports.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Ports
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/Program_Memory_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Memory_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/data_out_Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_out_Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/projects/project_9/project_9.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/projects/project_9/project_9.srcs/sim_1/new/memory_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_TB
