Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Wed Oct 18 21:26:08 2023
| Host         : LAPTOP-8T4ECO50 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FIFO_profondeur_16_timing_summary_routed.rpt -pb FIFO_profondeur_16_timing_summary_routed.pb -rpx FIFO_profondeur_16_timing_summary_routed.rpx -warn_on_violation
| Design       : FIFO_profondeur_16
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (10)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   80          inf        0.000                      0                   80           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FIFO_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIFO_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.623ns  (logic 3.123ns (55.544%)  route 2.500ns (44.456%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE                         0.000     0.000 r  FIFO_out_reg[1]/C
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FIFO_out_reg[1]/Q
                         net (fo=1, routed)           2.500     3.018    FIFO_out_OBUF[1]
    T17                  OBUF (Prop_obuf_I_O)         2.605     5.623 r  FIFO_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.623    FIFO_out[1]
    T17                                                               r  FIFO_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIFO_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIFO_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.516ns  (logic 3.142ns (56.962%)  route 2.374ns (43.038%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  FIFO_out_reg[6]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FIFO_out_reg[6]/Q
                         net (fo=1, routed)           2.374     2.892    FIFO_out_OBUF[6]
    W16                  OBUF (Prop_obuf_I_O)         2.624     5.516 r  FIFO_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.516    FIFO_out[6]
    W16                                                               r  FIFO_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIFO_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIFO_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.502ns  (logic 3.127ns (56.829%)  route 2.375ns (43.171%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  FIFO_out_reg[4]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FIFO_out_reg[4]/Q
                         net (fo=1, routed)           2.375     2.893    FIFO_out_OBUF[4]
    H15                  OBUF (Prop_obuf_I_O)         2.609     5.502 r  FIFO_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.502    FIFO_out[4]
    H15                                                               r  FIFO_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIFO_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIFO_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.247ns  (logic 3.185ns (60.701%)  route 2.062ns (39.299%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE                         0.000     0.000 r  FIFO_out_reg[3]/C
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FIFO_out_reg[3]/Q
                         net (fo=1, routed)           2.062     2.580    FIFO_out_OBUF[3]
    V13                  OBUF (Prop_obuf_I_O)         2.667     5.247 r  FIFO_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.247    FIFO_out[3]
    V13                                                               r  FIFO_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIFO_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIFO_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.206ns  (logic 3.124ns (60.010%)  route 2.082ns (39.990%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  FIFO_out_reg[5]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FIFO_out_reg[5]/Q
                         net (fo=1, routed)           2.082     2.600    FIFO_out_OBUF[5]
    J15                  OBUF (Prop_obuf_I_O)         2.606     5.206 r  FIFO_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.206    FIFO_out[5]
    J15                                                               r  FIFO_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIFO_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIFO_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.126ns  (logic 3.226ns (62.928%)  route 1.900ns (37.072%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE                         0.000     0.000 r  FIFO_out_reg[0]/C
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FIFO_out_reg[0]/Q
                         net (fo=1, routed)           1.900     2.418    FIFO_out_OBUF[0]
    Y17                  OBUF (Prop_obuf_I_O)         2.708     5.126 r  FIFO_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.126    FIFO_out[0]
    Y17                                                               r  FIFO_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIFO_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIFO_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.911ns  (logic 3.198ns (65.127%)  route 1.713ns (34.873%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  FIFO_out_reg[7]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FIFO_out_reg[7]/Q
                         net (fo=1, routed)           1.713     2.231    FIFO_out_OBUF[7]
    V12                  OBUF (Prop_obuf_I_O)         2.680     4.911 r  FIFO_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.911    FIFO_out[7]
    V12                                                               r  FIFO_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIFO_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIFO_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.716ns  (logic 3.191ns (67.654%)  route 1.526ns (32.346%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE                         0.000     0.000 r  FIFO_out_reg[2]/C
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FIFO_out_reg[2]/Q
                         net (fo=1, routed)           1.526     2.044    FIFO_out_OBUF[2]
    U17                  OBUF (Prop_obuf_I_O)         2.673     4.716 r  FIFO_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.716    FIFO_out[2]
    U17                                                               r  FIFO_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIFO_re
                            (input port)
  Destination:            FIFO_out_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.496ns  (logic 1.074ns (23.882%)  route 3.423ns (76.118%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  FIFO_re (IN)
                         net (fo=0)                   0.000     0.000    FIFO_re
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  FIFO_re_IBUF_inst/O
                         net (fo=2, routed)           2.156     3.105    FIFO_re_IBUF
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.229 r  FIFO_out[7]_i_1/O
                         net (fo=8, routed)           1.267     4.496    FIFO_out[7]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  FIFO_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIFO_re
                            (input port)
  Destination:            FIFO_out_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.496ns  (logic 1.074ns (23.882%)  route 3.423ns (76.118%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  FIFO_re (IN)
                         net (fo=0)                   0.000     0.000    FIFO_re
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  FIFO_re_IBUF_inst/O
                         net (fo=2, routed)           2.156     3.105    FIFO_re_IBUF
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.229 r  FIFO_out[7]_i_1/O
                         net (fo=8, routed)           1.267     4.496    FIFO_out[7]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  FIFO_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FIFO_reg_0_15_3_3/SP/CLK
                            (rising edge-triggered cell RAMS32)
  Destination:            FIFO_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         RAMS32                       0.000     0.000 r  FIFO_reg_0_15_3_3/SP/CLK
    SLICE_X42Y31         RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     0.386 r  FIFO_reg_0_15_3_3/SP/O
                         net (fo=1, routed)           0.000     0.386    p_0_out[3]
    SLICE_X42Y31         FDRE                                         r  FIFO_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIFO_reg_0_15_7_7/SP/CLK
                            (rising edge-triggered cell RAMS32)
  Destination:            FIFO_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         RAMS32                       0.000     0.000 r  FIFO_reg_0_15_7_7/SP/CLK
    SLICE_X42Y37         RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     0.386 r  FIFO_reg_0_15_7_7/SP/O
                         net (fo=1, routed)           0.000     0.386    p_0_out[7]
    SLICE_X42Y37         FDRE                                         r  FIFO_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIFO_reg_0_15_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32)
  Destination:            FIFO_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         RAMS32                       0.000     0.000 r  FIFO_reg_0_15_2_2/SP/CLK
    SLICE_X42Y31         RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     0.388 r  FIFO_reg_0_15_2_2/SP/O
                         net (fo=1, routed)           0.000     0.388    p_0_out[2]
    SLICE_X42Y31         FDRE                                         r  FIFO_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIFO_reg_0_15_6_6/SP/CLK
                            (rising edge-triggered cell RAMS32)
  Destination:            FIFO_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         RAMS32                       0.000     0.000 r  FIFO_reg_0_15_6_6/SP/CLK
    SLICE_X42Y37         RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     0.388 r  FIFO_reg_0_15_6_6/SP/O
                         net (fo=1, routed)           0.000     0.388    p_0_out[6]
    SLICE_X42Y37         FDRE                                         r  FIFO_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIFO_reg_0_15_0_0/SP/CLK
                            (rising edge-triggered cell RAMS32)
  Destination:            FIFO_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.393ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         RAMS32                       0.000     0.000 r  FIFO_reg_0_15_0_0/SP/CLK
    SLICE_X42Y31         RAMS32 (Prop_rams32_CLK_O)
                                                      0.393     0.393 r  FIFO_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.000     0.393    p_0_out[0]
    SLICE_X42Y31         FDRE                                         r  FIFO_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FIFO_reg_0_15_4_4/SP/CLK
                            (rising edge-triggered cell RAMS32)
  Destination:            FIFO_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.393ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         RAMS32                       0.000     0.000 r  FIFO_reg_0_15_4_4/SP/CLK
    SLICE_X42Y37         RAMS32 (Prop_rams32_CLK_O)
                                                      0.393     0.393 r  FIFO_reg_0_15_4_4/SP/O
                         net (fo=1, routed)           0.000     0.393    p_0_out[4]
    SLICE_X42Y37         FDRE                                         r  FIFO_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIFO_reg_0_15_0_0/SP/ADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.164ns (41.063%)  route 0.235ns (58.937%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[2]/Q
                         net (fo=10, routed)          0.235     0.399    FIFO_reg_0_15_0_0/A2
    SLICE_X42Y31         RAMS32                                       r  FIFO_reg_0_15_0_0/SP/ADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIFO_reg_0_15_1_1/SP/ADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.164ns (41.063%)  route 0.235ns (58.937%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[2]/Q
                         net (fo=10, routed)          0.235     0.399    FIFO_reg_0_15_1_1/A2
    SLICE_X42Y31         RAMS32                                       r  FIFO_reg_0_15_1_1/SP/ADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIFO_reg_0_15_2_2/SP/ADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.164ns (41.063%)  route 0.235ns (58.937%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[2]/Q
                         net (fo=10, routed)          0.235     0.399    FIFO_reg_0_15_2_2/A2
    SLICE_X42Y31         RAMS32                                       r  FIFO_reg_0_15_2_2/SP/ADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FIFO_reg_0_15_3_3/SP/ADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.164ns (41.063%)  route 0.235ns (58.937%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[2]/Q
                         net (fo=10, routed)          0.235     0.399    FIFO_reg_0_15_3_3/A2
    SLICE_X42Y31         RAMS32                                       r  FIFO_reg_0_15_3_3/SP/ADR2
  -------------------------------------------------------------------    -------------------





