

================================================================
== Vivado HLS Report for 'Conv1DMac_new402'
================================================================
* Date:           Sat May 13 19:59:18 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8388613|  8388613|  8388613|  8388613|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  8388611|  8388611|         5|          1|          1|  8388608|    yes   |
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     590|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|     580|
|Memory           |        8|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        0|      -|     377|      96|
+-----------------+---------+-------+--------+--------+
|Total            |        8|      0|     377|    1413|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+---+-----+
    |          Instance          |         Module         | BRAM_18K| DSP48E| FF| LUT |
    +----------------------------+------------------------+---------+-------+---+-----+
    |computeS2_mux_325yd2_x_U63  |computeS2_mux_325yd2_x  |        0|      0|  0|  145|
    |computeS2_mux_325yd2_x_U64  |computeS2_mux_325yd2_x  |        0|      0|  0|  145|
    |computeS2_mux_325yd2_x_U65  |computeS2_mux_325yd2_x  |        0|      0|  0|  145|
    |computeS2_mux_325yd2_x_U66  |computeS2_mux_325yd2_x  |        0|      0|  0|  145|
    +----------------------------+------------------------+---------+-------+---+-----+
    |Total                       |                        |        0|      0|  0|  580|
    +----------------------------+------------------------+---------+-------+---+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |weights7_m_weights_V_U    |Conv1DMac_new402_Aem  |        2|  0|   0|  4096|    7|     1|        28672|
    |weights7_m_weights_V_1_U  |Conv1DMac_new402_Bew  |        2|  0|   0|  4096|    8|     1|        32768|
    |weights7_m_weights_V_2_U  |Conv1DMac_new402_CeG  |        2|  0|   0|  4096|    7|     1|        28672|
    |weights7_m_weights_V_3_U  |Conv1DMac_new402_DeQ  |        2|  0|   0|  4096|    8|     1|        32768|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                     |                      |        8|  0|   0| 16384|   30|     4|       122880|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_552_p2                |     *    |      0|  0|  41|           8|           8|
    |p_Val2_2_fu_622_p2                |     *    |      0|  0|  41|           7|           8|
    |p_Val2_3_fu_692_p2                |     *    |      0|  0|  41|           8|           8|
    |p_Val2_s_fu_482_p2                |     *    |      0|  0|  41|           7|           8|
    |indvar_flatten_next4_fu_317_p2    |     +    |      0|  0|  31|           1|          24|
    |indvar_flatten_op_fu_449_p2       |     +    |      0|  0|  21|          14|           1|
    |macRegisters_0_V_fu_784_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_1_V_fu_803_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_2_V_fu_822_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_3_V_fu_841_p2        |     +    |      0|  0|   8|           8|           8|
    |nm_1_fu_371_p2                    |     +    |      0|  0|  15|           1|           6|
    |p_Val2_20_1_fu_1010_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_20_2_fu_1085_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_20_3_fu_1160_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_5_fu_935_p2                |     +    |      0|  0|  15|           8|           8|
    |sf_1_fu_443_p2                    |     +    |      0|  0|  15|           8|           1|
    |tmp1_fu_778_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp2_fu_797_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp3_fu_816_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp4_fu_835_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_44_fu_431_p2                  |     +    |      0|  0|  19|          12|          12|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_1_fu_789_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_2_fu_808_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_3_fu_827_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_fu_770_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_42_mid_fu_365_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten4_fu_311_p2       |   icmp   |      0|  0|  18|          24|          25|
    |exitcond_flatten_fu_323_p2        |   icmp   |      0|  0|  13|          14|          13|
    |tmp_203_1_fu_612_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_203_2_fu_682_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_203_3_fu_752_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_290_fu_359_p2                 |   icmp   |      0|  0|  13|           8|           9|
    |tmp_50_fu_542_p2                  |   icmp   |      0|  0|  11|           6|           1|
    |tmp_64_fu_437_p2                  |   icmp   |      0|  0|  11|           8|           7|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_270_fu_377_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_47_fu_518_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_53_fu_588_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_57_fu_658_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_61_fu_728_p2                  |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_455_p3     |  select  |      0|  0|  14|           1|           1|
    |nm_mid2_fu_419_p3                 |  select  |      0|  0|   6|           1|           6|
    |nm_mid_fu_329_p3                  |  select  |      0|  0|   6|           1|           1|
    |nm_t_mid2_fu_411_p3               |  select  |      0|  0|   5|           1|           5|
    |nm_t_mid_fu_345_p3                |  select  |      0|  0|   5|           1|           1|
    |sf_mid2_fu_383_p3                 |  select  |      0|  0|   8|           1|           1|
    |tmp_41_mid2_fu_403_p3             |  select  |      0|  0|  12|           1|          12|
    |tmp_41_mid_fu_337_p3              |  select  |      0|  0|  12|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_353_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 590|         266|         277|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |indvar_flatten4_reg_235    |   9|          2|   24|         48|
    |indvar_flatten_reg_246     |   9|          2|   14|         28|
    |macRegisters_0_V_2_fu_154  |   9|          2|    8|         16|
    |macRegisters_1_V_2_fu_158  |   9|          2|    8|         16|
    |macRegisters_2_V_2_fu_162  |   9|          2|    8|         16|
    |macRegisters_3_V_2_fu_166  |   9|          2|    8|         16|
    |nm_reg_257                 |   9|          2|    6|         12|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sf_reg_268                 |   9|          2|    8|         16|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 147|         32|   91|        184|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |   1|   0|    1|          0|
    |exitcond_flatten4_reg_1203  |   1|   0|    1|          0|
    |indvar_flatten4_reg_235     |  24|   0|   24|          0|
    |indvar_flatten_reg_246      |  14|   0|   14|          0|
    |macRegisters_0_V_2_fu_154   |   8|   0|    8|          0|
    |macRegisters_1_V_2_fu_158   |   8|   0|    8|          0|
    |macRegisters_2_V_2_fu_162   |   8|   0|    8|          0|
    |macRegisters_3_V_2_fu_166   |   8|   0|    8|          0|
    |nm_reg_257                  |   6|   0|    6|          0|
    |nm_t_mid2_reg_1212          |   5|   0|    5|          0|
    |p_Val2_20_1_reg_1329        |   8|   0|    8|          0|
    |p_Val2_20_2_reg_1334        |   8|   0|    8|          0|
    |p_Val2_20_3_reg_1339        |   8|   0|    8|          0|
    |p_Val2_5_reg_1324           |   8|   0|    8|          0|
    |p_Val2_75_1_reg_1279        |   8|   0|    8|          0|
    |p_Val2_75_3_reg_1309        |   8|   0|    8|          0|
    |sf_reg_268                  |   8|   0|    8|          0|
    |start_once_reg              |   1|   0|    1|          0|
    |tmp_203_1_reg_1289          |   1|   0|    1|          0|
    |tmp_203_2_reg_1304          |   1|   0|    1|          0|
    |tmp_203_3_reg_1319          |   1|   0|    1|          0|
    |tmp_327_reg_1269            |   1|   0|    1|          0|
    |tmp_330_reg_1284            |   1|   0|    1|          0|
    |tmp_333_reg_1299            |   1|   0|    1|          0|
    |tmp_336_reg_1314            |   1|   0|    1|          0|
    |tmp_44_reg_1225             |  12|   0|   12|          0|
    |tmp_50_reg_1274             |   1|   0|    1|          0|
    |tmp_64_reg_1230             |   1|   0|    1|          0|
    |tmp_67_reg_1294             |   8|   0|    8|          0|
    |tmp_s_reg_1264              |   8|   0|    8|          0|
    |exitcond_flatten4_reg_1203  |  64|  32|    1|          0|
    |nm_t_mid2_reg_1212          |  64|  32|    5|          0|
    |tmp_64_reg_1230             |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 377|  96|  192|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new402 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new402 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new402 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new402 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new402 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new402 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new402 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new402 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new402 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new402 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V      |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |      out_V_V     |    pointer   |
+----------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten4)
	3  / (!exitcond_flatten4)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_2 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_2 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_2 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_2 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_2"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_2"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_2"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_2"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S2/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.06>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i24 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next4, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i6 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S2/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i8 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i6 %nm to i5" [S2/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_41 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp, i7 0)" [S2/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.03ns)   --->   "%exitcond_flatten4 = icmp eq i24 %indvar_flatten4, -8388608"   --->   Operation 25 'icmp' 'exitcond_flatten4' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.98ns)   --->   "%indvar_flatten_next4 = add i24 1, %indvar_flatten4"   --->   Operation 26 'add' 'indvar_flatten_next4' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten4, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "%exitcond_flatten = icmp eq i14 %indvar_flatten, 4096"   --->   Operation 28 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten4)> <Delay = 1.76> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i6 0, i6 %nm" [S2/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_41_mid = select i1 %exitcond_flatten, i12 0, i12 %tmp_41" [S2/conv1d.h:817]   --->   Operation 30 'select' 'tmp_41_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i5 0, i5 %tmp" [S2/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_42_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S2/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.28ns)   --->   "%tmp_290 = icmp eq i8 %sf, -128" [S2/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_290' <Predicate = (!exitcond_flatten4)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_42_mid = and i1 %tmp_290, %not_exitcond_flatten" [S2/conv1d.h:793]   --->   Operation 34 'and' 'tmp_42_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.61ns)   --->   "%nm_1 = add i6 1, %nm_mid" [S2/conv1d.h:792]   --->   Operation 35 'add' 'nm_1' <Predicate = (!exitcond_flatten4)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_270 = or i1 %tmp_42_mid, %exitcond_flatten" [S2/conv1d.h:793]   --->   Operation 36 'or' 'tmp_270' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_270, i8 0, i8 %sf" [S2/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_325 = trunc i6 %nm_1 to i5" [S2/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_325' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_41_mid1 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_325, i7 0)" [S2/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_41_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_41_mid2 = select i1 %tmp_42_mid, i12 %tmp_41_mid1, i12 %tmp_41_mid" [S2/conv1d.h:817]   --->   Operation 40 'select' 'tmp_41_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_42_mid, i5 %tmp_325, i5 %nm_t_mid" [S2/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%nm_mid2 = select i1 %tmp_42_mid, i6 %nm_1, i6 %nm_mid" [S2/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%sf_cast1 = zext i8 %sf_mid2 to i12" [S2/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_44 = add i12 %sf_cast1, %tmp_41_mid2" [S2/conv1d.h:817]   --->   Operation 44 'add' 'tmp_44' <Predicate = (!exitcond_flatten4)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.28ns)   --->   "%tmp_64 = icmp eq i8 %sf_mid2, 127" [S2/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_64' <Predicate = (!exitcond_flatten4)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_64, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S2/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.69ns)   --->   "%sf_1 = add i8 %sf_mid2, 1" [S2/conv1d.h:793]   --->   Operation 47 'add' 'sf_1' <Predicate = (!exitcond_flatten4)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.71ns)   --->   "%indvar_flatten_op = add i14 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten4)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.58ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i14 1, i14 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten4)> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_45 = zext i12 %tmp_44 to i64" [S2/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_45' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights7_m_weights_V_4 = getelementptr [4096 x i7]* @weights7_m_weights_V, i64 0, i64 %tmp_45" [S2/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights7_m_weights_V_4' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights7_m_weights_V_5 = load i7* %weights7_m_weights_V_4, align 1" [S2/conv1d.h:817]   --->   Operation 52 'load' 'weights7_m_weights_V_5' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 4096> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights7_m_weights_V_6 = getelementptr [4096 x i8]* @weights7_m_weights_V_1, i64 0, i64 %tmp_45" [S2/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights7_m_weights_V_6' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights7_m_weights_V_7 = load i8* %weights7_m_weights_V_6, align 1" [S2/conv1d.h:817]   --->   Operation 54 'load' 'weights7_m_weights_V_7' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 4096> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights7_m_weights_V_8 = getelementptr [4096 x i7]* @weights7_m_weights_V_2, i64 0, i64 %tmp_45" [S2/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights7_m_weights_V_8' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights7_m_weights_V_9 = load i7* %weights7_m_weights_V_8, align 1" [S2/conv1d.h:817]   --->   Operation 56 'load' 'weights7_m_weights_V_9' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 4096> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights7_m_weights_V_10 = getelementptr [4096 x i8]* @weights7_m_weights_V_3, i64 0, i64 %tmp_45" [S2/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights7_m_weights_V_10' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights7_m_weights_V_11 = load i8* %weights7_m_weights_V_10, align 1" [S2/conv1d.h:817]   --->   Operation 58 'load' 'weights7_m_weights_V_11' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 4096> <ROM>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S2/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten4)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights7_m_weights_V_5 = load i7* %weights7_m_weights_V_4, align 1" [S2/conv1d.h:817]   --->   Operation 60 'load' 'weights7_m_weights_V_5' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 4096> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_s = sext i8 %tmp_V to i16" [S2/conv1d.h:823]   --->   Operation 61 'sext' 'p_s' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_08_cast = sext i8 %tmp_V to i15" [S2/conv1d.h:823]   --->   Operation 62 'sext' 'p_08_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_0132_cast = sext i7 %weights7_m_weights_V_5 to i15" [S2/conv1d.h:823]   --->   Operation 63 'sext' 'p_0132_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i15 %p_0132_cast, %p_08_cast" [S2/conv1d.h:823]   --->   Operation 64 'mul' 'p_Val2_s' <Predicate = (!exitcond_flatten4)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s, i32 14)" [S2/conv1d.h:823]   --->   Operation 65 'bitselect' 'tmp_326' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_s, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 66 'partselect' 'tmp_s' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s, i32 6)" [S2/conv1d.h:823]   --->   Operation 67 'bitselect' 'tmp_327' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_328 = trunc i15 %p_Val2_s to i1" [S2/conv1d.h:823]   --->   Operation 68 'trunc' 'tmp_328' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_47 = or i1 %tmp_328, %tmp_326" [S2/conv1d.h:823]   --->   Operation 69 'or' 'tmp_47' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_48 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_s, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 70 'partselect' 'tmp_48' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_49 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_48, i1 %tmp_47)" [S2/conv1d.h:823]   --->   Operation 71 'bitconcatenate' 'tmp_49' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_50 = icmp ne i6 %tmp_49, 0" [S2/conv1d.h:823]   --->   Operation 72 'icmp' 'tmp_50' <Predicate = (!exitcond_flatten4)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/2] (2.77ns)   --->   "%weights7_m_weights_V_7 = load i8* %weights7_m_weights_V_6, align 1" [S2/conv1d.h:817]   --->   Operation 73 'load' 'weights7_m_weights_V_7' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 4096> <ROM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_0132_1 = sext i8 %weights7_m_weights_V_7 to i16" [S2/conv1d.h:823]   --->   Operation 74 'sext' 'p_0132_1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i16 %p_0132_1, %p_s" [S2/conv1d.h:823]   --->   Operation 75 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten4)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)" [S2/conv1d.h:823]   --->   Operation 76 'bitselect' 'tmp_329' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%p_Val2_75_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_1, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 77 'partselect' 'p_Val2_75_1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 6)" [S2/conv1d.h:823]   --->   Operation 78 'bitselect' 'tmp_330' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_331 = trunc i16 %p_Val2_1 to i1" [S2/conv1d.h:823]   --->   Operation 79 'trunc' 'tmp_331' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_53 = or i1 %tmp_331, %tmp_329" [S2/conv1d.h:823]   --->   Operation 80 'or' 'tmp_53' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_54 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_1, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 81 'partselect' 'tmp_54' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_55 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_54, i1 %tmp_53)" [S2/conv1d.h:823]   --->   Operation 82 'bitconcatenate' 'tmp_55' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_1 = icmp ne i6 %tmp_55, 0" [S2/conv1d.h:823]   --->   Operation 83 'icmp' 'tmp_203_1' <Predicate = (!exitcond_flatten4)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/2] (2.77ns)   --->   "%weights7_m_weights_V_9 = load i7* %weights7_m_weights_V_8, align 1" [S2/conv1d.h:817]   --->   Operation 84 'load' 'weights7_m_weights_V_9' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 4096> <ROM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_0132_2_cast = sext i7 %weights7_m_weights_V_9 to i15" [S2/conv1d.h:823]   --->   Operation 85 'sext' 'p_0132_2_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i15 %p_0132_2_cast, %p_08_cast" [S2/conv1d.h:823]   --->   Operation 86 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten4)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 14)" [S2/conv1d.h:823]   --->   Operation 87 'bitselect' 'tmp_332' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_2, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 88 'partselect' 'tmp_67' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 6)" [S2/conv1d.h:823]   --->   Operation 89 'bitselect' 'tmp_333' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_334 = trunc i15 %p_Val2_2 to i1" [S2/conv1d.h:823]   --->   Operation 90 'trunc' 'tmp_334' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_57 = or i1 %tmp_334, %tmp_332" [S2/conv1d.h:823]   --->   Operation 91 'or' 'tmp_57' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_58 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_2, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 92 'partselect' 'tmp_58' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_59 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_58, i1 %tmp_57)" [S2/conv1d.h:823]   --->   Operation 93 'bitconcatenate' 'tmp_59' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_2 = icmp ne i6 %tmp_59, 0" [S2/conv1d.h:823]   --->   Operation 94 'icmp' 'tmp_203_2' <Predicate = (!exitcond_flatten4)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/2] (2.77ns)   --->   "%weights7_m_weights_V_11 = load i8* %weights7_m_weights_V_10, align 1" [S2/conv1d.h:817]   --->   Operation 95 'load' 'weights7_m_weights_V_11' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 4096> <ROM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_0132_3 = sext i8 %weights7_m_weights_V_11 to i16" [S2/conv1d.h:823]   --->   Operation 96 'sext' 'p_0132_3' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i16 %p_0132_3, %p_s" [S2/conv1d.h:823]   --->   Operation 97 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten4)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 15)" [S2/conv1d.h:823]   --->   Operation 98 'bitselect' 'tmp_335' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%p_Val2_75_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_3, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 99 'partselect' 'p_Val2_75_3' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 6)" [S2/conv1d.h:823]   --->   Operation 100 'bitselect' 'tmp_336' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_337 = trunc i16 %p_Val2_3 to i1" [S2/conv1d.h:823]   --->   Operation 101 'trunc' 'tmp_337' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_61 = or i1 %tmp_337, %tmp_335" [S2/conv1d.h:823]   --->   Operation 102 'or' 'tmp_61' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_62 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_3, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 103 'partselect' 'tmp_62' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_63 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_62, i1 %tmp_61)" [S2/conv1d.h:823]   --->   Operation 104 'bitconcatenate' 'tmp_63' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_3 = icmp ne i6 %tmp_63, 0" [S2/conv1d.h:823]   --->   Operation 105 'icmp' 'tmp_203_3' <Predicate = (!exitcond_flatten4)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.21>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%macRegisters_0_V_2_s = load i8* %macRegisters_0_V_2" [S2/conv1d.h:836]   --->   Operation 106 'load' 'macRegisters_0_V_2_s' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%macRegisters_1_V_2_s = load i8* %macRegisters_1_V_2" [S2/conv1d.h:836]   --->   Operation 107 'load' 'macRegisters_1_V_2_s' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_2_V_2_s = load i8* %macRegisters_2_V_2" [S2/conv1d.h:836]   --->   Operation 108 'load' 'macRegisters_2_V_2_s' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%macRegisters_3_V_2_s = load i8* %macRegisters_3_V_2" [S2/conv1d.h:836]   --->   Operation 109 'load' 'macRegisters_3_V_2_s' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.80ns)   --->   "%qb_assign_1 = and i1 %tmp_50, %tmp_327" [S2/conv1d.h:823]   --->   Operation 110 'and' 'qb_assign_1' <Predicate = (!exitcond_flatten4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_51 = zext i1 %qb_assign_1 to i8" [S2/conv1d.h:823]   --->   Operation 111 'zext' 'tmp_51' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_51, %macRegisters_0_V_2_s" [S2/conv1d.h:836]   --->   Operation 112 'add' 'tmp1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %tmp_s, %tmp1" [S2/conv1d.h:836]   --->   Operation 113 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten4)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (0.80ns)   --->   "%qb_assign_1_1 = and i1 %tmp_203_1, %tmp_330" [S2/conv1d.h:823]   --->   Operation 114 'and' 'qb_assign_1_1' <Predicate = (!exitcond_flatten4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_204_1 = zext i1 %qb_assign_1_1 to i8" [S2/conv1d.h:823]   --->   Operation 115 'zext' 'tmp_204_1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_204_1, %macRegisters_1_V_2_s" [S2/conv1d.h:836]   --->   Operation 116 'add' 'tmp2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %p_Val2_75_1, %tmp2" [S2/conv1d.h:836]   --->   Operation 117 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten4)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (0.80ns)   --->   "%qb_assign_1_2 = and i1 %tmp_203_2, %tmp_333" [S2/conv1d.h:823]   --->   Operation 118 'and' 'qb_assign_1_2' <Predicate = (!exitcond_flatten4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_204_2 = zext i1 %qb_assign_1_2 to i8" [S2/conv1d.h:823]   --->   Operation 119 'zext' 'tmp_204_2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_204_2, %macRegisters_2_V_2_s" [S2/conv1d.h:836]   --->   Operation 120 'add' 'tmp3' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %tmp_67, %tmp3" [S2/conv1d.h:836]   --->   Operation 121 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten4)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (0.80ns)   --->   "%qb_assign_1_3 = and i1 %tmp_203_3, %tmp_336" [S2/conv1d.h:823]   --->   Operation 122 'and' 'qb_assign_1_3' <Predicate = (!exitcond_flatten4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_204_3 = zext i1 %qb_assign_1_3 to i8" [S2/conv1d.h:823]   --->   Operation 123 'zext' 'tmp_204_3' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_204_3, %macRegisters_3_V_2_s" [S2/conv1d.h:836]   --->   Operation 124 'add' 'tmp4' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %p_Val2_75_3, %tmp4" [S2/conv1d.h:836]   --->   Operation 125 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten4)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_2" [S2/conv1d.h:844]   --->   Operation 126 'store' <Predicate = (!tmp_64)> <Delay = 1.30>
ST_5 : Operation 127 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_2" [S2/conv1d.h:844]   --->   Operation 127 'store' <Predicate = (!tmp_64)> <Delay = 1.30>
ST_5 : Operation 128 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_2" [S2/conv1d.h:844]   --->   Operation 128 'store' <Predicate = (!tmp_64)> <Delay = 1.30>
ST_5 : Operation 129 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_2" [S2/conv1d.h:844]   --->   Operation 129 'store' <Predicate = (!tmp_64)> <Delay = 1.30>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S2/conv1d.h:847]   --->   Operation 130 'br' <Predicate = (!tmp_64)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_68 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 -6, i8 -1, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 -2, i8 -2, i8 -4, i8 -1, i8 0, i8 -1, i8 -46, i8 -6, i8 0, i8 -42, i8 0, i8 0, i8 0, i8 1, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 131 'mux' 'tmp_68' <Predicate = (tmp_64)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_5 = add i8 %macRegisters_0_V, %tmp_68" [S2/conv1d.h:859]   --->   Operation 132 'add' 'p_Val2_5' <Predicate = (tmp_64)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_1)   --->   "%tmp_69 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 0, i8 -1, i8 0, i8 -1, i8 -2, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 12, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 1, i8 -3, i8 1, i8 -66, i8 -7, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 133 'mux' 'tmp_69' <Predicate = (tmp_64)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_20_1 = add i8 %macRegisters_1_V, %tmp_69" [S2/conv1d.h:859]   --->   Operation 134 'add' 'p_Val2_20_1' <Predicate = (tmp_64)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_2)   --->   "%tmp_70 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 -3, i8 0, i8 0, i8 0, i8 34, i8 1, i8 0, i8 0, i8 2, i8 0, i8 0, i8 -19, i8 0, i8 0, i8 0, i8 0, i8 4, i8 0, i8 0, i8 26, i8 0, i8 0, i8 -1, i8 0, i8 -3, i8 0, i8 67, i8 0, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 135 'mux' 'tmp_70' <Predicate = (tmp_64)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_20_2 = add i8 %macRegisters_2_V, %tmp_70" [S2/conv1d.h:859]   --->   Operation 136 'add' 'p_Val2_20_2' <Predicate = (tmp_64)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_3)   --->   "%tmp_71 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 -77, i8 0, i8 0, i8 0, i8 -1, i8 -4, i8 0, i8 -58, i8 0, i8 0, i8 -10, i8 -1, i8 0, i8 0, i8 0, i8 -3, i8 0, i8 0, i8 -1, i8 -2, i8 0, i8 0, i8 18, i8 0, i8 0, i8 -3, i8 -2, i8 -5, i8 -1, i8 24, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 137 'mux' 'tmp_71' <Predicate = (tmp_64)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_20_3 = add i8 %macRegisters_3_V, %tmp_71" [S2/conv1d.h:859]   --->   Operation 138 'add' 'p_Val2_20_3' <Predicate = (tmp_64)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_2"   --->   Operation 139 'store' <Predicate = (tmp_64)> <Delay = 1.30>
ST_5 : Operation 140 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_2"   --->   Operation 140 'store' <Predicate = (tmp_64)> <Delay = 1.30>
ST_5 : Operation 141 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_2"   --->   Operation 141 'store' <Predicate = (tmp_64)> <Delay = 1.30>
ST_5 : Operation 142 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_2"   --->   Operation 142 'store' <Predicate = (tmp_64)> <Delay = 1.30>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 143 'specloopname' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 144 'specloopname' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str54) nounwind" [S2/conv1d.h:793]   --->   Operation 145 'specloopname' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str54)" [S2/conv1d.h:793]   --->   Operation 146 'specregionbegin' 'tmp_43' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S2/conv1d.h:794]   --->   Operation 147 'specpipeline' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_V_80 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_20_3, i8 %p_Val2_20_2, i8 %p_Val2_20_1, i8 %p_Val2_5)" [S2/conv1d.h:870]   --->   Operation 148 'bitconcatenate' 'tmp_V_80' <Predicate = (tmp_64)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_80)" [S2/conv1d.h:876]   --->   Operation 149 'write' <Predicate = (tmp_64)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S2/conv1d.h:877]   --->   Operation 150 'br' <Predicate = (tmp_64)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str54, i32 %tmp_43)" [S2/conv1d.h:878]   --->   Operation 151 'specregionend' 'empty' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 152 'br' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "ret void" [S2/conv1d.h:884]   --->   Operation 153 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights7_m_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights7_m_weights_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights7_m_weights_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights7_m_weights_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_2      (alloca         ) [ 01111110]
macRegisters_1_V_2      (alloca         ) [ 01111110]
macRegisters_2_V_2      (alloca         ) [ 01111110]
macRegisters_3_V_2      (alloca         ) [ 01111110]
StgValue_12             (specinterface  ) [ 00000000]
StgValue_13             (specinterface  ) [ 00000000]
StgValue_14             (store          ) [ 00000000]
StgValue_15             (store          ) [ 00000000]
StgValue_16             (store          ) [ 00000000]
StgValue_17             (store          ) [ 00000000]
StgValue_18             (br             ) [ 01111110]
indvar_flatten4         (phi            ) [ 00100000]
indvar_flatten          (phi            ) [ 00100000]
nm                      (phi            ) [ 00100000]
sf                      (phi            ) [ 00100000]
tmp                     (trunc          ) [ 00000000]
tmp_41                  (bitconcatenate ) [ 00000000]
exitcond_flatten4       (icmp           ) [ 00111110]
indvar_flatten_next4    (add            ) [ 01111110]
StgValue_27             (br             ) [ 00000000]
exitcond_flatten        (icmp           ) [ 00000000]
nm_mid                  (select         ) [ 00000000]
tmp_41_mid              (select         ) [ 00000000]
nm_t_mid                (select         ) [ 00000000]
not_exitcond_flatten    (xor            ) [ 00000000]
tmp_290                 (icmp           ) [ 00000000]
tmp_42_mid              (and            ) [ 00000000]
nm_1                    (add            ) [ 00000000]
tmp_270                 (or             ) [ 00000000]
sf_mid2                 (select         ) [ 00000000]
tmp_325                 (trunc          ) [ 00000000]
tmp_41_mid1             (bitconcatenate ) [ 00000000]
tmp_41_mid2             (select         ) [ 00000000]
nm_t_mid2               (select         ) [ 00111100]
nm_mid2                 (select         ) [ 01111110]
sf_cast1                (zext           ) [ 00000000]
tmp_44                  (add            ) [ 00110000]
tmp_64                  (icmp           ) [ 00111110]
StgValue_46             (br             ) [ 00000000]
sf_1                    (add            ) [ 01111110]
indvar_flatten_op       (add            ) [ 00000000]
indvar_flatten_next     (select         ) [ 01111110]
tmp_45                  (zext           ) [ 00000000]
weights7_m_weights_V_4  (getelementptr  ) [ 00101000]
weights7_m_weights_V_6  (getelementptr  ) [ 00101000]
weights7_m_weights_V_8  (getelementptr  ) [ 00101000]
weights7_m_weights_V_10 (getelementptr  ) [ 00101000]
tmp_V                   (read           ) [ 00000000]
weights7_m_weights_V_5  (load           ) [ 00000000]
p_s                     (sext           ) [ 00000000]
p_08_cast               (sext           ) [ 00000000]
p_0132_cast             (sext           ) [ 00000000]
p_Val2_s                (mul            ) [ 00000000]
tmp_326                 (bitselect      ) [ 00000000]
tmp_s                   (partselect     ) [ 00100100]
tmp_327                 (bitselect      ) [ 00100100]
tmp_328                 (trunc          ) [ 00000000]
tmp_47                  (or             ) [ 00000000]
tmp_48                  (partselect     ) [ 00000000]
tmp_49                  (bitconcatenate ) [ 00000000]
tmp_50                  (icmp           ) [ 00100100]
weights7_m_weights_V_7  (load           ) [ 00000000]
p_0132_1                (sext           ) [ 00000000]
p_Val2_1                (mul            ) [ 00000000]
tmp_329                 (bitselect      ) [ 00000000]
p_Val2_75_1             (partselect     ) [ 00100100]
tmp_330                 (bitselect      ) [ 00100100]
tmp_331                 (trunc          ) [ 00000000]
tmp_53                  (or             ) [ 00000000]
tmp_54                  (partselect     ) [ 00000000]
tmp_55                  (bitconcatenate ) [ 00000000]
tmp_203_1               (icmp           ) [ 00100100]
weights7_m_weights_V_9  (load           ) [ 00000000]
p_0132_2_cast           (sext           ) [ 00000000]
p_Val2_2                (mul            ) [ 00000000]
tmp_332                 (bitselect      ) [ 00000000]
tmp_67                  (partselect     ) [ 00100100]
tmp_333                 (bitselect      ) [ 00100100]
tmp_334                 (trunc          ) [ 00000000]
tmp_57                  (or             ) [ 00000000]
tmp_58                  (partselect     ) [ 00000000]
tmp_59                  (bitconcatenate ) [ 00000000]
tmp_203_2               (icmp           ) [ 00100100]
weights7_m_weights_V_11 (load           ) [ 00000000]
p_0132_3                (sext           ) [ 00000000]
p_Val2_3                (mul            ) [ 00000000]
tmp_335                 (bitselect      ) [ 00000000]
p_Val2_75_3             (partselect     ) [ 00100100]
tmp_336                 (bitselect      ) [ 00100100]
tmp_337                 (trunc          ) [ 00000000]
tmp_61                  (or             ) [ 00000000]
tmp_62                  (partselect     ) [ 00000000]
tmp_63                  (bitconcatenate ) [ 00000000]
tmp_203_3               (icmp           ) [ 00100100]
macRegisters_0_V_2_s    (load           ) [ 00000000]
macRegisters_1_V_2_s    (load           ) [ 00000000]
macRegisters_2_V_2_s    (load           ) [ 00000000]
macRegisters_3_V_2_s    (load           ) [ 00000000]
qb_assign_1             (and            ) [ 00000000]
tmp_51                  (zext           ) [ 00000000]
tmp1                    (add            ) [ 00000000]
macRegisters_0_V        (add            ) [ 00000000]
qb_assign_1_1           (and            ) [ 00000000]
tmp_204_1               (zext           ) [ 00000000]
tmp2                    (add            ) [ 00000000]
macRegisters_1_V        (add            ) [ 00000000]
qb_assign_1_2           (and            ) [ 00000000]
tmp_204_2               (zext           ) [ 00000000]
tmp3                    (add            ) [ 00000000]
macRegisters_2_V        (add            ) [ 00000000]
qb_assign_1_3           (and            ) [ 00000000]
tmp_204_3               (zext           ) [ 00000000]
tmp4                    (add            ) [ 00000000]
macRegisters_3_V        (add            ) [ 00000000]
StgValue_126            (store          ) [ 00000000]
StgValue_127            (store          ) [ 00000000]
StgValue_128            (store          ) [ 00000000]
StgValue_129            (store          ) [ 00000000]
StgValue_130            (br             ) [ 00000000]
tmp_68                  (mux            ) [ 00000000]
p_Val2_5                (add            ) [ 00100010]
tmp_69                  (mux            ) [ 00000000]
p_Val2_20_1             (add            ) [ 00100010]
tmp_70                  (mux            ) [ 00000000]
p_Val2_20_2             (add            ) [ 00100010]
tmp_71                  (mux            ) [ 00000000]
p_Val2_20_3             (add            ) [ 00100010]
StgValue_139            (store          ) [ 00000000]
StgValue_140            (store          ) [ 00000000]
StgValue_141            (store          ) [ 00000000]
StgValue_142            (store          ) [ 00000000]
StgValue_143            (specloopname   ) [ 00000000]
StgValue_144            (specloopname   ) [ 00000000]
StgValue_145            (specloopname   ) [ 00000000]
tmp_43                  (specregionbegin) [ 00000000]
StgValue_147            (specpipeline   ) [ 00000000]
tmp_V_80                (bitconcatenate ) [ 00000000]
StgValue_149            (write          ) [ 00000000]
StgValue_150            (br             ) [ 00000000]
empty                   (specregionend  ) [ 00000000]
StgValue_152            (br             ) [ 01111110]
StgValue_153            (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights7_m_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights7_m_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights7_m_weights_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights7_m_weights_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights7_m_weights_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights7_m_weights_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights7_m_weights_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights7_m_weights_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.32i8.i5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="macRegisters_0_V_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="macRegisters_1_V_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="macRegisters_2_V_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="macRegisters_3_V_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_V_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="StgValue_149_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_149/6 "/>
</bind>
</comp>

<comp id="183" class="1004" name="weights7_m_weights_V_4_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="12" slack="0"/>
<pin id="187" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights7_m_weights_V_4/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights7_m_weights_V_5/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="weights7_m_weights_V_6_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="12" slack="0"/>
<pin id="200" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights7_m_weights_V_6/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="12" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights7_m_weights_V_7/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="weights7_m_weights_V_8_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="12" slack="0"/>
<pin id="213" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights7_m_weights_V_8/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="0"/>
<pin id="218" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights7_m_weights_V_9/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="weights7_m_weights_V_10_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="12" slack="0"/>
<pin id="226" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights7_m_weights_V_10/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights7_m_weights_V_11/3 "/>
</bind>
</comp>

<comp id="235" class="1005" name="indvar_flatten4_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="24" slack="1"/>
<pin id="237" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten4 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="indvar_flatten4_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="24" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten4/2 "/>
</bind>
</comp>

<comp id="246" class="1005" name="indvar_flatten_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="14" slack="1"/>
<pin id="248" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="indvar_flatten_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="14" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="257" class="1005" name="nm_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="1"/>
<pin id="259" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="nm_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="6" slack="0"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="268" class="1005" name="sf_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="1"/>
<pin id="270" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="sf_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="8" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_139/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_140/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_141/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 StgValue_142/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_41_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="12" slack="0"/>
<pin id="305" dir="0" index="1" bw="5" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="exitcond_flatten4_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="24" slack="0"/>
<pin id="313" dir="0" index="1" bw="24" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten4/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="indvar_flatten_next4_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="24" slack="0"/>
<pin id="320" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next4/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="exitcond_flatten_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="14" slack="0"/>
<pin id="325" dir="0" index="1" bw="14" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="nm_mid_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="6" slack="0"/>
<pin id="332" dir="0" index="2" bw="6" slack="0"/>
<pin id="333" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_41_mid_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="12" slack="0"/>
<pin id="340" dir="0" index="2" bw="12" slack="0"/>
<pin id="341" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_41_mid/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="nm_t_mid_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="5" slack="0"/>
<pin id="348" dir="0" index="2" bw="5" slack="0"/>
<pin id="349" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="not_exitcond_flatten_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_290_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_290/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_42_mid_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_42_mid/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="nm_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="6" slack="0"/>
<pin id="374" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_270_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_270/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sf_mid2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="0"/>
<pin id="386" dir="0" index="2" bw="8" slack="0"/>
<pin id="387" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_325_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="0"/>
<pin id="393" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_325/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_41_mid1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="0"/>
<pin id="397" dir="0" index="1" bw="5" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41_mid1/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_41_mid2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="12" slack="0"/>
<pin id="406" dir="0" index="2" bw="12" slack="0"/>
<pin id="407" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_41_mid2/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="nm_t_mid2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="5" slack="0"/>
<pin id="414" dir="0" index="2" bw="5" slack="0"/>
<pin id="415" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="nm_mid2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="6" slack="0"/>
<pin id="422" dir="0" index="2" bw="6" slack="0"/>
<pin id="423" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sf_cast1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_44_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="0" index="1" bw="12" slack="0"/>
<pin id="434" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_64_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_64/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sf_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="indvar_flatten_op_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="14" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="indvar_flatten_next_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="14" slack="0"/>
<pin id="458" dir="0" index="2" bw="14" slack="0"/>
<pin id="459" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_45_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="12" slack="1"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_s_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_08_cast_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_0132_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="7" slack="0"/>
<pin id="480" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_cast/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_Val2_s_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="0"/>
<pin id="485" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_326_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="15" slack="0"/>
<pin id="491" dir="0" index="2" bw="5" slack="0"/>
<pin id="492" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_326/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_s_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="0" index="1" bw="15" slack="0"/>
<pin id="499" dir="0" index="2" bw="4" slack="0"/>
<pin id="500" dir="0" index="3" bw="5" slack="0"/>
<pin id="501" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_327_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="15" slack="0"/>
<pin id="509" dir="0" index="2" bw="4" slack="0"/>
<pin id="510" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_327/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_328_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="15" slack="0"/>
<pin id="516" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_328/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_47_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_47/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_48_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="0"/>
<pin id="526" dir="0" index="1" bw="15" slack="0"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="0" index="3" bw="4" slack="0"/>
<pin id="529" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_49_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="0"/>
<pin id="536" dir="0" index="1" bw="5" slack="0"/>
<pin id="537" dir="0" index="2" bw="1" slack="0"/>
<pin id="538" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_50_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="0"/>
<pin id="544" dir="0" index="1" bw="6" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_50/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_0132_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="0"/>
<pin id="550" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_Val2_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="0" index="1" bw="8" slack="0"/>
<pin id="555" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_329_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="16" slack="0"/>
<pin id="561" dir="0" index="2" bw="5" slack="0"/>
<pin id="562" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_329/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_Val2_75_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="0" index="1" bw="16" slack="0"/>
<pin id="569" dir="0" index="2" bw="4" slack="0"/>
<pin id="570" dir="0" index="3" bw="5" slack="0"/>
<pin id="571" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_75_1/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_330_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="16" slack="0"/>
<pin id="579" dir="0" index="2" bw="4" slack="0"/>
<pin id="580" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_330/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_331_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="0"/>
<pin id="586" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_331/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_53_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_54_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="0"/>
<pin id="596" dir="0" index="1" bw="16" slack="0"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="0" index="3" bw="4" slack="0"/>
<pin id="599" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_54/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_55_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="6" slack="0"/>
<pin id="606" dir="0" index="1" bw="5" slack="0"/>
<pin id="607" dir="0" index="2" bw="1" slack="0"/>
<pin id="608" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_203_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="6" slack="0"/>
<pin id="614" dir="0" index="1" bw="6" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_1/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="p_0132_2_cast_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="7" slack="0"/>
<pin id="620" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2_cast/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="p_Val2_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="7" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="0"/>
<pin id="625" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_332_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="15" slack="0"/>
<pin id="631" dir="0" index="2" bw="5" slack="0"/>
<pin id="632" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_332/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_67_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="0" index="1" bw="15" slack="0"/>
<pin id="639" dir="0" index="2" bw="4" slack="0"/>
<pin id="640" dir="0" index="3" bw="5" slack="0"/>
<pin id="641" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_67/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_333_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="15" slack="0"/>
<pin id="649" dir="0" index="2" bw="4" slack="0"/>
<pin id="650" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_333/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_334_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="15" slack="0"/>
<pin id="656" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_334/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_57_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_57/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_58_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="0"/>
<pin id="666" dir="0" index="1" bw="15" slack="0"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="0" index="3" bw="4" slack="0"/>
<pin id="669" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_59_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="6" slack="0"/>
<pin id="676" dir="0" index="1" bw="5" slack="0"/>
<pin id="677" dir="0" index="2" bw="1" slack="0"/>
<pin id="678" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_203_2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="6" slack="0"/>
<pin id="684" dir="0" index="1" bw="6" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_2/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="p_0132_3_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="0"/>
<pin id="690" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="p_Val2_3_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="0"/>
<pin id="694" dir="0" index="1" bw="8" slack="0"/>
<pin id="695" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_335_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="16" slack="0"/>
<pin id="701" dir="0" index="2" bw="5" slack="0"/>
<pin id="702" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_335/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="p_Val2_75_3_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="0"/>
<pin id="708" dir="0" index="1" bw="16" slack="0"/>
<pin id="709" dir="0" index="2" bw="4" slack="0"/>
<pin id="710" dir="0" index="3" bw="5" slack="0"/>
<pin id="711" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_75_3/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_336_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="16" slack="0"/>
<pin id="719" dir="0" index="2" bw="4" slack="0"/>
<pin id="720" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_336/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_337_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="0"/>
<pin id="726" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_337/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_61_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_62_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="5" slack="0"/>
<pin id="736" dir="0" index="1" bw="16" slack="0"/>
<pin id="737" dir="0" index="2" bw="1" slack="0"/>
<pin id="738" dir="0" index="3" bw="4" slack="0"/>
<pin id="739" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_63_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="6" slack="0"/>
<pin id="746" dir="0" index="1" bw="5" slack="0"/>
<pin id="747" dir="0" index="2" bw="1" slack="0"/>
<pin id="748" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_203_3_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="6" slack="0"/>
<pin id="754" dir="0" index="1" bw="6" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_3/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="macRegisters_0_V_2_s_load_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="4"/>
<pin id="760" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_2_s/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="macRegisters_1_V_2_s_load_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="4"/>
<pin id="763" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_2_s/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="macRegisters_2_V_2_s_load_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="4"/>
<pin id="766" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_2_s/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="macRegisters_3_V_2_s_load_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="4"/>
<pin id="769" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_2_s/5 "/>
</bind>
</comp>

<comp id="770" class="1004" name="qb_assign_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="1"/>
<pin id="772" dir="0" index="1" bw="1" slack="1"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_51_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="8" slack="0"/>
<pin id="781" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="macRegisters_0_V_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="1"/>
<pin id="786" dir="0" index="1" bw="8" slack="0"/>
<pin id="787" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="qb_assign_1_1_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="1"/>
<pin id="791" dir="0" index="1" bw="1" slack="1"/>
<pin id="792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_1/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_204_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_1/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp2_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="8" slack="0"/>
<pin id="800" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="macRegisters_1_V_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="1"/>
<pin id="805" dir="0" index="1" bw="8" slack="0"/>
<pin id="806" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="808" class="1004" name="qb_assign_1_2_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="1"/>
<pin id="810" dir="0" index="1" bw="1" slack="1"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_2/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_204_2_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_2/5 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp3_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="8" slack="0"/>
<pin id="819" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="macRegisters_2_V_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="1"/>
<pin id="824" dir="0" index="1" bw="8" slack="0"/>
<pin id="825" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="827" class="1004" name="qb_assign_1_3_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="0" index="1" bw="1" slack="1"/>
<pin id="830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_3/5 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_204_3_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_3/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp4_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="8" slack="0"/>
<pin id="838" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="macRegisters_3_V_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="1"/>
<pin id="843" dir="0" index="1" bw="8" slack="0"/>
<pin id="844" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="846" class="1004" name="StgValue_126_store_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="0" index="1" bw="8" slack="4"/>
<pin id="849" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/5 "/>
</bind>
</comp>

<comp id="851" class="1004" name="StgValue_127_store_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="0"/>
<pin id="853" dir="0" index="1" bw="8" slack="4"/>
<pin id="854" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_127/5 "/>
</bind>
</comp>

<comp id="856" class="1004" name="StgValue_128_store_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="0"/>
<pin id="858" dir="0" index="1" bw="8" slack="4"/>
<pin id="859" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/5 "/>
</bind>
</comp>

<comp id="861" class="1004" name="StgValue_129_store_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="0"/>
<pin id="863" dir="0" index="1" bw="8" slack="4"/>
<pin id="864" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/5 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_68_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="0"/>
<pin id="868" dir="0" index="1" bw="4" slack="0"/>
<pin id="869" dir="0" index="2" bw="1" slack="0"/>
<pin id="870" dir="0" index="3" bw="1" slack="0"/>
<pin id="871" dir="0" index="4" bw="1" slack="0"/>
<pin id="872" dir="0" index="5" bw="1" slack="0"/>
<pin id="873" dir="0" index="6" bw="1" slack="0"/>
<pin id="874" dir="0" index="7" bw="1" slack="0"/>
<pin id="875" dir="0" index="8" bw="2" slack="0"/>
<pin id="876" dir="0" index="9" bw="2" slack="0"/>
<pin id="877" dir="0" index="10" bw="3" slack="0"/>
<pin id="878" dir="0" index="11" bw="1" slack="0"/>
<pin id="879" dir="0" index="12" bw="1" slack="0"/>
<pin id="880" dir="0" index="13" bw="1" slack="0"/>
<pin id="881" dir="0" index="14" bw="7" slack="0"/>
<pin id="882" dir="0" index="15" bw="4" slack="0"/>
<pin id="883" dir="0" index="16" bw="1" slack="0"/>
<pin id="884" dir="0" index="17" bw="7" slack="0"/>
<pin id="885" dir="0" index="18" bw="1" slack="0"/>
<pin id="886" dir="0" index="19" bw="1" slack="0"/>
<pin id="887" dir="0" index="20" bw="1" slack="0"/>
<pin id="888" dir="0" index="21" bw="1" slack="0"/>
<pin id="889" dir="0" index="22" bw="1" slack="0"/>
<pin id="890" dir="0" index="23" bw="1" slack="0"/>
<pin id="891" dir="0" index="24" bw="1" slack="0"/>
<pin id="892" dir="0" index="25" bw="1" slack="0"/>
<pin id="893" dir="0" index="26" bw="1" slack="0"/>
<pin id="894" dir="0" index="27" bw="1" slack="0"/>
<pin id="895" dir="0" index="28" bw="1" slack="0"/>
<pin id="896" dir="0" index="29" bw="1" slack="0"/>
<pin id="897" dir="0" index="30" bw="1" slack="0"/>
<pin id="898" dir="0" index="31" bw="1" slack="0"/>
<pin id="899" dir="0" index="32" bw="1" slack="0"/>
<pin id="900" dir="0" index="33" bw="5" slack="3"/>
<pin id="901" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_68/5 "/>
</bind>
</comp>

<comp id="935" class="1004" name="p_Val2_5_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="0"/>
<pin id="937" dir="0" index="1" bw="8" slack="0"/>
<pin id="938" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/5 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_69_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="0" index="2" bw="1" slack="0"/>
<pin id="945" dir="0" index="3" bw="1" slack="0"/>
<pin id="946" dir="0" index="4" bw="1" slack="0"/>
<pin id="947" dir="0" index="5" bw="1" slack="0"/>
<pin id="948" dir="0" index="6" bw="1" slack="0"/>
<pin id="949" dir="0" index="7" bw="2" slack="0"/>
<pin id="950" dir="0" index="8" bw="1" slack="0"/>
<pin id="951" dir="0" index="9" bw="1" slack="0"/>
<pin id="952" dir="0" index="10" bw="1" slack="0"/>
<pin id="953" dir="0" index="11" bw="1" slack="0"/>
<pin id="954" dir="0" index="12" bw="1" slack="0"/>
<pin id="955" dir="0" index="13" bw="1" slack="0"/>
<pin id="956" dir="0" index="14" bw="1" slack="0"/>
<pin id="957" dir="0" index="15" bw="1" slack="0"/>
<pin id="958" dir="0" index="16" bw="1" slack="0"/>
<pin id="959" dir="0" index="17" bw="5" slack="0"/>
<pin id="960" dir="0" index="18" bw="1" slack="0"/>
<pin id="961" dir="0" index="19" bw="1" slack="0"/>
<pin id="962" dir="0" index="20" bw="1" slack="0"/>
<pin id="963" dir="0" index="21" bw="1" slack="0"/>
<pin id="964" dir="0" index="22" bw="1" slack="0"/>
<pin id="965" dir="0" index="23" bw="1" slack="0"/>
<pin id="966" dir="0" index="24" bw="1" slack="0"/>
<pin id="967" dir="0" index="25" bw="1" slack="0"/>
<pin id="968" dir="0" index="26" bw="1" slack="0"/>
<pin id="969" dir="0" index="27" bw="3" slack="0"/>
<pin id="970" dir="0" index="28" bw="1" slack="0"/>
<pin id="971" dir="0" index="29" bw="8" slack="0"/>
<pin id="972" dir="0" index="30" bw="4" slack="0"/>
<pin id="973" dir="0" index="31" bw="1" slack="0"/>
<pin id="974" dir="0" index="32" bw="1" slack="0"/>
<pin id="975" dir="0" index="33" bw="5" slack="3"/>
<pin id="976" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_69/5 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="p_Val2_20_1_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="8" slack="0"/>
<pin id="1012" dir="0" index="1" bw="8" slack="0"/>
<pin id="1013" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_1/5 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_70_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="0"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="0" index="2" bw="1" slack="0"/>
<pin id="1020" dir="0" index="3" bw="3" slack="0"/>
<pin id="1021" dir="0" index="4" bw="1" slack="0"/>
<pin id="1022" dir="0" index="5" bw="1" slack="0"/>
<pin id="1023" dir="0" index="6" bw="1" slack="0"/>
<pin id="1024" dir="0" index="7" bw="7" slack="0"/>
<pin id="1025" dir="0" index="8" bw="1" slack="0"/>
<pin id="1026" dir="0" index="9" bw="1" slack="0"/>
<pin id="1027" dir="0" index="10" bw="1" slack="0"/>
<pin id="1028" dir="0" index="11" bw="3" slack="0"/>
<pin id="1029" dir="0" index="12" bw="1" slack="0"/>
<pin id="1030" dir="0" index="13" bw="1" slack="0"/>
<pin id="1031" dir="0" index="14" bw="6" slack="0"/>
<pin id="1032" dir="0" index="15" bw="1" slack="0"/>
<pin id="1033" dir="0" index="16" bw="1" slack="0"/>
<pin id="1034" dir="0" index="17" bw="1" slack="0"/>
<pin id="1035" dir="0" index="18" bw="1" slack="0"/>
<pin id="1036" dir="0" index="19" bw="4" slack="0"/>
<pin id="1037" dir="0" index="20" bw="1" slack="0"/>
<pin id="1038" dir="0" index="21" bw="1" slack="0"/>
<pin id="1039" dir="0" index="22" bw="6" slack="0"/>
<pin id="1040" dir="0" index="23" bw="1" slack="0"/>
<pin id="1041" dir="0" index="24" bw="1" slack="0"/>
<pin id="1042" dir="0" index="25" bw="1" slack="0"/>
<pin id="1043" dir="0" index="26" bw="1" slack="0"/>
<pin id="1044" dir="0" index="27" bw="3" slack="0"/>
<pin id="1045" dir="0" index="28" bw="1" slack="0"/>
<pin id="1046" dir="0" index="29" bw="8" slack="0"/>
<pin id="1047" dir="0" index="30" bw="1" slack="0"/>
<pin id="1048" dir="0" index="31" bw="1" slack="0"/>
<pin id="1049" dir="0" index="32" bw="1" slack="0"/>
<pin id="1050" dir="0" index="33" bw="5" slack="3"/>
<pin id="1051" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_70/5 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="p_Val2_20_2_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="8" slack="0"/>
<pin id="1087" dir="0" index="1" bw="8" slack="0"/>
<pin id="1088" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_2/5 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="tmp_71_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="8" slack="0"/>
<pin id="1093" dir="0" index="1" bw="8" slack="0"/>
<pin id="1094" dir="0" index="2" bw="1" slack="0"/>
<pin id="1095" dir="0" index="3" bw="1" slack="0"/>
<pin id="1096" dir="0" index="4" bw="1" slack="0"/>
<pin id="1097" dir="0" index="5" bw="1" slack="0"/>
<pin id="1098" dir="0" index="6" bw="3" slack="0"/>
<pin id="1099" dir="0" index="7" bw="1" slack="0"/>
<pin id="1100" dir="0" index="8" bw="7" slack="0"/>
<pin id="1101" dir="0" index="9" bw="1" slack="0"/>
<pin id="1102" dir="0" index="10" bw="1" slack="0"/>
<pin id="1103" dir="0" index="11" bw="5" slack="0"/>
<pin id="1104" dir="0" index="12" bw="1" slack="0"/>
<pin id="1105" dir="0" index="13" bw="1" slack="0"/>
<pin id="1106" dir="0" index="14" bw="1" slack="0"/>
<pin id="1107" dir="0" index="15" bw="1" slack="0"/>
<pin id="1108" dir="0" index="16" bw="3" slack="0"/>
<pin id="1109" dir="0" index="17" bw="1" slack="0"/>
<pin id="1110" dir="0" index="18" bw="1" slack="0"/>
<pin id="1111" dir="0" index="19" bw="1" slack="0"/>
<pin id="1112" dir="0" index="20" bw="2" slack="0"/>
<pin id="1113" dir="0" index="21" bw="1" slack="0"/>
<pin id="1114" dir="0" index="22" bw="1" slack="0"/>
<pin id="1115" dir="0" index="23" bw="6" slack="0"/>
<pin id="1116" dir="0" index="24" bw="1" slack="0"/>
<pin id="1117" dir="0" index="25" bw="1" slack="0"/>
<pin id="1118" dir="0" index="26" bw="3" slack="0"/>
<pin id="1119" dir="0" index="27" bw="2" slack="0"/>
<pin id="1120" dir="0" index="28" bw="4" slack="0"/>
<pin id="1121" dir="0" index="29" bw="1" slack="0"/>
<pin id="1122" dir="0" index="30" bw="6" slack="0"/>
<pin id="1123" dir="0" index="31" bw="1" slack="0"/>
<pin id="1124" dir="0" index="32" bw="1" slack="0"/>
<pin id="1125" dir="0" index="33" bw="5" slack="3"/>
<pin id="1126" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_71/5 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="p_Val2_20_3_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="8" slack="0"/>
<pin id="1162" dir="0" index="1" bw="8" slack="0"/>
<pin id="1163" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_3/5 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="tmp_V_80_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="0"/>
<pin id="1168" dir="0" index="1" bw="8" slack="1"/>
<pin id="1169" dir="0" index="2" bw="8" slack="1"/>
<pin id="1170" dir="0" index="3" bw="8" slack="1"/>
<pin id="1171" dir="0" index="4" bw="8" slack="1"/>
<pin id="1172" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_80/6 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="macRegisters_0_V_2_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="8" slack="0"/>
<pin id="1177" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_2 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="macRegisters_1_V_2_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="8" slack="0"/>
<pin id="1184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_2 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="macRegisters_2_V_2_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="8" slack="0"/>
<pin id="1191" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_2 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="macRegisters_3_V_2_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="8" slack="0"/>
<pin id="1198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_2 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="exitcond_flatten4_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="1"/>
<pin id="1205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten4 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="indvar_flatten_next4_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="24" slack="0"/>
<pin id="1209" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next4 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="nm_t_mid2_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="5" slack="3"/>
<pin id="1214" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="nm_mid2_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="6" slack="0"/>
<pin id="1222" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="tmp_44_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="12" slack="1"/>
<pin id="1227" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="tmp_64_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="3"/>
<pin id="1232" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="sf_1_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="8" slack="0"/>
<pin id="1236" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="indvar_flatten_next_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="14" slack="0"/>
<pin id="1241" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1244" class="1005" name="weights7_m_weights_V_4_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="12" slack="1"/>
<pin id="1246" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights7_m_weights_V_4 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="weights7_m_weights_V_6_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="12" slack="1"/>
<pin id="1251" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights7_m_weights_V_6 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="weights7_m_weights_V_8_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="12" slack="1"/>
<pin id="1256" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights7_m_weights_V_8 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="weights7_m_weights_V_10_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="12" slack="1"/>
<pin id="1261" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights7_m_weights_V_10 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="tmp_s_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="8" slack="1"/>
<pin id="1266" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1269" class="1005" name="tmp_327_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="1" slack="1"/>
<pin id="1271" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_327 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="tmp_50_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="1"/>
<pin id="1276" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="p_Val2_75_1_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="8" slack="1"/>
<pin id="1281" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_75_1 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="tmp_330_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="1"/>
<pin id="1286" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_330 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="tmp_203_1_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="1" slack="1"/>
<pin id="1291" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_203_1 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="tmp_67_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="8" slack="1"/>
<pin id="1296" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="tmp_333_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="1" slack="1"/>
<pin id="1301" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_333 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="tmp_203_2_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="1" slack="1"/>
<pin id="1306" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_203_2 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="p_Val2_75_3_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="8" slack="1"/>
<pin id="1311" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_75_3 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="tmp_336_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="1" slack="1"/>
<pin id="1316" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_336 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="tmp_203_3_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="1"/>
<pin id="1321" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_203_3 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="p_Val2_5_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="8" slack="1"/>
<pin id="1326" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="p_Val2_20_1_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="8" slack="1"/>
<pin id="1331" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20_1 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="p_Val2_20_2_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="8" slack="1"/>
<pin id="1336" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20_2 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="p_Val2_20_3_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="8" slack="1"/>
<pin id="1341" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="62" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="150" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="60" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="60" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="60" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="60" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="26" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="26" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="26" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="261" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="34" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="239" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="38" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="40" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="239" pin="4"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="250" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="32" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="261" pin="4"/><net_sink comp="329" pin=2"/></net>

<net id="342"><net_src comp="323" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="44" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="303" pin="3"/><net_sink comp="337" pin=2"/></net>

<net id="350"><net_src comp="323" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="299" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="357"><net_src comp="323" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="48" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="272" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="50" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="353" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="52" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="329" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="365" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="323" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="26" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="272" pin="4"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="371" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="34" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="36" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="408"><net_src comp="365" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="395" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="337" pin="3"/><net_sink comp="403" pin=2"/></net>

<net id="416"><net_src comp="365" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="391" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="345" pin="3"/><net_sink comp="411" pin=2"/></net>

<net id="424"><net_src comp="365" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="371" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="329" pin="3"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="383" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="403" pin="3"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="383" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="54" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="383" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="56" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="250" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="58" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="323" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="58" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="449" pin="2"/><net_sink comp="455" pin=2"/></net>

<net id="466"><net_src comp="463" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="469"><net_src comp="463" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="473"><net_src comp="170" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="170" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="190" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="474" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="64" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="66" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="502"><net_src comp="68" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="482" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="70" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="66" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="511"><net_src comp="64" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="482" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="72" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="517"><net_src comp="482" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="488" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="530"><net_src comp="74" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="482" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="12" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="533"><net_src comp="76" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="539"><net_src comp="78" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="524" pin="4"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="518" pin="2"/><net_sink comp="534" pin=2"/></net>

<net id="546"><net_src comp="534" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="32" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="203" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="548" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="470" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="80" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="552" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="82" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="572"><net_src comp="84" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="552" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="70" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="66" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="581"><net_src comp="80" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="552" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="72" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="587"><net_src comp="552" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="584" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="558" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="600"><net_src comp="86" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="552" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="602"><net_src comp="12" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="603"><net_src comp="76" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="609"><net_src comp="78" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="594" pin="4"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="588" pin="2"/><net_sink comp="604" pin=2"/></net>

<net id="616"><net_src comp="604" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="32" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="216" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="618" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="474" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="64" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="622" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="66" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="642"><net_src comp="68" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="622" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="70" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="645"><net_src comp="66" pin="0"/><net_sink comp="636" pin=3"/></net>

<net id="651"><net_src comp="64" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="622" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="72" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="657"><net_src comp="622" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="654" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="628" pin="3"/><net_sink comp="658" pin=1"/></net>

<net id="670"><net_src comp="74" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="622" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="12" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="76" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="679"><net_src comp="78" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="664" pin="4"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="658" pin="2"/><net_sink comp="674" pin=2"/></net>

<net id="686"><net_src comp="674" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="32" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="229" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="688" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="470" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="703"><net_src comp="80" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="692" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="82" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="712"><net_src comp="84" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="692" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="70" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="715"><net_src comp="66" pin="0"/><net_sink comp="706" pin=3"/></net>

<net id="721"><net_src comp="80" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="692" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="72" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="727"><net_src comp="692" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="724" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="698" pin="3"/><net_sink comp="728" pin=1"/></net>

<net id="740"><net_src comp="86" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="692" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="742"><net_src comp="12" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="743"><net_src comp="76" pin="0"/><net_sink comp="734" pin=3"/></net>

<net id="749"><net_src comp="78" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="734" pin="4"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="728" pin="2"/><net_sink comp="744" pin=2"/></net>

<net id="756"><net_src comp="744" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="32" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="777"><net_src comp="770" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="758" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="778" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="796"><net_src comp="789" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="801"><net_src comp="793" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="761" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="797" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="815"><net_src comp="808" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="820"><net_src comp="812" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="764" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="816" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="834"><net_src comp="827" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="839"><net_src comp="831" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="767" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="835" pin="2"/><net_sink comp="841" pin=1"/></net>

<net id="850"><net_src comp="841" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="855"><net_src comp="822" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="860"><net_src comp="803" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="865"><net_src comp="784" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="902"><net_src comp="88" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="903"><net_src comp="90" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="904"><net_src comp="92" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="905"><net_src comp="26" pin="0"/><net_sink comp="866" pin=3"/></net>

<net id="906"><net_src comp="92" pin="0"/><net_sink comp="866" pin=4"/></net>

<net id="907"><net_src comp="26" pin="0"/><net_sink comp="866" pin=5"/></net>

<net id="908"><net_src comp="26" pin="0"/><net_sink comp="866" pin=6"/></net>

<net id="909"><net_src comp="92" pin="0"/><net_sink comp="866" pin=7"/></net>

<net id="910"><net_src comp="94" pin="0"/><net_sink comp="866" pin=8"/></net>

<net id="911"><net_src comp="94" pin="0"/><net_sink comp="866" pin=9"/></net>

<net id="912"><net_src comp="96" pin="0"/><net_sink comp="866" pin=10"/></net>

<net id="913"><net_src comp="92" pin="0"/><net_sink comp="866" pin=11"/></net>

<net id="914"><net_src comp="26" pin="0"/><net_sink comp="866" pin=12"/></net>

<net id="915"><net_src comp="92" pin="0"/><net_sink comp="866" pin=13"/></net>

<net id="916"><net_src comp="98" pin="0"/><net_sink comp="866" pin=14"/></net>

<net id="917"><net_src comp="90" pin="0"/><net_sink comp="866" pin=15"/></net>

<net id="918"><net_src comp="26" pin="0"/><net_sink comp="866" pin=16"/></net>

<net id="919"><net_src comp="100" pin="0"/><net_sink comp="866" pin=17"/></net>

<net id="920"><net_src comp="26" pin="0"/><net_sink comp="866" pin=18"/></net>

<net id="921"><net_src comp="26" pin="0"/><net_sink comp="866" pin=19"/></net>

<net id="922"><net_src comp="26" pin="0"/><net_sink comp="866" pin=20"/></net>

<net id="923"><net_src comp="56" pin="0"/><net_sink comp="866" pin=21"/></net>

<net id="924"><net_src comp="26" pin="0"/><net_sink comp="866" pin=22"/></net>

<net id="925"><net_src comp="26" pin="0"/><net_sink comp="866" pin=23"/></net>

<net id="926"><net_src comp="26" pin="0"/><net_sink comp="866" pin=24"/></net>

<net id="927"><net_src comp="92" pin="0"/><net_sink comp="866" pin=25"/></net>

<net id="928"><net_src comp="26" pin="0"/><net_sink comp="866" pin=26"/></net>

<net id="929"><net_src comp="26" pin="0"/><net_sink comp="866" pin=27"/></net>

<net id="930"><net_src comp="26" pin="0"/><net_sink comp="866" pin=28"/></net>

<net id="931"><net_src comp="26" pin="0"/><net_sink comp="866" pin=29"/></net>

<net id="932"><net_src comp="26" pin="0"/><net_sink comp="866" pin=30"/></net>

<net id="933"><net_src comp="92" pin="0"/><net_sink comp="866" pin=31"/></net>

<net id="934"><net_src comp="26" pin="0"/><net_sink comp="866" pin=32"/></net>

<net id="939"><net_src comp="784" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="866" pin="34"/><net_sink comp="935" pin=1"/></net>

<net id="977"><net_src comp="88" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="978"><net_src comp="26" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="979"><net_src comp="26" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="980"><net_src comp="26" pin="0"/><net_sink comp="941" pin=3"/></net>

<net id="981"><net_src comp="92" pin="0"/><net_sink comp="941" pin=4"/></net>

<net id="982"><net_src comp="26" pin="0"/><net_sink comp="941" pin=5"/></net>

<net id="983"><net_src comp="92" pin="0"/><net_sink comp="941" pin=6"/></net>

<net id="984"><net_src comp="94" pin="0"/><net_sink comp="941" pin=7"/></net>

<net id="985"><net_src comp="26" pin="0"/><net_sink comp="941" pin=8"/></net>

<net id="986"><net_src comp="26" pin="0"/><net_sink comp="941" pin=9"/></net>

<net id="987"><net_src comp="26" pin="0"/><net_sink comp="941" pin=10"/></net>

<net id="988"><net_src comp="92" pin="0"/><net_sink comp="941" pin=11"/></net>

<net id="989"><net_src comp="26" pin="0"/><net_sink comp="941" pin=12"/></net>

<net id="990"><net_src comp="26" pin="0"/><net_sink comp="941" pin=13"/></net>

<net id="991"><net_src comp="92" pin="0"/><net_sink comp="941" pin=14"/></net>

<net id="992"><net_src comp="26" pin="0"/><net_sink comp="941" pin=15"/></net>

<net id="993"><net_src comp="26" pin="0"/><net_sink comp="941" pin=16"/></net>

<net id="994"><net_src comp="102" pin="0"/><net_sink comp="941" pin=17"/></net>

<net id="995"><net_src comp="26" pin="0"/><net_sink comp="941" pin=18"/></net>

<net id="996"><net_src comp="92" pin="0"/><net_sink comp="941" pin=19"/></net>

<net id="997"><net_src comp="26" pin="0"/><net_sink comp="941" pin=20"/></net>

<net id="998"><net_src comp="26" pin="0"/><net_sink comp="941" pin=21"/></net>

<net id="999"><net_src comp="26" pin="0"/><net_sink comp="941" pin=22"/></net>

<net id="1000"><net_src comp="92" pin="0"/><net_sink comp="941" pin=23"/></net>

<net id="1001"><net_src comp="26" pin="0"/><net_sink comp="941" pin=24"/></net>

<net id="1002"><net_src comp="26" pin="0"/><net_sink comp="941" pin=25"/></net>

<net id="1003"><net_src comp="56" pin="0"/><net_sink comp="941" pin=26"/></net>

<net id="1004"><net_src comp="104" pin="0"/><net_sink comp="941" pin=27"/></net>

<net id="1005"><net_src comp="56" pin="0"/><net_sink comp="941" pin=28"/></net>

<net id="1006"><net_src comp="106" pin="0"/><net_sink comp="941" pin=29"/></net>

<net id="1007"><net_src comp="108" pin="0"/><net_sink comp="941" pin=30"/></net>

<net id="1008"><net_src comp="26" pin="0"/><net_sink comp="941" pin=31"/></net>

<net id="1009"><net_src comp="26" pin="0"/><net_sink comp="941" pin=32"/></net>

<net id="1014"><net_src comp="803" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="941" pin="34"/><net_sink comp="1010" pin=1"/></net>

<net id="1052"><net_src comp="88" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1053"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1054"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=2"/></net>

<net id="1055"><net_src comp="104" pin="0"/><net_sink comp="1016" pin=3"/></net>

<net id="1056"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=4"/></net>

<net id="1057"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=5"/></net>

<net id="1058"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=6"/></net>

<net id="1059"><net_src comp="110" pin="0"/><net_sink comp="1016" pin=7"/></net>

<net id="1060"><net_src comp="56" pin="0"/><net_sink comp="1016" pin=8"/></net>

<net id="1061"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=9"/></net>

<net id="1062"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=10"/></net>

<net id="1063"><net_src comp="112" pin="0"/><net_sink comp="1016" pin=11"/></net>

<net id="1064"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=12"/></net>

<net id="1065"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=13"/></net>

<net id="1066"><net_src comp="114" pin="0"/><net_sink comp="1016" pin=14"/></net>

<net id="1067"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=15"/></net>

<net id="1068"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=16"/></net>

<net id="1069"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=17"/></net>

<net id="1070"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=18"/></net>

<net id="1071"><net_src comp="116" pin="0"/><net_sink comp="1016" pin=19"/></net>

<net id="1072"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=20"/></net>

<net id="1073"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=21"/></net>

<net id="1074"><net_src comp="118" pin="0"/><net_sink comp="1016" pin=22"/></net>

<net id="1075"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=23"/></net>

<net id="1076"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=24"/></net>

<net id="1077"><net_src comp="92" pin="0"/><net_sink comp="1016" pin=25"/></net>

<net id="1078"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=26"/></net>

<net id="1079"><net_src comp="104" pin="0"/><net_sink comp="1016" pin=27"/></net>

<net id="1080"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=28"/></net>

<net id="1081"><net_src comp="120" pin="0"/><net_sink comp="1016" pin=29"/></net>

<net id="1082"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=30"/></net>

<net id="1083"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=31"/></net>

<net id="1084"><net_src comp="26" pin="0"/><net_sink comp="1016" pin=32"/></net>

<net id="1089"><net_src comp="822" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="1016" pin="34"/><net_sink comp="1085" pin=1"/></net>

<net id="1127"><net_src comp="88" pin="0"/><net_sink comp="1091" pin=0"/></net>

<net id="1128"><net_src comp="122" pin="0"/><net_sink comp="1091" pin=1"/></net>

<net id="1129"><net_src comp="26" pin="0"/><net_sink comp="1091" pin=2"/></net>

<net id="1130"><net_src comp="26" pin="0"/><net_sink comp="1091" pin=3"/></net>

<net id="1131"><net_src comp="26" pin="0"/><net_sink comp="1091" pin=4"/></net>

<net id="1132"><net_src comp="92" pin="0"/><net_sink comp="1091" pin=5"/></net>

<net id="1133"><net_src comp="96" pin="0"/><net_sink comp="1091" pin=6"/></net>

<net id="1134"><net_src comp="26" pin="0"/><net_sink comp="1091" pin=7"/></net>

<net id="1135"><net_src comp="124" pin="0"/><net_sink comp="1091" pin=8"/></net>

<net id="1136"><net_src comp="26" pin="0"/><net_sink comp="1091" pin=9"/></net>

<net id="1137"><net_src comp="26" pin="0"/><net_sink comp="1091" pin=10"/></net>

<net id="1138"><net_src comp="126" pin="0"/><net_sink comp="1091" pin=11"/></net>

<net id="1139"><net_src comp="92" pin="0"/><net_sink comp="1091" pin=12"/></net>

<net id="1140"><net_src comp="26" pin="0"/><net_sink comp="1091" pin=13"/></net>

<net id="1141"><net_src comp="26" pin="0"/><net_sink comp="1091" pin=14"/></net>

<net id="1142"><net_src comp="26" pin="0"/><net_sink comp="1091" pin=15"/></net>

<net id="1143"><net_src comp="104" pin="0"/><net_sink comp="1091" pin=16"/></net>

<net id="1144"><net_src comp="26" pin="0"/><net_sink comp="1091" pin=17"/></net>

<net id="1145"><net_src comp="26" pin="0"/><net_sink comp="1091" pin=18"/></net>

<net id="1146"><net_src comp="92" pin="0"/><net_sink comp="1091" pin=19"/></net>

<net id="1147"><net_src comp="94" pin="0"/><net_sink comp="1091" pin=20"/></net>

<net id="1148"><net_src comp="26" pin="0"/><net_sink comp="1091" pin=21"/></net>

<net id="1149"><net_src comp="26" pin="0"/><net_sink comp="1091" pin=22"/></net>

<net id="1150"><net_src comp="128" pin="0"/><net_sink comp="1091" pin=23"/></net>

<net id="1151"><net_src comp="26" pin="0"/><net_sink comp="1091" pin=24"/></net>

<net id="1152"><net_src comp="26" pin="0"/><net_sink comp="1091" pin=25"/></net>

<net id="1153"><net_src comp="104" pin="0"/><net_sink comp="1091" pin=26"/></net>

<net id="1154"><net_src comp="94" pin="0"/><net_sink comp="1091" pin=27"/></net>

<net id="1155"><net_src comp="130" pin="0"/><net_sink comp="1091" pin=28"/></net>

<net id="1156"><net_src comp="92" pin="0"/><net_sink comp="1091" pin=29"/></net>

<net id="1157"><net_src comp="132" pin="0"/><net_sink comp="1091" pin=30"/></net>

<net id="1158"><net_src comp="26" pin="0"/><net_sink comp="1091" pin=31"/></net>

<net id="1159"><net_src comp="26" pin="0"/><net_sink comp="1091" pin=32"/></net>

<net id="1164"><net_src comp="841" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="1091" pin="34"/><net_sink comp="1160" pin=1"/></net>

<net id="1173"><net_src comp="148" pin="0"/><net_sink comp="1166" pin=0"/></net>

<net id="1174"><net_src comp="1166" pin="5"/><net_sink comp="176" pin=2"/></net>

<net id="1178"><net_src comp="154" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="1180"><net_src comp="1175" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1181"><net_src comp="1175" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="1185"><net_src comp="158" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1188"><net_src comp="1182" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1192"><net_src comp="162" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="1194"><net_src comp="1189" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1195"><net_src comp="1189" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1199"><net_src comp="166" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1202"><net_src comp="1196" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1206"><net_src comp="311" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1210"><net_src comp="317" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="1215"><net_src comp="411" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="866" pin=33"/></net>

<net id="1217"><net_src comp="1212" pin="1"/><net_sink comp="941" pin=33"/></net>

<net id="1218"><net_src comp="1212" pin="1"/><net_sink comp="1016" pin=33"/></net>

<net id="1219"><net_src comp="1212" pin="1"/><net_sink comp="1091" pin=33"/></net>

<net id="1223"><net_src comp="419" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="1228"><net_src comp="431" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="1233"><net_src comp="437" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1237"><net_src comp="443" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1242"><net_src comp="455" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="1247"><net_src comp="183" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1252"><net_src comp="196" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1257"><net_src comp="209" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="1262"><net_src comp="222" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1267"><net_src comp="496" pin="4"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1272"><net_src comp="506" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1277"><net_src comp="542" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1282"><net_src comp="566" pin="4"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1287"><net_src comp="576" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="1292"><net_src comp="612" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1297"><net_src comp="636" pin="4"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1302"><net_src comp="646" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="1307"><net_src comp="682" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1312"><net_src comp="706" pin="4"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1317"><net_src comp="716" pin="3"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1322"><net_src comp="752" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1327"><net_src comp="935" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="1166" pin=4"/></net>

<net id="1332"><net_src comp="1010" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="1166" pin=3"/></net>

<net id="1337"><net_src comp="1085" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="1166" pin=2"/></net>

<net id="1342"><net_src comp="1160" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="1166" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
	Port: weights7_m_weights_V | {}
	Port: weights7_m_weights_V_1 | {}
	Port: weights7_m_weights_V_2 | {}
	Port: weights7_m_weights_V_3 | {}
 - Input state : 
	Port: Conv1DMac_new402 : in_V_V | {4 }
	Port: Conv1DMac_new402 : weights7_m_weights_V | {3 4 }
	Port: Conv1DMac_new402 : weights7_m_weights_V_1 | {3 4 }
	Port: Conv1DMac_new402 : weights7_m_weights_V_2 | {3 4 }
	Port: Conv1DMac_new402 : weights7_m_weights_V_3 | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_17 : 1
	State 2
		tmp : 1
		tmp_41 : 2
		exitcond_flatten4 : 1
		indvar_flatten_next4 : 1
		StgValue_27 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_41_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_290 : 1
		tmp_42_mid : 2
		nm_1 : 3
		tmp_270 : 2
		sf_mid2 : 2
		tmp_325 : 4
		tmp_41_mid1 : 5
		tmp_41_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_44 : 4
		tmp_64 : 3
		StgValue_46 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights7_m_weights_V_4 : 1
		weights7_m_weights_V_5 : 2
		weights7_m_weights_V_6 : 1
		weights7_m_weights_V_7 : 2
		weights7_m_weights_V_8 : 1
		weights7_m_weights_V_9 : 2
		weights7_m_weights_V_10 : 1
		weights7_m_weights_V_11 : 2
	State 4
		p_0132_cast : 1
		p_Val2_s : 2
		tmp_326 : 3
		tmp_s : 3
		tmp_327 : 3
		tmp_328 : 3
		tmp_47 : 4
		tmp_48 : 3
		tmp_49 : 4
		tmp_50 : 5
		p_0132_1 : 1
		p_Val2_1 : 2
		tmp_329 : 3
		p_Val2_75_1 : 3
		tmp_330 : 3
		tmp_331 : 3
		tmp_53 : 4
		tmp_54 : 3
		tmp_55 : 4
		tmp_203_1 : 5
		p_0132_2_cast : 1
		p_Val2_2 : 2
		tmp_332 : 3
		tmp_67 : 3
		tmp_333 : 3
		tmp_334 : 3
		tmp_57 : 4
		tmp_58 : 3
		tmp_59 : 4
		tmp_203_2 : 5
		p_0132_3 : 1
		p_Val2_3 : 2
		tmp_335 : 3
		p_Val2_75_3 : 3
		tmp_336 : 3
		tmp_337 : 3
		tmp_61 : 4
		tmp_62 : 3
		tmp_63 : 4
		tmp_203_3 : 5
	State 5
		tmp1 : 1
		macRegisters_0_V : 2
		tmp2 : 1
		macRegisters_1_V : 2
		tmp3 : 1
		macRegisters_2_V : 2
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_126 : 3
		StgValue_127 : 3
		StgValue_128 : 3
		StgValue_129 : 3
		p_Val2_5 : 3
		p_Val2_20_1 : 3
		p_Val2_20_2 : 3
		p_Val2_20_3 : 3
	State 6
		StgValue_149 : 1
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_68_fu_866        |    0    |    0    |   145   |
|    mux   |        tmp_69_fu_941        |    0    |    0    |   145   |
|          |        tmp_70_fu_1016       |    0    |    0    |   145   |
|          |        tmp_71_fu_1091       |    0    |    0    |   145   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next4_fu_317 |    0    |    0    |    31   |
|          |         nm_1_fu_371         |    0    |    0    |    15   |
|          |        tmp_44_fu_431        |    0    |    0    |    19   |
|          |         sf_1_fu_443         |    0    |    0    |    15   |
|          |   indvar_flatten_op_fu_449  |    0    |    0    |    21   |
|          |         tmp1_fu_778         |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_784   |    0    |    0    |    8    |
|          |         tmp2_fu_797         |    0    |    0    |    8    |
|    add   |   macRegisters_1_V_fu_803   |    0    |    0    |    8    |
|          |         tmp3_fu_816         |    0    |    0    |    8    |
|          |   macRegisters_2_V_fu_822   |    0    |    0    |    8    |
|          |         tmp4_fu_835         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_841   |    0    |    0    |    8    |
|          |       p_Val2_5_fu_935       |    0    |    0    |    15   |
|          |     p_Val2_20_1_fu_1010     |    0    |    0    |    15   |
|          |     p_Val2_20_2_fu_1085     |    0    |    0    |    15   |
|          |     p_Val2_20_3_fu_1160     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_s_fu_482       |    0    |    0    |    41   |
|    mul   |       p_Val2_1_fu_552       |    0    |    0    |    41   |
|          |       p_Val2_2_fu_622       |    0    |    0    |    41   |
|          |       p_Val2_3_fu_692       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten4_fu_311  |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_323   |    0    |    0    |    13   |
|          |        tmp_290_fu_359       |    0    |    0    |    11   |
|   icmp   |        tmp_64_fu_437        |    0    |    0    |    11   |
|          |        tmp_50_fu_542        |    0    |    0    |    11   |
|          |       tmp_203_1_fu_612      |    0    |    0    |    11   |
|          |       tmp_203_2_fu_682      |    0    |    0    |    11   |
|          |       tmp_203_3_fu_752      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_329        |    0    |    0    |    6    |
|          |      tmp_41_mid_fu_337      |    0    |    0    |    12   |
|          |       nm_t_mid_fu_345       |    0    |    0    |    5    |
|  select  |        sf_mid2_fu_383       |    0    |    0    |    8    |
|          |      tmp_41_mid2_fu_403     |    0    |    0    |    12   |
|          |       nm_t_mid2_fu_411      |    0    |    0    |    5    |
|          |        nm_mid2_fu_419       |    0    |    0    |    6    |
|          |  indvar_flatten_next_fu_455 |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_42_mid_fu_365      |    0    |    0    |    2    |
|          |      qb_assign_1_fu_770     |    0    |    0    |    2    |
|    and   |     qb_assign_1_1_fu_789    |    0    |    0    |    2    |
|          |     qb_assign_1_2_fu_808    |    0    |    0    |    2    |
|          |     qb_assign_1_3_fu_827    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_270_fu_377       |    0    |    0    |    2    |
|          |        tmp_47_fu_518        |    0    |    0    |    2    |
|    or    |        tmp_53_fu_588        |    0    |    0    |    2    |
|          |        tmp_57_fu_658        |    0    |    0    |    2    |
|          |        tmp_61_fu_728        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_353 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_170      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_149_write_fu_176  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_299         |    0    |    0    |    0    |
|          |        tmp_325_fu_391       |    0    |    0    |    0    |
|   trunc  |        tmp_328_fu_514       |    0    |    0    |    0    |
|          |        tmp_331_fu_584       |    0    |    0    |    0    |
|          |        tmp_334_fu_654       |    0    |    0    |    0    |
|          |        tmp_337_fu_724       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_41_fu_303        |    0    |    0    |    0    |
|          |      tmp_41_mid1_fu_395     |    0    |    0    |    0    |
|          |        tmp_49_fu_534        |    0    |    0    |    0    |
|bitconcatenate|        tmp_55_fu_604        |    0    |    0    |    0    |
|          |        tmp_59_fu_674        |    0    |    0    |    0    |
|          |        tmp_63_fu_744        |    0    |    0    |    0    |
|          |       tmp_V_80_fu_1166      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_427       |    0    |    0    |    0    |
|          |        tmp_45_fu_463        |    0    |    0    |    0    |
|   zext   |        tmp_51_fu_774        |    0    |    0    |    0    |
|          |       tmp_204_1_fu_793      |    0    |    0    |    0    |
|          |       tmp_204_2_fu_812      |    0    |    0    |    0    |
|          |       tmp_204_3_fu_831      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          p_s_fu_470         |    0    |    0    |    0    |
|          |       p_08_cast_fu_474      |    0    |    0    |    0    |
|   sext   |      p_0132_cast_fu_478     |    0    |    0    |    0    |
|          |       p_0132_1_fu_548       |    0    |    0    |    0    |
|          |     p_0132_2_cast_fu_618    |    0    |    0    |    0    |
|          |       p_0132_3_fu_688       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_326_fu_488       |    0    |    0    |    0    |
|          |        tmp_327_fu_506       |    0    |    0    |    0    |
|          |        tmp_329_fu_558       |    0    |    0    |    0    |
| bitselect|        tmp_330_fu_576       |    0    |    0    |    0    |
|          |        tmp_332_fu_628       |    0    |    0    |    0    |
|          |        tmp_333_fu_646       |    0    |    0    |    0    |
|          |        tmp_335_fu_698       |    0    |    0    |    0    |
|          |        tmp_336_fu_716       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_496        |    0    |    0    |    0    |
|          |        tmp_48_fu_524        |    0    |    0    |    0    |
|          |      p_Val2_75_1_fu_566     |    0    |    0    |    0    |
|partselect|        tmp_54_fu_594        |    0    |    0    |    0    |
|          |        tmp_67_fu_636        |    0    |    0    |    0    |
|          |        tmp_58_fu_664        |    0    |    0    |    0    |
|          |      p_Val2_75_3_fu_706     |    0    |    0    |    0    |
|          |        tmp_62_fu_734        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   1156  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|   exitcond_flatten4_reg_1203   |    1   |
|     indvar_flatten4_reg_235    |   24   |
|  indvar_flatten_next4_reg_1207 |   24   |
|  indvar_flatten_next_reg_1239  |   14   |
|     indvar_flatten_reg_246     |   14   |
|   macRegisters_0_V_2_reg_1175  |    8   |
|   macRegisters_1_V_2_reg_1182  |    8   |
|   macRegisters_2_V_2_reg_1189  |    8   |
|   macRegisters_3_V_2_reg_1196  |    8   |
|        nm_mid2_reg_1220        |    6   |
|           nm_reg_257           |    6   |
|       nm_t_mid2_reg_1212       |    5   |
|      p_Val2_20_1_reg_1329      |    8   |
|      p_Val2_20_2_reg_1334      |    8   |
|      p_Val2_20_3_reg_1339      |    8   |
|        p_Val2_5_reg_1324       |    8   |
|      p_Val2_75_1_reg_1279      |    8   |
|      p_Val2_75_3_reg_1309      |    8   |
|          sf_1_reg_1234         |    8   |
|           sf_reg_268           |    8   |
|       tmp_203_1_reg_1289       |    1   |
|       tmp_203_2_reg_1304       |    1   |
|       tmp_203_3_reg_1319       |    1   |
|        tmp_327_reg_1269        |    1   |
|        tmp_330_reg_1284        |    1   |
|        tmp_333_reg_1299        |    1   |
|        tmp_336_reg_1314        |    1   |
|         tmp_44_reg_1225        |   12   |
|         tmp_50_reg_1274        |    1   |
|         tmp_64_reg_1230        |    1   |
|         tmp_67_reg_1294        |    8   |
|         tmp_s_reg_1264         |    8   |
|weights7_m_weights_V_10_reg_1259|   12   |
| weights7_m_weights_V_4_reg_1244|   12   |
| weights7_m_weights_V_6_reg_1249|   12   |
| weights7_m_weights_V_8_reg_1254|   12   |
+--------------------------------+--------+
|              Total             |   275  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_190 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_203 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_216 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_229 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  1156  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   275  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   275  |  1192  |
+-----------+--------+--------+--------+--------+
