
raspbian-preinstalled/less:     file format elf32-littlearm


Disassembly of section .init:

00011094 <.init>:
   11094:	push	{r3, lr}
   11098:	bl	1190c <pclose@plt+0x4c8>
   1109c:	pop	{r3, pc}

Disassembly of section .plt:

000110a0 <calloc@plt-0x14>:
   110a0:	push	{lr}		; (str lr, [sp, #-4]!)
   110a4:	ldr	lr, [pc, #4]	; 110b0 <calloc@plt-0x4>
   110a8:	add	lr, pc, lr
   110ac:	ldr	pc, [lr, #8]!
   110b0:	andeq	ip, r2, ip, lsl #28

000110b4 <calloc@plt>:
   110b4:	add	ip, pc, #0, 12
   110b8:	add	ip, ip, #44, 20	; 0x2c000
   110bc:	ldr	pc, [ip, #3596]!	; 0xe0c

000110c0 <strstr@plt>:
   110c0:	add	ip, pc, #0, 12
   110c4:	add	ip, ip, #44, 20	; 0x2c000
   110c8:	ldr	pc, [ip, #3588]!	; 0xe04

000110cc <tgetflag@plt>:
   110cc:	add	ip, pc, #0, 12
   110d0:	add	ip, ip, #44, 20	; 0x2c000
   110d4:	ldr	pc, [ip, #3580]!	; 0xdfc

000110d8 <raise@plt>:
   110d8:	add	ip, pc, #0, 12
   110dc:	add	ip, ip, #44, 20	; 0x2c000
   110e0:	ldr	pc, [ip, #3572]!	; 0xdf4

000110e4 <fsync@plt>:
   110e4:	add	ip, pc, #0, 12
   110e8:	add	ip, ip, #44, 20	; 0x2c000
   110ec:	ldr	pc, [ip, #3564]!	; 0xdec

000110f0 <strcmp@plt>:
   110f0:	add	ip, pc, #0, 12
   110f4:	add	ip, ip, #44, 20	; 0x2c000
   110f8:	ldr	pc, [ip, #3556]!	; 0xde4

000110fc <strtol@plt>:
   110fc:	add	ip, pc, #0, 12
   11100:	add	ip, ip, #44, 20	; 0x2c000
   11104:	ldr	pc, [ip, #3548]!	; 0xddc

00011108 <tgetent@plt>:
   11108:	add	ip, pc, #0, 12
   1110c:	add	ip, ip, #44, 20	; 0x2c000
   11110:	ldr	pc, [ip, #3540]!	; 0xdd4

00011114 <tputs@plt>:
   11114:	add	ip, pc, #0, 12
   11118:	add	ip, ip, #44, 20	; 0x2c000
   1111c:	ldr	pc, [ip, #3532]!	; 0xdcc

00011120 <read@plt>:
   11120:	add	ip, pc, #0, 12
   11124:	add	ip, ip, #44, 20	; 0x2c000
   11128:	ldr	pc, [ip, #3524]!	; 0xdc4

0001112c <sigprocmask@plt>:
   1112c:	add	ip, pc, #0, 12
   11130:	add	ip, ip, #44, 20	; 0x2c000
   11134:	ldr	pc, [ip, #3516]!	; 0xdbc

00011138 <_setjmp@plt>:
   11138:	add	ip, pc, #0, 12
   1113c:	add	ip, ip, #44, 20	; 0x2c000
   11140:	ldr	pc, [ip, #3508]!	; 0xdb4

00011144 <free@plt>:
   11144:	add	ip, pc, #0, 12
   11148:	add	ip, ip, #44, 20	; 0x2c000
   1114c:	ldr	pc, [ip, #3500]!	; 0xdac

00011150 <fgets@plt>:
   11150:	add	ip, pc, #0, 12
   11154:	add	ip, ip, #44, 20	; 0x2c000
   11158:	ldr	pc, [ip, #3492]!	; 0xda4

0001115c <memcpy@plt>:
   1115c:	add	ip, pc, #0, 12
   11160:	add	ip, ip, #44, 20	; 0x2c000
   11164:	ldr	pc, [ip, #3484]!	; 0xd9c

00011168 <towlower@plt>:
   11168:	add	ip, pc, #0, 12
   1116c:	add	ip, ip, #44, 20	; 0x2c000
   11170:	ldr	pc, [ip, #3476]!	; 0xd94

00011174 <signal@plt>:
   11174:	add	ip, pc, #0, 12
   11178:	add	ip, ip, #44, 20	; 0x2c000
   1117c:	ldr	pc, [ip, #3468]!	; 0xd8c

00011180 <time@plt>:
   11180:	add	ip, pc, #0, 12
   11184:	add	ip, ip, #44, 20	; 0x2c000
   11188:	ldr	pc, [ip, #3460]!	; 0xd84

0001118c <tgoto@plt>:
   1118c:	add	ip, pc, #0, 12
   11190:	add	ip, ip, #44, 20	; 0x2c000
   11194:	ldr	pc, [ip, #3452]!	; 0xd7c

00011198 <_IO_getc@plt>:
   11198:	add	ip, pc, #0, 12
   1119c:	add	ip, ip, #44, 20	; 0x2c000
   111a0:	ldr	pc, [ip, #3444]!	; 0xd74

000111a4 <sleep@plt>:
   111a4:	add	ip, pc, #0, 12
   111a8:	add	ip, ip, #44, 20	; 0x2c000
   111ac:	ldr	pc, [ip, #3436]!	; 0xd6c

000111b0 <stpcpy@plt>:
   111b0:	add	ip, pc, #0, 12
   111b4:	add	ip, ip, #44, 20	; 0x2c000
   111b8:	ldr	pc, [ip, #3428]!	; 0xd64

000111bc <__stack_chk_fail@plt>:
   111bc:	add	ip, pc, #0, 12
   111c0:	add	ip, ip, #44, 20	; 0x2c000
   111c4:	ldr	pc, [ip, #3420]!	; 0xd5c

000111c8 <dup@plt>:
   111c8:	add	ip, pc, #0, 12
   111cc:	add	ip, ip, #44, 20	; 0x2c000
   111d0:	ldr	pc, [ip, #3412]!	; 0xd54

000111d4 <tgetnum@plt>:
   111d4:	add	ip, pc, #0, 12
   111d8:	add	ip, ip, #44, 20	; 0x2c000
   111dc:	ldr	pc, [ip, #3404]!	; 0xd4c

000111e0 <__fxstat64@plt>:
   111e0:	add	ip, pc, #0, 12
   111e4:	add	ip, ip, #44, 20	; 0x2c000
   111e8:	ldr	pc, [ip, #3396]!	; 0xd44

000111ec <_IO_putc@plt>:
   111ec:	add	ip, pc, #0, 12
   111f0:	add	ip, ip, #44, 20	; 0x2c000
   111f4:	ldr	pc, [ip, #3388]!	; 0xd3c

000111f8 <ioctl@plt>:
   111f8:	add	ip, pc, #0, 12
   111fc:	add	ip, ip, #44, 20	; 0x2c000
   11200:	ldr	pc, [ip, #3380]!	; 0xd34

00011204 <lseek64@plt>:
   11204:	add	ip, pc, #0, 12
   11208:	add	ip, ip, #44, 20	; 0x2c000
   1120c:	ldr	pc, [ip, #3372]!	; 0xd2c

00011210 <regfree@plt>:
   11210:	add	ip, pc, #0, 12
   11214:	add	ip, ip, #44, 20	; 0x2c000
   11218:	ldr	pc, [ip, #3364]!	; 0xd24

0001121c <tcsetattr@plt>:
   1121c:	add	ip, pc, #0, 12
   11220:	add	ip, ip, #44, 20	; 0x2c000
   11224:	ldr	pc, [ip, #3356]!	; 0xd1c

00011228 <strcpy@plt>:
   11228:	add	ip, pc, #0, 12
   1122c:	add	ip, ip, #44, 20	; 0x2c000
   11230:	ldr	pc, [ip, #3348]!	; 0xd14

00011234 <__strcpy_chk@plt>:
   11234:	add	ip, pc, #0, 12
   11238:	add	ip, ip, #44, 20	; 0x2c000
   1123c:	ldr	pc, [ip, #3340]!	; 0xd0c

00011240 <creat64@plt>:
   11240:	add	ip, pc, #0, 12
   11244:	add	ip, ip, #44, 20	; 0x2c000
   11248:	ldr	pc, [ip, #3332]!	; 0xd04

0001124c <tgetstr@plt>:
   1124c:	add	ip, pc, #0, 12
   11250:	add	ip, ip, #44, 20	; 0x2c000
   11254:	ldr	pc, [ip, #3324]!	; 0xcfc

00011258 <open64@plt>:
   11258:	add	ip, pc, #0, 12
   1125c:	add	ip, ip, #44, 20	; 0x2c000
   11260:	ldr	pc, [ip, #3316]!	; 0xcf4

00011264 <getenv@plt>:
   11264:	add	ip, pc, #0, 12
   11268:	add	ip, ip, #44, 20	; 0x2c000
   1126c:	ldr	pc, [ip, #3308]!	; 0xcec

00011270 <__libc_start_main@plt>:
   11270:	add	ip, pc, #0, 12
   11274:	add	ip, ip, #44, 20	; 0x2c000
   11278:	ldr	pc, [ip, #3300]!	; 0xce4

0001127c <strerror@plt>:
   1127c:	add	ip, pc, #0, 12
   11280:	add	ip, ip, #44, 20	; 0x2c000
   11284:	ldr	pc, [ip, #3292]!	; 0xcdc

00011288 <system@plt>:
   11288:	add	ip, pc, #0, 12
   1128c:	add	ip, ip, #44, 20	; 0x2c000
   11290:	ldr	pc, [ip, #3284]!	; 0xcd4

00011294 <__gmon_start__@plt>:
   11294:	add	ip, pc, #0, 12
   11298:	add	ip, ip, #44, 20	; 0x2c000
   1129c:	ldr	pc, [ip, #3276]!	; 0xccc

000112a0 <rename@plt>:
   112a0:	add	ip, pc, #0, 12
   112a4:	add	ip, ip, #44, 20	; 0x2c000
   112a8:	ldr	pc, [ip, #3268]!	; 0xcc4

000112ac <kill@plt>:
   112ac:	add	ip, pc, #0, 12
   112b0:	add	ip, ip, #44, 20	; 0x2c000
   112b4:	ldr	pc, [ip, #3260]!	; 0xcbc

000112b8 <__ctype_b_loc@plt>:
   112b8:	add	ip, pc, #0, 12
   112bc:	add	ip, ip, #44, 20	; 0x2c000
   112c0:	ldr	pc, [ip, #3252]!	; 0xcb4

000112c4 <getpid@plt>:
   112c4:	add	ip, pc, #0, 12
   112c8:	add	ip, ip, #44, 20	; 0x2c000
   112cc:	ldr	pc, [ip, #3244]!	; 0xcac

000112d0 <exit@plt>:
   112d0:	add	ip, pc, #0, 12
   112d4:	add	ip, ip, #44, 20	; 0x2c000
   112d8:	ldr	pc, [ip, #3236]!	; 0xca4

000112dc <strlen@plt>:
   112dc:	add	ip, pc, #0, 12
   112e0:	add	ip, ip, #44, 20	; 0x2c000
   112e4:	ldr	pc, [ip, #3228]!	; 0xc9c

000112e8 <strchr@plt>:
   112e8:	add	ip, pc, #0, 12
   112ec:	add	ip, ip, #44, 20	; 0x2c000
   112f0:	ldr	pc, [ip, #3220]!	; 0xc94

000112f4 <re_search@plt>:
   112f4:	add	ip, pc, #0, 12
   112f8:	add	ip, ip, #44, 20	; 0x2c000
   112fc:	ldr	pc, [ip, #3212]!	; 0xc8c

00011300 <cfgetospeed@plt>:
   11300:	add	ip, pc, #0, 12
   11304:	add	ip, ip, #44, 20	; 0x2c000
   11308:	ldr	pc, [ip, #3204]!	; 0xc84

0001130c <__errno_location@plt>:
   1130c:	add	ip, pc, #0, 12
   11310:	add	ip, ip, #44, 20	; 0x2c000
   11314:	ldr	pc, [ip, #3196]!	; 0xc7c

00011318 <__strcat_chk@plt>:
   11318:	add	ip, pc, #0, 12
   1131c:	add	ip, ip, #44, 20	; 0x2c000
   11320:	ldr	pc, [ip, #3188]!	; 0xc74

00011324 <__sprintf_chk@plt>:
   11324:	add	ip, pc, #0, 12
   11328:	add	ip, ip, #44, 20	; 0x2c000
   1132c:	ldr	pc, [ip, #3180]!	; 0xc6c

00011330 <iswupper@plt>:
   11330:	add	ip, pc, #0, 12
   11334:	add	ip, ip, #44, 20	; 0x2c000
   11338:	ldr	pc, [ip, #3172]!	; 0xc64

0001133c <strncpy@plt>:
   1133c:	add	ip, pc, #0, 12
   11340:	add	ip, ip, #44, 20	; 0x2c000
   11344:	ldr	pc, [ip, #3164]!	; 0xc5c

00011348 <fgetc@plt>:
   11348:	add	ip, pc, #0, 12
   1134c:	add	ip, ip, #44, 20	; 0x2c000
   11350:	ldr	pc, [ip, #3156]!	; 0xc54

00011354 <write@plt>:
   11354:	add	ip, pc, #0, 12
   11358:	add	ip, ip, #44, 20	; 0x2c000
   1135c:	ldr	pc, [ip, #3148]!	; 0xc4c

00011360 <fileno@plt>:
   11360:	add	ip, pc, #0, 12
   11364:	add	ip, ip, #44, 20	; 0x2c000
   11368:	ldr	pc, [ip, #3140]!	; 0xc44

0001136c <__fprintf_chk@plt>:
   1136c:	add	ip, pc, #0, 12
   11370:	add	ip, ip, #44, 20	; 0x2c000
   11374:	ldr	pc, [ip, #3132]!	; 0xc3c

00011378 <fclose@plt>:
   11378:	add	ip, pc, #0, 12
   1137c:	add	ip, ip, #44, 20	; 0x2c000
   11380:	ldr	pc, [ip, #3124]!	; 0xc34

00011384 <__longjmp_chk@plt>:
   11384:	add	ip, pc, #0, 12
   11388:	add	ip, ip, #44, 20	; 0x2c000
   1138c:	ldr	pc, [ip, #3116]!	; 0xc2c

00011390 <setlocale@plt>:
   11390:	add	ip, pc, #0, 12
   11394:	add	ip, ip, #44, 20	; 0x2c000
   11398:	ldr	pc, [ip, #3108]!	; 0xc24

0001139c <sigemptyset@plt>:
   1139c:	add	ip, pc, #0, 12
   113a0:	add	ip, ip, #44, 20	; 0x2c000
   113a4:	ldr	pc, [ip, #3100]!	; 0xc1c

000113a8 <popen@plt>:
   113a8:	add	ip, pc, #0, 12
   113ac:	add	ip, ip, #44, 20	; 0x2c000
   113b0:	ldr	pc, [ip, #3092]!	; 0xc14

000113b4 <nl_langinfo@plt>:
   113b4:	add	ip, pc, #0, 12
   113b8:	add	ip, ip, #44, 20	; 0x2c000
   113bc:	ldr	pc, [ip, #3084]!	; 0xc0c

000113c0 <fopen64@plt>:
   113c0:	add	ip, pc, #0, 12
   113c4:	add	ip, ip, #44, 20	; 0x2c000
   113c8:	ldr	pc, [ip, #3076]!	; 0xc04

000113cc <__xstat64@plt>:
   113cc:	add	ip, pc, #0, 12
   113d0:	add	ip, ip, #44, 20	; 0x2c000
   113d4:	ldr	pc, [ip, #3068]!	; 0xbfc

000113d8 <isatty@plt>:
   113d8:	add	ip, pc, #0, 12
   113dc:	add	ip, ip, #44, 20	; 0x2c000
   113e0:	ldr	pc, [ip, #3060]!	; 0xbf4

000113e4 <re_compile_pattern@plt>:
   113e4:	add	ip, pc, #0, 12
   113e8:	add	ip, ip, #44, 20	; 0x2c000
   113ec:	ldr	pc, [ip, #3052]!	; 0xbec

000113f0 <strncmp@plt>:
   113f0:	add	ip, pc, #0, 12
   113f4:	add	ip, ip, #44, 20	; 0x2c000
   113f8:	ldr	pc, [ip, #3044]!	; 0xbe4

000113fc <re_set_syntax@plt>:
   113fc:	add	ip, pc, #0, 12
   11400:	add	ip, ip, #44, 20	; 0x2c000
   11404:	ldr	pc, [ip, #3036]!	; 0xbdc

00011408 <abort@plt>:
   11408:	add	ip, pc, #0, 12
   1140c:	add	ip, ip, #44, 20	; 0x2c000
   11410:	ldr	pc, [ip, #3028]!	; 0xbd4

00011414 <close@plt>:
   11414:	add	ip, pc, #0, 12
   11418:	add	ip, ip, #44, 20	; 0x2c000
   1141c:	ldr	pc, [ip, #3020]!	; 0xbcc

00011420 <__snprintf_chk@plt>:
   11420:	add	ip, pc, #0, 12
   11424:	add	ip, ip, #44, 20	; 0x2c000
   11428:	ldr	pc, [ip, #3012]!	; 0xbc4

0001142c <fchmod@plt>:
   1142c:	add	ip, pc, #0, 12
   11430:	add	ip, ip, #44, 20	; 0x2c000
   11434:	ldr	pc, [ip, #3004]!	; 0xbbc

00011438 <tcgetattr@plt>:
   11438:	add	ip, pc, #0, 12
   1143c:	add	ip, ip, #44, 20	; 0x2c000
   11440:	ldr	pc, [ip, #2996]!	; 0xbb4

00011444 <pclose@plt>:
   11444:	add	ip, pc, #0, 12
   11448:	add	ip, ip, #44, 20	; 0x2c000
   1144c:	ldr	pc, [ip, #2988]!	; 0xbac

Disassembly of section .text:

00011450 <error@@Base-0x11954>:
   11450:	ldr	r0, [pc, #16]	; 11468 <pclose@plt+0x24>
   11454:	push	{r4, lr}
   11458:	mov	r1, #0
   1145c:	bl	22da4 <error@@Base>
   11460:	mov	r0, #1
   11464:	bl	11a94 <pclose@plt+0x650>
   11468:	ldrdeq	r7, [r2], -r8
   1146c:	push	{r4, r5, r6, r7, r8, lr}
   11470:	mov	r3, #0
   11474:	ldr	r4, [pc, #1004]	; 11868 <pclose@plt+0x424>
   11478:	ldr	r7, [pc, #1004]	; 1186c <pclose@plt+0x428>
   1147c:	ldr	r2, [r1]
   11480:	sub	r5, r0, #1
   11484:	ldr	r0, [pc, #996]	; 11870 <pclose@plt+0x42c>
   11488:	add	r6, r1, #4
   1148c:	str	r2, [r4]
   11490:	str	r3, [r7]
   11494:	bl	19b7c <pclose@plt+0x8738>
   11498:	cmp	r0, #0
   1149c:	beq	114b0 <pclose@plt+0x6c>
   114a0:	ldrb	r3, [r0]
   114a4:	cmp	r3, #0
   114a8:	movne	r3, #1
   114ac:	strne	r3, [r7]
   114b0:	mov	r0, #1
   114b4:	bl	113d8 <isatty@plt>
   114b8:	ldr	r7, [pc, #948]	; 11874 <pclose@plt+0x430>
   114bc:	str	r0, [r7]
   114c0:	bl	1242c <pclose@plt+0xfe8>
   114c4:	bl	19cf4 <pclose@plt+0x88b0>
   114c8:	bl	147b8 <pclose@plt+0x3374>
   114cc:	bl	1dc58 <pclose@plt+0xc814>
   114d0:	bl	16cec <pclose@plt+0x58a8>
   114d4:	bl	223d4 <pclose@plt+0x10f90>
   114d8:	bl	24d10 <error@@Base+0x1f6c>
   114dc:	ldr	r4, [r4]
   114e0:	mov	r0, r4
   114e4:	bl	112dc <strlen@plt>
   114e8:	add	r0, r4, r0
   114ec:	cmp	r4, r0
   114f0:	bcs	11520 <pclose@plt+0xdc>
   114f4:	ldrb	r3, [r0, #-1]
   114f8:	cmp	r3, #47	; 0x2f
   114fc:	beq	11520 <pclose@plt+0xdc>
   11500:	sub	r3, r0, #1
   11504:	b	11514 <pclose@plt+0xd0>
   11508:	ldrb	r2, [r3, #-1]!
   1150c:	cmp	r2, #47	; 0x2f
   11510:	beq	11520 <pclose@plt+0xdc>
   11514:	cmp	r4, r3
   11518:	mov	r0, r3
   1151c:	bne	11508 <pclose@plt+0xc4>
   11520:	ldr	r1, [pc, #848]	; 11878 <pclose@plt+0x434>
   11524:	bl	110f0 <strcmp@plt>
   11528:	cmp	r0, #0
   1152c:	beq	11744 <pclose@plt+0x300>
   11530:	ldr	r4, [pc, #836]	; 1187c <pclose@plt+0x438>
   11534:	bl	243e8 <error@@Base+0x1644>
   11538:	ldr	r0, [r4]
   1153c:	ldr	r2, [pc, #828]	; 11880 <pclose@plt+0x43c>
   11540:	ldr	r3, [pc, #828]	; 11884 <pclose@plt+0x440>
   11544:	cmp	r0, #0
   11548:	moveq	r0, r2
   1154c:	movne	r0, r3
   11550:	bl	19b7c <pclose@plt+0x8738>
   11554:	cmp	r0, #0
   11558:	beq	11564 <pclose@plt+0x120>
   1155c:	bl	11b20 <pclose@plt+0x6dc>
   11560:	bl	2195c <pclose@plt+0x10518>
   11564:	cmp	r5, #0
   11568:	ble	115e0 <pclose@plt+0x19c>
   1156c:	mov	r4, r6
   11570:	b	11580 <pclose@plt+0x13c>
   11574:	bl	2195c <pclose@plt+0x10518>
   11578:	cmp	r5, #0
   1157c:	beq	115e0 <pclose@plt+0x19c>
   11580:	mov	r6, r4
   11584:	ldr	r0, [r4], #4
   11588:	ldrb	r3, [r0]
   1158c:	sub	r2, r3, #43	; 0x2b
   11590:	tst	r2, #253	; 0xfd
   11594:	bne	115a4 <pclose@plt+0x160>
   11598:	ldrb	r2, [r0, #1]
   1159c:	cmp	r2, #0
   115a0:	bne	115b8 <pclose@plt+0x174>
   115a4:	bl	21800 <pclose@plt+0x103bc>
   115a8:	cmp	r0, #0
   115ac:	beq	115e0 <pclose@plt+0x19c>
   115b0:	ldr	r0, [r4, #-4]
   115b4:	ldrb	r3, [r0]
   115b8:	cmp	r3, #45	; 0x2d
   115bc:	sub	r5, r5, #1
   115c0:	mov	r6, r4
   115c4:	bne	11574 <pclose@plt+0x130>
   115c8:	ldrb	r3, [r0, #1]
   115cc:	cmp	r3, #45	; 0x2d
   115d0:	bne	11574 <pclose@plt+0x130>
   115d4:	ldrb	r3, [r0, #2]
   115d8:	cmp	r3, #0
   115dc:	bne	11574 <pclose@plt+0x130>
   115e0:	bl	21800 <pclose@plt+0x103bc>
   115e4:	cmp	r0, #0
   115e8:	beq	115f8 <pclose@plt+0x1b4>
   115ec:	bl	21818 <pclose@plt+0x103d4>
   115f0:	mov	r0, #0
   115f4:	bl	11a94 <pclose@plt+0x650>
   115f8:	ldr	r0, [pc, #648]	; 11888 <pclose@plt+0x444>
   115fc:	bl	19b7c <pclose@plt+0x8738>
   11600:	ldr	r4, [pc, #644]	; 1188c <pclose@plt+0x448>
   11604:	cmp	r0, #0
   11608:	str	r0, [r4]
   1160c:	beq	1161c <pclose@plt+0x1d8>
   11610:	ldrb	r3, [r0]
   11614:	cmp	r3, #0
   11618:	bne	1163c <pclose@plt+0x1f8>
   1161c:	ldr	r0, [pc, #620]	; 11890 <pclose@plt+0x44c>
   11620:	bl	19b7c <pclose@plt+0x8738>
   11624:	cmp	r0, #0
   11628:	str	r0, [r4]
   1162c:	beq	11794 <pclose@plt+0x350>
   11630:	ldrb	r3, [r0]
   11634:	cmp	r3, #0
   11638:	beq	11794 <pclose@plt+0x350>
   1163c:	ldr	r0, [pc, #592]	; 11894 <pclose@plt+0x450>
   11640:	bl	19b7c <pclose@plt+0x8738>
   11644:	ldr	r3, [pc, #588]	; 11898 <pclose@plt+0x454>
   11648:	cmp	r0, #0
   1164c:	str	r0, [r3]
   11650:	beq	11738 <pclose@plt+0x2f4>
   11654:	ldrb	r2, [r0]
   11658:	cmp	r2, #0
   1165c:	beq	11738 <pclose@plt+0x2f4>
   11660:	ldr	r3, [pc, #564]	; 1189c <pclose@plt+0x458>
   11664:	ldr	r8, [r3]
   11668:	cmp	r8, #0
   1166c:	bne	11810 <pclose@plt+0x3cc>
   11670:	cmp	r5, #0
   11674:	sub	r5, r5, #1
   11678:	ble	116bc <pclose@plt+0x278>
   1167c:	sub	r6, r6, #4
   11680:	ldr	r0, [r6, #4]!
   11684:	bl	1af34 <pclose@plt+0x9af0>
   11688:	mov	r1, r8
   1168c:	sub	r5, r5, #1
   11690:	subs	r4, r0, #0
   11694:	ldreq	r4, [r6]
   11698:	mov	r0, r4
   1169c:	bl	1c940 <pclose@plt+0xb4fc>
   116a0:	mov	r0, #0
   116a4:	bl	1c8dc <pclose@plt+0xb498>
   116a8:	mov	r8, r0
   116ac:	mov	r0, r4
   116b0:	bl	11144 <free@plt>
   116b4:	cmn	r5, #1
   116b8:	bne	11680 <pclose@plt+0x23c>
   116bc:	ldr	r3, [r7]
   116c0:	cmp	r3, #0
   116c4:	beq	117ec <pclose@plt+0x3a8>
   116c8:	ldr	r3, [pc, #464]	; 118a0 <pclose@plt+0x45c>
   116cc:	ldr	r3, [r3]
   116d0:	cmp	r3, #0
   116d4:	beq	116f0 <pclose@plt+0x2ac>
   116d8:	ldr	r3, [pc, #452]	; 118a4 <pclose@plt+0x460>
   116dc:	ldr	r1, [r3]
   116e0:	cmp	r1, #0
   116e4:	bne	116f0 <pclose@plt+0x2ac>
   116e8:	ldr	r0, [pc, #440]	; 118a8 <pclose@plt+0x464>
   116ec:	bl	22da4 <error@@Base>
   116f0:	ldr	r4, [pc, #436]	; 118ac <pclose@plt+0x468>
   116f4:	bl	2046c <pclose@plt+0xf028>
   116f8:	bl	272b0 <error@@Base+0x450c>
   116fc:	mov	r0, #1
   11700:	bl	11e90 <pclose@plt+0xa4c>
   11704:	mov	r0, #1
   11708:	bl	264ac <error@@Base+0x3708>
   1170c:	ldr	r3, [r4]
   11710:	cmp	r3, #0
   11714:	beq	11760 <pclose@plt+0x31c>
   11718:	bl	1c930 <pclose@plt+0xb4ec>
   1171c:	cmp	r0, #0
   11720:	ble	117a0 <pclose@plt+0x35c>
   11724:	ldr	r0, [pc, #388]	; 118b0 <pclose@plt+0x46c>
   11728:	mov	r1, #0
   1172c:	bl	22da4 <error@@Base>
   11730:	mov	r0, #1
   11734:	bl	11a94 <pclose@plt+0x650>
   11738:	ldr	r2, [pc, #372]	; 118b4 <pclose@plt+0x470>
   1173c:	str	r2, [r3]
   11740:	b	11660 <pclose@plt+0x21c>
   11744:	ldr	r0, [pc, #364]	; 118b8 <pclose@plt+0x474>
   11748:	bl	19b7c <pclose@plt+0x8738>
   1174c:	ldr	r4, [pc, #296]	; 1187c <pclose@plt+0x438>
   11750:	cmp	r0, #0
   11754:	moveq	r3, #1
   11758:	streq	r3, [r4]
   1175c:	b	11534 <pclose@plt+0xf0>
   11760:	ldr	r3, [pc, #340]	; 118bc <pclose@plt+0x478>
   11764:	ldr	r3, [r3]
   11768:	ldrb	r2, [r3]
   1176c:	cmp	r2, #45	; 0x2d
   11770:	beq	11848 <pclose@plt+0x404>
   11774:	bl	1c930 <pclose@plt+0xb4ec>
   11778:	cmp	r0, #0
   1177c:	bne	11858 <pclose@plt+0x414>
   11780:	bl	1a924 <pclose@plt+0x94e0>
   11784:	cmp	r0, #0
   11788:	beq	117e0 <pclose@plt+0x39c>
   1178c:	mov	r0, #1
   11790:	bl	11a94 <pclose@plt+0x650>
   11794:	ldr	r3, [pc, #292]	; 118c0 <pclose@plt+0x47c>
   11798:	str	r3, [r4]
   1179c:	b	1163c <pclose@plt+0x1f8>
   117a0:	ldr	r0, [r4]
   117a4:	bl	26f68 <error@@Base+0x41c4>
   117a8:	bl	2728c <error@@Base+0x44e8>
   117ac:	cmp	r0, #0
   117b0:	bne	1178c <pclose@plt+0x348>
   117b4:	bl	26fe4 <error@@Base+0x4240>
   117b8:	mvn	r5, #0
   117bc:	ldr	r3, [pc, #256]	; 118c4 <pclose@plt+0x480>
   117c0:	mvn	r4, #0
   117c4:	cmp	r1, r5
   117c8:	cmpeq	r0, r4
   117cc:	strd	r0, [r3]
   117d0:	beq	1178c <pclose@plt+0x348>
   117d4:	ldr	r2, [pc, #236]	; 118c8 <pclose@plt+0x484>
   117d8:	ldr	r2, [r2]
   117dc:	str	r2, [r3, #8]
   117e0:	bl	12b0c <pclose@plt+0x16c8>
   117e4:	bl	1777c <pclose@plt+0x6338>
   117e8:	b	11808 <pclose@plt+0x3c4>
   117ec:	bl	1c930 <pclose@plt+0xb4ec>
   117f0:	cmp	r0, #0
   117f4:	bne	11824 <pclose@plt+0x3e0>
   117f8:	bl	1a924 <pclose@plt+0x94e0>
   117fc:	cmp	r0, #0
   11800:	bne	11808 <pclose@plt+0x3c4>
   11804:	bl	1a1cc <pclose@plt+0x8d88>
   11808:	mov	r0, #0
   1180c:	bl	11a94 <pclose@plt+0x650>
   11810:	mov	r1, #0
   11814:	ldr	r0, [pc, #176]	; 118cc <pclose@plt+0x488>
   11818:	bl	1c940 <pclose@plt+0xb4fc>
   1181c:	mov	r8, r0
   11820:	b	11670 <pclose@plt+0x22c>
   11824:	bl	1aa14 <pclose@plt+0x95d0>
   11828:	cmp	r0, #0
   1182c:	bne	11808 <pclose@plt+0x3c4>
   11830:	bl	1a1cc <pclose@plt+0x8d88>
   11834:	mov	r0, #1
   11838:	bl	1a9fc <pclose@plt+0x95b8>
   1183c:	cmp	r0, #0
   11840:	beq	11830 <pclose@plt+0x3ec>
   11844:	b	11808 <pclose@plt+0x3c4>
   11848:	ldrb	r3, [r3, #1]
   1184c:	cmp	r3, #0
   11850:	beq	11718 <pclose@plt+0x2d4>
   11854:	b	11774 <pclose@plt+0x330>
   11858:	bl	1aa14 <pclose@plt+0x95d0>
   1185c:	cmp	r0, #0
   11860:	beq	117e0 <pclose@plt+0x39c>
   11864:	b	1178c <pclose@plt+0x348>
   11868:	andeq	r3, r4, r0, asr r9
   1186c:	andeq	r3, r4, r8, ror r9
   11870:	strdeq	r7, [r2], -r8
   11874:	andeq	r3, r4, ip, ror #18
   11878:	andeq	r7, r2, r4, lsl #26
   1187c:	andeq	r2, r4, r8, asr #22
   11880:	strdeq	r7, [r2], -r0
   11884:	andeq	r7, r2, r4, lsl sp
   11888:	andeq	r7, r2, ip, lsl sp
   1188c:	andeq	r3, r4, r0, lsl #19
   11890:	andeq	r7, r2, r4, lsr #26
   11894:	andeq	r7, r2, ip, lsr sp
   11898:	andeq	r3, r4, r0, ror r9
   1189c:	andeq	r3, r4, r8, ror #18
   118a0:	muleq	r3, r4, fp
   118a4:	andeq	r3, r4, r0, lsr #20
   118a8:	andeq	r7, r2, r0, ror sp
   118ac:	andeq	r2, r4, r8, lsl #22
   118b0:	muleq	r2, ip, sp
   118b4:	andeq	r7, r2, r8, asr #26
   118b8:	andeq	r7, r2, ip, lsl #26
   118bc:	andeq	pc, r3, r0, asr fp	; <UNPREDICTABLE>
   118c0:	andeq	r7, r2, ip, lsr #26
   118c4:	andeq	r3, r4, r8, asr r9
   118c8:	andeq	r3, r4, r4, asr #20
   118cc:	andeq	r7, r2, r8, asr sp
   118d0:	mov	fp, #0
   118d4:	mov	lr, #0
   118d8:	pop	{r1}		; (ldr r1, [sp], #4)
   118dc:	mov	r2, sp
   118e0:	push	{r2}		; (str r2, [sp, #-4]!)
   118e4:	push	{r0}		; (str r0, [sp, #-4]!)
   118e8:	ldr	ip, [pc, #16]	; 11900 <pclose@plt+0x4bc>
   118ec:	push	{ip}		; (str ip, [sp, #-4]!)
   118f0:	ldr	r0, [pc, #12]	; 11904 <pclose@plt+0x4c0>
   118f4:	ldr	r3, [pc, #12]	; 11908 <pclose@plt+0x4c4>
   118f8:	bl	11270 <__libc_start_main@plt>
   118fc:	bl	11408 <abort@plt>
   11900:	andeq	r7, r2, r8, asr #25
   11904:	andeq	r1, r1, ip, ror #8
   11908:	andeq	r7, r2, r8, ror #24
   1190c:	ldr	r3, [pc, #20]	; 11928 <pclose@plt+0x4e4>
   11910:	ldr	r2, [pc, #20]	; 1192c <pclose@plt+0x4e8>
   11914:	add	r3, pc, r3
   11918:	ldr	r2, [r3, r2]
   1191c:	cmp	r2, #0
   11920:	bxeq	lr
   11924:	b	11294 <__gmon_start__@plt>
   11928:	andeq	ip, r2, r0, lsr #11
   1192c:	andeq	r0, r0, r0, asr #2
   11930:	ldr	r0, [pc, #24]	; 11950 <pclose@plt+0x50c>
   11934:	ldr	r3, [pc, #24]	; 11954 <pclose@plt+0x510>
   11938:	cmp	r3, r0
   1193c:	bxeq	lr
   11940:	ldr	r3, [pc, #16]	; 11958 <pclose@plt+0x514>
   11944:	cmp	r3, #0
   11948:	bxeq	lr
   1194c:	bx	r3
   11950:	andeq	pc, r3, r0, ror #22
   11954:	andeq	pc, r3, r0, ror #22
   11958:	andeq	r0, r0, r0
   1195c:	ldr	r0, [pc, #36]	; 11988 <pclose@plt+0x544>
   11960:	ldr	r1, [pc, #36]	; 1198c <pclose@plt+0x548>
   11964:	sub	r1, r1, r0
   11968:	asr	r1, r1, #2
   1196c:	add	r1, r1, r1, lsr #31
   11970:	asrs	r1, r1, #1
   11974:	bxeq	lr
   11978:	ldr	r3, [pc, #16]	; 11990 <pclose@plt+0x54c>
   1197c:	cmp	r3, #0
   11980:	bxeq	lr
   11984:	bx	r3
   11988:	andeq	pc, r3, r0, ror #22
   1198c:	andeq	pc, r3, r0, ror #22
   11990:	andeq	r0, r0, r0
   11994:	push	{r4, lr}
   11998:	ldr	r4, [pc, #24]	; 119b8 <pclose@plt+0x574>
   1199c:	ldrb	r3, [r4]
   119a0:	cmp	r3, #0
   119a4:	popne	{r4, pc}
   119a8:	bl	11930 <pclose@plt+0x4ec>
   119ac:	mov	r3, #1
   119b0:	strb	r3, [r4]
   119b4:	pop	{r4, pc}
   119b8:	andeq	pc, r3, sl, ror #22
   119bc:	b	1195c <pclose@plt+0x518>
   119c0:	ldrb	r3, [r0]
   119c4:	cmp	r3, #9
   119c8:	cmpne	r3, #32
   119cc:	bxne	lr
   119d0:	ldrb	r3, [r0, #1]!
   119d4:	cmp	r3, #9
   119d8:	cmpne	r3, #32
   119dc:	beq	119d0 <pclose@plt+0x58c>
   119e0:	bx	lr
   119e4:	ldrb	r3, [r1]
   119e8:	cmp	r3, #0
   119ec:	beq	11a8c <pclose@plt+0x648>
   119f0:	push	{r4, r5, lr}
   119f4:	sub	lr, r0, #1
   119f8:	mov	r0, #0
   119fc:	b	11a3c <pclose@plt+0x5f8>
   11a00:	cmp	r0, #0
   11a04:	bne	11a6c <pclose@plt+0x628>
   11a08:	sub	r4, ip, #97	; 0x61
   11a0c:	cmp	r4, #25
   11a10:	bls	11a84 <pclose@plt+0x640>
   11a14:	sub	r4, ip, #65	; 0x41
   11a18:	cmp	r4, #25
   11a1c:	mov	r4, r3
   11a20:	bls	11a7c <pclose@plt+0x638>
   11a24:	cmp	r4, ip
   11a28:	popne	{r4, r5, pc}
   11a2c:	ldrb	r3, [r1, #1]!
   11a30:	add	r0, r0, #1
   11a34:	cmp	r3, #0
   11a38:	popeq	{r4, r5, pc}
   11a3c:	cmp	r2, #0
   11a40:	ldrb	ip, [lr, #1]!
   11a44:	moveq	r4, r3
   11a48:	bne	11a00 <pclose@plt+0x5bc>
   11a4c:	cmp	r0, #0
   11a50:	beq	11a24 <pclose@plt+0x5e0>
   11a54:	sub	r5, r3, #65	; 0x41
   11a58:	cmp	r5, #25
   11a5c:	addls	r4, r3, #32
   11a60:	cmp	r4, ip
   11a64:	beq	11a2c <pclose@plt+0x5e8>
   11a68:	pop	{r4, r5, pc}
   11a6c:	sub	r4, ip, #65	; 0x41
   11a70:	cmp	r4, #25
   11a74:	mov	r4, r3
   11a78:	bhi	11a54 <pclose@plt+0x610>
   11a7c:	add	ip, ip, #32
   11a80:	b	11a4c <pclose@plt+0x608>
   11a84:	mvn	r0, #0
   11a88:	pop	{r4, r5, pc}
   11a8c:	mov	r0, r3
   11a90:	bx	lr
   11a94:	ldr	r3, [pc, #100]	; 11b00 <pclose@plt+0x6bc>
   11a98:	ldr	r5, [pc, #100]	; 11b04 <pclose@plt+0x6c0>
   11a9c:	push	{r4, lr}
   11aa0:	subs	r4, r0, #0
   11aa4:	mov	r2, #1
   11aa8:	mov	r0, #0
   11aac:	ldrlt	r4, [r5]
   11ab0:	strge	r4, [r5]
   11ab4:	str	r2, [r3]
   11ab8:	bl	1a8e4 <pclose@plt+0x94a0>
   11abc:	bl	16d04 <pclose@plt+0x58c0>
   11ac0:	ldr	r3, [r5, #4]
   11ac4:	cmp	r3, #0
   11ac8:	beq	11adc <pclose@plt+0x698>
   11acc:	ldr	r3, [pc, #52]	; 11b08 <pclose@plt+0x6c4>
   11ad0:	ldr	r3, [r3]
   11ad4:	cmp	r3, #0
   11ad8:	bne	11af8 <pclose@plt+0x6b4>
   11adc:	bl	12bf4 <pclose@plt+0x17b0>
   11ae0:	bl	22924 <pclose@plt+0x114e0>
   11ae4:	mov	r0, #0
   11ae8:	bl	11e90 <pclose@plt+0xa4c>
   11aec:	bl	272e0 <error@@Base+0x453c>
   11af0:	mov	r0, r4
   11af4:	bl	112d0 <exit@plt>
   11af8:	bl	12f0c <pclose@plt+0x1ac8>
   11afc:	b	11adc <pclose@plt+0x698>
   11b00:	andeq	r3, r4, r4, ror r9
   11b04:	andeq	pc, r3, ip, ror #22
   11b08:	andeq	r3, r4, ip, ror #18
   11b0c:	push	{r4, lr}
   11b10:	bl	110b4 <calloc@plt>
   11b14:	cmp	r0, #0
   11b18:	popne	{r4, pc}
   11b1c:	bl	11450 <pclose@plt+0xc>
   11b20:	push	{r4, r5, r6, lr}
   11b24:	mov	r6, r0
   11b28:	bl	112dc <strlen@plt>
   11b2c:	mov	r1, #1
   11b30:	add	r4, r0, r1
   11b34:	mov	r0, r4
   11b38:	bl	110b4 <calloc@plt>
   11b3c:	subs	r5, r0, #0
   11b40:	beq	11b58 <pclose@plt+0x714>
   11b44:	mov	r2, r4
   11b48:	mov	r1, r6
   11b4c:	bl	1115c <memcpy@plt>
   11b50:	mov	r0, r5
   11b54:	pop	{r4, r5, r6, pc}
   11b58:	bl	11450 <pclose@plt+0xc>
   11b5c:	ldr	r2, [pc, #12]	; 11b70 <pclose@plt+0x72c>
   11b60:	ldr	r3, [r2]
   11b64:	add	r3, r3, #1
   11b68:	str	r3, [r2]
   11b6c:	bx	lr
   11b70:	andeq	pc, r3, r8, lsl #23
   11b74:	push	{r4, r5, r6, r7, lr}
   11b78:	sub	sp, sp, #36	; 0x24
   11b7c:	ldr	r6, [pc, #260]	; 11c88 <pclose@plt+0x844>
   11b80:	mov	r5, r0
   11b84:	ldr	r0, [pc, #256]	; 11c8c <pclose@plt+0x848>
   11b88:	ldr	r3, [r6]
   11b8c:	str	r3, [sp, #28]
   11b90:	bl	19b7c <pclose@plt+0x8738>
   11b94:	cmp	r0, #0
   11b98:	beq	11be4 <pclose@plt+0x7a0>
   11b9c:	ldrb	r3, [r0]
   11ba0:	cmp	r3, #0
   11ba4:	beq	11be4 <pclose@plt+0x7a0>
   11ba8:	ldr	r7, [pc, #224]	; 11c90 <pclose@plt+0x84c>
   11bac:	ldr	r4, [r7, #4]
   11bb0:	cmp	r4, #0
   11bb4:	bne	11bc8 <pclose@plt+0x784>
   11bb8:	b	11c28 <pclose@plt+0x7e4>
   11bbc:	ldr	r4, [r4]
   11bc0:	cmp	r4, #0
   11bc4:	beq	11c28 <pclose@plt+0x7e4>
   11bc8:	mov	r1, r5
   11bcc:	ldr	r0, [r4, #4]
   11bd0:	bl	110f0 <strcmp@plt>
   11bd4:	cmp	r0, #0
   11bd8:	bne	11bbc <pclose@plt+0x778>
   11bdc:	ldr	r0, [r4, #8]
   11be0:	b	11c10 <pclose@plt+0x7cc>
   11be4:	ldr	r3, [pc, #168]	; 11c94 <pclose@plt+0x850>
   11be8:	add	ip, sp, #12
   11bec:	ldm	r3, {r0, r1, r2, r3}
   11bf0:	stmia	ip!, {r0, r1, r2}
   11bf4:	mov	r1, r5
   11bf8:	mov	r2, #16
   11bfc:	add	r0, sp, #25
   11c00:	strb	r3, [ip]
   11c04:	bl	11234 <__strcpy_chk@plt>
   11c08:	add	r0, sp, #12
   11c0c:	bl	19b7c <pclose@plt+0x8738>
   11c10:	ldr	r2, [sp, #28]
   11c14:	ldr	r3, [r6]
   11c18:	cmp	r2, r3
   11c1c:	bne	11c84 <pclose@plt+0x840>
   11c20:	add	sp, sp, #36	; 0x24
   11c24:	pop	{r4, r5, r6, r7, pc}
   11c28:	mov	r1, #12
   11c2c:	mov	r0, #1
   11c30:	bl	11b0c <pclose@plt+0x6c8>
   11c34:	mov	r4, r0
   11c38:	mov	r0, r5
   11c3c:	bl	11b20 <pclose@plt+0x6dc>
   11c40:	str	r0, [r4, #4]
   11c44:	mov	r0, r5
   11c48:	bl	112dc <strlen@plt>
   11c4c:	mov	r1, #1
   11c50:	add	r0, r0, #3
   11c54:	bl	11b0c <pclose@plt+0x6c8>
   11c58:	ldr	r3, [pc, #56]	; 11c98 <pclose@plt+0x854>
   11c5c:	mvn	r2, #0
   11c60:	mov	r1, #1
   11c64:	str	r0, [r4, #8]
   11c68:	str	r5, [sp]
   11c6c:	bl	11324 <__sprintf_chk@plt>
   11c70:	ldr	r3, [r7, #4]
   11c74:	ldr	r0, [r4, #8]
   11c78:	str	r3, [r4]
   11c7c:	str	r4, [r7, #4]
   11c80:	b	11c10 <pclose@plt+0x7cc>
   11c84:	bl	111bc <__stack_chk_fail@plt>
   11c88:			; <UNDEFINED> instruction: 0x0003ddb0
   11c8c:	andeq	r7, r2, r0, asr #27
   11c90:	andeq	pc, r3, r8, lsl #23
   11c94:	ldrdeq	r7, [r2], -ip
   11c98:	ldrdeq	r7, [r2], -r4
   11c9c:	push	{r4, lr}
   11ca0:	mov	r4, r0
   11ca4:	bl	11b74 <pclose@plt+0x730>
   11ca8:	cmp	r0, #0
   11cac:	bne	11ccc <pclose@plt+0x888>
   11cb0:	ldr	r3, [pc, #44]	; 11ce4 <pclose@plt+0x8a0>
   11cb4:	ldr	r3, [r3, #8]
   11cb8:	cmp	r3, #0
   11cbc:	bne	11cdc <pclose@plt+0x898>
   11cc0:	mov	r0, r4
   11cc4:	pop	{r4, lr}
   11cc8:	b	111d4 <tgetnum@plt>
   11ccc:	mov	r2, #10
   11cd0:	mov	r1, #0
   11cd4:	pop	{r4, lr}
   11cd8:	b	110fc <strtol@plt>
   11cdc:	mvn	r0, #0
   11ce0:	pop	{r4, pc}
   11ce4:	andeq	pc, r3, r8, lsl #23
   11ce8:	push	{r4, r5, r6, lr}
   11cec:	mov	r5, r1
   11cf0:	mov	r4, r0
   11cf4:	bl	11b74 <pclose@plt+0x730>
   11cf8:	cmp	r0, #0
   11cfc:	popne	{r4, r5, r6, pc}
   11d00:	ldr	r3, [pc, #24]	; 11d20 <pclose@plt+0x8dc>
   11d04:	ldr	r3, [r3, #8]
   11d08:	cmp	r3, #0
   11d0c:	popne	{r4, r5, r6, pc}
   11d10:	mov	r1, r5
   11d14:	mov	r0, r4
   11d18:	pop	{r4, r5, r6, lr}
   11d1c:	b	1124c <tgetstr@plt>
   11d20:	andeq	pc, r3, r8, lsl #23
   11d24:	push	{r4, r5, r6, lr}
   11d28:	mov	r4, r1
   11d2c:	mov	r1, r2
   11d30:	mov	r5, r2
   11d34:	bl	11ce8 <pclose@plt+0x8a4>
   11d38:	cmp	r0, #0
   11d3c:	str	r0, [r4]
   11d40:	popne	{r4, r5, r6, pc}
   11d44:	mov	r1, r5
   11d48:	ldr	r0, [pc, #20]	; 11d64 <pclose@plt+0x920>
   11d4c:	bl	11ce8 <pclose@plt+0x8a4>
   11d50:	cmp	r0, #0
   11d54:	strne	r0, [r4]
   11d58:	ldreq	r3, [pc, #8]	; 11d68 <pclose@plt+0x924>
   11d5c:	streq	r3, [r4]
   11d60:	pop	{r4, r5, r6, pc}
   11d64:	andeq	r7, r2, ip, ror #27
   11d68:	andeq	fp, r2, ip, lsr sp
   11d6c:	push	{r4, lr}
   11d70:	mov	r4, r0
   11d74:	bl	11b74 <pclose@plt+0x730>
   11d78:	cmp	r0, #0
   11d7c:	beq	11d98 <pclose@plt+0x954>
   11d80:	ldrb	r3, [r0]
   11d84:	subs	r0, r3, #48	; 0x30
   11d88:	movne	r0, #1
   11d8c:	cmp	r3, #0
   11d90:	moveq	r0, #0
   11d94:	pop	{r4, pc}
   11d98:	ldr	r3, [pc, #20]	; 11db4 <pclose@plt+0x970>
   11d9c:	ldr	r3, [r3, #8]
   11da0:	cmp	r3, #0
   11da4:	popne	{r4, pc}
   11da8:	mov	r0, r4
   11dac:	pop	{r4, lr}
   11db0:	b	110cc <tgetflag@plt>
   11db4:	andeq	pc, r3, r8, lsl #23
   11db8:	push	{r4, r5, r6, r7, r8, lr}
   11dbc:	mov	r4, r1
   11dc0:	ldrb	r3, [r0]
   11dc4:	ldrb	r1, [r1]
   11dc8:	cmp	r3, #0
   11dcc:	beq	11de4 <pclose@plt+0x9a0>
   11dd0:	cmp	r1, #0
   11dd4:	mov	r5, r0
   11dd8:	bne	11e08 <pclose@plt+0x9c4>
   11ddc:	mov	r0, r5
   11de0:	pop	{r4, r5, r6, r7, r8, pc}
   11de4:	cmp	r1, #0
   11de8:	beq	11df4 <pclose@plt+0x9b0>
   11dec:	mov	r0, r4
   11df0:	pop	{r4, r5, r6, r7, r8, pc}
   11df4:	ldr	r3, [pc, #80]	; 11e4c <pclose@plt+0xa08>
   11df8:	mov	r1, #1
   11dfc:	mov	r0, r2
   11e00:	str	r1, [r3, #12]
   11e04:	pop	{r4, r5, r6, r7, r8, pc}
   11e08:	ldr	r8, [pc, #64]	; 11e50 <pclose@plt+0xa0c>
   11e0c:	ldr	r6, [pc, #56]	; 11e4c <pclose@plt+0xa08>
   11e10:	mov	r7, #0
   11e14:	ldr	r1, [r8]
   11e18:	ldr	r2, [pc, #52]	; 11e54 <pclose@plt+0xa10>
   11e1c:	str	r7, [r6]
   11e20:	bl	11114 <tputs@plt>
   11e24:	ldr	r1, [r8]
   11e28:	ldr	r2, [pc, #36]	; 11e54 <pclose@plt+0xa10>
   11e2c:	mov	r0, r4
   11e30:	ldr	r8, [r6]
   11e34:	str	r7, [r6]
   11e38:	bl	11114 <tputs@plt>
   11e3c:	ldr	r3, [r6]
   11e40:	cmp	r8, r3
   11e44:	bge	11dec <pclose@plt+0x9a8>
   11e48:	b	11ddc <pclose@plt+0x998>
   11e4c:	andeq	pc, r3, r8, lsl #23
   11e50:	muleq	r4, ip, r9
   11e54:	andeq	r1, r1, ip, asr fp
   11e58:	ldr	r3, [pc, #36]	; 11e84 <pclose@plt+0xa40>
   11e5c:	ldr	r2, [pc, #36]	; 11e88 <pclose@plt+0xa44>
   11e60:	mov	r1, #1
   11e64:	ldr	r3, [r3]
   11e68:	cmp	r3, #0
   11e6c:	ldr	r3, [pc, #24]	; 11e8c <pclose@plt+0xa48>
   11e70:	bne	11e7c <pclose@plt+0xa38>
   11e74:	ldr	r0, [r3, #20]
   11e78:	b	11114 <tputs@plt>
   11e7c:	ldr	r0, [r3, #16]
   11e80:	b	11114 <tputs@plt>
   11e84:			; <UNDEFINED> instruction: 0x000439b4
   11e88:	andeq	r2, r2, r4, lsl #19
   11e8c:	andeq	pc, r3, r8, lsl #23
   11e90:	push	{r4, r5, r6, r7, r8, r9, lr}
   11e94:	sub	sp, sp, #68	; 0x44
   11e98:	ldr	r4, [pc, #592]	; 120f0 <pclose@plt+0xcac>
   11e9c:	ldr	r6, [pc, #592]	; 120f4 <pclose@plt+0xcb0>
   11ea0:	ldr	r2, [r4, #24]
   11ea4:	ldr	r3, [r6]
   11ea8:	cmp	r2, r0
   11eac:	str	r3, [sp, #60]	; 0x3c
   11eb0:	beq	11f1c <pclose@plt+0xad8>
   11eb4:	ldr	r3, [pc, #572]	; 120f8 <pclose@plt+0xcb4>
   11eb8:	ldr	r8, [pc, #572]	; 120fc <pclose@plt+0xcb8>
   11ebc:	mov	r2, #8
   11ec0:	cmp	r0, #0
   11ec4:	mov	r5, r0
   11ec8:	str	r2, [r3]
   11ecc:	ldr	r9, [r8]
   11ed0:	bne	11f34 <pclose@plt+0xaf0>
   11ed4:	add	lr, r4, #32
   11ed8:	mov	r7, sp
   11edc:	ldm	lr!, {r0, r1, r2, r3}
   11ee0:	mov	ip, r7
   11ee4:	stmia	ip!, {r0, r1, r2, r3}
   11ee8:	ldm	lr!, {r0, r1, r2, r3}
   11eec:	stmia	ip!, {r0, r1, r2, r3}
   11ef0:	ldm	lr!, {r0, r1, r2, r3}
   11ef4:	stmia	ip!, {r0, r1, r2, r3}
   11ef8:	ldm	lr, {r0, r1, r2}
   11efc:	stm	ip, {r0, r1, r2}
   11f00:	mov	r0, r9
   11f04:	bl	110e4 <fsync@plt>
   11f08:	mov	r2, r7
   11f0c:	ldr	r0, [r8]
   11f10:	mov	r1, #1
   11f14:	bl	1121c <tcsetattr@plt>
   11f18:	str	r5, [r4, #24]
   11f1c:	ldr	r2, [sp, #60]	; 0x3c
   11f20:	ldr	r3, [r6]
   11f24:	cmp	r2, r3
   11f28:	bne	120ec <pclose@plt+0xca8>
   11f2c:	add	sp, sp, #68	; 0x44
   11f30:	pop	{r4, r5, r6, r7, r8, r9, pc}
   11f34:	mov	r7, sp
   11f38:	mov	r0, r9
   11f3c:	mov	r1, r7
   11f40:	bl	11438 <tcgetattr@plt>
   11f44:	ldr	r3, [r4, #28]
   11f48:	cmp	r3, #0
   11f4c:	beq	11ff0 <pclose@plt+0xbac>
   11f50:	mov	r0, r7
   11f54:	bl	11300 <cfgetospeed@plt>
   11f58:	cmp	r0, #8
   11f5c:	beq	11f8c <pclose@plt+0xb48>
   11f60:	bls	12024 <pclose@plt+0xbe0>
   11f64:	cmp	r0, #13
   11f68:	beq	11f8c <pclose@plt+0xb48>
   11f6c:	bhi	12050 <pclose@plt+0xc0c>
   11f70:	cmp	r0, #10
   11f74:	beq	11f8c <pclose@plt+0xb48>
   11f78:	bcc	1209c <pclose@plt+0xc58>
   11f7c:	cmp	r0, #11
   11f80:	beq	11f8c <pclose@plt+0xb48>
   11f84:	cmp	r0, #12
   11f88:	bne	11f94 <pclose@plt+0xb50>
   11f8c:	ldr	r3, [pc, #364]	; 12100 <pclose@plt+0xcbc>
   11f90:	strh	r0, [r3]
   11f94:	ldr	r3, [sp, #4]
   11f98:	ldr	r2, [sp, #12]
   11f9c:	ldr	r1, [pc, #352]	; 12104 <pclose@plt+0xcc0>
   11fa0:	bic	r3, r3, #56	; 0x38
   11fa4:	ldrb	ip, [sp, #19]
   11fa8:	orr	r3, r3, #6144	; 0x1800
   11fac:	orr	r3, r3, #5
   11fb0:	bic	r2, r2, #122	; 0x7a
   11fb4:	str	r3, [sp, #4]
   11fb8:	ldr	r0, [pc, #328]	; 12108 <pclose@plt+0xcc4>
   11fbc:	ldr	r3, [pc, #328]	; 1210c <pclose@plt+0xcc8>
   11fc0:	str	r2, [sp, #12]
   11fc4:	str	ip, [r1]
   11fc8:	ldrb	r2, [sp, #20]
   11fcc:	ldrb	r1, [sp, #31]
   11fd0:	ldr	r9, [r8]
   11fd4:	str	r2, [r0]
   11fd8:	str	r1, [r3]
   11fdc:	mov	r2, #256	; 0x100
   11fe0:	mov	r3, #0
   11fe4:	strh	r2, [sp, #22]
   11fe8:	strb	r3, [sp, #32]
   11fec:	b	11f00 <pclose@plt+0xabc>
   11ff0:	mov	lr, r7
   11ff4:	add	ip, r4, #32
   11ff8:	ldm	lr!, {r0, r1, r2, r3}
   11ffc:	mov	r9, #1
   12000:	str	r9, [r4, #28]
   12004:	stmia	ip!, {r0, r1, r2, r3}
   12008:	ldm	lr!, {r0, r1, r2, r3}
   1200c:	stmia	ip!, {r0, r1, r2, r3}
   12010:	ldm	lr!, {r0, r1, r2, r3}
   12014:	stmia	ip!, {r0, r1, r2, r3}
   12018:	ldm	lr, {r0, r1, r2}
   1201c:	stm	ip, {r0, r1, r2}
   12020:	b	11f50 <pclose@plt+0xb0c>
   12024:	cmp	r0, #3
   12028:	beq	11f8c <pclose@plt+0xb48>
   1202c:	bls	12080 <pclose@plt+0xc3c>
   12030:	cmp	r0, #5
   12034:	beq	11f8c <pclose@plt+0xb48>
   12038:	bcc	120dc <pclose@plt+0xc98>
   1203c:	cmp	r0, #6
   12040:	beq	11f8c <pclose@plt+0xb48>
   12044:	cmp	r0, #7
   12048:	beq	11f8c <pclose@plt+0xb48>
   1204c:	b	11f94 <pclose@plt+0xb50>
   12050:	cmp	r0, #15
   12054:	beq	11f8c <pclose@plt+0xb48>
   12058:	bcc	120cc <pclose@plt+0xc88>
   1205c:	ldr	r3, [pc, #172]	; 12110 <pclose@plt+0xccc>
   12060:	cmp	r0, r3
   12064:	beq	120bc <pclose@plt+0xc78>
   12068:	add	r3, r3, #1
   1206c:	cmp	r0, r3
   12070:	ldreq	r3, [pc, #136]	; 12100 <pclose@plt+0xcbc>
   12074:	moveq	r2, #17
   12078:	strheq	r2, [r3]
   1207c:	b	11f94 <pclose@plt+0xb50>
   12080:	cmp	r0, #1
   12084:	beq	11f8c <pclose@plt+0xb48>
   12088:	bhi	120ac <pclose@plt+0xc68>
   1208c:	ldr	r3, [pc, #108]	; 12100 <pclose@plt+0xcbc>
   12090:	mov	r2, #0
   12094:	strh	r2, [r3]
   12098:	b	11f94 <pclose@plt+0xb50>
   1209c:	ldr	r3, [pc, #92]	; 12100 <pclose@plt+0xcbc>
   120a0:	mov	r2, #9
   120a4:	strh	r2, [r3]
   120a8:	b	11f94 <pclose@plt+0xb50>
   120ac:	ldr	r3, [pc, #76]	; 12100 <pclose@plt+0xcbc>
   120b0:	mov	r2, #2
   120b4:	strh	r2, [r3]
   120b8:	b	11f94 <pclose@plt+0xb50>
   120bc:	ldr	r3, [pc, #60]	; 12100 <pclose@plt+0xcbc>
   120c0:	mov	r2, #16
   120c4:	strh	r2, [r3]
   120c8:	b	11f94 <pclose@plt+0xb50>
   120cc:	ldr	r3, [pc, #44]	; 12100 <pclose@plt+0xcbc>
   120d0:	mov	r2, #14
   120d4:	strh	r2, [r3]
   120d8:	b	11f94 <pclose@plt+0xb50>
   120dc:	ldr	r3, [pc, #28]	; 12100 <pclose@plt+0xcbc>
   120e0:	mov	r2, #4
   120e4:	strh	r2, [r3]
   120e8:	b	11f94 <pclose@plt+0xb50>
   120ec:	bl	111bc <__stack_chk_fail@plt>
   120f0:	andeq	pc, r3, r8, lsl #23
   120f4:			; <UNDEFINED> instruction: 0x0003ddb0
   120f8:			; <UNDEFINED> instruction: 0x000439b0
   120fc:			; <UNDEFINED> instruction: 0x00043ab4
   12100:	andeq	pc, r3, r8, ror #22
   12104:	muleq	r4, r8, r9
   12108:	muleq	r4, r4, r9
   1210c:	ldrdeq	r3, [r4], -r4
   12110:	andeq	r1, r0, r1
   12114:	push	{r4, r5, lr}
   12118:	sub	sp, sp, #20
   1211c:	ldr	r5, [pc, #284]	; 12240 <pclose@plt+0xdfc>
   12120:	add	r2, sp, #4
   12124:	ldr	r1, [pc, #280]	; 12244 <pclose@plt+0xe00>
   12128:	ldr	r3, [r5]
   1212c:	mov	r0, #2
   12130:	str	r3, [sp, #12]
   12134:	bl	111f8 <ioctl@plt>
   12138:	cmp	r0, #0
   1213c:	bne	1219c <pclose@plt+0xd58>
   12140:	ldrh	r3, [sp, #4]
   12144:	ldrh	r4, [sp, #6]
   12148:	cmp	r3, #0
   1214c:	beq	12194 <pclose@plt+0xd50>
   12150:	ldr	r2, [pc, #240]	; 12248 <pclose@plt+0xe04>
   12154:	cmp	r4, #0
   12158:	str	r3, [r2]
   1215c:	bne	121d0 <pclose@plt+0xd8c>
   12160:	ldr	r0, [pc, #228]	; 1224c <pclose@plt+0xe08>
   12164:	bl	19b7c <pclose@plt+0x8738>
   12168:	cmp	r0, #0
   1216c:	beq	12218 <pclose@plt+0xdd4>
   12170:	mov	r2, #10
   12174:	mov	r1, #0
   12178:	bl	110fc <strtol@plt>
   1217c:	ldr	r2, [pc, #204]	; 12250 <pclose@plt+0xe0c>
   12180:	str	r0, [r2]
   12184:	cmp	r0, #0
   12188:	movle	r3, #80	; 0x50
   1218c:	strle	r3, [r2]
   12190:	b	121e0 <pclose@plt+0xd9c>
   12194:	cmp	r4, #0
   12198:	bne	121a0 <pclose@plt+0xd5c>
   1219c:	mov	r4, #0
   121a0:	ldr	r0, [pc, #172]	; 12254 <pclose@plt+0xe10>
   121a4:	bl	19b7c <pclose@plt+0x8738>
   121a8:	cmp	r0, #0
   121ac:	beq	121f8 <pclose@plt+0xdb4>
   121b0:	mov	r2, #10
   121b4:	mov	r1, #0
   121b8:	bl	110fc <strtol@plt>
   121bc:	ldr	r3, [pc, #132]	; 12248 <pclose@plt+0xe04>
   121c0:	str	r0, [r3]
   121c4:	cmp	r0, #0
   121c8:	movle	r2, #24
   121cc:	strle	r2, [r3]
   121d0:	cmp	r4, #0
   121d4:	beq	12160 <pclose@plt+0xd1c>
   121d8:	ldr	r3, [pc, #112]	; 12250 <pclose@plt+0xe0c>
   121dc:	str	r4, [r3]
   121e0:	ldr	r2, [sp, #12]
   121e4:	ldr	r3, [r5]
   121e8:	cmp	r2, r3
   121ec:	bne	1223c <pclose@plt+0xdf8>
   121f0:	add	sp, sp, #20
   121f4:	pop	{r4, r5, pc}
   121f8:	ldr	r0, [pc, #88]	; 12258 <pclose@plt+0xe14>
   121fc:	bl	11c9c <pclose@plt+0x858>
   12200:	ldr	r3, [pc, #64]	; 12248 <pclose@plt+0xe04>
   12204:	cmp	r0, #0
   12208:	strgt	r0, [r3]
   1220c:	bgt	121d0 <pclose@plt+0xd8c>
   12210:	ldr	r0, [r3]
   12214:	b	121c4 <pclose@plt+0xd80>
   12218:	ldr	r0, [pc, #60]	; 1225c <pclose@plt+0xe18>
   1221c:	bl	11c9c <pclose@plt+0x858>
   12220:	cmp	r0, #0
   12224:	ldrgt	r3, [pc, #36]	; 12250 <pclose@plt+0xe0c>
   12228:	strgt	r0, [r3]
   1222c:	bgt	121e0 <pclose@plt+0xd9c>
   12230:	ldr	r2, [pc, #24]	; 12250 <pclose@plt+0xe0c>
   12234:	ldr	r0, [r2]
   12238:	b	12184 <pclose@plt+0xd40>
   1223c:	bl	111bc <__stack_chk_fail@plt>
   12240:			; <UNDEFINED> instruction: 0x0003ddb0
   12244:	andeq	r5, r0, r3, lsl r4
   12248:	muleq	r4, ip, r9
   1224c:	strdeq	r7, [r2], -ip
   12250:	andeq	r3, r4, r8, lsr #19
   12254:	strdeq	r7, [r2], -r0
   12258:	strdeq	r7, [r2], -r8
   1225c:	andeq	r7, r2, r4, lsl #28
   12260:	push	{r4, lr}
   12264:	sub	sp, sp, #8
   12268:	ldr	r4, [pc, #396]	; 123fc <pclose@plt+0xfb8>
   1226c:	ldr	r2, [pc, #396]	; 12400 <pclose@plt+0xfbc>
   12270:	sub	r0, r0, #1
   12274:	ldr	r3, [r4]
   12278:	str	r2, [sp]
   1227c:	str	r3, [sp, #4]
   12280:	cmp	r0, #39	; 0x27
   12284:	ldrls	pc, [pc, r0, lsl #2]
   12288:	b	123f0 <pclose@plt+0xfac>
   1228c:	andeq	r2, r1, r0, asr r3
   12290:	andeq	r2, r1, r0, ror #6
   12294:	andeq	r2, r1, r0, ror r3
   12298:	andeq	r2, r1, r0, lsl #7
   1229c:	muleq	r1, r0, r3
   122a0:	andeq	r2, r1, r0, lsr #7
   122a4:			; <UNDEFINED> instruction: 0x000123b0
   122a8:	andeq	r2, r1, r0, asr #7
   122ac:	ldrdeq	r2, [r1], -r0
   122b0:	strdeq	r2, [r1], -r0
   122b4:	strdeq	r2, [r1], -r0
   122b8:	strdeq	r2, [r1], -r0
   122bc:	strdeq	r2, [r1], -r0
   122c0:	strdeq	r2, [r1], -r0
   122c4:	strdeq	r2, [r1], -r0
   122c8:	strdeq	r2, [r1], -r0
   122cc:	strdeq	r2, [r1], -r0
   122d0:	strdeq	r2, [r1], -r0
   122d4:	strdeq	r2, [r1], -r0
   122d8:	strdeq	r2, [r1], -r0
   122dc:	strdeq	r2, [r1], -r0
   122e0:	strdeq	r2, [r1], -r0
   122e4:	strdeq	r2, [r1], -r0
   122e8:	strdeq	r2, [r1], -r0
   122ec:	strdeq	r2, [r1], -r0
   122f0:	strdeq	r2, [r1], -r0
   122f4:	strdeq	r2, [r1], -r0
   122f8:	strdeq	r2, [r1], -r0
   122fc:	strdeq	r2, [r1], -r0
   12300:	strdeq	r2, [r1], -r0
   12304:	strdeq	r2, [r1], -r0
   12308:	strdeq	r2, [r1], -r0
   1230c:	strdeq	r2, [r1], -r0
   12310:	strdeq	r2, [r1], -r0
   12314:	strdeq	r2, [r1], -r0
   12318:	strdeq	r2, [r1], -r0
   1231c:	strdeq	r2, [r1], -r0
   12320:	strdeq	r2, [r1], -r0
   12324:	strdeq	r2, [r1], -r0
   12328:	andeq	r2, r1, ip, lsr #6
   1232c:	ldr	r0, [pc, #208]	; 12404 <pclose@plt+0xfc0>
   12330:	mov	r3, #11
   12334:	strh	r3, [r0, #92]!	; 0x5c
   12338:	ldr	r2, [sp, #4]
   1233c:	ldr	r3, [r4]
   12340:	cmp	r2, r3
   12344:	bne	123f8 <pclose@plt+0xfb4>
   12348:	add	sp, sp, #8
   1234c:	pop	{r4, pc}
   12350:	mov	r1, sp
   12354:	ldr	r0, [pc, #172]	; 12408 <pclose@plt+0xfc4>
   12358:	bl	11ce8 <pclose@plt+0x8a4>
   1235c:	b	12338 <pclose@plt+0xef4>
   12360:	mov	r1, sp
   12364:	ldr	r0, [pc, #160]	; 1240c <pclose@plt+0xfc8>
   12368:	bl	11ce8 <pclose@plt+0x8a4>
   1236c:	b	12338 <pclose@plt+0xef4>
   12370:	mov	r1, sp
   12374:	ldr	r0, [pc, #148]	; 12410 <pclose@plt+0xfcc>
   12378:	bl	11ce8 <pclose@plt+0x8a4>
   1237c:	b	12338 <pclose@plt+0xef4>
   12380:	mov	r1, sp
   12384:	ldr	r0, [pc, #136]	; 12414 <pclose@plt+0xfd0>
   12388:	bl	11ce8 <pclose@plt+0x8a4>
   1238c:	b	12338 <pclose@plt+0xef4>
   12390:	mov	r1, sp
   12394:	ldr	r0, [pc, #124]	; 12418 <pclose@plt+0xfd4>
   12398:	bl	11ce8 <pclose@plt+0x8a4>
   1239c:	b	12338 <pclose@plt+0xef4>
   123a0:	mov	r1, sp
   123a4:	ldr	r0, [pc, #112]	; 1241c <pclose@plt+0xfd8>
   123a8:	bl	11ce8 <pclose@plt+0x8a4>
   123ac:	b	12338 <pclose@plt+0xef4>
   123b0:	mov	r1, sp
   123b4:	ldr	r0, [pc, #100]	; 12420 <pclose@plt+0xfdc>
   123b8:	bl	11ce8 <pclose@plt+0x8a4>
   123bc:	b	12338 <pclose@plt+0xef4>
   123c0:	mov	r1, sp
   123c4:	ldr	r0, [pc, #88]	; 12424 <pclose@plt+0xfe0>
   123c8:	bl	11ce8 <pclose@plt+0x8a4>
   123cc:	b	12338 <pclose@plt+0xef4>
   123d0:	mov	r1, sp
   123d4:	ldr	r0, [pc, #76]	; 12428 <pclose@plt+0xfe4>
   123d8:	bl	11ce8 <pclose@plt+0x8a4>
   123dc:	cmp	r0, #0
   123e0:	ldreq	r0, [pc, #28]	; 12404 <pclose@plt+0xfc0>
   123e4:	moveq	r3, #127	; 0x7f
   123e8:	strheq	r3, [r0, #92]!	; 0x5c
   123ec:	b	12338 <pclose@plt+0xef4>
   123f0:	mov	r0, #0
   123f4:	b	12338 <pclose@plt+0xef4>
   123f8:	bl	111bc <__stack_chk_fail@plt>
   123fc:			; <UNDEFINED> instruction: 0x0003ddb0
   12400:	andeq	pc, r3, r4, ror #23
   12404:	andeq	pc, r3, r8, lsl #23
   12408:	andeq	r7, r2, r8, lsl #28
   1240c:	andeq	r7, r2, ip, lsl #28
   12410:	andeq	r7, r2, r0, lsl lr
   12414:	andeq	r7, r2, r4, lsl lr
   12418:	andeq	r7, r2, r8, lsl lr
   1241c:	andeq	r7, r2, ip, lsl lr
   12420:	andeq	r7, r2, r0, lsr #28
   12424:	andeq	r7, r2, r4, lsr #28
   12428:	andeq	r7, r2, r8, lsr #28
   1242c:	push	{r4, r5, r6, r7, r8, r9, lr}
   12430:	sub	sp, sp, #2064	; 0x810
   12434:	ldr	r6, [pc, #1492]	; 12a10 <pclose@plt+0x15cc>
   12438:	sub	sp, sp, #4
   1243c:	ldr	r0, [pc, #1488]	; 12a14 <pclose@plt+0x15d0>
   12440:	ldr	r3, [r6]
   12444:	ldr	r4, [pc, #1484]	; 12a18 <pclose@plt+0x15d4>
   12448:	str	r3, [sp, #2060]	; 0x80c
   1244c:	bl	19b7c <pclose@plt+0x8738>
   12450:	mov	r3, #0
   12454:	ldr	r1, [pc, #1472]	; 12a1c <pclose@plt+0x15d8>
   12458:	str	r3, [r4, #8]
   1245c:	ldr	r7, [pc, #1468]	; 12a20 <pclose@plt+0x15dc>
   12460:	ldr	r5, [pc, #1468]	; 12a24 <pclose@plt+0x15e0>
   12464:	cmp	r0, r3
   12468:	movne	r1, r0
   1246c:	add	r0, sp, #12
   12470:	bl	11108 <tgetent@plt>
   12474:	cmp	r0, #1
   12478:	movne	r3, #1
   1247c:	ldr	r0, [pc, #1444]	; 12a28 <pclose@plt+0x15e4>
   12480:	strne	r3, [r4, #8]
   12484:	bl	11d6c <pclose@plt+0x928>
   12488:	cmp	r0, #0
   1248c:	movne	r3, #1
   12490:	strne	r3, [r4, #8]
   12494:	bl	12114 <pclose@plt+0xcd0>
   12498:	bl	234b4 <error@@Base+0x710>
   1249c:	ldr	r0, [pc, #1416]	; 12a2c <pclose@plt+0x15e8>
   124a0:	bl	11d6c <pclose@plt+0x928>
   124a4:	ldr	r3, [pc, #1412]	; 12a30 <pclose@plt+0x15ec>
   124a8:	str	r0, [r3]
   124ac:	ldr	r0, [pc, #1408]	; 12a34 <pclose@plt+0x15f0>
   124b0:	bl	11d6c <pclose@plt+0x928>
   124b4:	ldr	r3, [pc, #1404]	; 12a38 <pclose@plt+0x15f4>
   124b8:	str	r0, [r3]
   124bc:	ldr	r0, [pc, #1400]	; 12a3c <pclose@plt+0x15f8>
   124c0:	bl	11d6c <pclose@plt+0x928>
   124c4:	str	r0, [r7]
   124c8:	ldr	r0, [pc, #1392]	; 12a40 <pclose@plt+0x15fc>
   124cc:	bl	11d6c <pclose@plt+0x928>
   124d0:	str	r0, [r5]
   124d4:	ldr	r0, [pc, #1384]	; 12a44 <pclose@plt+0x1600>
   124d8:	bl	11d6c <pclose@plt+0x928>
   124dc:	ldr	r3, [pc, #1380]	; 12a48 <pclose@plt+0x1604>
   124e0:	str	r0, [r3]
   124e4:	ldr	r0, [pc, #1376]	; 12a4c <pclose@plt+0x1608>
   124e8:	bl	11c9c <pclose@plt+0x858>
   124ec:	ldr	r2, [pc, #1372]	; 12a50 <pclose@plt+0x160c>
   124f0:	cmp	r0, #0
   124f4:	str	r0, [r2]
   124f8:	blt	1290c <pclose@plt+0x14c8>
   124fc:	ldr	r3, [pc, #1360]	; 12a54 <pclose@plt+0x1610>
   12500:	ldr	r2, [pc, #1360]	; 12a58 <pclose@plt+0x1614>
   12504:	ldr	r1, [pc, #1360]	; 12a5c <pclose@plt+0x1618>
   12508:	str	r0, [r3]
   1250c:	ldr	r3, [pc, #1356]	; 12a60 <pclose@plt+0x161c>
   12510:	str	r0, [r2]
   12514:	ldr	r2, [pc, #1352]	; 12a64 <pclose@plt+0x1620>
   12518:	str	r0, [r3]
   1251c:	ldr	r3, [pc, #1348]	; 12a68 <pclose@plt+0x1624>
   12520:	str	r0, [r1]
   12524:	ldr	r1, [pc, #1344]	; 12a6c <pclose@plt+0x1628>
   12528:	str	r0, [r3]
   1252c:	ldrne	r3, [pc, #1340]	; 12a70 <pclose@plt+0x162c>
   12530:	str	r0, [r2]
   12534:	movne	r2, #0
   12538:	str	r0, [r1]
   1253c:	strne	r2, [r3]
   12540:	add	r3, sp, #8
   12544:	str	r3, [sp, #4]
   12548:	ldr	r3, [pc, #1316]	; 12a74 <pclose@plt+0x1630>
   1254c:	ldr	r1, [sp, #4]
   12550:	ldr	r0, [pc, #1312]	; 12a78 <pclose@plt+0x1634>
   12554:	str	r3, [sp, #8]
   12558:	bl	11ce8 <pclose@plt+0x8a4>
   1255c:	ldr	r1, [sp, #4]
   12560:	cmp	r0, #0
   12564:	ldrbne	r2, [r0]
   12568:	ldrne	r3, [pc, #1292]	; 12a7c <pclose@plt+0x1638>
   1256c:	ldr	r0, [pc, #1292]	; 12a80 <pclose@plt+0x163c>
   12570:	strbne	r2, [r3]
   12574:	bl	11ce8 <pclose@plt+0x8a4>
   12578:	ldr	r1, [sp, #4]
   1257c:	cmp	r0, #0
   12580:	strne	r0, [r4, #1156]	; 0x484
   12584:	ldreq	r3, [pc, #1272]	; 12a84 <pclose@plt+0x1640>
   12588:	ldr	r0, [pc, #1272]	; 12a88 <pclose@plt+0x1644>
   1258c:	streq	r3, [r4, #1156]	; 0x484
   12590:	bl	11ce8 <pclose@plt+0x8a4>
   12594:	ldr	r1, [sp, #4]
   12598:	cmp	r0, #0
   1259c:	strne	r0, [r4, #1160]	; 0x488
   125a0:	ldreq	r3, [pc, #1244]	; 12a84 <pclose@plt+0x1640>
   125a4:	ldr	r0, [pc, #1248]	; 12a8c <pclose@plt+0x1648>
   125a8:	streq	r3, [r4, #1160]	; 0x488
   125ac:	bl	11ce8 <pclose@plt+0x8a4>
   125b0:	ldr	r1, [sp, #4]
   125b4:	cmp	r0, #0
   125b8:	strne	r0, [r4, #1164]	; 0x48c
   125bc:	ldreq	r3, [pc, #1216]	; 12a84 <pclose@plt+0x1640>
   125c0:	ldr	r0, [pc, #1224]	; 12a90 <pclose@plt+0x164c>
   125c4:	streq	r3, [r4, #1164]	; 0x48c
   125c8:	bl	11ce8 <pclose@plt+0x8a4>
   125cc:	ldr	r1, [sp, #4]
   125d0:	cmp	r0, #0
   125d4:	strne	r0, [r4, #1168]	; 0x490
   125d8:	ldreq	r3, [pc, #1188]	; 12a84 <pclose@plt+0x1640>
   125dc:	ldr	r0, [pc, #1200]	; 12a94 <pclose@plt+0x1650>
   125e0:	streq	r3, [r4, #1168]	; 0x490
   125e4:	bl	11ce8 <pclose@plt+0x8a4>
   125e8:	cmp	r0, #0
   125ec:	str	r0, [r4, #20]
   125f0:	beq	128a8 <pclose@plt+0x1464>
   125f4:	ldrb	r3, [r0]
   125f8:	cmp	r3, #0
   125fc:	beq	128a8 <pclose@plt+0x1464>
   12600:	ldr	r1, [sp, #4]
   12604:	ldr	r0, [pc, #1164]	; 12a98 <pclose@plt+0x1654>
   12608:	bl	11ce8 <pclose@plt+0x8a4>
   1260c:	ldr	r3, [r5]
   12610:	cmp	r3, #0
   12614:	str	r0, [r4, #16]
   12618:	beq	12630 <pclose@plt+0x11ec>
   1261c:	cmp	r0, #0
   12620:	beq	128e0 <pclose@plt+0x149c>
   12624:	ldrb	r3, [r0]
   12628:	cmp	r3, #0
   1262c:	beq	128e0 <pclose@plt+0x149c>
   12630:	ldr	r1, [sp, #4]
   12634:	ldr	r0, [pc, #1120]	; 12a9c <pclose@plt+0x1658>
   12638:	bl	11ce8 <pclose@plt+0x8a4>
   1263c:	cmp	r0, #0
   12640:	str	r0, [r4, #1172]	; 0x494
   12644:	beq	128bc <pclose@plt+0x1478>
   12648:	ldrb	r3, [r0]
   1264c:	cmp	r3, #0
   12650:	beq	128bc <pclose@plt+0x1478>
   12654:	ldr	r1, [sp, #4]
   12658:	ldr	r0, [pc, #1088]	; 12aa0 <pclose@plt+0x165c>
   1265c:	bl	11ce8 <pclose@plt+0x8a4>
   12660:	cmp	r0, #0
   12664:	str	r0, [r4, #1176]	; 0x498
   12668:	beq	12678 <pclose@plt+0x1234>
   1266c:	ldrb	r3, [r0]
   12670:	cmp	r3, #0
   12674:	bne	128d0 <pclose@plt+0x148c>
   12678:	ldr	r2, [pc, #1060]	; 12aa4 <pclose@plt+0x1660>
   1267c:	ldr	r3, [pc, #1024]	; 12a84 <pclose@plt+0x1640>
   12680:	mov	r1, #0
   12684:	str	r1, [r2]
   12688:	str	r3, [r4, #1176]	; 0x498
   1268c:	ldr	r1, [sp, #4]
   12690:	ldr	r0, [pc, #1040]	; 12aa8 <pclose@plt+0x1664>
   12694:	bl	11ce8 <pclose@plt+0x8a4>
   12698:	cmp	r0, #0
   1269c:	str	r0, [r4, #1180]	; 0x49c
   126a0:	beq	128f4 <pclose@plt+0x14b0>
   126a4:	ldr	r2, [sp, #4]
   126a8:	ldr	r1, [pc, #1020]	; 12aac <pclose@plt+0x1668>
   126ac:	ldr	r0, [pc, #1020]	; 12ab0 <pclose@plt+0x166c>
   126b0:	bl	11d24 <pclose@plt+0x8e0>
   126b4:	ldr	r8, [r4, #1180]	; 0x49c
   126b8:	ldr	r5, [r4, #1184]	; 0x4a0
   126bc:	ldr	r1, [sp, #4]
   126c0:	ldr	r0, [pc, #1004]	; 12ab4 <pclose@plt+0x1670>
   126c4:	bl	11ce8 <pclose@plt+0x8a4>
   126c8:	cmp	r0, #0
   126cc:	str	r0, [r4, #1188]	; 0x4a4
   126d0:	streq	r5, [r4, #1192]	; 0x4a8
   126d4:	streq	r8, [r4, #1188]	; 0x4a4
   126d8:	beq	126ec <pclose@plt+0x12a8>
   126dc:	ldr	r2, [sp, #4]
   126e0:	ldr	r1, [pc, #976]	; 12ab8 <pclose@plt+0x1674>
   126e4:	ldr	r0, [pc, #976]	; 12abc <pclose@plt+0x1678>
   126e8:	bl	11d24 <pclose@plt+0x8e0>
   126ec:	ldr	r1, [sp, #4]
   126f0:	ldr	r0, [pc, #968]	; 12ac0 <pclose@plt+0x167c>
   126f4:	ldr	r8, [r4, #1180]	; 0x49c
   126f8:	ldr	r5, [r4, #1184]	; 0x4a0
   126fc:	bl	11ce8 <pclose@plt+0x8a4>
   12700:	cmp	r0, #0
   12704:	str	r0, [r4, #1196]	; 0x4ac
   12708:	streq	r5, [r4, #1200]	; 0x4b0
   1270c:	streq	r8, [r4, #1196]	; 0x4ac
   12710:	beq	12724 <pclose@plt+0x12e0>
   12714:	ldr	r2, [sp, #4]
   12718:	ldr	r1, [pc, #932]	; 12ac4 <pclose@plt+0x1680>
   1271c:	ldr	r0, [pc, #932]	; 12ac8 <pclose@plt+0x1684>
   12720:	bl	11d24 <pclose@plt+0x8e0>
   12724:	ldr	r1, [sp, #4]
   12728:	ldr	r0, [pc, #924]	; 12acc <pclose@plt+0x1688>
   1272c:	ldr	r8, [r4, #1180]	; 0x49c
   12730:	ldr	r5, [r4, #1184]	; 0x4a0
   12734:	bl	11ce8 <pclose@plt+0x8a4>
   12738:	cmp	r0, #0
   1273c:	str	r0, [r4, #1204]	; 0x4b4
   12740:	streq	r5, [r4, #1208]	; 0x4b8
   12744:	streq	r8, [r4, #1204]	; 0x4b4
   12748:	beq	1275c <pclose@plt+0x1318>
   1274c:	ldr	r2, [sp, #4]
   12750:	ldr	r1, [pc, #888]	; 12ad0 <pclose@plt+0x168c>
   12754:	ldr	r0, [pc, #876]	; 12ac8 <pclose@plt+0x1684>
   12758:	bl	11d24 <pclose@plt+0x8e0>
   1275c:	ldr	r1, [sp, #4]
   12760:	ldr	r0, [pc, #876]	; 12ad4 <pclose@plt+0x1690>
   12764:	bl	11ce8 <pclose@plt+0x8a4>
   12768:	cmp	r0, #0
   1276c:	strne	r0, [r4, #1212]	; 0x4bc
   12770:	ldreq	r3, [pc, #780]	; 12a84 <pclose@plt+0x1640>
   12774:	ldr	r0, [pc, #860]	; 12ad8 <pclose@plt+0x1694>
   12778:	streq	r3, [r4, #1212]	; 0x4bc
   1277c:	bl	11d6c <pclose@plt+0x928>
   12780:	cmp	r0, #0
   12784:	beq	12950 <pclose@plt+0x150c>
   12788:	ldr	r3, [pc, #844]	; 12adc <pclose@plt+0x1698>
   1278c:	str	r3, [r4, #1216]	; 0x4c0
   12790:	ldr	r1, [sp, #4]
   12794:	ldr	r0, [pc, #836]	; 12ae0 <pclose@plt+0x169c>
   12798:	bl	11ce8 <pclose@plt+0x8a4>
   1279c:	ldr	r3, [r4, #1176]	; 0x498
   127a0:	ldr	r1, [pc, #732]	; 12a84 <pclose@plt+0x1640>
   127a4:	ldrb	r2, [r3]
   127a8:	cmp	r0, #0
   127ac:	movne	r8, r0
   127b0:	moveq	r8, r1
   127b4:	cmp	r2, #0
   127b8:	moveq	r5, r1
   127bc:	bne	129d0 <pclose@plt+0x158c>
   127c0:	mov	r1, r5
   127c4:	ldr	r2, [pc, #792]	; 12ae4 <pclose@plt+0x16a0>
   127c8:	mov	r0, r8
   127cc:	bl	11db8 <pclose@plt+0x974>
   127d0:	ldr	r1, [sp, #4]
   127d4:	str	r0, [r4, #1220]	; 0x4c4
   127d8:	ldr	r0, [pc, #776]	; 12ae8 <pclose@plt+0x16a4>
   127dc:	bl	11ce8 <pclose@plt+0x8a4>
   127e0:	ldr	r3, [r4, #1176]	; 0x498
   127e4:	ldr	r1, [pc, #664]	; 12a84 <pclose@plt+0x1640>
   127e8:	ldrb	r2, [r3]
   127ec:	cmp	r0, #0
   127f0:	movne	r9, r0
   127f4:	moveq	r9, r1
   127f8:	cmp	r2, #0
   127fc:	moveq	r5, r1
   12800:	bne	1298c <pclose@plt+0x1548>
   12804:	ldr	r8, [pc, #736]	; 12aec <pclose@plt+0x16a8>
   12808:	mov	r1, r5
   1280c:	mov	r2, r8
   12810:	mov	r0, r9
   12814:	bl	11db8 <pclose@plt+0x974>
   12818:	ldr	r1, [sp, #4]
   1281c:	ldr	r9, [pc, #608]	; 12a84 <pclose@plt+0x1640>
   12820:	str	r0, [r4, #1224]	; 0x4c8
   12824:	ldr	r0, [pc, #708]	; 12af0 <pclose@plt+0x16ac>
   12828:	bl	11ce8 <pclose@plt+0x8a4>
   1282c:	ldr	r1, [sp, #4]
   12830:	cmp	r0, #0
   12834:	movne	r8, r0
   12838:	ldr	r0, [pc, #692]	; 12af4 <pclose@plt+0x16b0>
   1283c:	str	r8, [r4, #1228]	; 0x4cc
   12840:	bl	11ce8 <pclose@plt+0x8a4>
   12844:	ldr	r1, [sp, #4]
   12848:	cmp	r0, #0
   1284c:	movne	r5, r0
   12850:	ldr	r0, [pc, #672]	; 12af8 <pclose@plt+0x16b4>
   12854:	moveq	r5, r9
   12858:	bl	11ce8 <pclose@plt+0x8a4>
   1285c:	ldr	r3, [r7]
   12860:	cmp	r0, #0
   12864:	movne	r1, r0
   12868:	moveq	r1, r9
   1286c:	cmp	r3, #0
   12870:	beq	12978 <pclose@plt+0x1534>
   12874:	ldrb	r3, [r5]
   12878:	str	r5, [r4, #1232]	; 0x4d0
   1287c:	cmp	r3, #0
   12880:	moveq	r2, #1
   12884:	ldreq	r3, [pc, #624]	; 12afc <pclose@plt+0x16b8>
   12888:	streq	r2, [r3]
   1288c:	ldr	r2, [sp, #2060]	; 0x80c
   12890:	ldr	r3, [r6]
   12894:	cmp	r2, r3
   12898:	bne	12a0c <pclose@plt+0x15c8>
   1289c:	add	sp, sp, #2064	; 0x810
   128a0:	add	sp, sp, #4
   128a4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   128a8:	ldr	r2, [pc, #468]	; 12a84 <pclose@plt+0x1640>
   128ac:	mov	r3, #1
   128b0:	str	r2, [r4, #20]
   128b4:	str	r3, [r4, #12]
   128b8:	b	12600 <pclose@plt+0x11bc>
   128bc:	ldr	r2, [pc, #572]	; 12b00 <pclose@plt+0x16bc>
   128c0:	mov	r3, #1
   128c4:	str	r2, [r4, #1172]	; 0x494
   128c8:	str	r3, [r4, #12]
   128cc:	b	12654 <pclose@plt+0x1210>
   128d0:	ldr	r3, [pc, #460]	; 12aa4 <pclose@plt+0x1660>
   128d4:	mov	r2, #1
   128d8:	str	r2, [r3]
   128dc:	b	1268c <pclose@plt+0x1248>
   128e0:	ldr	r2, [pc, #412]	; 12a84 <pclose@plt+0x1640>
   128e4:	mov	r3, #1
   128e8:	str	r2, [r4, #16]
   128ec:	str	r3, [r4, #12]
   128f0:	b	12630 <pclose@plt+0x11ec>
   128f4:	ldr	r3, [pc, #392]	; 12a84 <pclose@plt+0x1640>
   128f8:	mov	r5, r3
   128fc:	str	r3, [r4, #1180]	; 0x49c
   12900:	str	r3, [r4, #1184]	; 0x4a0
   12904:	mov	r8, r3
   12908:	b	126bc <pclose@plt+0x1278>
   1290c:	ldr	r0, [pc, #320]	; 12a54 <pclose@plt+0x1610>
   12910:	ldr	r1, [pc, #324]	; 12a5c <pclose@plt+0x1618>
   12914:	mov	r3, #0
   12918:	str	r3, [r0]
   1291c:	str	r3, [r2]
   12920:	str	r3, [r1]
   12924:	ldr	lr, [pc, #300]	; 12a58 <pclose@plt+0x1614>
   12928:	ldr	ip, [pc, #304]	; 12a60 <pclose@plt+0x161c>
   1292c:	ldr	r0, [pc, #312]	; 12a6c <pclose@plt+0x1628>
   12930:	ldr	r1, [pc, #300]	; 12a64 <pclose@plt+0x1620>
   12934:	ldr	r2, [pc, #300]	; 12a68 <pclose@plt+0x1624>
   12938:	str	r3, [lr]
   1293c:	str	r3, [ip]
   12940:	str	r3, [r0]
   12944:	str	r3, [r1]
   12948:	str	r3, [r2]
   1294c:	b	12540 <pclose@plt+0x10fc>
   12950:	ldr	r1, [sp, #4]
   12954:	ldr	r0, [pc, #424]	; 12b04 <pclose@plt+0x16c0>
   12958:	bl	11ce8 <pclose@plt+0x8a4>
   1295c:	cmp	r0, #0
   12960:	str	r0, [r4, #1216]	; 0x4c0
   12964:	beq	12788 <pclose@plt+0x1344>
   12968:	ldrb	r3, [r0]
   1296c:	cmp	r3, #0
   12970:	beq	12788 <pclose@plt+0x1344>
   12974:	b	12790 <pclose@plt+0x134c>
   12978:	mov	r0, r5
   1297c:	mov	r2, r9
   12980:	bl	11db8 <pclose@plt+0x974>
   12984:	mov	r5, r0
   12988:	b	12874 <pclose@plt+0x1430>
   1298c:	ldr	r2, [pc, #372]	; 12b08 <pclose@plt+0x16c4>
   12990:	mov	r0, r3
   12994:	mov	r1, #0
   12998:	ldr	r2, [r2]
   1299c:	ldr	r5, [sp, #8]
   129a0:	sub	r2, r2, #1
   129a4:	bl	1118c <tgoto@plt>
   129a8:	mov	r1, r0
   129ac:	mov	r0, r5
   129b0:	bl	11228 <strcpy@plt>
   129b4:	ldr	r5, [sp, #8]
   129b8:	mov	r0, r5
   129bc:	bl	112dc <strlen@plt>
   129c0:	add	r0, r0, #1
   129c4:	add	r0, r5, r0
   129c8:	str	r0, [sp, #8]
   129cc:	b	12804 <pclose@plt+0x13c0>
   129d0:	mov	r2, #0
   129d4:	mov	r1, r2
   129d8:	mov	r0, r3
   129dc:	ldr	r5, [sp, #8]
   129e0:	bl	1118c <tgoto@plt>
   129e4:	mov	r1, r0
   129e8:	mov	r0, r5
   129ec:	bl	11228 <strcpy@plt>
   129f0:	ldr	r5, [sp, #8]
   129f4:	mov	r0, r5
   129f8:	bl	112dc <strlen@plt>
   129fc:	add	r0, r0, #1
   12a00:	add	r0, r5, r0
   12a04:	str	r0, [sp, #8]
   12a08:	b	127c0 <pclose@plt+0x137c>
   12a0c:	bl	111bc <__stack_chk_fail@plt>
   12a10:			; <UNDEFINED> instruction: 0x0003ddb0
   12a14:	andeq	r7, r2, r4, lsr lr
   12a18:	andeq	pc, r3, r8, lsl #23
   12a1c:	andeq	r7, r2, ip, lsr #28
   12a20:	andeq	r3, r4, ip, lsl #19
   12a24:			; <UNDEFINED> instruction: 0x000439b4
   12a28:	andeq	r7, r2, ip, lsr lr
   12a2c:	andeq	r7, r2, r0, asr #28
   12a30:			; <UNDEFINED> instruction: 0x000439b8
   12a34:	andeq	r7, r2, r4, asr #28
   12a38:	andeq	r3, r4, r8, lsl #19
   12a3c:	andeq	r7, r2, r8, asr #28
   12a40:	andeq	r7, r2, ip, asr #28
   12a44:	strdeq	r8, [r2], -r0
   12a48:	andeq	r3, r4, r8, asr #19
   12a4c:	andeq	r7, r2, r0, asr lr
   12a50:	muleq	r4, r0, r9
   12a54:	andeq	r3, r4, ip, lsr #19
   12a58:	andeq	r3, r4, ip, asr #19
   12a5c:	andeq	r3, r4, r0, lsr #19
   12a60:	andeq	r3, r4, r4, asr #19
   12a64:	andeq	r3, r4, r4, lsr #19
   12a68:	andeq	r3, r4, r0, asr #19
   12a6c:	ldrdeq	r3, [r4], -r0
   12a70:	andeq	r3, r4, r4, lsl #21
   12a74:	andeq	pc, r3, ip, lsl #24
   12a78:	andeq	r7, r2, r4, asr lr
   12a7c:	andeq	pc, r3, r4, ror #22
   12a80:	andeq	r7, r2, r8, asr lr
   12a84:	andeq	fp, r2, ip, lsr sp
   12a88:	andeq	r7, r2, ip, asr lr
   12a8c:	andeq	r7, r2, r0, ror #28
   12a90:	andeq	r7, r2, r4, ror #28
   12a94:	andeq	r7, r2, r8, ror #28
   12a98:	andeq	r7, r2, ip, ror #28
   12a9c:	andeq	r7, r2, r0, ror lr
   12aa0:	andeq	r7, r2, r8, ror lr
   12aa4:			; <UNDEFINED> instruction: 0x000439bc
   12aa8:	andeq	r7, r2, ip, ror lr
   12aac:	andeq	r0, r4, r8, lsr #32
   12ab0:	andeq	fp, r2, r0, lsr #23
   12ab4:	andeq	r7, r2, r0, lsl #29
   12ab8:	andeq	r0, r4, r0, lsr r0
   12abc:	andeq	r7, r2, r4, lsl #29
   12ac0:	andeq	r7, r2, r8, lsl #29
   12ac4:	andeq	r0, r4, r8, lsr r0
   12ac8:	andeq	r7, r2, ip, ror #27
   12acc:	andeq	r7, r2, ip, lsl #29
   12ad0:	andeq	r0, r4, r0, asr #32
   12ad4:	muleq	r2, r0, lr
   12ad8:	muleq	r2, r4, lr
   12adc:	muleq	r2, r8, lr
   12ae0:	andeq	r7, r2, r0, lsr #29
   12ae4:	andeq	r7, r2, r4, lsr #29
   12ae8:	andeq	r8, r2, r4, asr #11
   12aec:	andeq	r7, r2, r8, lsr #29
   12af0:	andeq	r7, r2, ip, lsr #29
   12af4:			; <UNDEFINED> instruction: 0x00027eb0
   12af8:			; <UNDEFINED> instruction: 0x00027eb4
   12afc:	andeq	r0, r4, r4, ror #20
   12b00:	andeq	r7, r2, r4, ror lr
   12b04:	muleq	r2, ip, lr
   12b08:	muleq	r4, ip, r9
   12b0c:	ldr	r3, [pc, #200]	; 12bdc <pclose@plt+0x1798>
   12b10:	push	{r4, r5, r6, lr}
   12b14:	ldr	r3, [r3]
   12b18:	cmp	r3, #0
   12b1c:	beq	12b7c <pclose@plt+0x1738>
   12b20:	ldr	r3, [pc, #184]	; 12be0 <pclose@plt+0x179c>
   12b24:	ldr	r6, [pc, #184]	; 12be4 <pclose@plt+0x17a0>
   12b28:	ldr	r3, [r3]
   12b2c:	cmp	r3, #0
   12b30:	beq	12ba4 <pclose@plt+0x1760>
   12b34:	ldr	r3, [pc, #172]	; 12be8 <pclose@plt+0x17a4>
   12b38:	ldr	r3, [r3]
   12b3c:	cmp	r3, #0
   12b40:	beq	12bc8 <pclose@plt+0x1784>
   12b44:	ldr	r5, [pc, #160]	; 12bec <pclose@plt+0x17a8>
   12b48:	ldr	r3, [r5]
   12b4c:	cmp	r3, #1
   12b50:	ble	12b70 <pclose@plt+0x172c>
   12b54:	mov	r4, #1
   12b58:	mov	r0, #10
   12b5c:	bl	22984 <pclose@plt+0x11540>
   12b60:	ldr	r3, [r5]
   12b64:	add	r4, r4, #1
   12b68:	cmp	r3, r4
   12b6c:	bgt	12b58 <pclose@plt+0x1714>
   12b70:	mov	r3, #1
   12b74:	str	r3, [r6, #1236]	; 0x4d4
   12b78:	pop	{r4, r5, r6, pc}
   12b7c:	ldr	r3, [pc, #104]	; 12bec <pclose@plt+0x17a8>
   12b80:	ldr	r6, [pc, #92]	; 12be4 <pclose@plt+0x17a0>
   12b84:	ldr	r2, [pc, #100]	; 12bf0 <pclose@plt+0x17ac>
   12b88:	ldr	r1, [r3]
   12b8c:	ldr	r0, [r6, #1164]	; 0x48c
   12b90:	bl	11114 <tputs@plt>
   12b94:	ldr	r3, [pc, #68]	; 12be0 <pclose@plt+0x179c>
   12b98:	ldr	r3, [r3]
   12b9c:	cmp	r3, #0
   12ba0:	bne	12b34 <pclose@plt+0x16f0>
   12ba4:	ldr	r3, [pc, #64]	; 12bec <pclose@plt+0x17a8>
   12ba8:	ldr	r2, [pc, #64]	; 12bf0 <pclose@plt+0x17ac>
   12bac:	ldr	r0, [r6, #1156]	; 0x484
   12bb0:	ldr	r1, [r3]
   12bb4:	bl	11114 <tputs@plt>
   12bb8:	ldr	r3, [pc, #40]	; 12be8 <pclose@plt+0x17a4>
   12bbc:	ldr	r3, [r3]
   12bc0:	cmp	r3, #0
   12bc4:	bne	12b44 <pclose@plt+0x1700>
   12bc8:	ldr	r2, [pc, #32]	; 12bf0 <pclose@plt+0x17ac>
   12bcc:	mov	r1, #1
   12bd0:	ldr	r0, [r6, #1228]	; 0x4cc
   12bd4:	bl	11114 <tputs@plt>
   12bd8:	b	12b70 <pclose@plt+0x172c>
   12bdc:	andeq	r3, r4, r8, asr sl
   12be0:	andeq	r3, r4, r0, lsr sl
   12be4:	andeq	pc, r3, r8, lsl #23
   12be8:	andeq	r3, r4, r4, lsr #20
   12bec:	muleq	r4, ip, r9
   12bf0:	andeq	r2, r2, r4, lsl #19
   12bf4:	push	{r4, lr}
   12bf8:	ldr	r4, [pc, #116]	; 12c74 <pclose@plt+0x1830>
   12bfc:	ldr	r3, [r4, #1236]	; 0x4d4
   12c00:	cmp	r3, #0
   12c04:	popeq	{r4, pc}
   12c08:	ldr	r3, [pc, #104]	; 12c78 <pclose@plt+0x1834>
   12c0c:	ldr	r3, [r3]
   12c10:	cmp	r3, #0
   12c14:	beq	12c4c <pclose@plt+0x1808>
   12c18:	ldr	r3, [pc, #92]	; 12c7c <pclose@plt+0x1838>
   12c1c:	ldr	r3, [r3]
   12c20:	cmp	r3, #0
   12c24:	beq	12c34 <pclose@plt+0x17f0>
   12c28:	mov	r3, #0
   12c2c:	str	r3, [r4, #1236]	; 0x4d4
   12c30:	pop	{r4, pc}
   12c34:	ldr	r3, [pc, #68]	; 12c80 <pclose@plt+0x183c>
   12c38:	ldr	r2, [pc, #68]	; 12c84 <pclose@plt+0x1840>
   12c3c:	ldr	r0, [r4, #1168]	; 0x490
   12c40:	ldr	r1, [r3]
   12c44:	bl	11114 <tputs@plt>
   12c48:	b	12c28 <pclose@plt+0x17e4>
   12c4c:	ldr	r3, [pc, #44]	; 12c80 <pclose@plt+0x183c>
   12c50:	ldr	r2, [pc, #44]	; 12c84 <pclose@plt+0x1840>
   12c54:	ldr	r0, [r4, #1160]	; 0x488
   12c58:	ldr	r1, [r3]
   12c5c:	bl	11114 <tputs@plt>
   12c60:	ldr	r3, [pc, #20]	; 12c7c <pclose@plt+0x1838>
   12c64:	ldr	r3, [r3]
   12c68:	cmp	r3, #0
   12c6c:	bne	12c28 <pclose@plt+0x17e4>
   12c70:	b	12c34 <pclose@plt+0x17f0>
   12c74:	andeq	pc, r3, r8, lsl #23
   12c78:	andeq	r3, r4, r0, lsr sl
   12c7c:	andeq	r3, r4, r8, asr sl
   12c80:	muleq	r4, ip, r9
   12c84:	andeq	r2, r2, r4, lsl #19
   12c88:	ldr	r3, [pc, #12]	; 12c9c <pclose@plt+0x1858>
   12c8c:	ldr	r2, [pc, #12]	; 12ca0 <pclose@plt+0x185c>
   12c90:	mov	r1, #1
   12c94:	ldr	r0, [r3, #1220]	; 0x4c4
   12c98:	b	11114 <tputs@plt>
   12c9c:	andeq	pc, r3, r8, lsl #23
   12ca0:	andeq	r2, r2, r4, lsl #19
   12ca4:	ldr	r1, [pc, #16]	; 12cbc <pclose@plt+0x1878>
   12ca8:	ldr	r3, [pc, #16]	; 12cc0 <pclose@plt+0x187c>
   12cac:	ldr	r2, [pc, #16]	; 12cc4 <pclose@plt+0x1880>
   12cb0:	ldr	r1, [r1]
   12cb4:	ldr	r0, [r3, #1232]	; 0x4d0
   12cb8:	b	11114 <tputs@plt>
   12cbc:	muleq	r4, ip, r9
   12cc0:	andeq	pc, r3, r8, lsl #23
   12cc4:	andeq	r2, r2, r4, lsl #19
   12cc8:	ldr	r3, [pc, #12]	; 12cdc <pclose@plt+0x1898>
   12ccc:	ldr	r2, [pc, #12]	; 12ce0 <pclose@plt+0x189c>
   12cd0:	mov	r1, #1
   12cd4:	ldr	r0, [r3, #1224]	; 0x4c8
   12cd8:	b	11114 <tputs@plt>
   12cdc:	andeq	pc, r3, r8, lsl #23
   12ce0:	andeq	r2, r2, r4, lsl #19
   12ce4:	ldr	r3, [pc, #12]	; 12cf8 <pclose@plt+0x18b4>
   12ce8:	ldr	r2, [pc, #12]	; 12cfc <pclose@plt+0x18b8>
   12cec:	mov	r1, #1
   12cf0:	ldr	r0, [r3, #1228]	; 0x4cc
   12cf4:	b	11114 <tputs@plt>
   12cf8:	andeq	pc, r3, r8, lsl #23
   12cfc:	andeq	r2, r2, r4, lsl #19
   12d00:	bx	lr
   12d04:	ldr	r3, [pc, #32]	; 12d2c <pclose@plt+0x18e8>
   12d08:	mov	r2, r0
   12d0c:	push	{r4, lr}
   12d10:	mov	r1, #0
   12d14:	ldr	r0, [r3, #1176]	; 0x498
   12d18:	bl	1118c <tgoto@plt>
   12d1c:	ldr	r2, [pc, #12]	; 12d30 <pclose@plt+0x18ec>
   12d20:	mov	r1, #1
   12d24:	pop	{r4, lr}
   12d28:	b	11114 <tputs@plt>
   12d2c:	andeq	pc, r3, r8, lsl #23
   12d30:	andeq	r2, r2, r4, lsl #19
   12d34:	ldr	r3, [pc, #28]	; 12d58 <pclose@plt+0x1914>
   12d38:	ldr	r0, [r3, #1212]	; 0x4bc
   12d3c:	ldrb	r3, [r0]
   12d40:	cmp	r3, #0
   12d44:	bxeq	lr
   12d48:	ldr	r3, [pc, #12]	; 12d5c <pclose@plt+0x1918>
   12d4c:	ldr	r2, [pc, #12]	; 12d60 <pclose@plt+0x191c>
   12d50:	ldr	r1, [r3]
   12d54:	b	11114 <tputs@plt>
   12d58:	andeq	pc, r3, r8, lsl #23
   12d5c:	muleq	r4, ip, r9
   12d60:	andeq	r2, r2, r4, lsl #19
   12d64:	ldr	r3, [pc, #20]	; 12d80 <pclose@plt+0x193c>
   12d68:	ldr	r3, [r3]
   12d6c:	cmp	r3, #2
   12d70:	beq	12d7c <pclose@plt+0x1938>
   12d74:	mov	r0, #7
   12d78:	b	22984 <pclose@plt+0x11540>
   12d7c:	b	12d34 <pclose@plt+0x18f0>
   12d80:	andeq	r3, r4, ip, lsr sl
   12d84:	ldr	r1, [pc, #16]	; 12d9c <pclose@plt+0x1958>
   12d88:	ldr	r3, [pc, #16]	; 12da0 <pclose@plt+0x195c>
   12d8c:	ldr	r2, [pc, #16]	; 12da4 <pclose@plt+0x1960>
   12d90:	ldr	r1, [r1]
   12d94:	ldr	r0, [r3, #1172]	; 0x494
   12d98:	b	11114 <tputs@plt>
   12d9c:	muleq	r4, ip, r9
   12da0:	andeq	pc, r3, r8, lsl #23
   12da4:	andeq	r2, r2, r4, lsl #19
   12da8:	ldr	r3, [pc, #12]	; 12dbc <pclose@plt+0x1978>
   12dac:	ldr	r2, [pc, #12]	; 12dc0 <pclose@plt+0x197c>
   12db0:	mov	r1, #1
   12db4:	ldr	r0, [r3, #20]
   12db8:	b	11114 <tputs@plt>
   12dbc:	andeq	pc, r3, r8, lsl #23
   12dc0:	andeq	r2, r2, r4, lsl #19
   12dc4:	tst	r0, #32
   12dc8:	push	{r4, r5, r6, r7, r8, lr}
   12dcc:	mov	r4, r0
   12dd0:	ldrne	r3, [pc, #144]	; 12e68 <pclose@plt+0x1a24>
   12dd4:	ldr	r5, [pc, #144]	; 12e6c <pclose@plt+0x1a28>
   12dd8:	ldrne	r3, [r3]
   12ddc:	orrne	r4, r0, r3
   12de0:	tst	r4, #64	; 0x40
   12de4:	orrne	r4, r4, #8
   12de8:	andeq	r7, r4, #8
   12dec:	movne	r7, #8
   12df0:	tst	r4, #1
   12df4:	bic	r6, r4, #96	; 0x60
   12df8:	bne	12e54 <pclose@plt+0x1a10>
   12dfc:	tst	r4, #2
   12e00:	bne	12e40 <pclose@plt+0x19fc>
   12e04:	tst	r4, #4
   12e08:	bne	12e2c <pclose@plt+0x19e8>
   12e0c:	cmp	r7, #0
   12e10:	beq	12e24 <pclose@plt+0x19e0>
   12e14:	ldr	r2, [pc, #84]	; 12e70 <pclose@plt+0x1a2c>
   12e18:	mov	r1, #1
   12e1c:	ldr	r0, [r5, #1180]	; 0x49c
   12e20:	bl	11114 <tputs@plt>
   12e24:	str	r6, [r5, #1240]	; 0x4d8
   12e28:	pop	{r4, r5, r6, r7, r8, pc}
   12e2c:	ldr	r2, [pc, #60]	; 12e70 <pclose@plt+0x1a2c>
   12e30:	mov	r1, #1
   12e34:	ldr	r0, [r5, #1204]	; 0x4b4
   12e38:	bl	11114 <tputs@plt>
   12e3c:	b	12e0c <pclose@plt+0x19c8>
   12e40:	ldr	r2, [pc, #40]	; 12e70 <pclose@plt+0x1a2c>
   12e44:	mov	r1, #1
   12e48:	ldr	r0, [r5, #1196]	; 0x4ac
   12e4c:	bl	11114 <tputs@plt>
   12e50:	b	12e04 <pclose@plt+0x19c0>
   12e54:	ldr	r2, [pc, #20]	; 12e70 <pclose@plt+0x1a2c>
   12e58:	mov	r1, #1
   12e5c:	ldr	r0, [r5, #1188]	; 0x4a4
   12e60:	bl	11114 <tputs@plt>
   12e64:	b	12dfc <pclose@plt+0x19b8>
   12e68:	andeq	lr, r3, r8, lsr #32
   12e6c:	andeq	pc, r3, r8, lsl #23
   12e70:	andeq	r2, r2, r4, lsl #19
   12e74:	push	{r4, lr}
   12e78:	ldr	r4, [pc, #132]	; 12f04 <pclose@plt+0x1ac0>
   12e7c:	ldr	r3, [r4, #1240]	; 0x4d8
   12e80:	tst	r3, #8
   12e84:	bne	12eec <pclose@plt+0x1aa8>
   12e88:	tst	r3, #4
   12e8c:	bne	12ed4 <pclose@plt+0x1a90>
   12e90:	tst	r3, #2
   12e94:	bne	12ebc <pclose@plt+0x1a78>
   12e98:	tst	r3, #1
   12e9c:	beq	12eb0 <pclose@plt+0x1a6c>
   12ea0:	ldr	r2, [pc, #96]	; 12f08 <pclose@plt+0x1ac4>
   12ea4:	mov	r1, #1
   12ea8:	ldr	r0, [r4, #1192]	; 0x4a8
   12eac:	bl	11114 <tputs@plt>
   12eb0:	mov	r3, #0
   12eb4:	str	r3, [r4, #1240]	; 0x4d8
   12eb8:	pop	{r4, pc}
   12ebc:	ldr	r2, [pc, #68]	; 12f08 <pclose@plt+0x1ac4>
   12ec0:	mov	r1, #1
   12ec4:	ldr	r0, [r4, #1200]	; 0x4b0
   12ec8:	bl	11114 <tputs@plt>
   12ecc:	ldr	r3, [r4, #1240]	; 0x4d8
   12ed0:	b	12e98 <pclose@plt+0x1a54>
   12ed4:	ldr	r2, [pc, #44]	; 12f08 <pclose@plt+0x1ac4>
   12ed8:	mov	r1, #1
   12edc:	ldr	r0, [r4, #1208]	; 0x4b8
   12ee0:	bl	11114 <tputs@plt>
   12ee4:	ldr	r3, [r4, #1240]	; 0x4d8
   12ee8:	b	12e90 <pclose@plt+0x1a4c>
   12eec:	ldr	r2, [pc, #20]	; 12f08 <pclose@plt+0x1ac4>
   12ef0:	mov	r1, #1
   12ef4:	ldr	r0, [r4, #1184]	; 0x4a0
   12ef8:	bl	11114 <tputs@plt>
   12efc:	ldr	r3, [r4, #1240]	; 0x4d8
   12f00:	b	12e88 <pclose@plt+0x1a44>
   12f04:	andeq	pc, r3, r8, lsl #23
   12f08:	andeq	r2, r2, r4, lsl #19
   12f0c:	ldr	r3, [pc, #72]	; 12f5c <pclose@plt+0x1b18>
   12f10:	push	{r4, lr}
   12f14:	mov	r1, #1
   12f18:	ldr	r3, [r3]
   12f1c:	ldr	r4, [pc, #60]	; 12f60 <pclose@plt+0x1b1c>
   12f20:	cmp	r3, #0
   12f24:	ldr	r2, [pc, #56]	; 12f64 <pclose@plt+0x1b20>
   12f28:	ldrne	r0, [r4, #1224]	; 0x4c8
   12f2c:	ldreq	r0, [r4, #1228]	; 0x4cc
   12f30:	bl	11114 <tputs@plt>
   12f34:	ldr	r4, [r4, #1240]	; 0x4d8
   12f38:	cmp	r4, #0
   12f3c:	beq	12f54 <pclose@plt+0x1b10>
   12f40:	bl	12e74 <pclose@plt+0x1a30>
   12f44:	bl	11e58 <pclose@plt+0xa14>
   12f48:	mov	r0, r4
   12f4c:	pop	{r4, lr}
   12f50:	b	12dc4 <pclose@plt+0x1980>
   12f54:	pop	{r4, lr}
   12f58:	b	11e58 <pclose@plt+0xa14>
   12f5c:	andeq	r3, r4, r8, ror sl
   12f60:	andeq	pc, r3, r8, lsl #23
   12f64:	andeq	r2, r2, r4, lsl #19
   12f68:	tst	r0, #32
   12f6c:	ldr	r2, [pc, #64]	; 12fb4 <pclose@plt+0x1b70>
   12f70:	ldrne	r3, [pc, #64]	; 12fb8 <pclose@plt+0x1b74>
   12f74:	moveq	r3, r0
   12f78:	ldr	r2, [r2, #1240]	; 0x4d8
   12f7c:	ldrne	r3, [r3]
   12f80:	orrne	r3, r0, r3
   12f84:	tst	r3, #64	; 0x40
   12f88:	orrne	r3, r3, #8
   12f8c:	bic	r3, r3, #96	; 0x60
   12f90:	eor	r3, r3, r2
   12f94:	bics	r3, r3, #16
   12f98:	bxeq	lr
   12f9c:	push	{r4, lr}
   12fa0:	mov	r4, r0
   12fa4:	bl	12e74 <pclose@plt+0x1a30>
   12fa8:	mov	r0, r4
   12fac:	pop	{r4, lr}
   12fb0:	b	12dc4 <pclose@plt+0x1980>
   12fb4:	andeq	pc, r3, r8, lsl #23
   12fb8:	andeq	lr, r3, r8, lsr #32
   12fbc:	tst	r0, #32
   12fc0:	ldrne	r3, [pc, #60]	; 13004 <pclose@plt+0x1bc0>
   12fc4:	ldrne	r3, [r3]
   12fc8:	orrne	r0, r0, r3
   12fcc:	tst	r0, #64	; 0x40
   12fd0:	orrne	r0, r0, #8
   12fd4:	tst	r1, #32
   12fd8:	bic	r0, r0, #96	; 0x60
   12fdc:	ldrne	r3, [pc, #32]	; 13004 <pclose@plt+0x1bc0>
   12fe0:	ldrne	r3, [r3]
   12fe4:	orrne	r1, r1, r3
   12fe8:	tst	r1, #64	; 0x40
   12fec:	orrne	r1, r1, #8
   12ff0:	bic	r1, r1, #96	; 0x60
   12ff4:	sub	r0, r1, r0
   12ff8:	clz	r0, r0
   12ffc:	lsr	r0, r0, #5
   13000:	bx	lr
   13004:	andeq	lr, r3, r8, lsr #32
   13008:	tst	r0, #32
   1300c:	ldrne	r3, [pc, #20]	; 13028 <pclose@plt+0x1be4>
   13010:	ldrne	r3, [r3]
   13014:	orrne	r0, r0, r3
   13018:	tst	r0, #64	; 0x40
   1301c:	orrne	r0, r0, #8
   13020:	bic	r0, r0, #96	; 0x60
   13024:	bx	lr
   13028:	andeq	lr, r3, r8, lsr #32
   1302c:	ldr	r3, [pc, #12]	; 13040 <pclose@plt+0x1bfc>
   13030:	ldr	r2, [pc, #12]	; 13044 <pclose@plt+0x1c00>
   13034:	mov	r1, #1
   13038:	ldr	r0, [r3, #1216]	; 0x4c0
   1303c:	b	11114 <tputs@plt>
   13040:	andeq	pc, r3, r8, lsl #23
   13044:	andeq	r2, r2, r4, lsl #19
   13048:	push	{r4, r5, r6, r7, r8, lr}
   1304c:	subs	r7, r2, #0
   13050:	mov	r6, r0
   13054:	mov	r8, r1
   13058:	mov	r5, r3
   1305c:	beq	13098 <pclose@plt+0x1c54>
   13060:	mov	r0, #0
   13064:	bl	23360 <error@@Base+0x5bc>
   13068:	mvn	r3, #0
   1306c:	mvn	r2, #0
   13070:	cmp	r1, r3
   13074:	cmpeq	r0, r2
   13078:	beq	13088 <pclose@plt+0x1c44>
   1307c:	bl	13bf4 <pclose@plt+0x27b0>
   13080:	cmp	r0, #0
   13084:	beq	130d0 <pclose@plt+0x1c8c>
   13088:	mov	r1, #0
   1308c:	ldr	r0, [pc, #248]	; 1318c <pclose@plt+0x1d48>
   13090:	pop	{r4, r5, r6, r7, r8, lr}
   13094:	b	22da4 <error@@Base>
   13098:	mvn	r0, #0
   1309c:	bl	23360 <error@@Base+0x5bc>
   130a0:	mvn	r3, #0
   130a4:	mvn	r2, #0
   130a8:	cmp	r1, r3
   130ac:	cmpeq	r0, r2
   130b0:	bne	130c4 <pclose@plt+0x1c80>
   130b4:	mov	r1, #0
   130b8:	ldr	r0, [pc, #208]	; 13190 <pclose@plt+0x1d4c>
   130bc:	pop	{r4, r5, r6, r7, r8, lr}
   130c0:	b	22da4 <error@@Base>
   130c4:	bl	13bf4 <pclose@plt+0x27b0>
   130c8:	cmp	r0, #0
   130cc:	bne	130b4 <pclose@plt+0x1c70>
   130d0:	bl	13ad8 <pclose@plt+0x2694>
   130d4:	cmn	r0, #1
   130d8:	cmpne	r0, #10
   130dc:	mov	r4, r0
   130e0:	beq	13148 <pclose@plt+0x1d04>
   130e4:	cmp	r0, r6
   130e8:	bne	130d0 <pclose@plt+0x1c8c>
   130ec:	sub	r5, r5, #1
   130f0:	cmp	r5, #0
   130f4:	bgt	130d0 <pclose@plt+0x1c8c>
   130f8:	cmp	r7, #0
   130fc:	ldrne	r6, [pc, #144]	; 13194 <pclose@plt+0x1d50>
   13100:	beq	13180 <pclose@plt+0x1d3c>
   13104:	mov	r5, #0
   13108:	blx	r6
   1310c:	cmn	r0, #1
   13110:	beq	13170 <pclose@plt+0x1d2c>
   13114:	cmp	r4, r0
   13118:	addeq	r5, r5, #1
   1311c:	beq	13108 <pclose@plt+0x1cc4>
   13120:	cmp	r0, r8
   13124:	bne	13108 <pclose@plt+0x1cc4>
   13128:	subs	r5, r5, #1
   1312c:	bcs	13108 <pclose@plt+0x1cc4>
   13130:	bl	13a88 <pclose@plt+0x2644>
   13134:	cmp	r7, #0
   13138:	movne	r2, r5
   1313c:	moveq	r2, #1
   13140:	pop	{r4, r5, r6, r7, r8, lr}
   13144:	b	1d7f0 <pclose@plt+0xc3ac>
   13148:	cmp	r7, #0
   1314c:	beq	13160 <pclose@plt+0x1d1c>
   13150:	mov	r1, #0
   13154:	ldr	r0, [pc, #60]	; 13198 <pclose@plt+0x1d54>
   13158:	pop	{r4, r5, r6, r7, r8, lr}
   1315c:	b	22da4 <error@@Base>
   13160:	mov	r1, r7
   13164:	ldr	r0, [pc, #48]	; 1319c <pclose@plt+0x1d58>
   13168:	pop	{r4, r5, r6, r7, r8, lr}
   1316c:	b	22da4 <error@@Base>
   13170:	mov	r1, #0
   13174:	ldr	r0, [pc, #36]	; 131a0 <pclose@plt+0x1d5c>
   13178:	pop	{r4, r5, r6, r7, r8, lr}
   1317c:	b	22da4 <error@@Base>
   13180:	bl	13f60 <pclose@plt+0x2b1c>
   13184:	ldr	r6, [pc, #24]	; 131a4 <pclose@plt+0x1d60>
   13188:	b	13104 <pclose@plt+0x1cc0>
   1318c:			; <UNDEFINED> instruction: 0x00027eb8
   13190:	andeq	r7, r2, ip, asr #29
   13194:	ldrdeq	r3, [r1], -r8
   13198:	andeq	r7, r2, r4, ror #29
   1319c:	strdeq	r7, [r2], -ip
   131a0:	andeq	r7, r2, r8, lsl pc
   131a4:	andeq	r3, r1, r0, ror #30
   131a8:	ldr	r3, [pc, #1760]	; 13890 <pclose@plt+0x244c>
   131ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   131b0:	sub	sp, sp, #148	; 0x94
   131b4:	ldr	fp, [pc, #1752]	; 13894 <pclose@plt+0x2450>
   131b8:	ldr	r5, [r3]
   131bc:	ldr	r3, [fp]
   131c0:	cmp	r5, #0
   131c4:	str	r3, [sp, #140]	; 0x8c
   131c8:	beq	13750 <pclose@plt+0x230c>
   131cc:	ldr	r1, [r5]
   131d0:	add	r8, r5, #16384	; 0x4000
   131d4:	cmp	r1, r5
   131d8:	ldrd	r6, [r8, #40]	; 0x28
   131dc:	beq	131f0 <pclose@plt+0x1dac>
   131e0:	ldrd	r2, [r1, #16]
   131e4:	cmp	r3, r7
   131e8:	cmpeq	r2, r6
   131ec:	beq	1340c <pclose@plt+0x1fc8>
   131f0:	lsl	sl, r6, #22
   131f4:	lsr	sl, sl, #22
   131f8:	add	r2, sl, #1
   131fc:	lsl	sl, sl, #4
   13200:	add	r3, r5, sl
   13204:	lsl	r2, r2, #4
   13208:	ldr	r4, [r3, #24]
   1320c:	add	r9, r5, r2
   13210:	cmp	r4, r9
   13214:	str	r2, [sp, #24]
   13218:	bne	1322c <pclose@plt+0x1de8>
   1321c:	b	13444 <pclose@plt+0x2000>
   13220:	ldr	r4, [r4, #8]
   13224:	cmp	r4, r9
   13228:	beq	13444 <pclose@plt+0x2000>
   1322c:	ldrd	r2, [r4, #16]
   13230:	cmp	r3, r7
   13234:	cmpeq	r2, r6
   13238:	bne	13220 <pclose@plt+0x1ddc>
   1323c:	ldr	r3, [r8, #48]	; 0x30
   13240:	ldr	r2, [r4, #24]
   13244:	cmp	r3, r2
   13248:	bcc	13554 <pclose@plt+0x2110>
   1324c:	mov	r0, r2
   13250:	mov	r1, #0
   13254:	mov	r3, #0
   13258:	strd	r0, [sp, #8]
   1325c:	str	r3, [sp, #28]
   13260:	lsl	r1, r7, #13
   13264:	orr	r1, r1, r6, lsr #19
   13268:	lsl	r0, r6, #13
   1326c:	ldr	r9, [pc, #1572]	; 13898 <pclose@plt+0x2454>
   13270:	ldrd	r6, [sp, #8]
   13274:	ldr	r3, [r9]
   13278:	adds	r6, r6, r0
   1327c:	adc	r7, r7, r1
   13280:	cmp	r3, #0
   13284:	strd	r6, [sp, #8]
   13288:	bne	132c8 <pclose@plt+0x1e84>
   1328c:	ldr	r3, [r8, #20]
   13290:	tst	r3, #8
   13294:	bne	13560 <pclose@plt+0x211c>
   13298:	tst	r3, #16
   1329c:	bne	13650 <pclose@plt+0x220c>
   132a0:	ldrd	r0, [r8, #56]	; 0x38
   132a4:	mvn	r7, #0
   132a8:	mvn	r6, #0
   132ac:	cmp	r1, r7
   132b0:	cmpeq	r0, r6
   132b4:	beq	132c8 <pclose@plt+0x1e84>
   132b8:	ldrd	r6, [sp, #8]
   132bc:	cmp	r6, r0
   132c0:	sbcs	r3, r7, r1
   132c4:	bge	13750 <pclose@plt+0x230c>
   132c8:	ldrd	r0, [r8, #24]
   132cc:	ldrd	r6, [sp, #8]
   132d0:	add	r3, r8, #32
   132d4:	str	r3, [sp, #20]
   132d8:	cmp	r1, r7
   132dc:	cmpeq	r0, r6
   132e0:	beq	13330 <pclose@plt+0x1eec>
   132e4:	ldr	r3, [r8, #20]
   132e8:	tst	r3, #1
   132ec:	moveq	r3, #63	; 0x3f
   132f0:	streq	r3, [sp, #16]
   132f4:	beq	13428 <pclose@plt+0x1fe4>
   132f8:	mov	r7, #0
   132fc:	ldrd	r2, [sp, #8]
   13300:	ldr	r0, [r8, #16]
   13304:	str	r7, [sp]
   13308:	bl	11204 <lseek64@plt>
   1330c:	mvn	r3, #0
   13310:	mvn	r2, #0
   13314:	cmp	r1, r3
   13318:	cmpeq	r0, r2
   1331c:	beq	13870 <pclose@plt+0x242c>
   13320:	ldrd	r0, [sp, #8]
   13324:	ldr	r3, [sp, #20]
   13328:	ldr	r2, [r4, #24]
   1332c:	strd	r0, [r3, #-8]
   13330:	ldr	r3, [pc, #1380]	; 1389c <pclose@plt+0x2458>
   13334:	ldr	ip, [r3, #4]
   13338:	cmn	ip, #1
   1333c:	str	ip, [sp, #16]
   13340:	beq	13604 <pclose@plt+0x21c0>
   13344:	ldr	r0, [pc, #1364]	; 138a0 <pclose@plt+0x245c>
   13348:	add	r1, r4, r2
   1334c:	ldr	r0, [r0]
   13350:	strb	ip, [r1, #28]
   13354:	cmp	r0, #0
   13358:	mvn	r1, #0
   1335c:	str	r1, [r3, #4]
   13360:	beq	13570 <pclose@plt+0x212c>
   13364:	ldr	r3, [sp, #20]
   13368:	ldrd	r6, [r3, #-8]
   1336c:	adds	r0, r6, #1
   13370:	ldr	r3, [sp, #20]
   13374:	adc	r1, r7, #0
   13378:	add	r2, r2, #1
   1337c:	strd	r0, [r3, #-8]
   13380:	ldr	r1, [r5]
   13384:	str	r2, [r4, #24]
   13388:	ldr	r3, [r8, #48]	; 0x30
   1338c:	cmp	r4, r1
   13390:	beq	133f0 <pclose@plt+0x1fac>
   13394:	ldrd	r0, [r4]
   13398:	ldr	ip, [r4, #8]
   1339c:	str	r1, [r0, #4]
   133a0:	ldr	lr, [r4, #4]
   133a4:	mov	r1, r5
   133a8:	str	r0, [lr]
   133ac:	ldr	r0, [r5]
   133b0:	stm	r4, {r0, r5}
   133b4:	ldr	lr, [r5]
   133b8:	ldr	r0, [r4, #12]
   133bc:	str	r4, [lr, #4]
   133c0:	str	r4, [r1], sl
   133c4:	str	r0, [ip, #12]
   133c8:	ldr	lr, [r4, #12]
   133cc:	ldr	r0, [sp, #24]
   133d0:	str	ip, [lr, #8]
   133d4:	ldr	ip, [r1, #24]
   133d8:	add	r0, r5, r0
   133dc:	str	r0, [r4, #12]
   133e0:	str	ip, [r4, #8]
   133e4:	ldr	r0, [r1, #24]
   133e8:	str	r4, [r0, #12]
   133ec:	str	r4, [r1, #24]
   133f0:	cmp	r2, r3
   133f4:	bhi	13544 <pclose@plt+0x2100>
   133f8:	mov	r0, r2
   133fc:	mov	r1, #0
   13400:	ldrd	r6, [r8, #40]	; 0x28
   13404:	strd	r0, [sp, #8]
   13408:	b	13260 <pclose@plt+0x1e1c>
   1340c:	ldr	r3, [r8, #48]	; 0x30
   13410:	ldr	r2, [r1, #24]
   13414:	cmp	r3, r2
   13418:	bcs	131f0 <pclose@plt+0x1dac>
   1341c:	add	r1, r1, r3
   13420:	ldrb	r3, [r1, #28]
   13424:	str	r3, [sp, #16]
   13428:	ldr	r2, [sp, #140]	; 0x8c
   1342c:	ldr	r3, [fp]
   13430:	ldr	r0, [sp, #16]
   13434:	cmp	r2, r3
   13438:	bne	1388c <pclose@plt+0x2448>
   1343c:	add	sp, sp, #148	; 0x94
   13440:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13444:	ldr	r4, [r5, #4]
   13448:	cmp	r5, r4
   1344c:	beq	13468 <pclose@plt+0x2024>
   13450:	ldrd	r2, [r4, #16]
   13454:	mvn	r1, #0
   13458:	mvn	r0, #0
   1345c:	cmp	r3, r1
   13460:	cmpeq	r2, r0
   13464:	beq	134f0 <pclose@plt+0x20ac>
   13468:	ldr	r2, [pc, #1076]	; 138a4 <pclose@plt+0x2460>
   1346c:	ldr	r3, [r2]
   13470:	cmp	r3, #0
   13474:	beq	135e4 <pclose@plt+0x21a0>
   13478:	ldr	r3, [r8, #20]
   1347c:	tst	r3, #1
   13480:	bne	135e4 <pclose@plt+0x21a0>
   13484:	ldr	r1, [pc, #1052]	; 138a8 <pclose@plt+0x2464>
   13488:	mov	r0, #1
   1348c:	str	r2, [sp, #8]
   13490:	bl	110b4 <calloc@plt>
   13494:	ldr	r2, [sp, #8]
   13498:	cmp	r0, #0
   1349c:	streq	r0, [r2]
   134a0:	beq	134f0 <pclose@plt+0x20ac>
   134a4:	ldr	r1, [r8, #32]
   134a8:	mvn	r2, #0
   134ac:	add	r1, r1, #1
   134b0:	str	r1, [r8, #32]
   134b4:	str	r4, [r0, #4]
   134b8:	ldr	ip, [r5, #4]
   134bc:	ldr	r1, [r5, #24]
   134c0:	mvn	r3, #0
   134c4:	str	r5, [r0]
   134c8:	strd	r2, [r0, #16]
   134cc:	str	r0, [ip]
   134d0:	str	r0, [r5, #4]
   134d4:	str	r1, [r0, #8]
   134d8:	ldr	r3, [r5, #24]
   134dc:	mov	r4, r0
   134e0:	add	r2, r5, #16
   134e4:	str	r2, [r0, #12]
   134e8:	str	r0, [r3, #12]
   134ec:	str	r0, [r5, #24]
   134f0:	ldr	r2, [r4, #8]
   134f4:	ldr	r1, [r4, #12]
   134f8:	add	r3, r5, sl
   134fc:	str	r1, [r2, #12]
   13500:	ldr	r1, [r4, #12]
   13504:	mov	r0, #0
   13508:	str	r0, [sp, #28]
   1350c:	str	r2, [r1, #8]
   13510:	ldr	r1, [r3, #24]
   13514:	mov	r2, r0
   13518:	str	r1, [r4, #8]
   1351c:	ldr	ip, [r3, #24]
   13520:	mov	r1, #0
   13524:	str	r0, [r4, #24]
   13528:	mov	r0, #0
   1352c:	strd	r6, [r4, #16]
   13530:	str	r9, [r4, #12]
   13534:	strd	r0, [sp, #8]
   13538:	str	r4, [ip, #12]
   1353c:	str	r4, [r3, #24]
   13540:	b	13260 <pclose@plt+0x1e1c>
   13544:	add	r4, r4, r3
   13548:	ldrb	r3, [r4, #28]
   1354c:	str	r3, [sp, #16]
   13550:	b	13428 <pclose@plt+0x1fe4>
   13554:	mov	r0, #0
   13558:	str	r0, [sp, #28]
   1355c:	b	1338c <pclose@plt+0x1f48>
   13560:	ldr	r3, [pc, #836]	; 138ac <pclose@plt+0x2468>
   13564:	ldr	r0, [r3]
   13568:	asr	r1, r0, #31
   1356c:	b	132a4 <pclose@plt+0x1e60>
   13570:	ldr	r3, [pc, #824]	; 138b0 <pclose@plt+0x246c>
   13574:	ldr	r3, [r3]
   13578:	cmp	r3, #0
   1357c:	blt	13364 <pclose@plt+0x1f20>
   13580:	mov	r0, #1
   13584:	mov	r1, #0
   13588:	mov	r6, #1
   1358c:	strd	r0, [sp, #8]
   13590:	add	r2, r2, #28
   13594:	add	r1, r4, r2
   13598:	mov	r0, r3
   1359c:	mov	r2, r6
   135a0:	bl	11354 <write@plt>
   135a4:	ldr	r3, [pc, #740]	; 13890 <pclose@plt+0x244c>
   135a8:	ldr	r2, [r4, #24]
   135ac:	ldrd	r0, [sp, #8]
   135b0:	ldr	r5, [r3]
   135b4:	add	r2, r6, r2
   135b8:	add	r8, r5, #16384	; 0x4000
   135bc:	ldrd	r6, [r8, #24]
   135c0:	ldr	r3, [r8, #48]	; 0x30
   135c4:	adds	r0, r0, r6
   135c8:	adc	r1, r1, r7
   135cc:	mov	r7, r1
   135d0:	mov	r6, r0
   135d4:	ldr	r1, [r5]
   135d8:	strd	r6, [r8, #24]
   135dc:	str	r2, [r4, #24]
   135e0:	b	1338c <pclose@plt+0x1f48>
   135e4:	ldr	r3, [pc, #688]	; 1389c <pclose@plt+0x2458>
   135e8:	ldr	r3, [r3]
   135ec:	cmp	r3, #0
   135f0:	blt	13484 <pclose@plt+0x2040>
   135f4:	ldr	r1, [r8, #32]
   135f8:	cmp	r3, r1
   135fc:	ble	134f0 <pclose@plt+0x20ac>
   13600:	b	13484 <pclose@plt+0x2040>
   13604:	ldr	r3, [r8, #20]
   13608:	ands	r3, r3, #8
   1360c:	beq	1365c <pclose@plt+0x2218>
   13610:	ldr	r3, [sp, #20]
   13614:	ldr	ip, [pc, #664]	; 138b4 <pclose@plt+0x2470>
   13618:	ldr	lr, [pc, #640]	; 138a0 <pclose@plt+0x245c>
   1361c:	ldrd	r6, [r3, #-8]
   13620:	add	r3, r4, r2
   13624:	ldr	lr, [lr]
   13628:	add	ip, ip, r6
   1362c:	cmp	lr, #0
   13630:	ldrb	ip, [ip]
   13634:	strb	ip, [r3, #28]
   13638:	bne	1336c <pclose@plt+0x1f28>
   1363c:	ldr	r3, [pc, #620]	; 138b0 <pclose@plt+0x246c>
   13640:	ldr	r3, [r3]
   13644:	cmp	r3, #0
   13648:	bge	13580 <pclose@plt+0x213c>
   1364c:	b	1336c <pclose@plt+0x1f28>
   13650:	mov	r0, #0
   13654:	mov	r1, #0
   13658:	b	132b8 <pclose@plt+0x1e74>
   1365c:	add	r1, r2, #28
   13660:	ldr	r0, [r8, #16]
   13664:	add	r1, r4, r1
   13668:	rsb	r2, r2, #8192	; 0x2000
   1366c:	str	r3, [sp, #20]
   13670:	bl	22660 <pclose@plt+0x1121c>
   13674:	cmn	r0, #2
   13678:	beq	13750 <pclose@plt+0x230c>
   1367c:	cmp	r0, #0
   13680:	bge	13714 <pclose@plt+0x22d0>
   13684:	ldr	r3, [sp, #20]
   13688:	ldr	r0, [pc, #552]	; 138b8 <pclose@plt+0x2474>
   1368c:	mov	r1, r3
   13690:	bl	22da4 <error@@Base>
   13694:	bl	12da8 <pclose@plt+0x1964>
   13698:	ldr	r3, [pc, #496]	; 13890 <pclose@plt+0x244c>
   1369c:	ldr	r5, [r3]
   136a0:	add	r8, r5, #16384	; 0x4000
   136a4:	ldr	r3, [r9]
   136a8:	ldrd	r0, [sp, #8]
   136ac:	cmp	r3, #0
   136b0:	strd	r0, [r8, #56]	; 0x38
   136b4:	beq	136e8 <pclose@plt+0x22a4>
   136b8:	ldr	r3, [sp, #28]
   136bc:	cmp	r3, #0
   136c0:	beq	13818 <pclose@plt+0x23d4>
   136c4:	mov	r0, #1
   136c8:	bl	111a4 <sleep@plt>
   136cc:	ldr	r3, [pc, #488]	; 138bc <pclose@plt+0x2478>
   136d0:	ldr	r3, [r3]
   136d4:	cmp	r3, #1
   136d8:	str	r3, [sp, #28]
   136dc:	movne	r3, #1
   136e0:	strne	r3, [sp, #28]
   136e4:	beq	1375c <pclose@plt+0x2318>
   136e8:	ldr	r3, [pc, #464]	; 138c0 <pclose@plt+0x247c>
   136ec:	ldr	r3, [r3]
   136f0:	cmp	r3, #0
   136f4:	bne	13750 <pclose@plt+0x230c>
   136f8:	ldr	r3, [pc, #400]	; 13890 <pclose@plt+0x244c>
   136fc:	ldr	r2, [r4, #24]
   13700:	ldr	r5, [r3]
   13704:	add	r8, r5, #16384	; 0x4000
   13708:	ldr	r1, [r5]
   1370c:	ldr	r3, [r8, #48]	; 0x30
   13710:	b	1338c <pclose@plt+0x1f48>
   13714:	ldr	r3, [pc, #388]	; 138a0 <pclose@plt+0x245c>
   13718:	ldr	r3, [r3]
   1371c:	cmp	r3, #0
   13720:	bne	1383c <pclose@plt+0x23f8>
   13724:	ldr	r3, [pc, #388]	; 138b0 <pclose@plt+0x246c>
   13728:	ldr	r3, [r3]
   1372c:	cmp	r3, #0
   13730:	blt	1383c <pclose@plt+0x23f8>
   13734:	cmp	r0, #0
   13738:	beq	13698 <pclose@plt+0x2254>
   1373c:	asr	r1, r0, #31
   13740:	mov	r6, r0
   13744:	strd	r0, [sp, #8]
   13748:	ldr	r2, [r4, #24]
   1374c:	b	13590 <pclose@plt+0x214c>
   13750:	mvn	r3, #0
   13754:	str	r3, [sp, #16]
   13758:	b	13428 <pclose@plt+0x1fe4>
   1375c:	ldr	r3, [pc, #300]	; 13890 <pclose@plt+0x244c>
   13760:	ldr	r3, [r3]
   13764:	cmp	r3, #0
   13768:	beq	13830 <pclose@plt+0x23ec>
   1376c:	add	r3, r3, #16384	; 0x4000
   13770:	ldr	r2, [r3, #40]	; 0x28
   13774:	ldr	r1, [r3, #44]	; 0x2c
   13778:	ldr	r3, [r3, #48]	; 0x30
   1377c:	lsl	r6, r2, #13
   13780:	lsl	r7, r1, #13
   13784:	orr	r7, r7, r2, lsr #19
   13788:	adds	r8, r6, r3
   1378c:	adc	r9, r7, #0
   13790:	ldr	r3, [pc, #300]	; 138c4 <pclose@plt+0x2480>
   13794:	ldr	r0, [r3]
   13798:	bl	1ca34 <pclose@plt+0xb5f0>
   1379c:	add	r2, sp, #32
   137a0:	mov	r1, r0
   137a4:	mov	r0, #3
   137a8:	bl	113cc <__xstat64@plt>
   137ac:	cmp	r0, #0
   137b0:	bne	136e8 <pclose@plt+0x22a4>
   137b4:	ldr	r3, [pc, #268]	; 138c8 <pclose@plt+0x2484>
   137b8:	ldrd	r0, [sp, #128]	; 0x80
   137bc:	ldrd	r2, [r3]
   137c0:	cmp	r1, r3
   137c4:	cmpeq	r0, r2
   137c8:	bne	13808 <pclose@plt+0x23c4>
   137cc:	ldr	r3, [pc, #248]	; 138cc <pclose@plt+0x2488>
   137d0:	ldrd	r0, [sp, #32]
   137d4:	ldrd	r2, [r3]
   137d8:	cmp	r1, r3
   137dc:	cmpeq	r0, r2
   137e0:	bne	13808 <pclose@plt+0x23c4>
   137e4:	mvn	r3, #0
   137e8:	mvn	r2, #0
   137ec:	cmp	r9, r3
   137f0:	cmpeq	r8, r2
   137f4:	beq	136e8 <pclose@plt+0x22a4>
   137f8:	ldrd	r2, [sp, #80]	; 0x50
   137fc:	cmp	r2, r8
   13800:	sbcs	r3, r3, r9
   13804:	bge	136e8 <pclose@plt+0x22a4>
   13808:	ldr	r3, [pc, #192]	; 138d0 <pclose@plt+0x248c>
   1380c:	mov	r2, #2
   13810:	str	r2, [r3]
   13814:	b	13428 <pclose@plt+0x1fe4>
   13818:	bl	24588 <error@@Base+0x17e4>
   1381c:	add	r1, sp, #144	; 0x90
   13820:	str	r0, [r1, #-112]!	; 0xffffff90
   13824:	ldr	r0, [pc, #168]	; 138d4 <pclose@plt+0x2490>
   13828:	bl	22eec <error@@Base+0x148>
   1382c:	b	136c4 <pclose@plt+0x2280>
   13830:	mvn	r8, #0
   13834:	mvn	r9, #0
   13838:	b	13790 <pclose@plt+0x234c>
   1383c:	ldr	r3, [pc, #76]	; 13890 <pclose@plt+0x244c>
   13840:	ldr	r2, [r4, #24]
   13844:	ldr	r5, [r3]
   13848:	add	r2, r0, r2
   1384c:	add	r8, r5, #16384	; 0x4000
   13850:	ldrd	r6, [r8, #24]
   13854:	adds	r6, r6, r0
   13858:	adc	r7, r7, r0, asr #31
   1385c:	cmp	r0, #0
   13860:	strd	r6, [r8, #24]
   13864:	str	r2, [r4, #24]
   13868:	beq	136a4 <pclose@plt+0x2260>
   1386c:	b	13708 <pclose@plt+0x22c4>
   13870:	mov	r1, r7
   13874:	ldr	r0, [pc, #92]	; 138d8 <pclose@plt+0x2494>
   13878:	bl	22da4 <error@@Base>
   1387c:	mvn	r3, #0
   13880:	str	r3, [sp, #16]
   13884:	bl	12da8 <pclose@plt+0x1964>
   13888:	b	13428 <pclose@plt+0x1fe4>
   1388c:	bl	111bc <__stack_chk_fail@plt>
   13890:	andeq	r0, r4, r4, rrx
   13894:			; <UNDEFINED> instruction: 0x0003ddb0
   13898:	ldrdeq	r3, [r4], -r8
   1389c:	andeq	lr, r3, r0, lsr #32
   138a0:	andeq	r3, r4, r8, ror r9
   138a4:	andeq	r3, r4, ip, asr sl
   138a8:	andeq	r2, r0, r0, lsr #32
   138ac:			; <UNDEFINED> instruction: 0x00028ab8
   138b0:	andeq	lr, r3, r8
   138b4:			; <UNDEFINED> instruction: 0x00028abc
   138b8:	andeq	r7, r2, r8, lsr pc
   138bc:	andeq	r3, r4, ip, lsl #21
   138c0:			; <UNDEFINED> instruction: 0x00043ab0
   138c4:	andeq	pc, r3, r0, lsl #23
   138c8:	andeq	r3, r4, r0, ror #19
   138cc:	andeq	r3, r4, r8, ror #19
   138d0:	strdeq	r3, [r4], -r4
   138d4:	andeq	ip, r2, r0, asr #23
   138d8:	andeq	r7, r2, ip, lsr #30
   138dc:	cmn	r0, #1
   138e0:	push	{r4, r5, r6, lr}
   138e4:	mov	r4, r0
   138e8:	ldr	r5, [pc, #32]	; 13910 <pclose@plt+0x24cc>
   138ec:	beq	13908 <pclose@plt+0x24c4>
   138f0:	ldr	r3, [r5, #4]
   138f4:	cmn	r3, #1
   138f8:	beq	13908 <pclose@plt+0x24c4>
   138fc:	mov	r1, #0
   13900:	ldr	r0, [pc, #12]	; 13914 <pclose@plt+0x24d0>
   13904:	bl	22da4 <error@@Base>
   13908:	str	r4, [r5, #4]
   1390c:	pop	{r4, r5, r6, pc}
   13910:	andeq	lr, r3, r0, lsr #32
   13914:	andeq	r7, r2, r4, asr #30
   13918:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1391c:	mov	r7, #0
   13920:	ldr	r9, [pc, #220]	; 13a04 <pclose@plt+0x25c0>
   13924:	ldr	r6, [pc, #220]	; 13a08 <pclose@plt+0x25c4>
   13928:	ldr	r0, [r9]
   1392c:	add	r3, r0, #16384	; 0x4000
   13930:	ldrd	r4, [r3, #24]
   13934:	adds	sl, r4, r6
   13938:	adc	fp, r5, r7
   1393c:	asr	r2, fp, #31
   13940:	asr	r5, r2, #31
   13944:	and	r2, r2, r6
   13948:	and	r3, r5, r7
   1394c:	adds	r4, r2, sl
   13950:	adc	r5, r3, fp
   13954:	lsr	r2, r4, #13
   13958:	orr	r6, r2, r5, lsl #19
   1395c:	asr	r7, r5, #13
   13960:	cmp	r6, #1
   13964:	sbcs	r3, r7, #0
   13968:	poplt	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1396c:	ldr	fp, [pc, #152]	; 13a0c <pclose@plt+0x25c8>
   13970:	ldr	sl, [pc, #152]	; 13a10 <pclose@plt+0x25cc>
   13974:	mov	r4, #0
   13978:	mov	r5, #0
   1397c:	mov	r8, #0
   13980:	ldr	r1, [r0]
   13984:	cmp	r0, r1
   13988:	beq	139bc <pclose@plt+0x2578>
   1398c:	ldrd	r2, [r1, #16]
   13990:	cmp	r5, r3
   13994:	cmpeq	r4, r2
   13998:	bne	139b0 <pclose@plt+0x256c>
   1399c:	b	139f0 <pclose@plt+0x25ac>
   139a0:	ldrd	r2, [r1, #16]
   139a4:	cmp	r3, r5
   139a8:	cmpeq	r2, r4
   139ac:	beq	139f0 <pclose@plt+0x25ac>
   139b0:	ldr	r1, [r1]
   139b4:	cmp	r0, r1
   139b8:	bne	139a0 <pclose@plt+0x255c>
   139bc:	cmp	r8, #0
   139c0:	bne	139d4 <pclose@plt+0x2590>
   139c4:	mov	r1, r8
   139c8:	mov	r0, fp
   139cc:	bl	22da4 <error@@Base>
   139d0:	mov	r8, #1
   139d4:	adds	r4, r4, #1
   139d8:	adc	r5, r5, #0
   139dc:	cmp	r7, r5
   139e0:	cmpeq	r6, r4
   139e4:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   139e8:	ldr	r0, [r9]
   139ec:	b	13980 <pclose@plt+0x253c>
   139f0:	ldr	r2, [r1, #24]
   139f4:	ldr	r0, [sl]
   139f8:	add	r1, r1, #28
   139fc:	bl	11354 <write@plt>
   13a00:	b	139d4 <pclose@plt+0x2590>
   13a04:	andeq	r0, r4, r4, rrx
   13a08:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   13a0c:	andeq	r7, r2, ip, asr pc
   13a10:	andeq	lr, r3, r8
   13a14:	ldr	r3, [pc, #96]	; 13a7c <pclose@plt+0x2638>
   13a18:	ldr	r3, [r3]
   13a1c:	cmp	r3, #0
   13a20:	beq	13a70 <pclose@plt+0x262c>
   13a24:	ldr	r2, [pc, #84]	; 13a80 <pclose@plt+0x263c>
   13a28:	ldr	r2, [r2]
   13a2c:	cmp	r2, #0
   13a30:	bne	13a70 <pclose@plt+0x262c>
   13a34:	add	r3, r3, #16384	; 0x4000
   13a38:	ldr	r2, [r3, #20]
   13a3c:	tst	r2, #8
   13a40:	bne	13a60 <pclose@plt+0x261c>
   13a44:	tst	r2, #16
   13a48:	bne	13a54 <pclose@plt+0x2610>
   13a4c:	ldrd	r0, [r3, #56]	; 0x38
   13a50:	bx	lr
   13a54:	mov	r0, #0
   13a58:	mov	r1, #0
   13a5c:	bx	lr
   13a60:	ldr	r3, [pc, #28]	; 13a84 <pclose@plt+0x2640>
   13a64:	ldr	r0, [r3]
   13a68:	asr	r1, r0, #31
   13a6c:	bx	lr
   13a70:	mvn	r0, #0
   13a74:	mvn	r1, #0
   13a78:	bx	lr
   13a7c:	andeq	r0, r4, r4, rrx
   13a80:	ldrdeq	r3, [r4], -r8
   13a84:			; <UNDEFINED> instruction: 0x00028ab8
   13a88:	ldr	r3, [pc, #68]	; 13ad4 <pclose@plt+0x2690>
   13a8c:	ldr	r3, [r3]
   13a90:	cmp	r3, #0
   13a94:	beq	13ac8 <pclose@plt+0x2684>
   13a98:	add	r3, r3, #16384	; 0x4000
   13a9c:	push	{r4, r5}
   13aa0:	ldr	r2, [r3, #40]	; 0x28
   13aa4:	ldr	ip, [r3, #44]	; 0x2c
   13aa8:	ldr	r3, [r3, #48]	; 0x30
   13aac:	lsl	r4, r2, #13
   13ab0:	lsl	r5, ip, #13
   13ab4:	adds	r0, r4, r3
   13ab8:	orr	r5, r5, r2, lsr #19
   13abc:	adc	r1, r5, #0
   13ac0:	pop	{r4, r5}
   13ac4:	bx	lr
   13ac8:	mvn	r0, #0
   13acc:	mvn	r1, #0
   13ad0:	bx	lr
   13ad4:	andeq	r0, r4, r4, rrx
   13ad8:	push	{r4, r5, r6, r7, r8, lr}
   13adc:	ldr	r4, [pc, #92]	; 13b40 <pclose@plt+0x26fc>
   13ae0:	ldr	r3, [r4]
   13ae4:	cmp	r3, #0
   13ae8:	beq	13b38 <pclose@plt+0x26f4>
   13aec:	bl	131a8 <pclose@plt+0x1d64>
   13af0:	cmn	r0, #1
   13af4:	beq	13b38 <pclose@plt+0x26f4>
   13af8:	ldr	r3, [r4]
   13afc:	ldr	r1, [pc, #64]	; 13b44 <pclose@plt+0x2700>
   13b00:	add	r3, r3, #16384	; 0x4000
   13b04:	ldr	r2, [r3, #48]	; 0x30
   13b08:	cmp	r2, r1
   13b0c:	bls	13b2c <pclose@plt+0x26e8>
   13b10:	ldrd	r4, [r3, #40]	; 0x28
   13b14:	mov	r1, #0
   13b18:	str	r1, [r3, #48]	; 0x30
   13b1c:	adds	r6, r4, #1
   13b20:	adc	r7, r5, #0
   13b24:	strd	r6, [r3, #40]	; 0x28
   13b28:	pop	{r4, r5, r6, r7, r8, pc}
   13b2c:	add	r2, r2, #1
   13b30:	str	r2, [r3, #48]	; 0x30
   13b34:	pop	{r4, r5, r6, r7, r8, pc}
   13b38:	mvn	r0, #0
   13b3c:	pop	{r4, r5, r6, r7, r8, pc}
   13b40:	andeq	r0, r4, r4, rrx
   13b44:	strdeq	r1, [r0], -lr
   13b48:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13b4c:	ldr	r4, [pc, #140]	; 13be0 <pclose@plt+0x279c>
   13b50:	ldr	r0, [r4]
   13b54:	cmp	r0, #0
   13b58:	poplt	{r4, r5, r6, r7, r8, r9, sl, pc}
   13b5c:	ldr	r2, [pc, #128]	; 13be4 <pclose@plt+0x27a0>
   13b60:	ldr	r1, [r2, #4]
   13b64:	cmp	r1, #0
   13b68:	bne	13b8c <pclose@plt+0x2748>
   13b6c:	ldr	r3, [r2]
   13b70:	mvn	r7, #0
   13b74:	add	r3, r3, #16384	; 0x4000
   13b78:	mvn	r6, #0
   13b7c:	ldrd	r8, [r3, #56]	; 0x38
   13b80:	cmp	r9, r7
   13b84:	cmpeq	r8, r6
   13b88:	beq	13ba8 <pclose@plt+0x2764>
   13b8c:	bl	11414 <close@plt>
   13b90:	ldr	r2, [pc, #80]	; 13be8 <pclose@plt+0x27a4>
   13b94:	mov	r1, #0
   13b98:	mvn	r3, #0
   13b9c:	str	r1, [r2]
   13ba0:	str	r3, [r4]
   13ba4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13ba8:	mov	r3, #1
   13bac:	ldr	r0, [pc, #56]	; 13bec <pclose@plt+0x27a8>
   13bb0:	str	r3, [r2, #4]
   13bb4:	ldr	r5, [pc, #52]	; 13bf0 <pclose@plt+0x27ac>
   13bb8:	bl	22eec <error@@Base+0x148>
   13bbc:	b	13bcc <pclose@plt+0x2788>
   13bc0:	ldr	r3, [r5]
   13bc4:	tst	r3, #3
   13bc8:	bne	13bd8 <pclose@plt+0x2794>
   13bcc:	bl	13ad8 <pclose@plt+0x2694>
   13bd0:	cmn	r0, #1
   13bd4:	bne	13bc0 <pclose@plt+0x277c>
   13bd8:	ldr	r0, [r4]
   13bdc:	b	13b8c <pclose@plt+0x2748>
   13be0:	andeq	lr, r3, r8
   13be4:	andeq	r0, r4, r4, rrx
   13be8:	andeq	pc, r3, r4, ror fp	; <UNPREDICTABLE>
   13bec:	andeq	r7, r2, ip, ror pc
   13bf0:			; <UNDEFINED> instruction: 0x00043ab0
   13bf4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13bf8:	ldr	r6, [pc, #360]	; 13d68 <pclose@plt+0x2924>
   13bfc:	ldr	r3, [r6]
   13c00:	cmp	r3, #0
   13c04:	beq	13ca8 <pclose@plt+0x2864>
   13c08:	ldr	r2, [pc, #348]	; 13d6c <pclose@plt+0x2928>
   13c0c:	mov	sl, r0
   13c10:	mov	fp, r1
   13c14:	ldr	r2, [r2]
   13c18:	cmp	r2, #0
   13c1c:	beq	13cb0 <pclose@plt+0x286c>
   13c20:	cmp	r0, #0
   13c24:	sbcs	r2, r1, #0
   13c28:	blt	13d00 <pclose@plt+0x28bc>
   13c2c:	add	lr, r3, #16384	; 0x4000
   13c30:	ldr	ip, [lr, #20]
   13c34:	lsr	r4, sl, #13
   13c38:	tst	ip, #1
   13c3c:	orr	r4, r4, fp, lsl #19
   13c40:	asr	r5, fp, #13
   13c44:	bne	13c98 <pclose@plt+0x2854>
   13c48:	ldrd	r8, [lr, #24]
   13c4c:	cmp	r9, fp
   13c50:	cmpeq	r8, sl
   13c54:	beq	13c98 <pclose@plt+0x2854>
   13c58:	lsl	r2, r4, #22
   13c5c:	lsr	r2, r2, #22
   13c60:	add	r7, r2, #1
   13c64:	add	r2, r3, r2, lsl #4
   13c68:	add	r7, r3, r7, lsl #4
   13c6c:	ldr	ip, [r2, #24]
   13c70:	cmp	ip, r7
   13c74:	bne	13c88 <pclose@plt+0x2844>
   13c78:	b	13d18 <pclose@plt+0x28d4>
   13c7c:	ldr	ip, [ip, #8]
   13c80:	cmp	ip, r7
   13c84:	beq	13d18 <pclose@plt+0x28d4>
   13c88:	ldrd	r2, [ip, #16]
   13c8c:	cmp	r5, r3
   13c90:	cmpeq	r4, r2
   13c94:	bne	13c7c <pclose@plt+0x2838>
   13c98:	ldr	r2, [pc, #208]	; 13d70 <pclose@plt+0x292c>
   13c9c:	strd	r4, [lr, #40]	; 0x28
   13ca0:	and	r0, sl, r2
   13ca4:	str	r0, [lr, #48]	; 0x30
   13ca8:	mov	r0, #0
   13cac:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13cb0:	add	lr, r3, #16384	; 0x4000
   13cb4:	ldr	ip, [lr, #20]
   13cb8:	tst	ip, #8
   13cbc:	bne	13d08 <pclose@plt+0x28c4>
   13cc0:	tst	ip, #16
   13cc4:	movne	r4, #0
   13cc8:	movne	r5, #0
   13ccc:	ldrdeq	r4, [lr, #56]	; 0x38
   13cd0:	cmp	sl, #0
   13cd4:	sbcs	r2, fp, #0
   13cd8:	blt	13d00 <pclose@plt+0x28bc>
   13cdc:	and	r2, r4, r5
   13ce0:	adds	r2, r2, #1
   13ce4:	movne	r2, #1
   13ce8:	cmp	r4, sl
   13cec:	sbcs	r1, r5, fp
   13cf0:	movge	r2, #0
   13cf4:	andlt	r2, r2, #1
   13cf8:	cmp	r2, #0
   13cfc:	beq	13c34 <pclose@plt+0x27f0>
   13d00:	mov	r0, #1
   13d04:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13d08:	ldr	r2, [pc, #100]	; 13d74 <pclose@plt+0x2930>
   13d0c:	ldr	r4, [r2]
   13d10:	asr	r5, r4, #31
   13d14:	b	13cd0 <pclose@plt+0x288c>
   13d18:	cmp	sl, r8
   13d1c:	sbcs	r3, fp, r9
   13d20:	blt	13d00 <pclose@plt+0x28bc>
   13d24:	mov	r4, sl
   13d28:	mov	r5, fp
   13d2c:	ldr	r7, [pc, #68]	; 13d78 <pclose@plt+0x2934>
   13d30:	b	13d4c <pclose@plt+0x2908>
   13d34:	ldr	r3, [r7]
   13d38:	tst	r3, #3
   13d3c:	bne	13d00 <pclose@plt+0x28bc>
   13d40:	ldr	r3, [r6]
   13d44:	add	r3, r3, #16384	; 0x4000
   13d48:	ldrd	r8, [r3, #24]
   13d4c:	cmp	r8, r4
   13d50:	sbcs	r3, r9, r5
   13d54:	bge	13ca8 <pclose@plt+0x2864>
   13d58:	bl	13ad8 <pclose@plt+0x2694>
   13d5c:	cmn	r0, #1
   13d60:	bne	13d34 <pclose@plt+0x28f0>
   13d64:	b	13d00 <pclose@plt+0x28bc>
   13d68:	andeq	r0, r4, r4, rrx
   13d6c:	ldrdeq	r3, [r4], -r8
   13d70:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   13d74:			; <UNDEFINED> instruction: 0x00028ab8
   13d78:			; <UNDEFINED> instruction: 0x00043ab0
   13d7c:	push	{r4, r5, r6, lr}
   13d80:	mov	r0, #0
   13d84:	mov	r1, #0
   13d88:	bl	13bf4 <pclose@plt+0x27b0>
   13d8c:	cmp	r0, #0
   13d90:	popeq	{r4, r5, r6, pc}
   13d94:	ldr	r3, [pc, #80]	; 13dec <pclose@plt+0x29a8>
   13d98:	ldr	r2, [r3]
   13d9c:	ldr	r3, [r2]
   13da0:	cmp	r2, r3
   13da4:	beq	13de4 <pclose@plt+0x29a0>
   13da8:	ldrd	r4, [r3, #16]
   13dac:	b	13dc4 <pclose@plt+0x2980>
   13db0:	ldrd	r0, [r3, #16]
   13db4:	cmp	r0, r4
   13db8:	sbcs	ip, r1, r5
   13dbc:	movlt	r4, r0
   13dc0:	movlt	r5, r1
   13dc4:	ldr	r3, [r3]
   13dc8:	cmp	r2, r3
   13dcc:	bne	13db0 <pclose@plt+0x296c>
   13dd0:	add	r2, r2, #16384	; 0x4000
   13dd4:	mov	r0, #0
   13dd8:	strd	r4, [r2, #40]	; 0x28
   13ddc:	str	r0, [r2, #48]	; 0x30
   13de0:	pop	{r4, r5, r6, pc}
   13de4:	mov	r0, #1
   13de8:	pop	{r4, r5, r6, pc}
   13dec:	andeq	r0, r4, r4, rrx
   13df0:	push	{r4, r5, r6, lr}
   13df4:	ldr	r4, [pc, #200]	; 13ec4 <pclose@plt+0x2a80>
   13df8:	ldr	r3, [r4]
   13dfc:	cmp	r3, #0
   13e00:	beq	13e44 <pclose@plt+0x2a00>
   13e04:	add	r5, r3, #16384	; 0x4000
   13e08:	ldr	r2, [r5, #20]
   13e0c:	tst	r2, #1
   13e10:	bne	13e84 <pclose@plt+0x2a40>
   13e14:	ldr	r2, [pc, #172]	; 13ec8 <pclose@plt+0x2a84>
   13e18:	ldr	r2, [r2]
   13e1c:	cmp	r2, #0
   13e20:	beq	13e4c <pclose@plt+0x2a08>
   13e24:	ldr	r4, [pc, #160]	; 13ecc <pclose@plt+0x2a88>
   13e28:	b	13e38 <pclose@plt+0x29f4>
   13e2c:	ldr	r3, [r4]
   13e30:	tst	r3, #3
   13e34:	bne	13ea0 <pclose@plt+0x2a5c>
   13e38:	bl	13ad8 <pclose@plt+0x2694>
   13e3c:	cmn	r0, #1
   13e40:	bne	13e2c <pclose@plt+0x29e8>
   13e44:	mov	r0, #0
   13e48:	pop	{r4, r5, r6, pc}
   13e4c:	add	r3, r3, #16384	; 0x4000
   13e50:	ldr	r2, [r3, #20]
   13e54:	tst	r2, #8
   13e58:	bne	13ea8 <pclose@plt+0x2a64>
   13e5c:	tst	r2, #16
   13e60:	bne	13eb8 <pclose@plt+0x2a74>
   13e64:	ldrd	r0, [r3, #56]	; 0x38
   13e68:	mvn	r3, #0
   13e6c:	mvn	r2, #0
   13e70:	cmp	r1, r3
   13e74:	cmpeq	r0, r2
   13e78:	beq	13e24 <pclose@plt+0x29e0>
   13e7c:	pop	{r4, r5, r6, lr}
   13e80:	b	13bf4 <pclose@plt+0x27b0>
   13e84:	ldr	r0, [r5, #16]
   13e88:	bl	1bd80 <pclose@plt+0xa93c>
   13e8c:	ldr	r3, [r4]
   13e90:	cmp	r3, #0
   13e94:	strd	r0, [r5, #56]	; 0x38
   13e98:	beq	13e24 <pclose@plt+0x29e0>
   13e9c:	b	13e14 <pclose@plt+0x29d0>
   13ea0:	mov	r0, #1
   13ea4:	pop	{r4, r5, r6, pc}
   13ea8:	ldr	r3, [pc, #32]	; 13ed0 <pclose@plt+0x2a8c>
   13eac:	ldr	r0, [r3]
   13eb0:	asr	r1, r0, #31
   13eb4:	b	13e68 <pclose@plt+0x2a24>
   13eb8:	mov	r0, #0
   13ebc:	mov	r1, #0
   13ec0:	b	13e7c <pclose@plt+0x2a38>
   13ec4:	andeq	r0, r4, r4, rrx
   13ec8:	ldrdeq	r3, [r4], -r8
   13ecc:			; <UNDEFINED> instruction: 0x00043ab0
   13ed0:			; <UNDEFINED> instruction: 0x00028ab8
   13ed4:	ldr	r3, [pc, #128]	; 13f5c <pclose@plt+0x2b18>
   13ed8:	ldr	r0, [r3]
   13edc:	cmp	r0, #0
   13ee0:	beq	13f58 <pclose@plt+0x2b14>
   13ee4:	add	r3, r0, #16384	; 0x4000
   13ee8:	ldr	r3, [r3, #20]
   13eec:	tst	r3, #1
   13ef0:	bne	13f58 <pclose@plt+0x2b14>
   13ef4:	ldr	r1, [r0]
   13ef8:	push	{r4, r5, r6, r7, lr}
   13efc:	cmp	r1, r0
   13f00:	mov	r4, #0
   13f04:	mov	r5, #0
   13f08:	beq	13f48 <pclose@plt+0x2b04>
   13f0c:	ldr	lr, [r1, #20]
   13f10:	ldr	ip, [r1, #16]
   13f14:	lsl	r7, lr, #13
   13f18:	ldr	lr, [r1, #24]
   13f1c:	lsl	r6, ip, #13
   13f20:	adds	r2, r6, lr
   13f24:	orr	r7, r7, ip, lsr #19
   13f28:	adc	r3, r7, #0
   13f2c:	ldr	r1, [r1]
   13f30:	cmp	r4, r2
   13f34:	sbcs	ip, r5, r3
   13f38:	movlt	r4, r2
   13f3c:	movlt	r5, r3
   13f40:	cmp	r1, r0
   13f44:	bne	13f0c <pclose@plt+0x2ac8>
   13f48:	mov	r0, r4
   13f4c:	mov	r1, r5
   13f50:	pop	{r4, r5, r6, r7, lr}
   13f54:	b	13bf4 <pclose@plt+0x27b0>
   13f58:	b	13df0 <pclose@plt+0x29ac>
   13f5c:	andeq	r0, r4, r4, rrx
   13f60:	ldr	r3, [pc, #176]	; 14018 <pclose@plt+0x2bd4>
   13f64:	ldr	r3, [r3]
   13f68:	cmp	r3, #0
   13f6c:	beq	14010 <pclose@plt+0x2bcc>
   13f70:	add	ip, r3, #16384	; 0x4000
   13f74:	ldr	r2, [ip, #48]	; 0x30
   13f78:	cmp	r2, #0
   13f7c:	bne	13ffc <pclose@plt+0x2bb8>
   13f80:	ldrd	r0, [ip, #40]	; 0x28
   13f84:	cmp	r0, #1
   13f88:	sbcs	r2, r1, #0
   13f8c:	blt	14010 <pclose@plt+0x2bcc>
   13f90:	ldr	r2, [ip, #20]
   13f94:	push	{r4, r5, r6, r7, lr}
   13f98:	subs	r6, r0, #1
   13f9c:	sbc	r7, r1, #0
   13fa0:	tst	r2, #1
   13fa4:	bne	13fe8 <pclose@plt+0x2ba4>
   13fa8:	lsl	lr, r6, #22
   13fac:	lsr	lr, lr, #22
   13fb0:	add	r2, lr, #1
   13fb4:	add	lr, r3, lr, lsl #4
   13fb8:	add	r2, r3, r2, lsl #4
   13fbc:	ldr	r3, [lr, #24]
   13fc0:	cmp	r3, r2
   13fc4:	bne	13fd8 <pclose@plt+0x2b94>
   13fc8:	b	14008 <pclose@plt+0x2bc4>
   13fcc:	ldr	r3, [r3, #8]
   13fd0:	cmp	r3, r2
   13fd4:	beq	14008 <pclose@plt+0x2bc4>
   13fd8:	ldrd	r4, [r3, #16]
   13fdc:	cmp	r5, r7
   13fe0:	cmpeq	r4, r6
   13fe4:	bne	13fcc <pclose@plt+0x2b88>
   13fe8:	ldr	r3, [pc, #44]	; 1401c <pclose@plt+0x2bd8>
   13fec:	strd	r6, [ip, #40]	; 0x28
   13ff0:	str	r3, [ip, #48]	; 0x30
   13ff4:	pop	{r4, r5, r6, r7, lr}
   13ff8:	b	131a8 <pclose@plt+0x1d64>
   13ffc:	sub	r2, r2, #1
   14000:	str	r2, [ip, #48]	; 0x30
   14004:	b	131a8 <pclose@plt+0x1d64>
   14008:	mvn	r0, #0
   1400c:	pop	{r4, r5, r6, r7, pc}
   14010:	mvn	r0, #0
   14014:	bx	lr
   14018:	andeq	r0, r4, r4, rrx
   1401c:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   14020:	cmp	r0, #0
   14024:	blt	14050 <pclose@plt+0x2c0c>
   14028:	lsl	r0, r0, #10
   1402c:	add	r0, r0, #8128	; 0x1fc0
   14030:	add	r0, r0, #63	; 0x3f
   14034:	ldr	r3, [pc, #36]	; 14060 <pclose@plt+0x2c1c>
   14038:	asr	r0, r0, #13
   1403c:	cmp	r0, #0
   14040:	movle	r2, #1
   14044:	strgt	r0, [r3]
   14048:	strle	r2, [r3]
   1404c:	bx	lr
   14050:	ldr	r3, [pc, #8]	; 14060 <pclose@plt+0x2c1c>
   14054:	mvn	r2, #0
   14058:	str	r2, [r3]
   1405c:	bx	lr
   14060:	andeq	lr, r3, r0, lsr #32
   14064:	push	{r4, r5, r6, r7, lr}
   14068:	sub	sp, sp, #12
   1406c:	ldr	r5, [pc, #236]	; 14160 <pclose@plt+0x2d1c>
   14070:	ldr	r2, [r5]
   14074:	cmp	r2, #0
   14078:	beq	14130 <pclose@plt+0x2cec>
   1407c:	add	r4, r2, #16384	; 0x4000
   14080:	ldr	r3, [r4, #20]
   14084:	tst	r3, #1
   14088:	beq	14138 <pclose@plt+0x2cf4>
   1408c:	ldr	r3, [r2]
   14090:	cmp	r3, r2
   14094:	beq	140b0 <pclose@plt+0x2c6c>
   14098:	mvn	r0, #0
   1409c:	mvn	r1, #0
   140a0:	strd	r0, [r3, #16]
   140a4:	ldr	r3, [r3]
   140a8:	cmp	r3, r2
   140ac:	bne	140a0 <pclose@plt+0x2c5c>
   140b0:	ldr	r0, [r4, #16]
   140b4:	bl	1bd80 <pclose@plt+0xa93c>
   140b8:	ldr	r3, [r5]
   140bc:	mov	r2, #0
   140c0:	add	r3, r3, #16384	; 0x4000
   140c4:	add	r5, r3, #64	; 0x40
   140c8:	mov	r6, #0
   140cc:	mov	r7, #0
   140d0:	strd	r0, [r4, #56]	; 0x38
   140d4:	ldrd	r0, [r5, #-8]
   140d8:	str	r2, [r3, #48]	; 0x30
   140dc:	strd	r6, [r3, #24]
   140e0:	orrs	r2, r0, r1
   140e4:	strd	r6, [r3, #40]	; 0x28
   140e8:	bne	14104 <pclose@plt+0x2cc0>
   140ec:	ldr	r2, [r3, #20]
   140f0:	mvn	r0, #0
   140f4:	mvn	r1, #0
   140f8:	bic	r2, r2, #1
   140fc:	strd	r0, [r5, #-8]
   14100:	str	r2, [r3, #20]
   14104:	mov	r4, #0
   14108:	ldr	r0, [r3, #16]
   1410c:	mov	r2, #0
   14110:	mov	r3, #0
   14114:	str	r4, [sp]
   14118:	bl	11204 <lseek64@plt>
   1411c:	mvn	r3, #0
   14120:	mvn	r2, #0
   14124:	cmp	r1, r3
   14128:	cmpeq	r0, r2
   1412c:	beq	1414c <pclose@plt+0x2d08>
   14130:	add	sp, sp, #12
   14134:	pop	{r4, r5, r6, r7, pc}
   14138:	mvn	r2, #0
   1413c:	mvn	r3, #0
   14140:	strd	r2, [r4, #56]	; 0x38
   14144:	add	sp, sp, #12
   14148:	pop	{r4, r5, r6, r7, pc}
   1414c:	mov	r1, r4
   14150:	ldr	r0, [pc, #12]	; 14164 <pclose@plt+0x2d20>
   14154:	add	sp, sp, #12
   14158:	pop	{r4, r5, r6, r7, lr}
   1415c:	b	22da4 <error@@Base>
   14160:	andeq	r0, r4, r4, rrx
   14164:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   14168:	push	{lr}		; (str lr, [sp, #-4]!)
   1416c:	sub	sp, sp, #12
   14170:	mov	r3, #0
   14174:	str	r3, [sp]
   14178:	mov	r2, #1
   1417c:	mov	r3, #0
   14180:	bl	11204 <lseek64@plt>
   14184:	and	r0, r0, r1
   14188:	adds	r0, r0, #1
   1418c:	movne	r0, #1
   14190:	add	sp, sp, #12
   14194:	pop	{pc}		; (ldr pc, [sp], #4)
   14198:	ldr	r3, [pc, #16]	; 141b0 <pclose@plt+0x2d6c>
   1419c:	ldr	r3, [r3]
   141a0:	add	r3, r3, #16384	; 0x4000
   141a4:	ldrd	r0, [r3, #24]
   141a8:	strd	r0, [r3, #56]	; 0x38
   141ac:	bx	lr
   141b0:	andeq	r0, r4, r4, rrx
   141b4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   141b8:	mov	r8, r0
   141bc:	ldr	r5, [pc, #252]	; 142c0 <pclose@plt+0x2e7c>
   141c0:	sub	sp, sp, #8
   141c4:	mov	r9, r1
   141c8:	ldr	r0, [r5]
   141cc:	bl	1ca98 <pclose@plt+0xb654>
   141d0:	ldr	r4, [pc, #236]	; 142c4 <pclose@plt+0x2e80>
   141d4:	subs	sl, r0, #0
   141d8:	str	r0, [r4]
   141dc:	beq	141fc <pclose@plt+0x2db8>
   141e0:	add	sl, sl, #16384	; 0x4000
   141e4:	ldr	r3, [sl, #16]
   141e8:	cmn	r3, #1
   141ec:	streq	r8, [sl, #16]
   141f0:	add	sp, sp, #8
   141f4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   141f8:	b	14064 <pclose@plt+0x2c20>
   141fc:	ldr	r1, [pc, #196]	; 142c8 <pclose@plt+0x2e84>
   14200:	mov	r0, #1
   14204:	bl	110b4 <calloc@plt>
   14208:	mov	r2, #0
   1420c:	mov	r3, #0
   14210:	add	r7, r0, #16384	; 0x4000
   14214:	mov	r6, r0
   14218:	mov	r1, r7
   1421c:	str	r0, [r6, #4]
   14220:	str	r0, [r6]
   14224:	str	r0, [r4]
   14228:	str	sl, [r1, #32]!
   1422c:	mvn	r0, #0
   14230:	strd	r2, [r1, #-8]
   14234:	add	ip, r7, #16
   14238:	strd	r2, [r7, #40]	; 0x28
   1423c:	mvn	r1, #0
   14240:	add	r3, r6, #16
   14244:	mvn	r2, #0
   14248:	str	sl, [r7, #48]	; 0x30
   1424c:	str	r9, [r7, #20]
   14250:	str	r2, [r7, #16]
   14254:	strd	r0, [r7, #56]	; 0x38
   14258:	str	r3, [r3, #8]
   1425c:	str	r3, [r3, #12]
   14260:	add	r3, r3, #16
   14264:	cmp	r3, ip
   14268:	bne	14258 <pclose@plt+0x2e14>
   1426c:	tst	r9, #1
   14270:	bne	14288 <pclose@plt+0x2e44>
   14274:	mov	r1, r6
   14278:	ldr	r0, [r5]
   1427c:	bl	1caa0 <pclose@plt+0xb65c>
   14280:	ldr	sl, [r4]
   14284:	b	141e0 <pclose@plt+0x2d9c>
   14288:	mov	r3, #0
   1428c:	str	r3, [sp]
   14290:	mov	r2, #1
   14294:	mov	r3, #0
   14298:	mov	r0, r8
   1429c:	bl	11204 <lseek64@plt>
   142a0:	mvn	r3, #0
   142a4:	mvn	r2, #0
   142a8:	cmp	r1, r3
   142ac:	cmpeq	r0, r2
   142b0:	ldreq	r3, [r7, #20]
   142b4:	biceq	r3, r3, #1
   142b8:	streq	r3, [r7, #20]
   142bc:	b	14274 <pclose@plt+0x2e30>
   142c0:	andeq	pc, r3, r0, lsl #23
   142c4:	andeq	r0, r4, r4, rrx
   142c8:	andeq	r4, r0, r0, asr #32
   142cc:	push	{r4, r5, r6, r7, r8, lr}
   142d0:	ldr	r5, [pc, #224]	; 143b8 <pclose@plt+0x2f74>
   142d4:	ldr	r4, [r5]
   142d8:	cmp	r4, #0
   142dc:	popeq	{r4, r5, r6, r7, r8, pc}
   142e0:	add	r6, r4, #16384	; 0x4000
   142e4:	ldr	r1, [r6, #20]
   142e8:	tst	r1, #13
   142ec:	moveq	r7, #1
   142f0:	bne	1431c <pclose@plt+0x2ed8>
   142f4:	tst	r1, #2
   142f8:	popne	{r4, r5, r6, r7, r8, pc}
   142fc:	tst	r1, #12
   14300:	beq	143a8 <pclose@plt+0x2f64>
   14304:	cmp	r7, #0
   14308:	beq	14388 <pclose@plt+0x2f44>
   1430c:	add	r4, r4, #16384	; 0x4000
   14310:	mvn	r3, #0
   14314:	str	r3, [r4, #16]
   14318:	pop	{r4, r5, r6, r7, r8, pc}
   1431c:	ldr	r3, [r4]
   14320:	cmp	r3, r4
   14324:	beq	14354 <pclose@plt+0x2f10>
   14328:	ldr	r2, [r3]
   1432c:	ldr	r1, [r3, #4]
   14330:	mov	r0, r3
   14334:	str	r1, [r2, #4]
   14338:	ldr	r3, [r3, #4]
   1433c:	str	r2, [r3]
   14340:	bl	11144 <free@plt>
   14344:	ldr	r3, [r4]
   14348:	cmp	r3, r4
   1434c:	bne	14328 <pclose@plt+0x2ee4>
   14350:	ldr	r1, [r6, #20]
   14354:	add	r3, r4, #16
   14358:	add	r2, r6, #16
   1435c:	mov	r0, #0
   14360:	str	r0, [r6, #32]
   14364:	str	r3, [r3, #8]
   14368:	str	r3, [r3, #12]
   1436c:	add	r3, r3, #16
   14370:	cmp	r3, r2
   14374:	bne	14364 <pclose@plt+0x2f20>
   14378:	tst	r1, #2
   1437c:	mov	r7, #0
   14380:	beq	142fc <pclose@plt+0x2eb8>
   14384:	pop	{r4, r5, r6, r7, r8, pc}
   14388:	mov	r0, r4
   1438c:	bl	11144 <free@plt>
   14390:	ldr	r3, [pc, #36]	; 143bc <pclose@plt+0x2f78>
   14394:	mov	r1, r7
   14398:	str	r7, [r5]
   1439c:	ldr	r0, [r3]
   143a0:	pop	{r4, r5, r6, r7, r8, lr}
   143a4:	b	1caa0 <pclose@plt+0xb65c>
   143a8:	ldr	r0, [r6, #16]
   143ac:	bl	11414 <close@plt>
   143b0:	ldr	r4, [r5]
   143b4:	b	14304 <pclose@plt+0x2ec0>
   143b8:	andeq	r0, r4, r4, rrx
   143bc:	andeq	pc, r3, r0, lsl #23
   143c0:	ldr	r3, [pc, #16]	; 143d8 <pclose@plt+0x2f94>
   143c4:	ldr	r0, [r3]
   143c8:	cmp	r0, #0
   143cc:	addne	r0, r0, #16384	; 0x4000
   143d0:	ldrne	r0, [r0, #20]
   143d4:	bx	lr
   143d8:	andeq	r0, r4, r4, rrx
   143dc:	push	{lr}		; (str lr, [sp, #-4]!)
   143e0:	ldr	lr, [r1]
   143e4:	ldr	r3, [lr]
   143e8:	cmp	r3, r0
   143ec:	bhi	14438 <pclose@plt+0x2ff4>
   143f0:	ldr	r2, [r1, #4]
   143f4:	subs	r2, r2, #1
   143f8:	bmi	14438 <pclose@plt+0x2ff4>
   143fc:	mov	r1, #0
   14400:	add	r3, r1, r2
   14404:	add	r3, r3, r3, lsr #31
   14408:	asr	r3, r3, #1
   1440c:	add	ip, lr, r3, lsl #3
   14410:	ldr	ip, [ip, #4]
   14414:	cmp	ip, r0
   14418:	addcc	r1, r3, #1
   1441c:	bcc	14430 <pclose@plt+0x2fec>
   14420:	ldr	ip, [lr, r3, lsl #3]
   14424:	sub	r2, r3, #1
   14428:	cmp	ip, r0
   1442c:	bls	14440 <pclose@plt+0x2ffc>
   14430:	cmp	r1, r2
   14434:	ble	14400 <pclose@plt+0x2fbc>
   14438:	mov	r0, #0
   1443c:	pop	{pc}		; (ldr pc, [sp], #4)
   14440:	mov	r0, #1
   14444:	pop	{pc}		; (ldr pc, [sp], #4)
   14448:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1444c:	mov	r6, #0
   14450:	ldr	r4, [pc, #220]	; 14534 <pclose@plt+0x30f0>
   14454:	ldr	r9, [pc, #220]	; 14538 <pclose@plt+0x30f4>
   14458:	ldr	sl, [pc, #220]	; 1453c <pclose@plt+0x30f8>
   1445c:	sub	r8, r0, #1
   14460:	add	r7, r4, #256	; 0x100
   14464:	mov	r5, r6
   14468:	ldrb	r3, [r8, #1]!
   1446c:	cmp	r3, #0
   14470:	beq	144dc <pclose@plt+0x3098>
   14474:	cmp	r3, #57	; 0x39
   14478:	bhi	144f4 <pclose@plt+0x30b0>
   1447c:	cmp	r3, #48	; 0x30
   14480:	bcs	14524 <pclose@plt+0x30e0>
   14484:	cmp	r3, #46	; 0x2e
   14488:	moveq	r6, #0
   1448c:	beq	144a0 <pclose@plt+0x305c>
   14490:	b	1450c <pclose@plt+0x30c8>
   14494:	cmp	r5, #0
   14498:	strb	r6, [r4], #1
   1449c:	ble	144cc <pclose@plt+0x3088>
   144a0:	cmp	r4, r7
   144a4:	sub	r5, r5, #1
   144a8:	bcc	14494 <pclose@plt+0x3050>
   144ac:	mov	r1, #0
   144b0:	mov	r0, r9
   144b4:	bl	22da4 <error@@Base>
   144b8:	mov	r0, #1
   144bc:	bl	11a94 <pclose@plt+0x650>
   144c0:	cmp	r5, #0
   144c4:	strb	r6, [r4], #1
   144c8:	bgt	144a0 <pclose@plt+0x305c>
   144cc:	ldrb	r3, [r8, #1]!
   144d0:	mov	r5, #0
   144d4:	cmp	r3, #0
   144d8:	bne	14474 <pclose@plt+0x3030>
   144dc:	cmp	r4, r7
   144e0:	popcs	{r4, r5, r6, r7, r8, r9, sl, pc}
   144e4:	strb	r6, [r4], #1
   144e8:	cmp	r4, r7
   144ec:	bne	144e4 <pclose@plt+0x30a0>
   144f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   144f4:	cmp	r3, #98	; 0x62
   144f8:	moveq	r6, #3
   144fc:	beq	144a0 <pclose@plt+0x305c>
   14500:	cmp	r3, #99	; 0x63
   14504:	moveq	r6, #2
   14508:	beq	144a0 <pclose@plt+0x305c>
   1450c:	mov	r0, sl
   14510:	mov	r1, #0
   14514:	bl	22da4 <error@@Base>
   14518:	mov	r0, #1
   1451c:	bl	11a94 <pclose@plt+0x650>
   14520:	b	144a0 <pclose@plt+0x305c>
   14524:	add	r5, r5, r5, lsl #2
   14528:	sub	r3, r3, #48	; 0x30
   1452c:	add	r5, r3, r5, lsl #1
   14530:	b	14468 <pclose@plt+0x3024>
   14534:	andeq	r0, r4, ip, rrx
   14538:			; <UNDEFINED> instruction: 0x00027fb0
   1453c:	andeq	r7, r2, r0, lsr #31
   14540:	push	{r4, r5, r6, lr}
   14544:	subs	r4, r0, #0
   14548:	sub	sp, sp, #8
   1454c:	mov	r6, r1
   14550:	beq	145bc <pclose@plt+0x3178>
   14554:	ldr	r3, [pc, #380]	; 146d8 <pclose@plt+0x3294>
   14558:	ldrb	ip, [r4]
   1455c:	ldr	r3, [r3, #256]	; 0x100
   14560:	cmp	r3, #0
   14564:	beq	145d4 <pclose@plt+0x3190>
   14568:	sub	r3, ip, #32
   1456c:	cmp	r3, #94	; 0x5e
   14570:	movls	r1, r4
   14574:	bls	14584 <pclose@plt+0x3140>
   14578:	b	145bc <pclose@plt+0x3178>
   1457c:	cmp	r0, #94	; 0x5e
   14580:	bhi	145bc <pclose@plt+0x3178>
   14584:	ldrb	r3, [r1, #1]!
   14588:	cmp	r3, #0
   1458c:	sub	r0, r3, #32
   14590:	bne	1457c <pclose@plt+0x3138>
   14594:	cmp	ip, #42	; 0x2a
   14598:	beq	14648 <pclose@plt+0x3204>
   1459c:	mov	r1, #110	; 0x6e
   145a0:	mov	r0, r4
   145a4:	str	r2, [sp, #4]
   145a8:	bl	112e8 <strchr@plt>
   145ac:	ldr	r2, [sp, #4]
   145b0:	cmp	r0, #0
   145b4:	moveq	r2, r4
   145b8:	beq	145c8 <pclose@plt+0x3184>
   145bc:	ldrb	r3, [r2]
   145c0:	cmp	r3, #42	; 0x2a
   145c4:	beq	145e8 <pclose@plt+0x31a4>
   145c8:	str	r2, [r6]
   145cc:	add	sp, sp, #8
   145d0:	pop	{r4, r5, r6, pc}
   145d4:	cmp	ip, #0
   145d8:	bne	14594 <pclose@plt+0x3150>
   145dc:	ldrb	r3, [r2]
   145e0:	cmp	r3, #42	; 0x2a
   145e4:	bne	145c8 <pclose@plt+0x3184>
   145e8:	ldrb	r5, [r2, #1]
   145ec:	add	r2, r2, #2
   145f0:	sub	r3, r5, #100	; 0x64
   145f4:	cmp	r3, #17
   145f8:	ldrls	pc, [pc, r3, lsl #2]
   145fc:	b	146c8 <pclose@plt+0x3284>
   14600:			; <UNDEFINED> instruction: 0x000146b8
   14604:	andeq	r4, r1, r8, asr #13
   14608:	andeq	r4, r1, r8, asr #13
   1460c:	andeq	r4, r1, r8, asr #13
   14610:	andeq	r4, r1, r8, asr #13
   14614:	andeq	r4, r1, r8, asr #13
   14618:	andeq	r4, r1, r8, asr #13
   1461c:	andeq	r4, r1, r8, lsr #13
   14620:	andeq	r4, r1, r8, asr #13
   14624:	andeq	r4, r1, r8, asr #13
   14628:	andeq	r4, r1, r8, asr #13
   1462c:	andeq	r4, r1, r8, asr #13
   14630:	andeq	r4, r1, r8, asr #13
   14634:	andeq	r4, r1, r8, asr #13
   14638:	andeq	r4, r1, r8, asr #13
   1463c:	muleq	r1, r8, r6
   14640:	andeq	r4, r1, r8, asr #13
   14644:	andeq	r4, r1, r8, lsl #13
   14648:	ldrb	r5, [r4, #1]
   1464c:	cmp	r5, #0
   14650:	beq	145bc <pclose@plt+0x3178>
   14654:	ldrb	r3, [r4, #2]
   14658:	cmp	r3, #0
   1465c:	beq	145bc <pclose@plt+0x3178>
   14660:	add	r4, r4, #2
   14664:	mov	r0, r4
   14668:	mov	r1, #110	; 0x6e
   1466c:	str	r2, [sp, #4]
   14670:	bl	112e8 <strchr@plt>
   14674:	ldr	r2, [sp, #4]
   14678:	cmp	r0, #0
   1467c:	moveq	r2, r4
   14680:	bne	145bc <pclose@plt+0x3178>
   14684:	b	145f0 <pclose@plt+0x31ac>
   14688:	ldr	r3, [pc, #76]	; 146dc <pclose@plt+0x3298>
   1468c:	mov	r1, #1
   14690:	str	r1, [r3]
   14694:	b	145c8 <pclose@plt+0x3184>
   14698:	ldr	r3, [pc, #60]	; 146dc <pclose@plt+0x3298>
   1469c:	mov	r1, #8
   146a0:	str	r1, [r3]
   146a4:	b	145c8 <pclose@plt+0x3184>
   146a8:	ldr	r3, [pc, #44]	; 146dc <pclose@plt+0x3298>
   146ac:	mov	r1, #4
   146b0:	str	r1, [r3]
   146b4:	b	145c8 <pclose@plt+0x3184>
   146b8:	ldr	r3, [pc, #28]	; 146dc <pclose@plt+0x3298>
   146bc:	mov	r1, #2
   146c0:	str	r1, [r3]
   146c4:	b	145c8 <pclose@plt+0x3184>
   146c8:	ldr	r3, [pc, #12]	; 146dc <pclose@plt+0x3298>
   146cc:	mov	r1, #0
   146d0:	str	r1, [r3]
   146d4:	b	145c8 <pclose@plt+0x3184>
   146d8:	andeq	r0, r4, ip, rrx
   146dc:	andeq	lr, r3, r8, lsr #32
   146e0:	push	{r4, r5, r6, r7, r8, lr}
   146e4:	subs	r4, r0, #0
   146e8:	beq	14788 <pclose@plt+0x3344>
   146ec:	ldrb	r0, [r4]
   146f0:	cmp	r0, #0
   146f4:	popeq	{r4, r5, r6, r7, r8, pc}
   146f8:	ldr	r6, [pc, #172]	; 147ac <pclose@plt+0x3368>
   146fc:	mov	r7, r1
   14700:	ldr	r1, [r6, #4]
   14704:	cmp	r1, #0
   14708:	beq	14734 <pclose@plt+0x32f0>
   1470c:	add	r5, r6, #4
   14710:	b	14720 <pclose@plt+0x32dc>
   14714:	ldr	r1, [r5, #8]!
   14718:	cmp	r1, #0
   1471c:	beq	14734 <pclose@plt+0x32f0>
   14720:	mov	r0, r4
   14724:	bl	110f0 <strcmp@plt>
   14728:	cmp	r0, #0
   1472c:	bne	14714 <pclose@plt+0x32d0>
   14730:	ldr	r4, [r5, #4]
   14734:	ldr	r1, [r6, #348]	; 0x15c
   14738:	cmp	r1, #0
   1473c:	beq	14780 <pclose@plt+0x333c>
   14740:	ldr	r5, [pc, #104]	; 147b0 <pclose@plt+0x336c>
   14744:	b	14754 <pclose@plt+0x3310>
   14748:	ldr	r1, [r5, #12]!
   1474c:	cmp	r1, #0
   14750:	beq	14780 <pclose@plt+0x333c>
   14754:	mov	r0, r4
   14758:	bl	110f0 <strcmp@plt>
   1475c:	cmp	r0, #0
   14760:	bne	14748 <pclose@plt+0x3304>
   14764:	ldr	r0, [r5, #8]
   14768:	bl	14448 <pclose@plt+0x3004>
   1476c:	ldr	r3, [r5, #4]
   14770:	mov	r0, #1
   14774:	cmp	r3, #0
   14778:	strne	r0, [r3]
   1477c:	pop	{r4, r5, r6, r7, r8, pc}
   14780:	cmp	r7, #0
   14784:	beq	14790 <pclose@plt+0x334c>
   14788:	mov	r0, #0
   1478c:	pop	{r4, r5, r6, r7, r8, pc}
   14790:	mov	r1, r7
   14794:	ldr	r0, [pc, #24]	; 147b4 <pclose@plt+0x3370>
   14798:	bl	22da4 <error@@Base>
   1479c:	mov	r0, #1
   147a0:	bl	11a94 <pclose@plt+0x650>
   147a4:	mov	r0, r7
   147a8:	pop	{r4, r5, r6, r7, r8, pc}
   147ac:	andeq	lr, r3, r8, lsr #32
   147b0:	andeq	lr, r3, r4, lsl #3
   147b4:	andeq	r7, r2, r8, asr #31
   147b8:	push	{r4, lr}
   147bc:	mov	r0, #6
   147c0:	ldr	r1, [pc, #372]	; 1493c <pclose@plt+0x34f8>
   147c4:	bl	11390 <setlocale@plt>
   147c8:	ldr	r0, [pc, #368]	; 14940 <pclose@plt+0x34fc>
   147cc:	bl	19b7c <pclose@plt+0x8738>
   147d0:	mov	r1, #0
   147d4:	bl	146e0 <pclose@plt+0x329c>
   147d8:	cmp	r0, #0
   147dc:	beq	1480c <pclose@plt+0x33c8>
   147e0:	ldr	r0, [pc, #348]	; 14944 <pclose@plt+0x3500>
   147e4:	bl	19b7c <pclose@plt+0x8738>
   147e8:	ldr	r2, [pc, #344]	; 14948 <pclose@plt+0x3504>
   147ec:	ldr	r1, [pc, #344]	; 1494c <pclose@plt+0x3508>
   147f0:	bl	14540 <pclose@plt+0x30fc>
   147f4:	ldr	r0, [pc, #340]	; 14950 <pclose@plt+0x350c>
   147f8:	bl	19b7c <pclose@plt+0x8738>
   147fc:	ldr	r2, [pc, #336]	; 14954 <pclose@plt+0x3510>
   14800:	ldr	r1, [pc, #336]	; 14958 <pclose@plt+0x3514>
   14804:	pop	{r4, lr}
   14808:	b	14540 <pclose@plt+0x30fc>
   1480c:	ldr	r0, [pc, #328]	; 1495c <pclose@plt+0x3518>
   14810:	bl	19b7c <pclose@plt+0x8738>
   14814:	subs	r3, r0, #0
   14818:	beq	14828 <pclose@plt+0x33e4>
   1481c:	ldrb	r3, [r3]
   14820:	cmp	r3, #0
   14824:	bne	148d0 <pclose@plt+0x348c>
   14828:	mov	r0, #14
   1482c:	bl	113b4 <nl_langinfo@plt>
   14830:	mov	r1, #1
   14834:	bl	146e0 <pclose@plt+0x329c>
   14838:	cmp	r0, #0
   1483c:	bne	147e0 <pclose@plt+0x339c>
   14840:	ldr	r0, [pc, #280]	; 14960 <pclose@plt+0x351c>
   14844:	bl	19b7c <pclose@plt+0x8738>
   14848:	subs	r4, r0, #0
   1484c:	beq	14918 <pclose@plt+0x34d4>
   14850:	ldr	r1, [pc, #268]	; 14964 <pclose@plt+0x3520>
   14854:	mov	r0, r4
   14858:	bl	110c0 <strstr@plt>
   1485c:	cmp	r0, #0
   14860:	beq	148d8 <pclose@plt+0x3494>
   14864:	mov	r1, #1
   14868:	ldr	r0, [pc, #248]	; 14968 <pclose@plt+0x3524>
   1486c:	bl	146e0 <pclose@plt+0x329c>
   14870:	cmp	r0, #0
   14874:	bne	147e0 <pclose@plt+0x339c>
   14878:	bl	112b8 <__ctype_b_loc@plt>
   1487c:	mov	r3, #0
   14880:	ldr	r2, [pc, #228]	; 1496c <pclose@plt+0x3528>
   14884:	mov	ip, r3
   14888:	mov	r4, #3
   1488c:	mov	lr, #2
   14890:	ldr	r1, [r0]
   14894:	ldrh	r1, [r1, r3]
   14898:	tst	r1, #16384	; 0x4000
   1489c:	strbne	ip, [r2]
   148a0:	bne	148b0 <pclose@plt+0x346c>
   148a4:	tst	r1, #2
   148a8:	strbne	lr, [r2]
   148ac:	strbeq	r4, [r2]
   148b0:	add	r3, r3, #2
   148b4:	cmp	r3, #512	; 0x200
   148b8:	add	r2, r2, #1
   148bc:	bne	14890 <pclose@plt+0x344c>
   148c0:	mov	r1, #1
   148c4:	ldr	r0, [pc, #164]	; 14970 <pclose@plt+0x352c>
   148c8:	bl	146e0 <pclose@plt+0x329c>
   148cc:	b	147e0 <pclose@plt+0x339c>
   148d0:	bl	14448 <pclose@plt+0x3004>
   148d4:	b	147e0 <pclose@plt+0x339c>
   148d8:	ldr	r1, [pc, #136]	; 14968 <pclose@plt+0x3524>
   148dc:	mov	r0, r4
   148e0:	bl	110c0 <strstr@plt>
   148e4:	cmp	r0, #0
   148e8:	bne	14864 <pclose@plt+0x3420>
   148ec:	ldr	r1, [pc, #128]	; 14974 <pclose@plt+0x3530>
   148f0:	mov	r0, r4
   148f4:	bl	110c0 <strstr@plt>
   148f8:	cmp	r0, #0
   148fc:	bne	14864 <pclose@plt+0x3420>
   14900:	mov	r0, r4
   14904:	ldr	r1, [pc, #108]	; 14978 <pclose@plt+0x3534>
   14908:	bl	110c0 <strstr@plt>
   1490c:	cmp	r0, #0
   14910:	bne	14864 <pclose@plt+0x3420>
   14914:	b	14878 <pclose@plt+0x3434>
   14918:	ldr	r0, [pc, #92]	; 1497c <pclose@plt+0x3538>
   1491c:	bl	19b7c <pclose@plt+0x8738>
   14920:	subs	r4, r0, #0
   14924:	bne	14850 <pclose@plt+0x340c>
   14928:	ldr	r0, [pc, #80]	; 14980 <pclose@plt+0x353c>
   1492c:	bl	19b7c <pclose@plt+0x8738>
   14930:	subs	r4, r0, #0
   14934:	bne	14850 <pclose@plt+0x340c>
   14938:	b	14878 <pclose@plt+0x3434>
   1493c:	andeq	fp, r2, ip, lsr sp
   14940:	andeq	r7, r2, r0, ror #31
   14944:	andeq	r8, r2, ip, lsr r0
   14948:	andeq	r8, r2, r8, asr #32
   1494c:	andeq	r0, r4, r0, ror r1
   14950:	andeq	r8, r2, r4, asr r0
   14954:	andeq	r8, r2, r4, rrx
   14958:	andeq	r0, r4, r4, ror r1
   1495c:	andeq	r7, r2, ip, ror #31
   14960:	strdeq	r7, [r2], -r8
   14964:	andeq	r8, r2, r4, lsl r0
   14968:	andeq	r8, r2, ip, lsl r0
   1496c:	andeq	r0, r4, ip, rrx
   14970:	andeq	r8, r2, r4, lsr r0
   14974:	andeq	r8, r2, r4, lsr #32
   14978:	andeq	r8, r2, ip, lsr #32
   1497c:	andeq	r8, r2, r0
   14980:	andeq	r8, r2, ip
   14984:	ldr	r2, [pc, #32]	; 149ac <pclose@plt+0x3568>
   14988:	ldr	r1, [r2, #256]	; 0x100
   1498c:	cmp	r1, #0
   14990:	bne	149a4 <pclose@plt+0x3560>
   14994:	uxtb	r3, r0
   14998:	ldrb	r0, [r2, r3]
   1499c:	and	r0, r0, #1
   149a0:	bx	lr
   149a4:	ldr	r1, [pc, #4]	; 149b0 <pclose@plt+0x356c>
   149a8:	b	143dc <pclose@plt+0x2f98>
   149ac:	andeq	r0, r4, ip, rrx
   149b0:	andeq	lr, r3, r0, lsl #5
   149b4:	ldr	r3, [pc, #12]	; 149c8 <pclose@plt+0x3584>
   149b8:	uxtb	r0, r0
   149bc:	ldrb	r0, [r3, r0]
   149c0:	and	r0, r0, #2
   149c4:	bx	lr
   149c8:	andeq	r0, r4, ip, rrx
   149cc:	uxtb	r0, r0
   149d0:	cmp	r0, #127	; 0x7f
   149d4:	push	{lr}		; (str lr, [sp, #-4]!)
   149d8:	sub	sp, sp, #12
   149dc:	ldr	r3, [pc, #204]	; 14ab0 <pclose@plt+0x366c>
   149e0:	bls	149f0 <pclose@plt+0x35ac>
   149e4:	ldr	r2, [r3, #256]	; 0x100
   149e8:	cmp	r2, #0
   149ec:	bne	14a1c <pclose@plt+0x35d8>
   149f0:	ldrb	r2, [r3, r0]
   149f4:	tst	r2, #2
   149f8:	beq	14a48 <pclose@plt+0x3604>
   149fc:	cmp	r0, #27
   14a00:	beq	14a74 <pclose@plt+0x3630>
   14a04:	cmp	r0, #127	; 0x7f
   14a08:	bhi	14a1c <pclose@plt+0x35d8>
   14a0c:	eor	r2, r0, #64	; 0x40
   14a10:	ldrb	r1, [r3, r2]
   14a14:	tst	r1, #2
   14a18:	beq	14a88 <pclose@plt+0x3644>
   14a1c:	ldr	r2, [r3, #260]	; 0x104
   14a20:	mov	r3, #32
   14a24:	str	r2, [sp]
   14a28:	str	r0, [sp, #4]
   14a2c:	mov	r1, r3
   14a30:	mov	r2, #1
   14a34:	ldr	r0, [pc, #120]	; 14ab4 <pclose@plt+0x3670>
   14a38:	bl	11420 <__snprintf_chk@plt>
   14a3c:	ldr	r0, [pc, #112]	; 14ab4 <pclose@plt+0x3670>
   14a40:	add	sp, sp, #12
   14a44:	pop	{pc}		; (ldr pc, [sp], #4)
   14a48:	ldr	r2, [pc, #104]	; 14ab8 <pclose@plt+0x3674>
   14a4c:	mov	r3, #32
   14a50:	str	r0, [sp, #4]
   14a54:	str	r2, [sp]
   14a58:	mov	r1, r3
   14a5c:	mov	r2, #1
   14a60:	ldr	r0, [pc, #76]	; 14ab4 <pclose@plt+0x3670>
   14a64:	bl	11420 <__snprintf_chk@plt>
   14a68:	ldr	r0, [pc, #68]	; 14ab4 <pclose@plt+0x3670>
   14a6c:	add	sp, sp, #12
   14a70:	pop	{pc}		; (ldr pc, [sp], #4)
   14a74:	ldr	r2, [pc, #64]	; 14abc <pclose@plt+0x3678>
   14a78:	ldr	r0, [pc, #52]	; 14ab4 <pclose@plt+0x3670>
   14a7c:	str	r2, [r3, #268]	; 0x10c
   14a80:	add	sp, sp, #12
   14a84:	pop	{pc}		; (ldr pc, [sp], #4)
   14a88:	ldr	r1, [pc, #48]	; 14ac0 <pclose@plt+0x367c>
   14a8c:	mov	r3, #32
   14a90:	ldr	r0, [pc, #28]	; 14ab4 <pclose@plt+0x3670>
   14a94:	stm	sp, {r1, r2}
   14a98:	mov	r1, r3
   14a9c:	mov	r2, #1
   14aa0:	bl	11420 <__snprintf_chk@plt>
   14aa4:	ldr	r0, [pc, #8]	; 14ab4 <pclose@plt+0x3670>
   14aa8:	add	sp, sp, #12
   14aac:	pop	{pc}		; (ldr pc, [sp], #4)
   14ab0:	andeq	r0, r4, ip, rrx
   14ab4:	andeq	r0, r4, r8, ror r1
   14ab8:	strdeq	r8, [r2], -r0
   14abc:	subeq	r5, r3, r5, asr #6
   14ac0:	andeq	r8, r2, r0, ror r0
   14ac4:	uxtb	r0, r0
   14ac8:	tst	r0, #128	; 0x80
   14acc:	bne	14ad8 <pclose@plt+0x3694>
   14ad0:	mov	r0, #1
   14ad4:	bx	lr
   14ad8:	and	r3, r0, #224	; 0xe0
   14adc:	cmp	r3, #192	; 0xc0
   14ae0:	beq	14b1c <pclose@plt+0x36d8>
   14ae4:	and	r3, r0, #240	; 0xf0
   14ae8:	cmp	r3, #224	; 0xe0
   14aec:	beq	14b24 <pclose@plt+0x36e0>
   14af0:	and	r3, r0, #248	; 0xf8
   14af4:	cmp	r3, #240	; 0xf0
   14af8:	beq	14b34 <pclose@plt+0x36f0>
   14afc:	and	r3, r0, #252	; 0xfc
   14b00:	cmp	r3, #248	; 0xf8
   14b04:	beq	14b2c <pclose@plt+0x36e8>
   14b08:	and	r0, r0, #254	; 0xfe
   14b0c:	cmp	r0, #252	; 0xfc
   14b10:	movne	r0, #1
   14b14:	moveq	r0, #6
   14b18:	bx	lr
   14b1c:	mov	r0, #2
   14b20:	bx	lr
   14b24:	mov	r0, #3
   14b28:	bx	lr
   14b2c:	mov	r0, #5
   14b30:	bx	lr
   14b34:	mov	r0, #4
   14b38:	bx	lr
   14b3c:	ldrb	r2, [r0]
   14b40:	and	r3, r2, #254	; 0xfe
   14b44:	cmp	r3, #254	; 0xfe
   14b48:	beq	14be4 <pclose@plt+0x37a0>
   14b4c:	push	{r4, lr}
   14b50:	mov	r4, r0
   14b54:	mov	r0, r2
   14b58:	bl	14ac4 <pclose@plt+0x3680>
   14b5c:	cmp	r0, r1
   14b60:	bgt	14bdc <pclose@plt+0x3798>
   14b64:	cmp	r0, #1
   14b68:	popeq	{r4, pc}
   14b6c:	cmp	r0, #2
   14b70:	beq	14bd4 <pclose@plt+0x3790>
   14b74:	rsb	r3, r0, #8
   14b78:	mvn	r1, #0
   14b7c:	lsl	r3, r1, r3
   14b80:	uxtb	r3, r3
   14b84:	cmp	r2, r3
   14b88:	beq	14bec <pclose@plt+0x37a8>
   14b8c:	cmp	r0, #1
   14b90:	ble	14bcc <pclose@plt+0x3788>
   14b94:	ldrb	r3, [r4, #1]
   14b98:	and	r3, r3, #192	; 0xc0
   14b9c:	cmp	r3, #128	; 0x80
   14ba0:	bne	14bdc <pclose@plt+0x3798>
   14ba4:	add	r1, r4, #1
   14ba8:	mov	r2, #1
   14bac:	b	14bc0 <pclose@plt+0x377c>
   14bb0:	ldrb	r3, [r1, #1]!
   14bb4:	and	r3, r3, #192	; 0xc0
   14bb8:	cmp	r3, #128	; 0x80
   14bbc:	bne	14bdc <pclose@plt+0x3798>
   14bc0:	add	r2, r2, #1
   14bc4:	cmp	r0, r2
   14bc8:	bgt	14bb0 <pclose@plt+0x376c>
   14bcc:	mov	r0, #1
   14bd0:	pop	{r4, pc}
   14bd4:	cmp	r2, #193	; 0xc1
   14bd8:	bhi	14b94 <pclose@plt+0x3750>
   14bdc:	mov	r0, #0
   14be0:	pop	{r4, pc}
   14be4:	mov	r0, #0
   14be8:	bx	lr
   14bec:	ldrb	r3, [r4, #1]
   14bf0:	and	r2, r2, r3
   14bf4:	cmp	r2, #128	; 0x80
   14bf8:	bne	14b8c <pclose@plt+0x3748>
   14bfc:	b	14bdc <pclose@plt+0x3798>
   14c00:	push	{r4, r5, r6, lr}
   14c04:	subs	r4, r1, #0
   14c08:	movle	r6, #0
   14c0c:	ble	14c44 <pclose@plt+0x3800>
   14c10:	mov	r5, r0
   14c14:	mov	r6, #0
   14c18:	mov	r1, r4
   14c1c:	mov	r0, r5
   14c20:	bl	14b3c <pclose@plt+0x36f8>
   14c24:	cmp	r0, #0
   14c28:	beq	14c4c <pclose@plt+0x3808>
   14c2c:	ldrb	r0, [r5]
   14c30:	bl	14ac4 <pclose@plt+0x3680>
   14c34:	sub	r4, r4, r0
   14c38:	cmp	r4, #0
   14c3c:	add	r5, r5, r0
   14c40:	bgt	14c18 <pclose@plt+0x37d4>
   14c44:	mov	r0, r6
   14c48:	pop	{r4, r5, r6, pc}
   14c4c:	add	r6, r6, #1
   14c50:	add	r3, r5, #1
   14c54:	subs	r4, r4, #1
   14c58:	mov	r5, r3
   14c5c:	beq	14c44 <pclose@plt+0x3800>
   14c60:	ldrb	r2, [r3], #1
   14c64:	and	r1, r2, #192	; 0xc0
   14c68:	cmp	r1, #192	; 0xc0
   14c6c:	bne	14c54 <pclose@plt+0x3810>
   14c70:	and	r2, r2, #254	; 0xfe
   14c74:	cmp	r2, #254	; 0xfe
   14c78:	beq	14c54 <pclose@plt+0x3810>
   14c7c:	b	14c18 <pclose@plt+0x37d4>
   14c80:	push	{r4, lr}
   14c84:	mov	r1, r0
   14c88:	ldrb	r2, [r0]
   14c8c:	mov	r0, r2
   14c90:	bl	14ac4 <pclose@plt+0x3680>
   14c94:	sub	r0, r0, #2
   14c98:	cmp	r0, #4
   14c9c:	ldrls	pc, [pc, r0, lsl #2]
   14ca0:	b	14db4 <pclose@plt+0x3970>
   14ca4:	andeq	r4, r1, r0, lsl sp
   14ca8:	andeq	r4, r1, r8, lsr #26
   14cac:	andeq	r4, r1, r0, asr sp
   14cb0:	andeq	r4, r1, r8, lsl #27
   14cb4:			; <UNDEFINED> instruction: 0x00014cb8
   14cb8:	ldrb	r0, [r1, #1]
   14cbc:	ldrb	lr, [r1, #2]
   14cc0:	ldrb	r4, [r1, #5]
   14cc4:	lsl	r2, r2, #30
   14cc8:	lsl	r0, r0, #24
   14ccc:	and	r0, r0, #1056964608	; 0x3f000000
   14cd0:	and	r2, r2, #1073741824	; 0x40000000
   14cd4:	orr	r2, r0, r2
   14cd8:	ldrb	ip, [r1, #3]
   14cdc:	ldrb	r3, [r1, #4]
   14ce0:	and	r0, r4, #63	; 0x3f
   14ce4:	lsl	r1, lr, #18
   14ce8:	orr	r0, r2, r0
   14cec:	and	r2, r1, #16515072	; 0xfc0000
   14cf0:	lsl	r1, ip, #12
   14cf4:	orr	r0, r0, r2
   14cf8:	and	r1, r1, #258048	; 0x3f000
   14cfc:	lsl	r2, r3, #6
   14d00:	orr	r0, r0, r1
   14d04:	and	r2, r2, #4032	; 0xfc0
   14d08:	orr	r0, r0, r2
   14d0c:	pop	{r4, pc}
   14d10:	ldrb	r0, [r1, #1]
   14d14:	lsl	r2, r2, #6
   14d18:	and	r2, r2, #1984	; 0x7c0
   14d1c:	and	r0, r0, #63	; 0x3f
   14d20:	orr	r0, r2, r0
   14d24:	pop	{r4, pc}
   14d28:	ldrb	r3, [r1, #1]
   14d2c:	lsl	r2, r2, #12
   14d30:	ldrb	r0, [r1, #2]
   14d34:	uxth	r1, r2
   14d38:	lsl	r2, r3, #6
   14d3c:	and	r2, r2, #4032	; 0xfc0
   14d40:	orr	r2, r2, r1
   14d44:	and	r0, r0, #63	; 0x3f
   14d48:	orr	r0, r2, r0
   14d4c:	pop	{r4, pc}
   14d50:	ldrb	r0, [r1, #1]
   14d54:	ldrb	r3, [r1, #2]
   14d58:	ldrb	r1, [r1, #3]
   14d5c:	lsl	r2, r2, #18
   14d60:	lsl	r0, r0, #12
   14d64:	and	r2, r2, #1835008	; 0x1c0000
   14d68:	and	r0, r0, #258048	; 0x3f000
   14d6c:	orr	r0, r0, r2
   14d70:	and	r1, r1, #63	; 0x3f
   14d74:	lsl	r2, r3, #6
   14d78:	orr	r0, r0, r1
   14d7c:	and	r2, r2, #4032	; 0xfc0
   14d80:	orr	r0, r0, r2
   14d84:	pop	{r4, pc}
   14d88:	ldrb	r0, [r1, #1]
   14d8c:	ldrb	lr, [r1, #4]
   14d90:	lsl	r2, r2, #24
   14d94:	and	r2, r2, #50331648	; 0x3000000
   14d98:	lsl	r0, r0, #18
   14d9c:	and	r0, r0, #16515072	; 0xfc0000
   14da0:	orr	r0, r0, r2
   14da4:	ldrb	ip, [r1, #2]
   14da8:	ldrb	r3, [r1, #3]
   14dac:	and	r2, lr, #63	; 0x3f
   14db0:	b	14cf0 <pclose@plt+0x38ac>
   14db4:	mov	r0, r2
   14db8:	pop	{r4, pc}
   14dbc:	ldr	r3, [pc, #348]	; 14f20 <pclose@plt+0x3adc>
   14dc0:	ldr	ip, [r0]
   14dc4:	push	{r4, r5, r6, r7, r8, lr}
   14dc8:	uxtb	r2, r1
   14dcc:	ldr	r3, [r3, #256]	; 0x100
   14dd0:	add	lr, ip, #1
   14dd4:	cmp	r3, #0
   14dd8:	cmpne	r1, #127	; 0x7f
   14ddc:	bhi	14dec <pclose@plt+0x39a8>
   14de0:	str	lr, [r0]
   14de4:	strb	r2, [ip]
   14de8:	pop	{r4, r5, r6, r7, r8, pc}
   14dec:	lsr	r3, r1, #6
   14df0:	and	r2, r2, #63	; 0x3f
   14df4:	cmp	r1, #2048	; 0x800
   14df8:	orr	r4, r2, #128	; 0x80
   14dfc:	uxtb	r3, r3
   14e00:	mvn	r5, #127	; 0x7f
   14e04:	bcc	14ea0 <pclose@plt+0x3a5c>
   14e08:	lsr	r6, r1, #12
   14e0c:	and	r3, r3, #63	; 0x3f
   14e10:	cmp	r1, #65536	; 0x10000
   14e14:	orr	r2, r3, #128	; 0x80
   14e18:	uxtb	r3, r6
   14e1c:	bcc	14ec4 <pclose@plt+0x3a80>
   14e20:	lsr	r7, r1, #18
   14e24:	and	r3, r3, #63	; 0x3f
   14e28:	cmp	r1, #2097152	; 0x200000
   14e2c:	orr	r6, r3, #128	; 0x80
   14e30:	uxtb	r3, r7
   14e34:	bcc	14ef8 <pclose@plt+0x3ab4>
   14e38:	and	r3, r3, #63	; 0x3f
   14e3c:	cmn	r1, #-67108863	; 0xfc000001
   14e40:	orr	r7, r3, #128	; 0x80
   14e44:	lsr	r8, r1, #24
   14e48:	bls	14f0c <pclose@plt+0x3ac8>
   14e4c:	lsr	r3, r1, #30
   14e50:	and	r3, r3, #1
   14e54:	str	lr, [r0]
   14e58:	mvn	r3, r3, lsl #28
   14e5c:	and	r8, r8, #63	; 0x3f
   14e60:	mvn	r3, r3, lsr #28
   14e64:	strb	r3, [ip]
   14e68:	ldr	r3, [r0]
   14e6c:	orr	r5, r5, r8
   14e70:	add	r1, r3, #1
   14e74:	str	r1, [r0]
   14e78:	strb	r5, [r3]
   14e7c:	ldr	r3, [r0]
   14e80:	add	r1, r3, #1
   14e84:	str	r1, [r0]
   14e88:	strb	r7, [r3]
   14e8c:	ldr	r3, [r0]
   14e90:	add	r1, r3, #1
   14e94:	str	r1, [r0]
   14e98:	strb	r6, [r3]
   14e9c:	b	14ed4 <pclose@plt+0x3a90>
   14ea0:	mvn	r3, r3, lsl #26
   14ea4:	str	lr, [r0]
   14ea8:	mvn	r3, r3, lsr #26
   14eac:	strb	r3, [ip]
   14eb0:	ldr	r3, [r0]
   14eb4:	add	r2, r3, #1
   14eb8:	str	r2, [r0]
   14ebc:	strb	r4, [r3]
   14ec0:	pop	{r4, r5, r6, r7, r8, pc}
   14ec4:	mvn	r3, r3, lsl #27
   14ec8:	str	lr, [r0]
   14ecc:	mvn	r3, r3, lsr #27
   14ed0:	strb	r3, [ip]
   14ed4:	ldr	r3, [r0]
   14ed8:	add	r1, r3, #1
   14edc:	str	r1, [r0]
   14ee0:	strb	r2, [r3]
   14ee4:	ldr	r3, [r0]
   14ee8:	add	r2, r3, #1
   14eec:	str	r2, [r0]
   14ef0:	strb	r4, [r3]
   14ef4:	pop	{r4, r5, r6, r7, r8, pc}
   14ef8:	mvn	r3, r3, lsl #28
   14efc:	str	lr, [r0]
   14f00:	mvn	r3, r3, lsr #28
   14f04:	strb	r3, [ip]
   14f08:	b	14e8c <pclose@plt+0x3a48>
   14f0c:	mvn	r8, r8, lsl #28
   14f10:	str	lr, [r0]
   14f14:	mvn	r8, r8, lsr #28
   14f18:	strb	r8, [ip]
   14f1c:	b	14e7c <pclose@plt+0x3a38>
   14f20:	andeq	r0, r4, ip, rrx
   14f24:	push	{r4, r5, r6, lr}
   14f28:	sub	sp, sp, #16
   14f2c:	ldr	r5, [pc, #252]	; 15030 <pclose@plt+0x3bec>
   14f30:	cmp	r0, #27
   14f34:	ldr	r3, [r5]
   14f38:	str	r3, [sp, #12]
   14f3c:	beq	1501c <pclose@plt+0x3bd8>
   14f40:	cmp	r0, #127	; 0x7f
   14f44:	mov	r4, r0
   14f48:	bhi	14fa0 <pclose@plt+0x3b5c>
   14f4c:	ldr	r0, [pc, #224]	; 15034 <pclose@plt+0x3bf0>
   14f50:	ldrb	r3, [r0, r4]
   14f54:	tst	r3, #2
   14f58:	beq	14fa0 <pclose@plt+0x3b5c>
   14f5c:	eor	r3, r4, #64	; 0x40
   14f60:	ldrb	r2, [r0, r3]
   14f64:	tst	r2, #2
   14f68:	uxtbeq	r2, r3
   14f6c:	ldrne	r2, [r0, #260]	; 0x104
   14f70:	ldreq	r1, [pc, #192]	; 15038 <pclose@plt+0x3bf4>
   14f74:	moveq	r3, #32
   14f78:	movne	r3, #32
   14f7c:	streq	r2, [sp, #4]
   14f80:	streq	r1, [sp]
   14f84:	stmne	sp, {r2, r4}
   14f88:	addeq	r0, r0, #300	; 0x12c
   14f8c:	addne	r0, r0, #300	; 0x12c
   14f90:	mov	r1, r3
   14f94:	mov	r2, #1
   14f98:	bl	11420 <__snprintf_chk@plt>
   14f9c:	b	14fd8 <pclose@plt+0x3b94>
   14fa0:	ldr	r1, [pc, #148]	; 1503c <pclose@plt+0x3bf8>
   14fa4:	mov	r0, r4
   14fa8:	bl	143dc <pclose@plt+0x2f98>
   14fac:	subs	r6, r0, #0
   14fb0:	bne	14ff4 <pclose@plt+0x3bb0>
   14fb4:	ldr	r3, [pc, #132]	; 15040 <pclose@plt+0x3bfc>
   14fb8:	add	r0, sp, #16
   14fbc:	cmp	r4, #0
   14fc0:	ldr	r1, [pc, #124]	; 15044 <pclose@plt+0x3c00>
   14fc4:	str	r3, [r0, #-8]!
   14fc8:	movge	r1, r4
   14fcc:	bl	14dbc <pclose@plt+0x3978>
   14fd0:	ldr	r3, [sp, #8]
   14fd4:	strb	r6, [r3]
   14fd8:	ldr	r2, [sp, #12]
   14fdc:	ldr	r3, [r5]
   14fe0:	ldr	r0, [pc, #88]	; 15040 <pclose@plt+0x3bfc>
   14fe4:	cmp	r2, r3
   14fe8:	bne	1502c <pclose@plt+0x3be8>
   14fec:	add	sp, sp, #16
   14ff0:	pop	{r4, r5, r6, pc}
   14ff4:	ldr	r0, [pc, #56]	; 15034 <pclose@plt+0x3bf0>
   14ff8:	str	r4, [sp, #4]
   14ffc:	mov	r3, #32
   15000:	ldr	r2, [r0, #264]	; 0x108
   15004:	mov	r1, r3
   15008:	str	r2, [sp]
   1500c:	add	r0, r0, #300	; 0x12c
   15010:	mov	r2, #1
   15014:	bl	11420 <__snprintf_chk@plt>
   15018:	b	14fd8 <pclose@plt+0x3b94>
   1501c:	ldr	r3, [pc, #16]	; 15034 <pclose@plt+0x3bf0>
   15020:	ldr	r2, [pc, #32]	; 15048 <pclose@plt+0x3c04>
   15024:	str	r2, [r3, #300]	; 0x12c
   15028:	b	14fd8 <pclose@plt+0x3b94>
   1502c:	bl	111bc <__stack_chk_fail@plt>
   15030:			; <UNDEFINED> instruction: 0x0003ddb0
   15034:	andeq	r0, r4, ip, rrx
   15038:	andeq	r8, r2, r0, ror r0
   1503c:	andeq	lr, r3, r0, lsl #5
   15040:	muleq	r4, r8, r1
   15044:	strdeq	pc, [r0], -sp
   15048:	subeq	r5, r3, r5, asr #6
   1504c:	ldr	r3, [pc, #208]	; 15124 <pclose@plt+0x3ce0>
   15050:	push	{r4, r5, r6, lr}
   15054:	mov	r5, r0
   15058:	ldr	r0, [r3, #256]	; 0x100
   1505c:	ldr	r4, [r5]
   15060:	cmp	r0, #0
   15064:	bne	15084 <pclose@plt+0x3c40>
   15068:	cmp	r1, #0
   1506c:	ble	150b0 <pclose@plt+0x3c6c>
   15070:	cmp	r4, r2
   15074:	ldrbcc	r0, [r4]
   15078:	addcc	r4, r4, #1
   1507c:	str	r4, [r5]
   15080:	pop	{r4, r5, r6, pc}
   15084:	cmp	r1, #0
   15088:	ble	150c0 <pclose@plt+0x3c7c>
   1508c:	ldrb	r0, [r4]
   15090:	bl	14ac4 <pclose@plt+0x3680>
   15094:	add	r6, r4, r0
   15098:	cmp	r6, r2
   1509c:	bls	15100 <pclose@plt+0x3cbc>
   150a0:	mov	r4, r2
   150a4:	mov	r0, #0
   150a8:	str	r4, [r5]
   150ac:	pop	{r4, r5, r6, pc}
   150b0:	cmp	r4, r2
   150b4:	ldrbhi	r0, [r4, #-1]
   150b8:	subhi	r4, r4, #1
   150bc:	b	1507c <pclose@plt+0x3c38>
   150c0:	cmp	r4, r2
   150c4:	bls	150a4 <pclose@plt+0x3c60>
   150c8:	ldrb	r3, [r4, #-1]
   150cc:	and	r3, r3, #192	; 0xc0
   150d0:	cmp	r3, #128	; 0x80
   150d4:	subeq	r3, r4, #1
   150d8:	beq	150f0 <pclose@plt+0x3cac>
   150dc:	b	15114 <pclose@plt+0x3cd0>
   150e0:	ldrb	r1, [r3, #-1]!
   150e4:	and	r1, r1, #192	; 0xc0
   150e8:	cmp	r1, #128	; 0x80
   150ec:	bne	15114 <pclose@plt+0x3cd0>
   150f0:	cmp	r3, r2
   150f4:	mov	r4, r3
   150f8:	bne	150e0 <pclose@plt+0x3c9c>
   150fc:	b	150a4 <pclose@plt+0x3c60>
   15100:	mov	r0, r4
   15104:	mov	r4, r6
   15108:	bl	14c80 <pclose@plt+0x383c>
   1510c:	str	r4, [r5]
   15110:	pop	{r4, r5, r6, pc}
   15114:	sub	r4, r4, #1
   15118:	mov	r0, r4
   1511c:	bl	14c80 <pclose@plt+0x383c>
   15120:	b	1507c <pclose@plt+0x3c38>
   15124:	andeq	r0, r4, ip, rrx
   15128:	ldr	r1, [pc]	; 15130 <pclose@plt+0x3cec>
   1512c:	b	143dc <pclose@plt+0x2f98>
   15130:	andeq	lr, r3, r8, lsl #5
   15134:	ldr	r1, [pc]	; 1513c <pclose@plt+0x3cf8>
   15138:	b	143dc <pclose@plt+0x2f98>
   1513c:	andeq	lr, r3, r0, lsl #5
   15140:	ldr	r1, [pc]	; 15148 <pclose@plt+0x3d04>
   15144:	b	143dc <pclose@plt+0x2f98>
   15148:	muleq	r3, r0, r2
   1514c:	ldr	r3, [pc, #48]	; 15184 <pclose@plt+0x3d40>
   15150:	cmp	r0, r3
   15154:	beq	15160 <pclose@plt+0x3d1c>
   15158:	mov	r0, #0
   1515c:	bx	lr
   15160:	sub	r0, r1, #1568	; 0x620
   15164:	sub	r0, r0, #2
   15168:	sub	r3, r3, #31
   1516c:	bic	r1, r1, #2
   15170:	cmp	r1, r3
   15174:	cmpne	r0, #1
   15178:	movls	r0, #1
   1517c:	movhi	r0, #0
   15180:	bx	lr
   15184:	andeq	r0, r0, r4, asr #12
   15188:	push	{r4, r5, r6, r7, r8, lr}
   1518c:	sub	sp, sp, #8
   15190:	cmp	r2, #1
   15194:	str	r0, [sp, #4]
   15198:	mov	r4, r1
   1519c:	mov	r8, r3
   151a0:	ldr	r6, [sp, #32]
   151a4:	mov	r0, r1
   151a8:	beq	15200 <pclose@plt+0x3dbc>
   151ac:	bl	14f24 <pclose@plt+0x3ae0>
   151b0:	mov	r7, r0
   151b4:	mov	r0, r4
   151b8:	bl	15128 <pclose@plt+0x3ce4>
   151bc:	cmp	r0, #0
   151c0:	movne	r5, #0
   151c4:	beq	151e0 <pclose@plt+0x3d9c>
   151c8:	cmp	r6, #0
   151cc:	str	r5, [r8]
   151d0:	mov	r0, r7
   151d4:	strne	r5, [r6]
   151d8:	add	sp, sp, #8
   151dc:	pop	{r4, r5, r6, r7, r8, pc}
   151e0:	mov	r0, r4
   151e4:	bl	15134 <pclose@plt+0x3cf0>
   151e8:	subs	r5, r0, #0
   151ec:	beq	15214 <pclose@plt+0x3dd0>
   151f0:	mov	r0, r7
   151f4:	bl	112dc <strlen@plt>
   151f8:	mov	r5, r0
   151fc:	b	151c8 <pclose@plt+0x3d84>
   15200:	bl	149cc <pclose@plt+0x3588>
   15204:	mov	r7, r0
   15208:	bl	112dc <strlen@plt>
   1520c:	mov	r5, r0
   15210:	b	151c8 <pclose@plt+0x3d84>
   15214:	ldr	r2, [pc, #48]	; 1524c <pclose@plt+0x3e08>
   15218:	mvn	r1, #0
   1521c:	add	r0, sp, #4
   15220:	bl	1504c <pclose@plt+0x3c08>
   15224:	mov	r1, r4
   15228:	bl	1514c <pclose@plt+0x3d08>
   1522c:	cmp	r0, #0
   15230:	bne	151c8 <pclose@plt+0x3d84>
   15234:	mov	r0, r4
   15238:	bl	15140 <pclose@plt+0x3cfc>
   1523c:	cmp	r0, #0
   15240:	movne	r5, #2
   15244:	moveq	r5, #1
   15248:	b	151c8 <pclose@plt+0x3d84>
   1524c:			; <UNDEFINED> instruction: 0x000401b8
   15250:	push	{r4, r5, r6, r7, lr}
   15254:	mov	r5, r1
   15258:	sub	sp, sp, #12
   1525c:	mov	r7, r2
   15260:	mvn	r1, #0
   15264:	ldr	r2, [pc, #44]	; 15298 <pclose@plt+0x3e54>
   15268:	mov	r4, r0
   1526c:	ldr	r6, [r0]
   15270:	bl	1504c <pclose@plt+0x3c08>
   15274:	ldr	ip, [r4]
   15278:	mov	r3, r5
   1527c:	str	r7, [sp]
   15280:	sub	r2, r6, ip
   15284:	mov	r1, r0
   15288:	mov	r0, ip
   1528c:	bl	15188 <pclose@plt+0x3d44>
   15290:	add	sp, sp, #12
   15294:	pop	{r4, r5, r6, r7, pc}
   15298:			; <UNDEFINED> instruction: 0x000401b8
   1529c:	push	{r4, r5, r6, lr}
   152a0:	sub	sp, sp, #16
   152a4:	ldr	r4, [pc, #144]	; 1533c <pclose@plt+0x3ef8>
   152a8:	ldr	r6, [pc, #144]	; 15340 <pclose@plt+0x3efc>
   152ac:	ldr	r1, [r4, #2048]	; 0x800
   152b0:	ldr	r2, [r4, #2052]	; 0x804
   152b4:	ldr	r3, [r6]
   152b8:	cmp	r1, r2
   152bc:	str	r3, [sp, #12]
   152c0:	ble	15314 <pclose@plt+0x3ed0>
   152c4:	add	r5, r4, #2048	; 0x800
   152c8:	add	r5, r5, #8
   152cc:	add	r2, sp, #8
   152d0:	add	r1, sp, #4
   152d4:	mov	r0, r5
   152d8:	bl	15250 <pclose@plt+0x3e0c>
   152dc:	b	152e4 <pclose@plt+0x3ea0>
   152e0:	bl	1302c <pclose@plt+0x1be8>
   152e4:	ldr	r3, [sp, #8]
   152e8:	cmp	r3, #0
   152ec:	sub	r3, r3, #1
   152f0:	str	r3, [sp, #8]
   152f4:	bgt	152e0 <pclose@plt+0x3e9c>
   152f8:	ldr	r3, [r4, #2048]	; 0x800
   152fc:	ldr	r1, [sp, #4]
   15300:	ldr	r2, [r4, #2052]	; 0x804
   15304:	sub	r3, r3, r1
   15308:	cmp	r3, r2
   1530c:	str	r3, [r4, #2048]	; 0x800
   15310:	bgt	152cc <pclose@plt+0x3e88>
   15314:	ldr	r1, [sp, #12]
   15318:	ldr	r3, [r4, #2060]	; 0x80c
   1531c:	ldr	r2, [r6]
   15320:	add	r3, r4, r3
   15324:	cmp	r1, r2
   15328:	str	r3, [r4, #2056]	; 0x808
   1532c:	bne	15338 <pclose@plt+0x3ef4>
   15330:	add	sp, sp, #16
   15334:	pop	{r4, r5, r6, pc}
   15338:	bl	111bc <__stack_chk_fail@plt>
   1533c:			; <UNDEFINED> instruction: 0x000401b8
   15340:			; <UNDEFINED> instruction: 0x0003ddb0
   15344:	ldr	r3, [r0, #12]
   15348:	push	{r4, r5, r6, r7, r8, lr}
   1534c:	cmp	r3, #0
   15350:	mov	r4, r0
   15354:	beq	15394 <pclose@plt+0x3f50>
   15358:	ldr	r6, [pc, #64]	; 153a0 <pclose@plt+0x3f5c>
   1535c:	mov	r5, r1
   15360:	mov	r7, #0
   15364:	ldr	r2, [r4, #16]
   15368:	mov	r1, #1
   1536c:	cmp	r2, #0
   15370:	mov	r0, r5
   15374:	mov	r2, r6
   15378:	beq	15384 <pclose@plt+0x3f40>
   1537c:	bl	1136c <__fprintf_chk@plt>
   15380:	str	r7, [r4, #16]
   15384:	ldr	r4, [r4]
   15388:	ldr	r3, [r4, #12]
   1538c:	cmp	r3, #0
   15390:	bne	15364 <pclose@plt+0x3f20>
   15394:	mov	r3, #0
   15398:	str	r3, [r4, #16]
   1539c:	pop	{r4, r5, r6, r7, r8, pc}
   153a0:	andeq	r8, r2, r4, ror #10
   153a4:	push	{r4, r5, r6, lr}
   153a8:	sub	sp, sp, #16
   153ac:	ldr	r0, [pc, #192]	; 15474 <pclose@plt+0x4030>
   153b0:	bl	19b7c <pclose@plt+0x8738>
   153b4:	subs	r4, r0, #0
   153b8:	beq	15400 <pclose@plt+0x3fbc>
   153bc:	ldrb	r3, [r4]
   153c0:	cmp	r3, #0
   153c4:	beq	15400 <pclose@plt+0x3fbc>
   153c8:	cmp	r3, #45	; 0x2d
   153cc:	bne	153dc <pclose@plt+0x3f98>
   153d0:	ldrb	r3, [r4, #1]
   153d4:	cmp	r3, #0
   153d8:	beq	15464 <pclose@plt+0x4020>
   153dc:	ldr	r1, [pc, #148]	; 15478 <pclose@plt+0x4034>
   153e0:	mov	r0, r4
   153e4:	bl	110f0 <strcmp@plt>
   153e8:	cmp	r0, #0
   153ec:	beq	15464 <pclose@plt+0x4020>
   153f0:	mov	r0, r4
   153f4:	add	sp, sp, #16
   153f8:	pop	{r4, r5, r6, lr}
   153fc:	b	11b20 <pclose@plt+0x6dc>
   15400:	ldr	r0, [pc, #116]	; 1547c <pclose@plt+0x4038>
   15404:	bl	19b7c <pclose@plt+0x8738>
   15408:	subs	r4, r0, #0
   1540c:	beq	15464 <pclose@plt+0x4020>
   15410:	ldrb	r3, [r4]
   15414:	cmp	r3, #0
   15418:	beq	15464 <pclose@plt+0x4020>
   1541c:	bl	112dc <strlen@plt>
   15420:	mov	r1, #1
   15424:	add	r5, r0, #10
   15428:	mov	r0, r5
   1542c:	bl	11b0c <pclose@plt+0x6c8>
   15430:	ldr	r2, [pc, #72]	; 15480 <pclose@plt+0x403c>
   15434:	ldr	r3, [pc, #72]	; 15484 <pclose@plt+0x4040>
   15438:	str	r2, [sp, #8]
   1543c:	str	r3, [sp]
   15440:	mov	r1, r5
   15444:	str	r4, [sp, #4]
   15448:	mvn	r3, #0
   1544c:	mov	r2, #1
   15450:	mov	r6, r0
   15454:	bl	11420 <__snprintf_chk@plt>
   15458:	mov	r0, r6
   1545c:	add	sp, sp, #16
   15460:	pop	{r4, r5, r6, pc}
   15464:	mov	r6, #0
   15468:	mov	r0, r6
   1546c:	add	sp, sp, #16
   15470:	pop	{r4, r5, r6, pc}
   15474:	andeq	r8, r2, ip, ror #10
   15478:	andeq	r8, r2, ip, ror r5
   1547c:	andeq	r8, r2, r8, lsl #11
   15480:	muleq	r2, r0, r5
   15484:	muleq	r2, ip, r5
   15488:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1548c:	sub	sp, sp, #2064	; 0x810
   15490:	ldr	r4, [pc, #388]	; 1561c <pclose@plt+0x41d8>
   15494:	sub	sp, sp, #4
   15498:	mov	r8, r1
   1549c:	ldr	r1, [r4]
   154a0:	mov	r7, r0
   154a4:	str	r2, [sp, #4]
   154a8:	str	r3, [sp]
   154ac:	str	r1, [sp, #2060]	; 0x80c
   154b0:	bl	153a4 <pclose@plt+0x3f60>
   154b4:	subs	r6, r0, #0
   154b8:	beq	155cc <pclose@plt+0x4188>
   154bc:	ldr	r1, [pc, #348]	; 15620 <pclose@plt+0x41dc>
   154c0:	bl	113c0 <fopen64@plt>
   154c4:	mov	r5, r0
   154c8:	mov	r0, r6
   154cc:	bl	11144 <free@plt>
   154d0:	cmp	r5, #0
   154d4:	beq	155cc <pclose@plt+0x4188>
   154d8:	add	r0, sp, #12
   154dc:	mov	r2, r5
   154e0:	mov	r1, #2048	; 0x800
   154e4:	bl	11150 <fgets@plt>
   154e8:	cmp	r0, #0
   154ec:	beq	155c4 <pclose@plt+0x4180>
   154f0:	mov	r2, #19
   154f4:	ldr	r1, [pc, #296]	; 15624 <pclose@plt+0x41e0>
   154f8:	add	r0, sp, #12
   154fc:	bl	113f0 <strncmp@plt>
   15500:	subs	r6, r0, #0
   15504:	bne	155c4 <pclose@plt+0x4180>
   15508:	ldr	fp, [pc, #280]	; 15628 <pclose@plt+0x41e4>
   1550c:	ldr	r9, [pc, #280]	; 1562c <pclose@plt+0x41e8>
   15510:	mov	sl, r6
   15514:	mov	r2, r5
   15518:	mov	r1, #2048	; 0x800
   1551c:	add	r0, sp, #12
   15520:	bl	11150 <fgets@plt>
   15524:	cmp	r0, #0
   15528:	beq	155c4 <pclose@plt+0x4180>
   1552c:	ldrb	r3, [sp, #12]
   15530:	cmp	r3, #0
   15534:	beq	15564 <pclose@plt+0x4120>
   15538:	cmp	r3, #13
   1553c:	cmpne	r3, #10
   15540:	add	r2, sp, #12
   15544:	bne	15558 <pclose@plt+0x4114>
   15548:	b	155e8 <pclose@plt+0x41a4>
   1554c:	cmp	r3, #13
   15550:	cmpne	r3, #10
   15554:	beq	155e8 <pclose@plt+0x41a4>
   15558:	ldrb	r3, [r2, #1]!
   1555c:	cmp	r3, #0
   15560:	bne	1554c <pclose@plt+0x4108>
   15564:	mov	r1, r9
   15568:	add	r0, sp, #12
   1556c:	bl	110f0 <strcmp@plt>
   15570:	cmp	r0, #0
   15574:	addeq	r6, sp, #4
   15578:	moveq	sl, fp
   1557c:	beq	15514 <pclose@plt+0x40d0>
   15580:	ldr	r1, [pc, #168]	; 15630 <pclose@plt+0x41ec>
   15584:	add	r0, sp, #12
   15588:	bl	110f0 <strcmp@plt>
   1558c:	cmp	r0, #0
   15590:	beq	155f4 <pclose@plt+0x41b0>
   15594:	ldrb	r3, [sp, #12]
   15598:	cmp	r3, #34	; 0x22
   1559c:	bne	15514 <pclose@plt+0x40d0>
   155a0:	cmp	sl, #0
   155a4:	beq	15514 <pclose@plt+0x40d0>
   155a8:	cmp	r6, #0
   155ac:	bne	15600 <pclose@plt+0x41bc>
   155b0:	add	r2, sp, #13
   155b4:	mov	r1, sl
   155b8:	mov	r0, r8
   155bc:	blx	r7
   155c0:	b	15514 <pclose@plt+0x40d0>
   155c4:	mov	r0, r5
   155c8:	bl	11378 <fclose@plt>
   155cc:	ldr	r2, [sp, #2060]	; 0x80c
   155d0:	ldr	r3, [r4]
   155d4:	cmp	r2, r3
   155d8:	bne	15618 <pclose@plt+0x41d4>
   155dc:	add	sp, sp, #2064	; 0x810
   155e0:	add	sp, sp, #4
   155e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   155e8:	mov	r3, #0
   155ec:	strb	r3, [r2]
   155f0:	b	15564 <pclose@plt+0x4120>
   155f4:	mov	r6, sp
   155f8:	ldr	sl, [pc, #52]	; 15634 <pclose@plt+0x41f0>
   155fc:	b	15514 <pclose@plt+0x40d0>
   15600:	ldr	r3, [r6]
   15604:	cmp	r3, #0
   15608:	ble	155b0 <pclose@plt+0x416c>
   1560c:	sub	r3, r3, #1
   15610:	str	r3, [r6]
   15614:	b	15514 <pclose@plt+0x40d0>
   15618:	bl	111bc <__stack_chk_fail@plt>
   1561c:			; <UNDEFINED> instruction: 0x0003ddb0
   15620:	andeq	fp, r2, r4, ror ip
   15624:	andeq	r8, r2, r4, lsr #11
   15628:	andeq	pc, r3, r0
   1562c:			; <UNDEFINED> instruction: 0x000285b8
   15630:	andeq	r8, r2, r0, asr #11
   15634:	andeq	pc, r3, r4, lsl r0	; <UNPREDICTABLE>
   15638:	cmp	r0, #17
   1563c:	beq	15658 <pclose@plt+0x4214>
   15640:	cmp	r0, #18
   15644:	bne	15650 <pclose@plt+0x420c>
   15648:	ldr	r0, [pc, #16]	; 15660 <pclose@plt+0x421c>
   1564c:	b	1a124 <pclose@plt+0x8ce0>
   15650:	ldr	r0, [pc, #12]	; 15664 <pclose@plt+0x4220>
   15654:	bx	lr
   15658:	ldr	r0, [pc]	; 15660 <pclose@plt+0x421c>
   1565c:	b	1a0cc <pclose@plt+0x8c88>
   15660:	andeq	r0, r4, r8, asr #19
   15664:	andeq	r8, r2, r8, asr #11
   15668:	push	{r4, r5, r6, r7, r8, lr}
   1566c:	mov	r5, r0
   15670:	ldr	r4, [r0, #4]
   15674:	mov	r6, r2
   15678:	cmp	r0, r4
   1567c:	mov	r7, r1
   15680:	beq	15694 <pclose@plt+0x4250>
   15684:	ldr	r0, [r4, #12]
   15688:	bl	110f0 <strcmp@plt>
   1568c:	cmp	r0, #0
   15690:	beq	156cc <pclose@plt+0x4288>
   15694:	mov	r1, #20
   15698:	mov	r0, #1
   1569c:	bl	11b0c <pclose@plt+0x6c8>
   156a0:	mov	r4, r0
   156a4:	mov	r0, r7
   156a8:	bl	11b20 <pclose@plt+0x6dc>
   156ac:	ldr	r3, [r5, #4]
   156b0:	str	r6, [r4, #16]
   156b4:	str	r3, [r4, #4]
   156b8:	ldr	r3, [r5, #4]
   156bc:	str	r5, [r4]
   156c0:	str	r0, [r4, #12]
   156c4:	str	r4, [r3]
   156c8:	str	r4, [r5, #4]
   156cc:	ldr	r3, [r4]
   156d0:	str	r3, [r5, #8]
   156d4:	pop	{r4, r5, r6, r7, r8, pc}
   156d8:	cmp	r1, #0
   156dc:	clz	r3, r2
   156e0:	lsr	r3, r3, #5
   156e4:	moveq	r3, #1
   156e8:	cmp	r3, #0
   156ec:	mov	r0, r1
   156f0:	mov	r1, r2
   156f4:	bxne	lr
   156f8:	ldrb	r2, [r2]
   156fc:	cmp	r2, #0
   15700:	bxeq	lr
   15704:	mov	r2, r3
   15708:	b	15668 <pclose@plt+0x4224>
   1570c:	push	{r4, r5, r6, lr}
   15710:	mov	r5, r0
   15714:	ldr	r4, [r0]
   15718:	sub	sp, sp, #8
   1571c:	mov	r0, r4
   15720:	mov	r6, r1
   15724:	bl	112dc <strlen@plt>
   15728:	mov	r1, #1
   1572c:	add	r2, r4, r0
   15730:	mov	r0, r5
   15734:	bl	1504c <pclose@plt+0x3c08>
   15738:	ldr	r2, [r5]
   1573c:	mov	r1, #0
   15740:	str	r1, [sp]
   15744:	sub	r2, r2, r4
   15748:	mov	r3, r6
   1574c:	mov	r1, r0
   15750:	mov	r0, r4
   15754:	bl	15188 <pclose@plt+0x3d44>
   15758:	add	sp, sp, #8
   1575c:	pop	{r4, r5, r6, pc}
   15760:	push	{r4, r5, r6, r7, lr}
   15764:	sub	sp, sp, #20
   15768:	ldr	r7, [pc, #256]	; 15870 <pclose@plt+0x442c>
   1576c:	ldr	r4, [pc, #256]	; 15874 <pclose@plt+0x4430>
   15770:	mov	r5, r0
   15774:	ldr	r3, [r7]
   15778:	str	r3, [sp, #12]
   1577c:	bl	12da8 <pclose@plt+0x1964>
   15780:	ldr	r3, [r4, #2056]	; 0x808
   15784:	ldrb	r2, [r3]
   15788:	cmp	r2, #0
   1578c:	beq	1583c <pclose@plt+0x43f8>
   15790:	ldr	r6, [pc, #224]	; 15878 <pclose@plt+0x4434>
   15794:	b	157c4 <pclose@plt+0x4380>
   15798:	ldr	r3, [sp, #4]
   1579c:	str	r3, [r4, #2056]	; 0x808
   157a0:	bl	22aa8 <pclose@plt+0x11664>
   157a4:	ldr	r3, [r4, #2056]	; 0x808
   157a8:	ldr	r2, [r4, #2048]	; 0x800
   157ac:	ldr	r0, [sp, #8]
   157b0:	ldrb	r1, [r3]
   157b4:	add	r2, r2, r0
   157b8:	str	r2, [r4, #2048]	; 0x800
   157bc:	cmp	r1, #0
   157c0:	beq	1583c <pclose@plt+0x43f8>
   157c4:	add	r1, sp, #8
   157c8:	add	r0, sp, #4
   157cc:	str	r3, [sp, #4]
   157d0:	bl	1570c <pclose@plt+0x42c8>
   157d4:	ldr	r3, [r4, #2048]	; 0x800
   157d8:	ldr	r1, [sp, #8]
   157dc:	ldr	r2, [r6]
   157e0:	add	r3, r3, r1
   157e4:	cmp	r3, r2
   157e8:	blt	15798 <pclose@plt+0x4354>
   157ec:	ldr	r3, [r4, #2056]	; 0x808
   157f0:	ldrb	r2, [r3]
   157f4:	cmp	r2, #0
   157f8:	bne	1581c <pclose@plt+0x43d8>
   157fc:	b	1583c <pclose@plt+0x43f8>
   15800:	ldr	r3, [sp, #4]
   15804:	str	r3, [r4, #2056]	; 0x808
   15808:	bl	22aa8 <pclose@plt+0x11664>
   1580c:	ldr	r3, [r4, #2056]	; 0x808
   15810:	ldrb	r2, [r3]
   15814:	cmp	r2, #0
   15818:	beq	1583c <pclose@plt+0x43f8>
   1581c:	add	r1, sp, #8
   15820:	add	r0, sp, #4
   15824:	str	r3, [sp, #4]
   15828:	bl	1570c <pclose@plt+0x42c8>
   1582c:	ldr	r3, [sp, #8]
   15830:	cmp	r3, #0
   15834:	ble	15800 <pclose@plt+0x43bc>
   15838:	ldr	r3, [r4, #2056]	; 0x808
   1583c:	cmp	r5, r3
   15840:	bcs	15854 <pclose@plt+0x4410>
   15844:	bl	1587c <pclose@plt+0x4438>
   15848:	ldr	r3, [r4, #2056]	; 0x808
   1584c:	cmp	r3, r5
   15850:	bhi	15844 <pclose@plt+0x4400>
   15854:	ldr	r2, [sp, #12]
   15858:	ldr	r3, [r7]
   1585c:	cmp	r2, r3
   15860:	bne	1586c <pclose@plt+0x4428>
   15864:	add	sp, sp, #20
   15868:	pop	{r4, r5, r6, r7, pc}
   1586c:	bl	111bc <__stack_chk_fail@plt>
   15870:			; <UNDEFINED> instruction: 0x0003ddb0
   15874:			; <UNDEFINED> instruction: 0x000401b8
   15878:	andeq	r3, r4, r8, lsr #19
   1587c:	push	{r4, r5, r6, r7, lr}
   15880:	sub	sp, sp, #28
   15884:	ldr	r4, [pc, #320]	; 159cc <pclose@plt+0x4588>
   15888:	ldr	r5, [pc, #320]	; 159d0 <pclose@plt+0x458c>
   1588c:	ldr	r3, [r4, #2056]	; 0x808
   15890:	ldr	r2, [r5]
   15894:	cmp	r3, r4
   15898:	str	r2, [sp, #20]
   1589c:	bls	1591c <pclose@plt+0x44d8>
   158a0:	str	r3, [sp]
   158a4:	add	r2, sp, #8
   158a8:	add	r1, sp, #4
   158ac:	mov	r0, sp
   158b0:	bl	15250 <pclose@plt+0x3e0c>
   158b4:	ldr	r3, [sp, #4]
   158b8:	cmp	r3, #0
   158bc:	bgt	158cc <pclose@plt+0x4488>
   158c0:	ldr	r2, [sp]
   158c4:	cmp	r2, r4
   158c8:	bhi	158a4 <pclose@plt+0x4460>
   158cc:	ldr	r1, [r4, #2052]	; 0x804
   158d0:	ldr	r2, [r4, #2048]	; 0x800
   158d4:	add	r0, r3, r1
   158d8:	cmp	r0, r2
   158dc:	bgt	15938 <pclose@plt+0x44f4>
   158e0:	ldr	r1, [sp, #8]
   158e4:	ldr	r0, [sp]
   158e8:	sub	r3, r2, r3
   158ec:	cmp	r1, #0
   158f0:	sub	r1, r1, #1
   158f4:	str	r3, [r4, #2048]	; 0x800
   158f8:	str	r1, [sp, #8]
   158fc:	str	r0, [r4, #2056]	; 0x808
   15900:	ble	1591c <pclose@plt+0x44d8>
   15904:	bl	1302c <pclose@plt+0x1be8>
   15908:	ldr	r3, [sp, #8]
   1590c:	cmp	r3, #0
   15910:	sub	r3, r3, #1
   15914:	str	r3, [sp, #8]
   15918:	bgt	15904 <pclose@plt+0x44c0>
   1591c:	ldr	r2, [sp, #20]
   15920:	ldr	r3, [r5]
   15924:	mov	r0, #0
   15928:	cmp	r2, r3
   1592c:	bne	159c8 <pclose@plt+0x4584>
   15930:	add	sp, sp, #28
   15934:	pop	{r4, r5, r6, r7, pc}
   15938:	ldr	r7, [pc, #148]	; 159d4 <pclose@plt+0x4590>
   1593c:	ldr	r3, [r4, #2060]	; 0x80c
   15940:	ldr	r2, [r7]
   15944:	add	r3, r4, r3
   15948:	sub	r1, r2, r1
   1594c:	cmp	r1, #1
   15950:	str	r3, [sp, #12]
   15954:	ble	159a4 <pclose@plt+0x4560>
   15958:	cmp	r3, r4
   1595c:	bls	159a4 <pclose@plt+0x4560>
   15960:	mov	r6, #0
   15964:	b	15970 <pclose@plt+0x452c>
   15968:	cmp	r3, r4
   1596c:	bls	159a4 <pclose@plt+0x4560>
   15970:	mov	r2, #0
   15974:	add	r1, sp, #16
   15978:	add	r0, sp, #12
   1597c:	bl	15250 <pclose@plt+0x3e0c>
   15980:	ldr	r3, [r7]
   15984:	ldr	r1, [r4, #2052]	; 0x804
   15988:	ldr	r2, [sp, #16]
   1598c:	sub	r3, r3, r1
   15990:	add	r6, r6, r2
   15994:	add	r3, r3, r3, lsr #31
   15998:	cmp	r6, r3, asr #1
   1599c:	ldr	r3, [sp, #12]
   159a0:	blt	15968 <pclose@plt+0x4524>
   159a4:	ldr	r6, [r4, #2056]	; 0x808
   159a8:	sub	r3, r3, r4
   159ac:	str	r3, [r4, #2060]	; 0x80c
   159b0:	bl	1529c <pclose@plt+0x3e58>
   159b4:	mov	r0, r6
   159b8:	bl	15760 <pclose@plt+0x431c>
   159bc:	ldr	r2, [r4, #2048]	; 0x800
   159c0:	ldr	r3, [sp, #4]
   159c4:	b	158e0 <pclose@plt+0x449c>
   159c8:	bl	111bc <__stack_chk_fail@plt>
   159cc:			; <UNDEFINED> instruction: 0x000401b8
   159d0:			; <UNDEFINED> instruction: 0x0003ddb0
   159d4:	andeq	r3, r4, r8, lsr #19
   159d8:	push	{r4, r5, r6, r7, r8, lr}
   159dc:	sub	sp, sp, #16
   159e0:	ldr	r5, [pc, #248]	; 15ae0 <pclose@plt+0x469c>
   159e4:	ldr	r8, [pc, #248]	; 15ae4 <pclose@plt+0x46a0>
   159e8:	ldr	r6, [pc, #248]	; 15ae8 <pclose@plt+0x46a4>
   159ec:	ldr	r1, [r5, #2052]	; 0x804
   159f0:	ldr	r3, [r8]
   159f4:	ldr	r2, [r5, #2060]	; 0x80c
   159f8:	sub	r3, r3, r1
   159fc:	ldr	r1, [r6]
   15a00:	cmp	r3, #1
   15a04:	add	r3, r5, r2
   15a08:	str	r3, [sp]
   15a0c:	ldrb	r2, [r5, r2]
   15a10:	str	r1, [sp, #12]
   15a14:	ble	15a68 <pclose@plt+0x4624>
   15a18:	cmp	r2, #0
   15a1c:	beq	15aac <pclose@plt+0x4668>
   15a20:	mov	r4, #0
   15a24:	add	r7, sp, #8
   15a28:	b	15a34 <pclose@plt+0x45f0>
   15a2c:	cmp	r2, #0
   15a30:	beq	15aac <pclose@plt+0x4668>
   15a34:	mov	r1, r7
   15a38:	mov	r0, sp
   15a3c:	bl	1570c <pclose@plt+0x42c8>
   15a40:	ldr	r3, [r8]
   15a44:	ldr	r1, [r5, #2052]	; 0x804
   15a48:	ldr	r2, [sp, #8]
   15a4c:	sub	r3, r3, r1
   15a50:	add	r4, r4, r2
   15a54:	add	r3, r3, r3, lsr #31
   15a58:	cmp	r4, r3, asr #1
   15a5c:	ldr	r3, [sp]
   15a60:	ldrb	r2, [r3]
   15a64:	blt	15a2c <pclose@plt+0x45e8>
   15a68:	cmp	r2, #0
   15a6c:	beq	15aac <pclose@plt+0x4668>
   15a70:	add	r7, sp, #8
   15a74:	b	15a8c <pclose@plt+0x4648>
   15a78:	ldr	r3, [sp, #8]
   15a7c:	str	r3, [sp]
   15a80:	ldrb	r2, [r3]
   15a84:	cmp	r2, #0
   15a88:	beq	15aac <pclose@plt+0x4668>
   15a8c:	add	r1, sp, #4
   15a90:	mov	r0, r7
   15a94:	str	r3, [sp, #8]
   15a98:	bl	1570c <pclose@plt+0x42c8>
   15a9c:	ldr	r3, [sp, #4]
   15aa0:	cmp	r3, #0
   15aa4:	ble	15a78 <pclose@plt+0x4634>
   15aa8:	ldr	r3, [sp]
   15aac:	ldr	r4, [r5, #2056]	; 0x808
   15ab0:	sub	r3, r3, r5
   15ab4:	str	r3, [r5, #2060]	; 0x80c
   15ab8:	bl	1529c <pclose@plt+0x3e58>
   15abc:	mov	r0, r4
   15ac0:	bl	15760 <pclose@plt+0x431c>
   15ac4:	ldr	r2, [sp, #12]
   15ac8:	ldr	r3, [r6]
   15acc:	cmp	r2, r3
   15ad0:	bne	15adc <pclose@plt+0x4698>
   15ad4:	add	sp, sp, #16
   15ad8:	pop	{r4, r5, r6, r7, r8, pc}
   15adc:	bl	111bc <__stack_chk_fail@plt>
   15ae0:			; <UNDEFINED> instruction: 0x000401b8
   15ae4:	andeq	r3, r4, r8, lsr #19
   15ae8:			; <UNDEFINED> instruction: 0x0003ddb0
   15aec:	push	{r4, r5, r6, lr}
   15af0:	sub	sp, sp, #16
   15af4:	ldr	r4, [pc, #244]	; 15bf0 <pclose@plt+0x47ac>
   15af8:	ldr	r5, [pc, #244]	; 15bf4 <pclose@plt+0x47b0>
   15afc:	ldr	r3, [r4, #2056]	; 0x808
   15b00:	ldr	r1, [r5]
   15b04:	ldrb	r2, [r3]
   15b08:	str	r1, [sp, #12]
   15b0c:	cmp	r2, #0
   15b10:	bne	15b30 <pclose@plt+0x46ec>
   15b14:	ldr	r2, [sp, #12]
   15b18:	ldr	r3, [r5]
   15b1c:	mov	r0, #0
   15b20:	cmp	r2, r3
   15b24:	bne	15bec <pclose@plt+0x47a8>
   15b28:	add	sp, sp, #16
   15b2c:	pop	{r4, r5, r6, pc}
   15b30:	add	r1, sp, #8
   15b34:	add	r0, sp, #4
   15b38:	str	r3, [sp, #4]
   15b3c:	bl	1570c <pclose@plt+0x42c8>
   15b40:	ldr	r2, [pc, #176]	; 15bf8 <pclose@plt+0x47b4>
   15b44:	ldr	r3, [r4, #2048]	; 0x800
   15b48:	ldr	r1, [sp, #8]
   15b4c:	ldr	r2, [r2]
   15b50:	add	r3, r3, r1
   15b54:	cmp	r3, r2
   15b58:	mov	r6, r0
   15b5c:	bge	15bd8 <pclose@plt+0x4794>
   15b60:	sub	r2, r2, #1
   15b64:	cmp	r3, r2
   15b68:	beq	15bc8 <pclose@plt+0x4784>
   15b6c:	ldr	r2, [sp, #4]
   15b70:	mov	r0, r6
   15b74:	str	r3, [r4, #2048]	; 0x800
   15b78:	str	r2, [r4, #2056]	; 0x808
   15b7c:	bl	22aa8 <pclose@plt+0x11664>
   15b80:	ldr	r3, [r4, #2056]	; 0x808
   15b84:	ldrb	r3, [r3]
   15b88:	cmp	r3, #0
   15b8c:	bne	15bac <pclose@plt+0x4768>
   15b90:	b	15b14 <pclose@plt+0x46d0>
   15b94:	bl	22aa8 <pclose@plt+0x11664>
   15b98:	ldr	r3, [sp, #4]
   15b9c:	str	r3, [r4, #2056]	; 0x808
   15ba0:	ldrb	r3, [r3]
   15ba4:	cmp	r3, #0
   15ba8:	beq	15b14 <pclose@plt+0x46d0>
   15bac:	add	r1, sp, #8
   15bb0:	add	r0, sp, #4
   15bb4:	bl	1570c <pclose@plt+0x42c8>
   15bb8:	ldr	r3, [sp, #8]
   15bbc:	cmp	r3, #0
   15bc0:	ble	15b94 <pclose@plt+0x4750>
   15bc4:	b	15b14 <pclose@plt+0x46d0>
   15bc8:	ldr	r2, [r4, #2056]	; 0x808
   15bcc:	ldrb	r2, [r2, #1]
   15bd0:	cmp	r2, #0
   15bd4:	beq	15b6c <pclose@plt+0x4728>
   15bd8:	bl	159d8 <pclose@plt+0x4594>
   15bdc:	ldr	r3, [r4, #2048]	; 0x800
   15be0:	ldr	r2, [sp, #8]
   15be4:	add	r3, r3, r2
   15be8:	b	15b6c <pclose@plt+0x4728>
   15bec:	bl	111bc <__stack_chk_fail@plt>
   15bf0:			; <UNDEFINED> instruction: 0x000401b8
   15bf4:			; <UNDEFINED> instruction: 0x0003ddb0
   15bf8:	andeq	r3, r4, r8, lsr #19
   15bfc:	push	{r4, r5, r6, lr}
   15c00:	ldr	r5, [pc, #124]	; 15c84 <pclose@plt+0x4840>
   15c04:	ldr	r4, [r5, #2056]	; 0x808
   15c08:	cmp	r4, r5
   15c0c:	beq	15c7c <pclose@plt+0x4838>
   15c10:	bl	1587c <pclose@plt+0x4438>
   15c14:	ldrb	r3, [r4]
   15c18:	ldr	r1, [r5, #2056]	; 0x808
   15c1c:	cmp	r3, #0
   15c20:	strb	r3, [r1]
   15c24:	beq	15c3c <pclose@plt+0x47f8>
   15c28:	mov	r3, r4
   15c2c:	ldrb	r2, [r3, #1]!
   15c30:	cmp	r2, #0
   15c34:	strb	r2, [r1, #1]!
   15c38:	bne	15c2c <pclose@plt+0x47e8>
   15c3c:	ldr	r3, [pc, #68]	; 15c88 <pclose@plt+0x4844>
   15c40:	mvn	r2, #0
   15c44:	ldr	r0, [r5, #2056]	; 0x808
   15c48:	str	r2, [r3, #40]	; 0x28
   15c4c:	bl	15760 <pclose@plt+0x431c>
   15c50:	ldr	r0, [r5, #2072]	; 0x818
   15c54:	ands	r0, r0, #1
   15c58:	popeq	{r4, r5, r6, pc}
   15c5c:	ldr	r3, [r5, #2056]	; 0x808
   15c60:	cmp	r3, r5
   15c64:	beq	15c70 <pclose@plt+0x482c>
   15c68:	mov	r0, #0
   15c6c:	pop	{r4, r5, r6, pc}
   15c70:	ldrb	r3, [r5]
   15c74:	cmp	r3, #0
   15c78:	bne	15c68 <pclose@plt+0x4824>
   15c7c:	mov	r0, #1
   15c80:	pop	{r4, r5, r6, pc}
   15c84:			; <UNDEFINED> instruction: 0x000401b8
   15c88:	andeq	pc, r3, r0
   15c8c:	ldr	r3, [pc, #40]	; 15cbc <pclose@plt+0x4878>
   15c90:	ldr	r3, [r3, #2056]	; 0x808
   15c94:	ldrb	r3, [r3]
   15c98:	cmp	r3, #0
   15c9c:	bne	15ca8 <pclose@plt+0x4864>
   15ca0:	mov	r0, #0
   15ca4:	bx	lr
   15ca8:	push	{r4, lr}
   15cac:	bl	15aec <pclose@plt+0x46a8>
   15cb0:	bl	15bfc <pclose@plt+0x47b8>
   15cb4:	mov	r0, #0
   15cb8:	pop	{r4, pc}
   15cbc:			; <UNDEFINED> instruction: 0x000401b8
   15cc0:	push	{r4, r5, r6, lr}
   15cc4:	mov	r5, #0
   15cc8:	ldr	r4, [pc, #44]	; 15cfc <pclose@plt+0x48b8>
   15ccc:	str	r5, [r4, #2060]	; 0x80c
   15cd0:	bl	1529c <pclose@plt+0x3e58>
   15cd4:	ldr	r1, [r4, #2056]	; 0x808
   15cd8:	ldr	r3, [pc, #32]	; 15d00 <pclose@plt+0x48bc>
   15cdc:	mvn	r2, #0
   15ce0:	strb	r5, [r1]
   15ce4:	ldr	r0, [r4, #2056]	; 0x808
   15ce8:	str	r2, [r3, #40]	; 0x28
   15cec:	bl	15760 <pclose@plt+0x431c>
   15cf0:	ldr	r0, [r4, #2072]	; 0x818
   15cf4:	and	r0, r0, #1
   15cf8:	pop	{r4, r5, r6, pc}
   15cfc:			; <UNDEFINED> instruction: 0x000401b8
   15d00:	andeq	pc, r3, r0
   15d04:	push	{r4, r5, r6, lr}
   15d08:	mov	r4, r0
   15d0c:	ldr	r5, [pc, #148]	; 15da8 <pclose@plt+0x4964>
   15d10:	mov	r6, r1
   15d14:	mov	r0, r5
   15d18:	bl	112dc <strlen@plt>
   15d1c:	ldr	r3, [pc, #136]	; 15dac <pclose@plt+0x4968>
   15d20:	add	r2, r0, r6
   15d24:	cmp	r2, r3
   15d28:	bhi	15d9c <pclose@plt+0x4958>
   15d2c:	ldr	r3, [r5, #2056]	; 0x808
   15d30:	add	r0, r5, r0
   15d34:	cmp	r0, r3
   15d38:	bcc	15d58 <pclose@plt+0x4914>
   15d3c:	add	r2, r6, #1
   15d40:	add	r2, r0, r2
   15d44:	add	r0, r0, #1
   15d48:	ldrb	r1, [r0, #-1]!
   15d4c:	cmp	r3, r0
   15d50:	strb	r1, [r2, #-1]!
   15d54:	bne	15d48 <pclose@plt+0x4904>
   15d58:	add	r2, r3, r6
   15d5c:	cmp	r3, r2
   15d60:	movcs	r0, r3
   15d64:	bcs	15d80 <pclose@plt+0x493c>
   15d68:	ldrb	r2, [r4], #1
   15d6c:	strb	r2, [r3], #1
   15d70:	ldr	r0, [r5, #2056]	; 0x808
   15d74:	add	r2, r0, r6
   15d78:	cmp	r3, r2
   15d7c:	bcc	15d68 <pclose@plt+0x4924>
   15d80:	ldr	r3, [pc, #40]	; 15db0 <pclose@plt+0x496c>
   15d84:	mvn	r2, #0
   15d88:	str	r2, [r3, #40]	; 0x28
   15d8c:	bl	15760 <pclose@plt+0x431c>
   15d90:	bl	15aec <pclose@plt+0x46a8>
   15d94:	mov	r0, #0
   15d98:	pop	{r4, r5, r6, pc}
   15d9c:	bl	12d64 <pclose@plt+0x1920>
   15da0:	mov	r0, #2
   15da4:	pop	{r4, r5, r6, pc}
   15da8:			; <UNDEFINED> instruction: 0x000401b8
   15dac:	strdeq	r0, [r0], -lr
   15db0:	andeq	pc, r3, r0
   15db4:	push	{r4, r5, r6, r7, lr}
   15db8:	sub	sp, sp, #12
   15dbc:	ldr	r7, [pc, #128]	; 15e44 <pclose@plt+0x4a00>
   15dc0:	mov	r4, r0
   15dc4:	add	r5, sp, #8
   15dc8:	ldr	r3, [r7]
   15dcc:	str	r3, [sp, #4]
   15dd0:	bl	112dc <strlen@plt>
   15dd4:	str	r4, [r5, #-8]!
   15dd8:	add	r6, r4, r0
   15ddc:	b	15e0c <pclose@plt+0x49c8>
   15de0:	mov	r2, r6
   15de4:	mov	r1, #1
   15de8:	mov	r0, r5
   15dec:	bl	1504c <pclose@plt+0x3c08>
   15df0:	ldr	r1, [sp]
   15df4:	mov	r0, r4
   15df8:	sub	r1, r1, r4
   15dfc:	bl	15d04 <pclose@plt+0x48c0>
   15e00:	subs	r4, r0, #0
   15e04:	bne	15e38 <pclose@plt+0x49f4>
   15e08:	ldr	r4, [sp]
   15e0c:	ldrb	r0, [r4]
   15e10:	cmp	r0, #0
   15e14:	bne	15de0 <pclose@plt+0x499c>
   15e18:	mov	r4, r0
   15e1c:	ldr	r2, [sp, #4]
   15e20:	ldr	r3, [r7]
   15e24:	mov	r0, r4
   15e28:	cmp	r2, r3
   15e2c:	bne	15e40 <pclose@plt+0x49fc>
   15e30:	add	sp, sp, #12
   15e34:	pop	{r4, r5, r6, r7, pc}
   15e38:	bl	12d64 <pclose@plt+0x1920>
   15e3c:	b	15e1c <pclose@plt+0x49d8>
   15e40:	bl	111bc <__stack_chk_fail@plt>
   15e44:			; <UNDEFINED> instruction: 0x0003ddb0
   15e48:	ldr	r3, [r0]
   15e4c:	push	{r4, r5, r6, lr}
   15e50:	cmp	r3, r1
   15e54:	mov	r5, r0
   15e58:	mov	r4, r1
   15e5c:	mov	r6, r2
   15e60:	beq	15e98 <pclose@plt+0x4a54>
   15e64:	cmp	r3, #0
   15e68:	ldr	r1, [r0, #4]
   15e6c:	beq	15e7c <pclose@plt+0x4a38>
   15e70:	ldr	r0, [r3]
   15e74:	bl	15344 <pclose@plt+0x3f00>
   15e78:	ldr	r1, [r5, #4]
   15e7c:	ldr	r3, [pc, #220]	; 15f60 <pclose@plt+0x4b1c>
   15e80:	str	r4, [r5]
   15e84:	cmp	r4, r3
   15e88:	beq	15f40 <pclose@plt+0x4afc>
   15e8c:	add	r3, r3, #20
   15e90:	cmp	r4, r3
   15e94:	beq	15efc <pclose@plt+0x4ab8>
   15e98:	cmp	r6, #0
   15e9c:	beq	15eb4 <pclose@plt+0x4a70>
   15ea0:	mov	r3, r6
   15ea4:	ldr	r2, [pc, #184]	; 15f64 <pclose@plt+0x4b20>
   15ea8:	mov	r1, #1
   15eac:	ldr	r0, [r5, #4]
   15eb0:	bl	1136c <__fprintf_chk@plt>
   15eb4:	cmp	r4, #0
   15eb8:	popne	{r4, r5, r6, pc}
   15ebc:	ldr	r4, [pc, #156]	; 15f60 <pclose@plt+0x4b1c>
   15ec0:	ldr	r3, [r4, #16]
   15ec4:	cmp	r3, #0
   15ec8:	bne	15f1c <pclose@plt+0x4ad8>
   15ecc:	ldr	r3, [r4, #36]	; 0x24
   15ed0:	cmp	r3, #0
   15ed4:	popeq	{r4, r5, r6, pc}
   15ed8:	mov	r1, #1
   15edc:	ldr	r0, [r5, #4]
   15ee0:	ldr	r3, [pc, #128]	; 15f68 <pclose@plt+0x4b24>
   15ee4:	ldr	r2, [pc, #128]	; 15f6c <pclose@plt+0x4b28>
   15ee8:	bl	1136c <__fprintf_chk@plt>
   15eec:	ldr	r1, [r5, #4]
   15ef0:	ldr	r0, [r4, #20]
   15ef4:	pop	{r4, r5, r6, lr}
   15ef8:	b	15344 <pclose@plt+0x3f00>
   15efc:	mov	r0, r1
   15f00:	ldr	r3, [pc, #96]	; 15f68 <pclose@plt+0x4b24>
   15f04:	ldr	r2, [pc, #96]	; 15f6c <pclose@plt+0x4b28>
   15f08:	mov	r1, #1
   15f0c:	bl	1136c <__fprintf_chk@plt>
   15f10:	cmp	r6, #0
   15f14:	bne	15ea0 <pclose@plt+0x4a5c>
   15f18:	pop	{r4, r5, r6, pc}
   15f1c:	ldr	r3, [pc, #76]	; 15f70 <pclose@plt+0x4b2c>
   15f20:	ldr	r2, [pc, #68]	; 15f6c <pclose@plt+0x4b28>
   15f24:	mov	r1, #1
   15f28:	ldr	r0, [r5, #4]
   15f2c:	bl	1136c <__fprintf_chk@plt>
   15f30:	ldr	r1, [r5, #4]
   15f34:	ldr	r0, [r4]
   15f38:	bl	15344 <pclose@plt+0x3f00>
   15f3c:	b	15ecc <pclose@plt+0x4a88>
   15f40:	mov	r0, r1
   15f44:	ldr	r3, [pc, #36]	; 15f70 <pclose@plt+0x4b2c>
   15f48:	ldr	r2, [pc, #28]	; 15f6c <pclose@plt+0x4b28>
   15f4c:	mov	r1, #1
   15f50:	bl	1136c <__fprintf_chk@plt>
   15f54:	cmp	r6, #0
   15f58:	bne	15ea0 <pclose@plt+0x4a5c>
   15f5c:	pop	{r4, r5, r6, pc}
   15f60:	andeq	pc, r3, r0
   15f64:	andeq	r8, r2, r4, ror #10
   15f68:	andeq	r8, r2, r0, asr #11
   15f6c:	andeq	r8, r2, ip, asr #11
   15f70:			; <UNDEFINED> instruction: 0x000285b8
   15f74:	ldr	r3, [pc, #40]	; 15fa4 <pclose@plt+0x4b60>
   15f78:	ldr	r1, [pc, #40]	; 15fa8 <pclose@plt+0x4b64>
   15f7c:	mov	r2, #0
   15f80:	mvn	r0, #0
   15f84:	str	r3, [r3, #2056]	; 0x808
   15f88:	strb	r2, [r3]
   15f8c:	str	r2, [r3, #2048]	; 0x800
   15f90:	str	r2, [r3, #2060]	; 0x80c
   15f94:	str	r2, [r3, #2076]	; 0x81c
   15f98:	str	r2, [r3, #2080]	; 0x820
   15f9c:	str	r0, [r1, #40]	; 0x28
   15fa0:	bx	lr
   15fa4:			; <UNDEFINED> instruction: 0x000401b8
   15fa8:	andeq	pc, r3, r0
   15fac:	ldr	r3, [pc, #28]	; 15fd0 <pclose@plt+0x4b8c>
   15fb0:	ldr	r1, [pc, #28]	; 15fd4 <pclose@plt+0x4b90>
   15fb4:	mov	r2, #0
   15fb8:	mvn	r0, #0
   15fbc:	str	r2, [r3, #2052]	; 0x804
   15fc0:	str	r2, [r3, #2048]	; 0x800
   15fc4:	str	r2, [r3, #2080]	; 0x820
   15fc8:	str	r0, [r1, #40]	; 0x28
   15fcc:	bx	lr
   15fd0:			; <UNDEFINED> instruction: 0x000401b8
   15fd4:	andeq	pc, r3, r0
   15fd8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15fdc:	sub	sp, sp, #8
   15fe0:	ldr	sl, [pc, #248]	; 160e0 <pclose@plt+0x4c9c>
   15fe4:	mov	r4, r0
   15fe8:	ldr	r3, [sl]
   15fec:	str	r3, [sp, #4]
   15ff0:	bl	112dc <strlen@plt>
   15ff4:	ldrb	r3, [r4]
   15ff8:	cmp	r3, #0
   15ffc:	add	r8, r4, r0
   16000:	beq	16080 <pclose@plt+0x4c3c>
   16004:	ldr	r9, [pc, #216]	; 160e4 <pclose@plt+0x4ca0>
   16008:	ldr	r5, [pc, #216]	; 160e8 <pclose@plt+0x4ca4>
   1600c:	mov	r7, #0
   16010:	mov	r2, r8
   16014:	mov	r1, #1
   16018:	mov	r0, sp
   1601c:	str	r4, [sp]
   16020:	bl	1504c <pclose@plt+0x3c08>
   16024:	ldr	r3, [sp]
   16028:	cmp	r3, r4
   1602c:	mov	r6, r0
   16030:	bls	16048 <pclose@plt+0x4c04>
   16034:	ldrb	r0, [r4], #1
   16038:	bl	22984 <pclose@plt+0x11540>
   1603c:	ldr	r3, [sp]
   16040:	cmp	r3, r4
   16044:	bhi	16034 <pclose@plt+0x4bf0>
   16048:	ldr	r3, [r9]
   1604c:	cmp	r3, #0
   16050:	bne	16098 <pclose@plt+0x4c54>
   16054:	mov	r1, #1
   16058:	ldrb	r0, [r4]
   1605c:	ldr	r2, [r5, #2048]	; 0x800
   16060:	ldr	r3, [r5, #2052]	; 0x804
   16064:	add	r2, r2, r1
   16068:	add	r3, r3, r1
   1606c:	cmp	r0, #0
   16070:	mov	r7, r6
   16074:	str	r2, [r5, #2048]	; 0x800
   16078:	str	r3, [r5, #2052]	; 0x804
   1607c:	bne	16010 <pclose@plt+0x4bcc>
   16080:	ldr	r2, [sp, #4]
   16084:	ldr	r3, [sl]
   16088:	cmp	r2, r3
   1608c:	bne	160dc <pclose@plt+0x4c98>
   16090:	add	sp, sp, #8
   16094:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16098:	mov	r0, r6
   1609c:	bl	15128 <pclose@plt+0x3ce4>
   160a0:	cmp	r0, #0
   160a4:	beq	160b0 <pclose@plt+0x4c6c>
   160a8:	mov	r1, #0
   160ac:	b	16058 <pclose@plt+0x4c14>
   160b0:	mov	r0, r7
   160b4:	mov	r1, r6
   160b8:	bl	1514c <pclose@plt+0x3d08>
   160bc:	cmp	r0, #0
   160c0:	bne	160a8 <pclose@plt+0x4c64>
   160c4:	mov	r0, r6
   160c8:	bl	15140 <pclose@plt+0x3cfc>
   160cc:	cmp	r0, #0
   160d0:	movne	r1, #2
   160d4:	bne	16058 <pclose@plt+0x4c14>
   160d8:	b	16054 <pclose@plt+0x4c10>
   160dc:	bl	111bc <__stack_chk_fail@plt>
   160e0:			; <UNDEFINED> instruction: 0x0003ddb0
   160e4:	andeq	r0, r4, ip, ror #2
   160e8:			; <UNDEFINED> instruction: 0x000401b8
   160ec:	push	{r4, r5, r6, lr}
   160f0:	sub	sp, sp, #8
   160f4:	ldr	r6, [pc, #108]	; 16168 <pclose@plt+0x4d24>
   160f8:	ldr	r5, [pc, #108]	; 1616c <pclose@plt+0x4d28>
   160fc:	ldr	r3, [r6]
   16100:	mov	r0, r5
   16104:	str	r5, [sp]
   16108:	str	r3, [sp, #4]
   1610c:	bl	112dc <strlen@plt>
   16110:	ldrb	r4, [r5]
   16114:	cmp	r4, #0
   16118:	add	r5, r5, r0
   1611c:	beq	16148 <pclose@plt+0x4d04>
   16120:	mov	r4, #0
   16124:	mov	r2, r5
   16128:	mov	r1, #1
   1612c:	mov	r0, sp
   16130:	bl	1504c <pclose@plt+0x3c08>
   16134:	ldr	r3, [sp]
   16138:	add	r4, r4, #1
   1613c:	ldrb	r3, [r3]
   16140:	cmp	r3, #0
   16144:	bne	16124 <pclose@plt+0x4ce0>
   16148:	ldr	r2, [sp, #4]
   1614c:	ldr	r3, [r6]
   16150:	mov	r0, r4
   16154:	cmp	r2, r3
   16158:	bne	16164 <pclose@plt+0x4d20>
   1615c:	add	sp, sp, #8
   16160:	pop	{r4, r5, r6, pc}
   16164:	bl	111bc <__stack_chk_fail@plt>
   16168:			; <UNDEFINED> instruction: 0x0003ddb0
   1616c:			; <UNDEFINED> instruction: 0x000401b8
   16170:	ldr	r3, [pc, #16]	; 16188 <pclose@plt+0x4d44>
   16174:	cmp	r0, #0
   16178:	strne	r0, [r0, #8]
   1617c:	str	r0, [r3, #2084]	; 0x824
   16180:	str	r1, [r3, #2072]	; 0x818
   16184:	bx	lr
   16188:			; <UNDEFINED> instruction: 0x000401b8
   1618c:	ldrb	r3, [r1]
   16190:	cmp	r3, #0
   16194:	bxeq	lr
   16198:	b	15668 <pclose@plt+0x4224>
   1619c:	push	{r4, lr}
   161a0:	ldr	r4, [pc, #52]	; 161dc <pclose@plt+0x4d98>
   161a4:	ldr	r0, [r4, #2084]	; 0x824
   161a8:	cmp	r0, #0
   161ac:	popeq	{r4, pc}
   161b0:	ldrb	r3, [r4]
   161b4:	cmp	r3, #0
   161b8:	bne	161c8 <pclose@plt+0x4d84>
   161bc:	mov	r3, #1
   161c0:	str	r3, [r0, #16]
   161c4:	pop	{r4, pc}
   161c8:	mov	r2, #1
   161cc:	mov	r1, r4
   161d0:	bl	15668 <pclose@plt+0x4224>
   161d4:	ldr	r0, [r4, #2084]	; 0x824
   161d8:	b	161bc <pclose@plt+0x4d78>
   161dc:			; <UNDEFINED> instruction: 0x000401b8
   161e0:	ldr	r3, [pc, #2536]	; 16bd0 <pclose@plt+0x578c>
   161e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   161e8:	mov	r5, r0
   161ec:	ldr	r3, [r3]
   161f0:	sub	sp, sp, #20
   161f4:	cmp	r3, #0
   161f8:	uxtb	r6, r0
   161fc:	ldr	r4, [pc, #2512]	; 16bd4 <pclose@plt+0x5790>
   16200:	bne	163ec <pclose@plt+0x4fa8>
   16204:	ldr	r3, [r4, #2076]	; 0x81c
   16208:	strb	r6, [r4, #2088]	; 0x828
   1620c:	cmp	r3, #0
   16210:	bne	16478 <pclose@plt+0x5034>
   16214:	bl	17628 <pclose@plt+0x61e4>
   16218:	cmp	r0, #0
   1621c:	beq	16514 <pclose@plt+0x50d0>
   16220:	ldr	r1, [r4, #2084]	; 0x824
   16224:	cmp	r1, #0
   16228:	beq	1654c <pclose@plt+0x5108>
   1622c:	ldr	r3, [pc, #2468]	; 16bd8 <pclose@plt+0x5794>
   16230:	cmp	r1, r3
   16234:	moveq	r1, #4
   16238:	movne	r1, #0
   1623c:	mov	r0, r5
   16240:	bl	19d60 <pclose@plt+0x891c>
   16244:	sub	r3, r0, #1
   16248:	mov	r5, r0
   1624c:	cmp	r3, #100	; 0x64
   16250:	ldrls	pc, [pc, r3, lsl #2]
   16254:	b	169b4 <pclose@plt+0x5570>
   16258:			; <UNDEFINED> instruction: 0x000168b0
   1625c:	strdeq	r6, [r1], -r0
   16260:	ldrdeq	r6, [r1], -r8
   16264:	andeq	r6, r1, r4, asr #17
   16268:	andeq	r6, r1, ip, ror #17
   1626c:	andeq	r6, r1, r4, lsr r8
   16270:	andeq	r6, r1, r8, ror #18
   16274:	andeq	r6, r1, r4, asr #18
   16278:	andeq	r6, r1, r8, ror r9
   1627c:	andeq	r6, r1, r0, lsl #17
   16280:	strdeq	r6, [r1], -r0
   16284:	andeq	r6, r1, r0, lsr #15
   16288:	andeq	r6, r1, r4, lsr #14
   1628c:	andeq	r6, r1, r4, lsr #14
   16290:	andeq	r6, r1, r4, lsl #11
   16294:			; <UNDEFINED> instruction: 0x000169b4
   16298:	andeq	r6, r1, r4, lsl #11
   1629c:	andeq	r6, r1, r4, lsl #11
   162a0:	andeq	r6, r1, r4, ror r5
   162a4:	andeq	r6, r1, r4, asr r5
   162a8:			; <UNDEFINED> instruction: 0x000169b4
   162ac:			; <UNDEFINED> instruction: 0x000169b4
   162b0:			; <UNDEFINED> instruction: 0x000169b4
   162b4:			; <UNDEFINED> instruction: 0x000169b4
   162b8:			; <UNDEFINED> instruction: 0x000169b4
   162bc:			; <UNDEFINED> instruction: 0x000169b4
   162c0:			; <UNDEFINED> instruction: 0x000169b4
   162c4:			; <UNDEFINED> instruction: 0x000169b4
   162c8:			; <UNDEFINED> instruction: 0x000169b4
   162cc:			; <UNDEFINED> instruction: 0x000169b4
   162d0:			; <UNDEFINED> instruction: 0x000169b4
   162d4:			; <UNDEFINED> instruction: 0x000169b4
   162d8:			; <UNDEFINED> instruction: 0x000169b4
   162dc:			; <UNDEFINED> instruction: 0x000169b4
   162e0:			; <UNDEFINED> instruction: 0x000169b4
   162e4:			; <UNDEFINED> instruction: 0x000169b4
   162e8:			; <UNDEFINED> instruction: 0x000169b4
   162ec:			; <UNDEFINED> instruction: 0x000169b4
   162f0:			; <UNDEFINED> instruction: 0x000169b4
   162f4:			; <UNDEFINED> instruction: 0x000169b4
   162f8:			; <UNDEFINED> instruction: 0x000169b4
   162fc:			; <UNDEFINED> instruction: 0x000169b4
   16300:			; <UNDEFINED> instruction: 0x000169b4
   16304:			; <UNDEFINED> instruction: 0x000169b4
   16308:			; <UNDEFINED> instruction: 0x000169b4
   1630c:			; <UNDEFINED> instruction: 0x000169b4
   16310:			; <UNDEFINED> instruction: 0x000169b4
   16314:			; <UNDEFINED> instruction: 0x000169b4
   16318:			; <UNDEFINED> instruction: 0x000169b4
   1631c:			; <UNDEFINED> instruction: 0x000169b4
   16320:			; <UNDEFINED> instruction: 0x000169b4
   16324:			; <UNDEFINED> instruction: 0x000169b4
   16328:			; <UNDEFINED> instruction: 0x000169b4
   1632c:			; <UNDEFINED> instruction: 0x000169b4
   16330:			; <UNDEFINED> instruction: 0x000169b4
   16334:			; <UNDEFINED> instruction: 0x000169b4
   16338:			; <UNDEFINED> instruction: 0x000169b4
   1633c:			; <UNDEFINED> instruction: 0x000169b4
   16340:			; <UNDEFINED> instruction: 0x000169b4
   16344:			; <UNDEFINED> instruction: 0x000169b4
   16348:			; <UNDEFINED> instruction: 0x000169b4
   1634c:			; <UNDEFINED> instruction: 0x000169b4
   16350:			; <UNDEFINED> instruction: 0x000169b4
   16354:			; <UNDEFINED> instruction: 0x000169b4
   16358:			; <UNDEFINED> instruction: 0x000169b4
   1635c:			; <UNDEFINED> instruction: 0x000169b4
   16360:			; <UNDEFINED> instruction: 0x000169b4
   16364:			; <UNDEFINED> instruction: 0x000169b4
   16368:			; <UNDEFINED> instruction: 0x000169b4
   1636c:			; <UNDEFINED> instruction: 0x000169b4
   16370:			; <UNDEFINED> instruction: 0x000169b4
   16374:			; <UNDEFINED> instruction: 0x000169b4
   16378:			; <UNDEFINED> instruction: 0x000169b4
   1637c:			; <UNDEFINED> instruction: 0x000169b4
   16380:			; <UNDEFINED> instruction: 0x000169b4
   16384:			; <UNDEFINED> instruction: 0x000169b4
   16388:			; <UNDEFINED> instruction: 0x000169b4
   1638c:			; <UNDEFINED> instruction: 0x000169b4
   16390:			; <UNDEFINED> instruction: 0x000169b4
   16394:			; <UNDEFINED> instruction: 0x000169b4
   16398:			; <UNDEFINED> instruction: 0x000169b4
   1639c:			; <UNDEFINED> instruction: 0x000169b4
   163a0:			; <UNDEFINED> instruction: 0x000169b4
   163a4:			; <UNDEFINED> instruction: 0x000169b4
   163a8:			; <UNDEFINED> instruction: 0x000169b4
   163ac:			; <UNDEFINED> instruction: 0x000169b4
   163b0:			; <UNDEFINED> instruction: 0x000169b4
   163b4:			; <UNDEFINED> instruction: 0x000169b4
   163b8:			; <UNDEFINED> instruction: 0x000169b4
   163bc:			; <UNDEFINED> instruction: 0x000169b4
   163c0:			; <UNDEFINED> instruction: 0x000169b4
   163c4:			; <UNDEFINED> instruction: 0x000169b4
   163c8:			; <UNDEFINED> instruction: 0x000169b4
   163cc:			; <UNDEFINED> instruction: 0x000169b4
   163d0:			; <UNDEFINED> instruction: 0x000169b4
   163d4:			; <UNDEFINED> instruction: 0x000169b4
   163d8:			; <UNDEFINED> instruction: 0x000169b4
   163dc:			; <UNDEFINED> instruction: 0x000169b4
   163e0:			; <UNDEFINED> instruction: 0x000169b4
   163e4:			; <UNDEFINED> instruction: 0x000169b4
   163e8:	andeq	r6, r1, r8, ror #8
   163ec:	ldr	r3, [r4, #2080]	; 0x820
   163f0:	cmp	r3, #0
   163f4:	bne	16440 <pclose@plt+0x4ffc>
   163f8:	mov	r1, #1
   163fc:	tst	r5, #128	; 0x80
   16400:	strb	r6, [r4, #2088]	; 0x828
   16404:	str	r1, [r4, #2096]	; 0x830
   16408:	beq	16494 <pclose@plt+0x5050>
   1640c:	and	r3, r5, #192	; 0xc0
   16410:	cmp	r3, #192	; 0xc0
   16414:	bne	16538 <pclose@plt+0x50f4>
   16418:	and	r3, r5, #254	; 0xfe
   1641c:	cmp	r3, #254	; 0xfe
   16420:	beq	16538 <pclose@plt+0x50f4>
   16424:	mov	r0, r5
   16428:	bl	14ac4 <pclose@plt+0x3680>
   1642c:	mov	r5, #0
   16430:	str	r0, [r4, #2080]	; 0x820
   16434:	mov	r0, r5
   16438:	add	sp, sp, #20
   1643c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16440:	and	r2, r0, #192	; 0xc0
   16444:	cmp	r2, #128	; 0x80
   16448:	bne	164e0 <pclose@plt+0x509c>
   1644c:	ldr	r2, [r4, #2096]	; 0x830
   16450:	add	r1, r2, #1
   16454:	add	r2, r4, r2
   16458:	cmp	r3, r1
   1645c:	str	r1, [r4, #2096]	; 0x830
   16460:	strb	r6, [r2, #2088]	; 0x828
   16464:	ble	1651c <pclose@plt+0x50d8>
   16468:	mov	r5, #0
   1646c:	mov	r0, r5
   16470:	add	sp, sp, #20
   16474:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16478:	mov	r1, #1
   1647c:	mov	r3, #0
   16480:	ldr	r0, [pc, #1876]	; 16bdc <pclose@plt+0x5798>
   16484:	str	r3, [r4, #2076]	; 0x81c
   16488:	add	sp, sp, #20
   1648c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16490:	b	15d04 <pclose@plt+0x48c0>
   16494:	ldr	r2, [r4, #2076]	; 0x81c
   16498:	mov	r3, #0
   1649c:	cmp	r2, r3
   164a0:	str	r3, [r4, #2080]	; 0x820
   164a4:	bne	1647c <pclose@plt+0x5038>
   164a8:	str	r1, [sp, #4]
   164ac:	bl	17628 <pclose@plt+0x61e4>
   164b0:	ldr	r1, [sp, #4]
   164b4:	sub	r3, r1, #1
   164b8:	clz	r3, r3
   164bc:	lsr	r3, r3, #5
   164c0:	cmp	r0, #0
   164c4:	moveq	r3, #0
   164c8:	cmp	r3, #0
   164cc:	bne	16220 <pclose@plt+0x4ddc>
   164d0:	ldr	r0, [pc, #1796]	; 16bdc <pclose@plt+0x5798>
   164d4:	add	sp, sp, #20
   164d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   164dc:	b	15d04 <pclose@plt+0x48c0>
   164e0:	mov	r3, #0
   164e4:	str	r3, [r4, #2080]	; 0x820
   164e8:	bl	12d64 <pclose@plt+0x1920>
   164ec:	b	163f8 <pclose@plt+0x4fb4>
   164f0:	ldrb	r3, [r4]
   164f4:	mov	r2, #0
   164f8:	str	r2, [r4, #2100]	; 0x834
   164fc:	cmp	r3, r2
   16500:	beq	1656c <pclose@plt+0x5128>
   16504:	bl	15cc0 <pclose@plt+0x487c>
   16508:	mov	r5, r0
   1650c:	cmp	r5, #1
   16510:	bls	16434 <pclose@plt+0x4ff0>
   16514:	mov	r1, #1
   16518:	b	164d0 <pclose@plt+0x508c>
   1651c:	add	r0, r4, #2080	; 0x820
   16520:	add	r0, r0, #8
   16524:	bl	14b3c <pclose@plt+0x36f8>
   16528:	cmp	r0, #0
   1652c:	ldrne	r1, [r4, #2080]	; 0x820
   16530:	bne	16494 <pclose@plt+0x5050>
   16534:	str	r0, [r4, #2080]	; 0x820
   16538:	bl	12d64 <pclose@plt+0x1920>
   1653c:	mov	r5, #2
   16540:	mov	r0, r5
   16544:	add	sp, sp, #20
   16548:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1654c:	mov	r1, #2
   16550:	b	1623c <pclose@plt+0x4df8>
   16554:	ldrb	r3, [r4]
   16558:	mov	r2, #0
   1655c:	str	r2, [r4, #2100]	; 0x834
   16560:	cmp	r3, r2
   16564:	beq	1656c <pclose@plt+0x5128>
   16568:	bl	15cc0 <pclose@plt+0x487c>
   1656c:	mov	r5, #1
   16570:	b	16434 <pclose@plt+0x4ff0>
   16574:	mov	r3, #1
   16578:	str	r3, [r4, #2076]	; 0x81c
   1657c:	mov	r5, #0
   16580:	b	16434 <pclose@plt+0x4ff0>
   16584:	ldr	r3, [r4, #2100]	; 0x834
   16588:	cmp	r0, #15
   1658c:	cmpne	r3, #0
   16590:	bne	16acc <pclose@plt+0x5688>
   16594:	ldr	r0, [r4, #2104]	; 0x838
   16598:	cmp	r0, #0
   1659c:	beq	165ac <pclose@plt+0x5168>
   165a0:	bl	11144 <free@plt>
   165a4:	mov	r3, #0
   165a8:	str	r3, [r4, #2104]	; 0x838
   165ac:	bl	1af10 <pclose@plt+0x9acc>
   165b0:	mov	fp, r0
   165b4:	bl	112dc <strlen@plt>
   165b8:	ldr	r7, [r4, #2056]	; 0x808
   165bc:	ldrb	r3, [r7]
   165c0:	tst	r3, #223	; 0xdf
   165c4:	mov	r9, r0
   165c8:	bne	1670c <pclose@plt+0x52c8>
   165cc:	cmp	r7, r4
   165d0:	beq	16b8c <pclose@plt+0x5748>
   165d4:	bls	16bb4 <pclose@plt+0x5770>
   165d8:	ldrb	r3, [r4]
   165dc:	cmp	r3, #32
   165e0:	bne	16a08 <pclose@plt+0x55c4>
   165e4:	ldr	r3, [pc, #1524]	; 16be0 <pclose@plt+0x579c>
   165e8:	b	165fc <pclose@plt+0x51b8>
   165ec:	ldrb	r2, [r6]
   165f0:	add	r3, r3, #1
   165f4:	cmp	r2, #32
   165f8:	bne	16a0c <pclose@plt+0x55c8>
   165fc:	cmp	r7, r3
   16600:	mov	r6, r3
   16604:	bne	165ec <pclose@plt+0x51a8>
   16608:	cmp	r6, #0
   1660c:	beq	16b8c <pclose@plt+0x5748>
   16610:	ldr	r0, [r4, #2112]	; 0x840
   16614:	str	r6, [r4, #2108]	; 0x83c
   16618:	cmp	r0, #0
   1661c:	beq	16624 <pclose@plt+0x51e0>
   16620:	bl	11144 <free@plt>
   16624:	ldr	r0, [r4, #2056]	; 0x808
   16628:	mov	r1, #1
   1662c:	sub	r0, r0, r6
   16630:	add	r0, r0, r1
   16634:	bl	11b0c <pclose@plt+0x6c8>
   16638:	ldr	r2, [r4, #2056]	; 0x808
   1663c:	mov	r1, r6
   16640:	sub	r2, r2, r6
   16644:	str	r0, [r4, #2112]	; 0x840
   16648:	bl	1133c <strncpy@plt>
   1664c:	ldr	r3, [r4, #2056]	; 0x808
   16650:	ldr	r1, [pc, #1408]	; 16bd8 <pclose@plt+0x5794>
   16654:	mov	r2, #0
   16658:	ldrb	r7, [r3]
   1665c:	strb	r2, [r3]
   16660:	ldrb	r2, [r6]
   16664:	ldrb	r3, [r1, #44]	; 0x2c
   16668:	cmp	r2, r3
   1666c:	beq	16b60 <pclose@plt+0x571c>
   16670:	mov	r0, r6
   16674:	bl	1b7a0 <pclose@plt+0xa35c>
   16678:	mov	r6, r0
   1667c:	str	r0, [r4, #2104]	; 0x838
   16680:	ldr	r3, [r4, #2056]	; 0x808
   16684:	strb	r7, [r3]
   16688:	cmp	r6, #0
   1668c:	beq	16794 <pclose@plt+0x5350>
   16690:	cmp	r5, #15
   16694:	beq	16adc <pclose@plt+0x5698>
   16698:	mov	r3, #1
   1669c:	mov	r1, r6
   166a0:	ldr	r0, [pc, #1340]	; 16be4 <pclose@plt+0x57a0>
   166a4:	str	r3, [r4, #2100]	; 0x834
   166a8:	bl	19f9c <pclose@plt+0x8b58>
   166ac:	mov	r0, r5
   166b0:	mov	r1, #0
   166b4:	bl	15638 <pclose@plt+0x41f4>
   166b8:	str	r0, [r4, #2116]	; 0x844
   166bc:	ldr	r2, [r4, #2108]	; 0x83c
   166c0:	ldr	r3, [r4, #2056]	; 0x808
   166c4:	cmp	r2, r3
   166c8:	bcs	166e0 <pclose@plt+0x529c>
   166cc:	bl	15bfc <pclose@plt+0x47b8>
   166d0:	ldr	r2, [r4, #2056]	; 0x808
   166d4:	ldr	r3, [r4, #2108]	; 0x83c
   166d8:	cmp	r2, r3
   166dc:	bhi	166cc <pclose@plt+0x5288>
   166e0:	ldr	r6, [r4, #2116]	; 0x844
   166e4:	cmp	r6, #0
   166e8:	beq	16af4 <pclose@plt+0x56b0>
   166ec:	mov	r0, r6
   166f0:	bl	15db4 <pclose@plt+0x4970>
   166f4:	cmp	r0, #0
   166f8:	beq	16b0c <pclose@plt+0x56c8>
   166fc:	mov	r5, #0
   16700:	str	r5, [r4, #2100]	; 0x834
   16704:	bl	12d64 <pclose@plt+0x1920>
   16708:	b	16434 <pclose@plt+0x4ff0>
   1670c:	bl	15aec <pclose@plt+0x46a8>
   16710:	ldr	r7, [r4, #2056]	; 0x808
   16714:	ldrb	r3, [r7]
   16718:	tst	r3, #223	; 0xdf
   1671c:	bne	1670c <pclose@plt+0x52c8>
   16720:	b	165cc <pclose@plt+0x5188>
   16724:	ldr	r8, [r4, #2084]	; 0x824
   16728:	mov	r3, #0
   1672c:	cmp	r8, r3
   16730:	str	r3, [r4, #2100]	; 0x834
   16734:	beq	16794 <pclose@plt+0x5350>
   16738:	ldr	r3, [pc, #1176]	; 16bd8 <pclose@plt+0x5794>
   1673c:	ldr	r9, [pc, #1168]	; 16bd4 <pclose@plt+0x5790>
   16740:	ldr	r7, [r3, #40]	; 0x28
   16744:	cmp	r7, #0
   16748:	ldrlt	r7, [r4, #2056]	; 0x808
   1674c:	sublt	r7, r7, r4
   16750:	strlt	r7, [r3, #40]	; 0x28
   16754:	ldr	r3, [r8, #8]
   16758:	b	16774 <pclose@plt+0x5330>
   1675c:	ldr	sl, [r6, #12]
   16760:	mov	r1, sl
   16764:	bl	113f0 <strncmp@plt>
   16768:	mov	r3, r6
   1676c:	cmp	r0, #0
   16770:	beq	169c4 <pclose@plt+0x5580>
   16774:	ldr	r6, [r3]
   16778:	ldr	r3, [r3, #4]
   1677c:	cmp	r5, #13
   16780:	moveq	r6, r3
   16784:	cmp	r8, r6
   16788:	mov	r2, r7
   1678c:	mov	r0, r9
   16790:	bne	1675c <pclose@plt+0x5318>
   16794:	bl	12d64 <pclose@plt+0x1920>
   16798:	mov	r5, #0
   1679c:	b	16434 <pclose@plt+0x4ff0>
   167a0:	ldr	r3, [r4, #2056]	; 0x808
   167a4:	mov	r2, #0
   167a8:	str	r2, [r4, #2100]	; 0x834
   167ac:	ldrb	r3, [r3]
   167b0:	cmp	r3, #32
   167b4:	beq	167d8 <pclose@plt+0x5394>
   167b8:	cmp	r3, r2
   167bc:	beq	16468 <pclose@plt+0x5024>
   167c0:	bl	15c8c <pclose@plt+0x4848>
   167c4:	ldr	r3, [r4, #2056]	; 0x808
   167c8:	ldrb	r3, [r3]
   167cc:	tst	r3, #223	; 0xdf
   167d0:	bne	167c0 <pclose@plt+0x537c>
   167d4:	b	16468 <pclose@plt+0x5024>
   167d8:	bl	15c8c <pclose@plt+0x4848>
   167dc:	ldr	r3, [r4, #2056]	; 0x808
   167e0:	ldrb	r3, [r3]
   167e4:	cmp	r3, #32
   167e8:	beq	167d8 <pclose@plt+0x5394>
   167ec:	b	16468 <pclose@plt+0x5024>
   167f0:	ldr	r3, [r4, #2056]	; 0x808
   167f4:	mov	r2, #0
   167f8:	cmp	r3, r4
   167fc:	str	r2, [r4, #2100]	; 0x834
   16800:	bls	16468 <pclose@plt+0x5024>
   16804:	ldrb	r3, [r3, #-1]
   16808:	cmp	r3, #32
   1680c:	bne	16820 <pclose@plt+0x53dc>
   16810:	b	169a0 <pclose@plt+0x555c>
   16814:	ldrb	r3, [r3, #-1]
   16818:	cmp	r3, #32
   1681c:	beq	16468 <pclose@plt+0x5024>
   16820:	bl	15bfc <pclose@plt+0x47b8>
   16824:	ldr	r3, [r4, #2056]	; 0x808
   16828:	cmp	r3, r4
   1682c:	bhi	16814 <pclose@plt+0x53d0>
   16830:	b	16468 <pclose@plt+0x5024>
   16834:	ldr	r3, [r4, #2056]	; 0x808
   16838:	mov	r2, #0
   1683c:	str	r2, [r4, #2100]	; 0x834
   16840:	ldrb	r3, [r3]
   16844:	tst	r3, #223	; 0xdf
   16848:	beq	16860 <pclose@plt+0x541c>
   1684c:	bl	15aec <pclose@plt+0x46a8>
   16850:	ldr	r3, [r4, #2056]	; 0x808
   16854:	ldrb	r3, [r3]
   16858:	tst	r3, #223	; 0xdf
   1685c:	bne	1684c <pclose@plt+0x5408>
   16860:	cmp	r3, #32
   16864:	bne	16468 <pclose@plt+0x5024>
   16868:	bl	15aec <pclose@plt+0x46a8>
   1686c:	ldr	r3, [r4, #2056]	; 0x808
   16870:	ldrb	r3, [r3]
   16874:	cmp	r3, #32
   16878:	beq	16868 <pclose@plt+0x5424>
   1687c:	b	16468 <pclose@plt+0x5024>
   16880:	ldr	r3, [r4, #2056]	; 0x808
   16884:	mov	r2, #0
   16888:	str	r2, [r4, #2100]	; 0x834
   1688c:	ldrb	r3, [r3]
   16890:	cmp	r3, r2
   16894:	beq	16468 <pclose@plt+0x5024>
   16898:	bl	15aec <pclose@plt+0x46a8>
   1689c:	ldr	r3, [r4, #2056]	; 0x808
   168a0:	ldrb	r3, [r3]
   168a4:	cmp	r3, #0
   168a8:	bne	16898 <pclose@plt+0x5454>
   168ac:	b	16468 <pclose@plt+0x5024>
   168b0:	mov	r3, #0
   168b4:	str	r3, [r4, #2100]	; 0x834
   168b8:	bl	15bfc <pclose@plt+0x47b8>
   168bc:	mov	r5, r0
   168c0:	b	1650c <pclose@plt+0x50c8>
   168c4:	mov	r3, #0
   168c8:	str	r3, [r4, #2100]	; 0x834
   168cc:	bl	1587c <pclose@plt+0x4438>
   168d0:	mov	r5, r0
   168d4:	b	1650c <pclose@plt+0x50c8>
   168d8:	mov	r3, #0
   168dc:	str	r3, [r4, #2100]	; 0x834
   168e0:	bl	15aec <pclose@plt+0x46a8>
   168e4:	mov	r5, r0
   168e8:	b	1650c <pclose@plt+0x50c8>
   168ec:	ldr	r3, [r4, #2056]	; 0x808
   168f0:	mov	r2, #0
   168f4:	cmp	r3, r4
   168f8:	str	r2, [r4, #2100]	; 0x834
   168fc:	bhi	16914 <pclose@plt+0x54d0>
   16900:	b	16468 <pclose@plt+0x5024>
   16904:	bl	1587c <pclose@plt+0x4438>
   16908:	ldr	r3, [r4, #2056]	; 0x808
   1690c:	cmp	r3, r4
   16910:	bls	16468 <pclose@plt+0x5024>
   16914:	ldrb	r3, [r3, #-1]
   16918:	cmp	r3, #32
   1691c:	beq	16904 <pclose@plt+0x54c0>
   16920:	b	16930 <pclose@plt+0x54ec>
   16924:	ldrb	r3, [r3, #-1]
   16928:	cmp	r3, #32
   1692c:	beq	16468 <pclose@plt+0x5024>
   16930:	bl	1587c <pclose@plt+0x4438>
   16934:	ldr	r3, [r4, #2056]	; 0x808
   16938:	cmp	r3, r4
   1693c:	bhi	16924 <pclose@plt+0x54e0>
   16940:	b	16468 <pclose@plt+0x5024>
   16944:	ldr	r3, [r4, #2056]	; 0x808
   16948:	mov	r5, #0
   1694c:	str	r5, [r4, #2100]	; 0x834
   16950:	ldrb	r3, [r3]
   16954:	cmp	r3, r5
   16958:	beq	16468 <pclose@plt+0x5024>
   1695c:	bl	15aec <pclose@plt+0x46a8>
   16960:	bl	15bfc <pclose@plt+0x47b8>
   16964:	b	16434 <pclose@plt+0x4ff0>
   16968:	mov	r3, #0
   1696c:	str	r3, [r4, #2100]	; 0x834
   16970:	mov	r5, r3
   16974:	b	16434 <pclose@plt+0x4ff0>
   16978:	mov	r5, #0
   1697c:	str	r5, [r4, #2100]	; 0x834
   16980:	str	r5, [r4, #2060]	; 0x80c
   16984:	bl	1529c <pclose@plt+0x3e58>
   16988:	ldr	r0, [r4, #2056]	; 0x808
   1698c:	bl	15760 <pclose@plt+0x431c>
   16990:	b	16434 <pclose@plt+0x4ff0>
   16994:	ldrb	r3, [r3, #-1]
   16998:	cmp	r3, #32
   1699c:	bne	16468 <pclose@plt+0x5024>
   169a0:	bl	15bfc <pclose@plt+0x47b8>
   169a4:	ldr	r3, [r4, #2056]	; 0x808
   169a8:	cmp	r3, r4
   169ac:	bhi	16994 <pclose@plt+0x5550>
   169b0:	b	16468 <pclose@plt+0x5024>
   169b4:	mov	r3, #0
   169b8:	str	r3, [r4, #2100]	; 0x834
   169bc:	mov	r1, #1
   169c0:	b	164d0 <pclose@plt+0x508c>
   169c4:	str	r6, [r8, #8]
   169c8:	bl	1529c <pclose@plt+0x3e58>
   169cc:	bl	12da8 <pclose@plt+0x1964>
   169d0:	mov	r1, sl
   169d4:	mov	r2, #2048	; 0x800
   169d8:	ldr	r0, [pc, #500]	; 16bd4 <pclose@plt+0x5790>
   169dc:	bl	11234 <__strcpy_chk@plt>
   169e0:	ldrb	r3, [r4]
   169e4:	str	r4, [r4, #2056]	; 0x808
   169e8:	cmp	r3, #0
   169ec:	beq	16468 <pclose@plt+0x5024>
   169f0:	bl	15aec <pclose@plt+0x46a8>
   169f4:	ldr	r3, [r4, #2056]	; 0x808
   169f8:	ldrb	r3, [r3]
   169fc:	cmp	r3, #0
   16a00:	bne	169f0 <pclose@plt+0x55ac>
   16a04:	b	16468 <pclose@plt+0x5024>
   16a08:	ldr	r6, [pc, #452]	; 16bd4 <pclose@plt+0x5790>
   16a0c:	ldr	r2, [pc, #452]	; 16bd8 <pclose@plt+0x5794>
   16a10:	ldr	r8, [pc, #444]	; 16bd4 <pclose@plt+0x5790>
   16a14:	mov	sl, #0
   16a18:	ldrb	r3, [r2, #44]	; 0x2c
   16a1c:	ldrb	r2, [r2, #45]	; 0x2d
   16a20:	str	r2, [sp, #4]
   16a24:	sub	r2, r9, #1
   16a28:	str	r2, [sp, #8]
   16a2c:	mov	r2, r4
   16a30:	mov	r4, r3
   16a34:	mov	r3, r2
   16a38:	cmp	r9, #0
   16a3c:	beq	16a88 <pclose@plt+0x5644>
   16a40:	add	r2, r8, r9
   16a44:	cmp	r7, r2
   16a48:	bls	16a88 <pclose@plt+0x5644>
   16a4c:	mov	r2, r9
   16a50:	mov	r1, fp
   16a54:	mov	r0, r8
   16a58:	str	r3, [sp, #12]
   16a5c:	bl	113f0 <strncmp@plt>
   16a60:	ldr	r3, [sp, #12]
   16a64:	cmp	r0, #0
   16a68:	bne	16a88 <pclose@plt+0x5644>
   16a6c:	ldr	r2, [sp, #8]
   16a70:	add	r8, r8, r2
   16a74:	add	r8, r8, #2
   16a78:	cmp	r8, r7
   16a7c:	bcc	16a38 <pclose@plt+0x55f4>
   16a80:	mov	r4, r3
   16a84:	b	16608 <pclose@plt+0x51c4>
   16a88:	cmp	sl, #0
   16a8c:	ldrb	r2, [r8], #1
   16a90:	beq	16aac <pclose@plt+0x5668>
   16a94:	ldr	r1, [sp, #4]
   16a98:	cmp	r2, r1
   16a9c:	beq	16ba4 <pclose@plt+0x5760>
   16aa0:	cmp	r8, r7
   16aa4:	bcc	16a38 <pclose@plt+0x55f4>
   16aa8:	b	16a80 <pclose@plt+0x563c>
   16aac:	cmp	r2, r4
   16ab0:	beq	16b94 <pclose@plt+0x5750>
   16ab4:	cmp	r2, #32
   16ab8:	bne	16aa0 <pclose@plt+0x565c>
   16abc:	cmp	r8, r7
   16ac0:	bcs	16bbc <pclose@plt+0x5778>
   16ac4:	mov	r6, r8
   16ac8:	b	16a38 <pclose@plt+0x55f4>
   16acc:	ldr	r1, [r4, #2116]	; 0x844
   16ad0:	bl	15638 <pclose@plt+0x41f4>
   16ad4:	str	r0, [r4, #2116]	; 0x844
   16ad8:	b	166bc <pclose@plt+0x5278>
   16adc:	ldr	r2, [r4, #2108]	; 0x83c
   16ae0:	ldr	r3, [r4, #2056]	; 0x808
   16ae4:	str	r6, [r4, #2116]	; 0x844
   16ae8:	cmp	r2, r3
   16aec:	bcc	166cc <pclose@plt+0x5288>
   16af0:	b	166ec <pclose@plt+0x52a8>
   16af4:	ldr	r0, [r4, #2112]	; 0x840
   16af8:	str	r6, [r4, #2100]	; 0x834
   16afc:	bl	15db4 <pclose@plt+0x4970>
   16b00:	cmp	r0, #0
   16b04:	bne	166fc <pclose@plt+0x52b8>
   16b08:	b	16468 <pclose@plt+0x5024>
   16b0c:	ldr	r0, [r4, #2116]	; 0x844
   16b10:	bl	1bbfc <pclose@plt+0xa7b8>
   16b14:	cmp	r0, #0
   16b18:	beq	16468 <pclose@plt+0x5024>
   16b1c:	ldr	r3, [r4, #2056]	; 0x808
   16b20:	cmp	r3, r4
   16b24:	bls	16b3c <pclose@plt+0x56f8>
   16b28:	ldr	r1, [pc, #168]	; 16bd8 <pclose@plt+0x5794>
   16b2c:	ldrb	r2, [r3, #-1]
   16b30:	ldrb	r3, [r1, #45]	; 0x2d
   16b34:	cmp	r2, r3
   16b38:	beq	16bc8 <pclose@plt+0x5784>
   16b3c:	ldr	r0, [pc, #164]	; 16be8 <pclose@plt+0x57a4>
   16b40:	bl	19b7c <pclose@plt+0x8738>
   16b44:	ldr	r3, [pc, #160]	; 16bec <pclose@plt+0x57a8>
   16b48:	cmp	r0, #0
   16b4c:	moveq	r0, r3
   16b50:	bl	15db4 <pclose@plt+0x4970>
   16b54:	cmp	r0, #0
   16b58:	bne	166fc <pclose@plt+0x52b8>
   16b5c:	b	16468 <pclose@plt+0x5024>
   16b60:	add	r6, r6, #1
   16b64:	mov	r0, r6
   16b68:	bl	1af34 <pclose@plt+0x9af0>
   16b6c:	subs	r8, r0, #0
   16b70:	beq	16670 <pclose@plt+0x522c>
   16b74:	bl	1b7a0 <pclose@plt+0xa35c>
   16b78:	mov	r6, r0
   16b7c:	mov	r0, r8
   16b80:	str	r6, [r4, #2104]	; 0x838
   16b84:	bl	11144 <free@plt>
   16b88:	b	16680 <pclose@plt+0x523c>
   16b8c:	ldr	r6, [r4, #2104]	; 0x838
   16b90:	b	16688 <pclose@plt+0x5244>
   16b94:	cmp	r8, r7
   16b98:	bcs	16a80 <pclose@plt+0x563c>
   16b9c:	mov	sl, #1
   16ba0:	b	16a38 <pclose@plt+0x55f4>
   16ba4:	cmp	r8, r7
   16ba8:	bcs	16a80 <pclose@plt+0x563c>
   16bac:	mov	sl, #0
   16bb0:	b	16a38 <pclose@plt+0x55f4>
   16bb4:	mov	r6, r7
   16bb8:	b	16610 <pclose@plt+0x51cc>
   16bbc:	mov	r4, r3
   16bc0:	mov	r6, r8
   16bc4:	b	16608 <pclose@plt+0x51c4>
   16bc8:	bl	15bfc <pclose@plt+0x47b8>
   16bcc:	b	16b3c <pclose@plt+0x56f8>
   16bd0:	andeq	r0, r4, ip, ror #2
   16bd4:			; <UNDEFINED> instruction: 0x000401b8
   16bd8:	andeq	pc, r3, r0
   16bdc:	andeq	r0, r4, r0, ror #19
   16be0:			; <UNDEFINED> instruction: 0x000401b9
   16be4:	andeq	r0, r4, r8, asr #19
   16be8:	ldrdeq	r8, [r2], -r4
   16bec:	ldrdeq	r8, [r2], -r0
   16bf0:	ldr	r3, [pc, #192]	; 16cb8 <pclose@plt+0x5874>
   16bf4:	push	{r4, r5, r6, r7, r8, r9, lr}
   16bf8:	sub	sp, sp, #20
   16bfc:	ldr	r4, [pc, #184]	; 16cbc <pclose@plt+0x5878>
   16c00:	ldrb	ip, [r3]
   16c04:	mov	r5, r0
   16c08:	ldr	r2, [r4]
   16c0c:	sub	r1, ip, #48	; 0x30
   16c10:	str	r2, [sp, #12]
   16c14:	uxtb	r2, r1
   16c18:	cmp	r2, #9
   16c1c:	mov	r0, r3
   16c20:	mov	r6, #0
   16c24:	mov	r7, #0
   16c28:	bhi	16c64 <pclose@plt+0x5820>
   16c2c:	lsl	ip, r7, #2
   16c30:	lsl	r2, r6, #2
   16c34:	orr	r3, ip, r6, lsr #30
   16c38:	adds	r8, r2, r6
   16c3c:	ldrb	ip, [r0, #1]!
   16c40:	adc	r9, r3, r7
   16c44:	adds	r2, r8, r8
   16c48:	adc	r3, r9, r9
   16c4c:	adds	r6, r2, r1
   16c50:	adc	r7, r3, r1, asr #31
   16c54:	sub	r1, ip, #48	; 0x30
   16c58:	uxtb	r3, r1
   16c5c:	cmp	r3, #9
   16c60:	bls	16c2c <pclose@plt+0x57e8>
   16c64:	mov	r1, #0
   16c68:	str	r1, [r5]
   16c6c:	ldrb	r3, [r0]
   16c70:	add	r0, r0, #1
   16c74:	str	r0, [sp, #4]
   16c78:	cmp	r3, #46	; 0x2e
   16c7c:	beq	16ca0 <pclose@plt+0x585c>
   16c80:	ldr	r2, [sp, #12]
   16c84:	ldr	r3, [r4]
   16c88:	mov	r0, r6
   16c8c:	cmp	r2, r3
   16c90:	mov	r1, r7
   16c94:	bne	16cb4 <pclose@plt+0x5870>
   16c98:	add	sp, sp, #20
   16c9c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16ca0:	add	r2, sp, #8
   16ca4:	add	r0, sp, #4
   16ca8:	bl	22268 <pclose@plt+0x10e24>
   16cac:	str	r0, [r5]
   16cb0:	b	16c80 <pclose@plt+0x583c>
   16cb4:	bl	111bc <__stack_chk_fail@plt>
   16cb8:			; <UNDEFINED> instruction: 0x000401b8
   16cbc:			; <UNDEFINED> instruction: 0x0003ddb0
   16cc0:	ldr	r0, [pc]	; 16cc8 <pclose@plt+0x5884>
   16cc4:	bx	lr
   16cc8:			; <UNDEFINED> instruction: 0x000401b8
   16ccc:	ldr	r3, [pc, #20]	; 16ce8 <pclose@plt+0x58a4>
   16cd0:	ldr	r0, [r3, #2084]	; 0x824
   16cd4:	cmp	r0, #0
   16cd8:	ldrne	r3, [r0, #8]
   16cdc:	ldrne	r3, [r3, #4]
   16ce0:	ldrne	r0, [r3, #12]
   16ce4:	bx	lr
   16ce8:			; <UNDEFINED> instruction: 0x000401b8
   16cec:	mov	r3, #0
   16cf0:	mov	r2, r3
   16cf4:	mov	r1, r3
   16cf8:	ldr	r0, [pc]	; 16d00 <pclose@plt+0x58bc>
   16cfc:	b	15488 <pclose@plt+0x4044>
   16d00:	ldrdeq	r5, [r1], -r8
   16d04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16d08:	sub	sp, sp, #116	; 0x74
   16d0c:	ldr	r9, [pc, #448]	; 16ed4 <pclose@plt+0x5a90>
   16d10:	ldr	r4, [pc, #448]	; 16ed8 <pclose@plt+0x5a94>
   16d14:	ldr	r2, [r9, #16]
   16d18:	ldr	r3, [r4]
   16d1c:	cmp	r2, #0
   16d20:	str	r3, [sp, #108]	; 0x6c
   16d24:	bne	16d4c <pclose@plt+0x5908>
   16d28:	ldr	r3, [r9, #36]	; 0x24
   16d2c:	cmp	r3, #0
   16d30:	bne	16d4c <pclose@plt+0x5908>
   16d34:	ldr	r2, [sp, #108]	; 0x6c
   16d38:	ldr	r3, [r4]
   16d3c:	cmp	r2, r3
   16d40:	bne	16ed0 <pclose@plt+0x5a8c>
   16d44:	add	sp, sp, #116	; 0x74
   16d48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16d4c:	bl	153a4 <pclose@plt+0x3f60>
   16d50:	subs	r6, r0, #0
   16d54:	beq	16d34 <pclose@plt+0x58f0>
   16d58:	bl	112dc <strlen@plt>
   16d5c:	add	r1, r0, #1
   16d60:	mov	r0, #1
   16d64:	bl	11b0c <pclose@plt+0x6c8>
   16d68:	mov	r1, r6
   16d6c:	mov	r5, r0
   16d70:	bl	111b0 <stpcpy@plt>
   16d74:	ldr	r1, [pc, #352]	; 16edc <pclose@plt+0x5a98>
   16d78:	sub	r0, r0, r5
   16d7c:	sub	r3, r0, #1
   16d80:	mov	r0, r5
   16d84:	ldrb	r2, [r5, r3]
   16d88:	cmp	r2, #81	; 0x51
   16d8c:	moveq	r2, #90	; 0x5a
   16d90:	movne	r2, #81	; 0x51
   16d94:	strb	r2, [r5, r3]
   16d98:	bl	113c0 <fopen64@plt>
   16d9c:	subs	r7, r0, #0
   16da0:	beq	16ea0 <pclose@plt+0x5a5c>
   16da4:	bl	11360 <fileno@plt>
   16da8:	mov	r2, sp
   16dac:	mov	r1, r0
   16db0:	mov	r0, #3
   16db4:	bl	111e0 <__fxstat64@plt>
   16db8:	cmp	r0, #0
   16dbc:	blt	16dd0 <pclose@plt+0x598c>
   16dc0:	ldr	r3, [sp, #16]
   16dc4:	and	r3, r3, #61440	; 0xf000
   16dc8:	cmp	r3, #32768	; 0x8000
   16dcc:	beq	16ebc <pclose@plt+0x5a78>
   16dd0:	ldr	r0, [pc, #264]	; 16ee0 <pclose@plt+0x5a9c>
   16dd4:	bl	19b7c <pclose@plt+0x8738>
   16dd8:	cmp	r0, #0
   16ddc:	beq	16eb4 <pclose@plt+0x5a70>
   16de0:	mov	r2, #10
   16de4:	mov	r1, #0
   16de8:	bl	110fc <strtol@plt>
   16dec:	subs	r8, r0, #0
   16df0:	ble	16eb4 <pclose@plt+0x5a70>
   16df4:	ldr	r3, [r9]
   16df8:	ldr	r2, [r3, #12]
   16dfc:	cmp	r2, #0
   16e00:	beq	16e1c <pclose@plt+0x59d8>
   16e04:	mov	r2, #0
   16e08:	ldr	r3, [r3]
   16e0c:	add	r2, r2, #1
   16e10:	ldr	r1, [r3, #12]
   16e14:	cmp	r1, #0
   16e18:	bne	16e08 <pclose@plt+0x59c4>
   16e1c:	ldr	r3, [r9, #20]
   16e20:	sub	r9, r2, r8
   16e24:	ldr	sl, [r3, #12]
   16e28:	cmp	sl, #0
   16e2c:	beq	16e48 <pclose@plt+0x5a04>
   16e30:	mov	sl, #0
   16e34:	ldr	r3, [r3]
   16e38:	add	sl, sl, #1
   16e3c:	ldr	r2, [r3, #12]
   16e40:	cmp	r2, #0
   16e44:	bne	16e34 <pclose@plt+0x59f0>
   16e48:	ldr	r3, [pc, #148]	; 16ee4 <pclose@plt+0x5aa0>
   16e4c:	ldr	r2, [pc, #148]	; 16ee8 <pclose@plt+0x5aa4>
   16e50:	mov	r1, #1
   16e54:	mov	r0, r7
   16e58:	bl	1136c <__fprintf_chk@plt>
   16e5c:	mov	fp, #0
   16e60:	sub	r3, sl, r8
   16e64:	mov	r2, r9
   16e68:	mov	r1, sp
   16e6c:	ldr	r0, [pc, #120]	; 16eec <pclose@plt+0x5aa8>
   16e70:	str	r7, [sp, #4]
   16e74:	str	fp, [sp]
   16e78:	bl	15488 <pclose@plt+0x4044>
   16e7c:	mov	r1, fp
   16e80:	mov	r2, fp
   16e84:	mov	r0, sp
   16e88:	bl	15e48 <pclose@plt+0x4a04>
   16e8c:	mov	r0, r7
   16e90:	bl	11378 <fclose@plt>
   16e94:	mov	r1, r6
   16e98:	mov	r0, r5
   16e9c:	bl	112a0 <rename@plt>
   16ea0:	mov	r0, r5
   16ea4:	bl	11144 <free@plt>
   16ea8:	mov	r0, r6
   16eac:	bl	11144 <free@plt>
   16eb0:	b	16d34 <pclose@plt+0x58f0>
   16eb4:	mov	r8, #100	; 0x64
   16eb8:	b	16df4 <pclose@plt+0x59b0>
   16ebc:	mov	r0, r7
   16ec0:	bl	11360 <fileno@plt>
   16ec4:	mov	r1, #384	; 0x180
   16ec8:	bl	1142c <fchmod@plt>
   16ecc:	b	16dd0 <pclose@plt+0x598c>
   16ed0:	bl	111bc <__stack_chk_fail@plt>
   16ed4:	andeq	pc, r3, r0
   16ed8:			; <UNDEFINED> instruction: 0x0003ddb0
   16edc:	andeq	r8, r2, r4, ror #11
   16ee0:	andeq	r8, r2, r8, ror #11
   16ee4:	andeq	r8, r2, r4, lsr #11
   16ee8:	andeq	r8, r2, ip, asr #11
   16eec:	andeq	r5, r1, r8, asr #28
   16ef0:	push	{r4, lr}
   16ef4:	ldr	r4, [pc, #252]	; 16ff8 <pclose@plt+0x5bb4>
   16ef8:	ldr	r3, [r4]
   16efc:	tst	r3, #8192	; 0x2000
   16f00:	movne	r3, #55	; 0x37
   16f04:	strne	r3, [r4, #4]
   16f08:	bne	16f1c <pclose@plt+0x5ad8>
   16f0c:	tst	r3, #1
   16f10:	movne	r3, #15
   16f14:	moveq	r3, #5
   16f18:	str	r3, [r4, #4]
   16f1c:	bl	12f0c <pclose@plt+0x1ac8>
   16f20:	bl	15fac <pclose@plt+0x4b68>
   16f24:	ldr	r3, [r4]
   16f28:	tst	r3, #256	; 0x100
   16f2c:	bne	16f88 <pclose@plt+0x5b44>
   16f30:	tst	r3, #1024	; 0x400
   16f34:	bne	16f9c <pclose@plt+0x5b58>
   16f38:	tst	r3, #512	; 0x200
   16f3c:	bne	16fb0 <pclose@plt+0x5b6c>
   16f40:	tst	r3, #4
   16f44:	bne	16fc4 <pclose@plt+0x5b80>
   16f48:	tst	r3, #4096	; 0x1000
   16f4c:	bne	16fd8 <pclose@plt+0x5b94>
   16f50:	tst	r3, #8192	; 0x2000
   16f54:	bne	16fec <pclose@plt+0x5ba8>
   16f58:	tst	r3, #1
   16f5c:	ldrne	r0, [pc, #152]	; 16ffc <pclose@plt+0x5bb8>
   16f60:	ldreq	r0, [pc, #152]	; 17000 <pclose@plt+0x5bbc>
   16f64:	bl	15fd8 <pclose@plt+0x4b94>
   16f68:	ldr	r1, [pc, #148]	; 17004 <pclose@plt+0x5bc0>
   16f6c:	ldr	r2, [pc, #148]	; 17008 <pclose@plt+0x5bc4>
   16f70:	mov	r3, #0
   16f74:	ldr	r0, [r1]
   16f78:	pop	{r4, lr}
   16f7c:	mov	r1, r3
   16f80:	str	r3, [r2]
   16f84:	b	16170 <pclose@plt+0x4d2c>
   16f88:	ldr	r0, [pc, #124]	; 1700c <pclose@plt+0x5bc8>
   16f8c:	bl	15fd8 <pclose@plt+0x4b94>
   16f90:	ldr	r3, [r4]
   16f94:	tst	r3, #1024	; 0x400
   16f98:	beq	16f38 <pclose@plt+0x5af4>
   16f9c:	ldr	r0, [pc, #108]	; 17010 <pclose@plt+0x5bcc>
   16fa0:	bl	15fd8 <pclose@plt+0x4b94>
   16fa4:	ldr	r3, [r4]
   16fa8:	tst	r3, #512	; 0x200
   16fac:	beq	16f40 <pclose@plt+0x5afc>
   16fb0:	ldr	r0, [pc, #92]	; 17014 <pclose@plt+0x5bd0>
   16fb4:	bl	15fd8 <pclose@plt+0x4b94>
   16fb8:	ldr	r3, [r4]
   16fbc:	tst	r3, #4
   16fc0:	beq	16f48 <pclose@plt+0x5b04>
   16fc4:	ldr	r0, [pc, #76]	; 17018 <pclose@plt+0x5bd4>
   16fc8:	bl	15fd8 <pclose@plt+0x4b94>
   16fcc:	ldr	r3, [r4]
   16fd0:	tst	r3, #4096	; 0x1000
   16fd4:	beq	16f50 <pclose@plt+0x5b0c>
   16fd8:	ldr	r0, [pc, #60]	; 1701c <pclose@plt+0x5bd8>
   16fdc:	bl	15fd8 <pclose@plt+0x4b94>
   16fe0:	ldr	r3, [r4]
   16fe4:	tst	r3, #8192	; 0x2000
   16fe8:	beq	16f58 <pclose@plt+0x5b14>
   16fec:	ldr	r0, [pc, #44]	; 17020 <pclose@plt+0x5bdc>
   16ff0:	bl	15fd8 <pclose@plt+0x4b94>
   16ff4:	b	16f68 <pclose@plt+0x5b24>
   16ff8:	andeq	r0, r4, r0, lsl #20
   16ffc:	ldrdeq	r8, [r2], -r0
   17000:	andeq	r8, r2, r8, asr #11
   17004:	andeq	r8, r2, r0, ror #10
   17008:	strdeq	r3, [r4], -r8
   1700c:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   17010:	andeq	r8, r2, r4, lsl #12
   17014:	andeq	r8, r2, r0, lsl r6
   17018:	andeq	r8, r2, ip, lsl r6
   1701c:	andeq	r8, r2, r8, lsr #12
   17020:	andeq	r8, r2, r4, lsr r6
   17024:	push	{r4, r5, r6, r7, r8, lr}
   17028:	mov	r2, #47	; 0x2f
   1702c:	ldr	r6, [pc, #148]	; 170c8 <pclose@plt+0x5c84>
   17030:	ldr	r1, [pc, #148]	; 170cc <pclose@plt+0x5c88>
   17034:	ldr	r5, [pc, #148]	; 170d0 <pclose@plt+0x5c8c>
   17038:	ldr	r3, [r6, #8]
   1703c:	str	r2, [r6, #4]
   17040:	bics	r7, r3, #64	; 0x40
   17044:	movne	r5, r1
   17048:	and	r4, r3, #64	; 0x40
   1704c:	bl	12f0c <pclose@plt+0x1ac8>
   17050:	bl	15fac <pclose@plt+0x4b68>
   17054:	mov	r0, r5
   17058:	bl	15fd8 <pclose@plt+0x4b94>
   1705c:	ldr	r3, [r6, #12]
   17060:	cmp	r3, #0
   17064:	bne	170bc <pclose@plt+0x5c78>
   17068:	cmp	r4, #0
   1706c:	bne	170b0 <pclose@plt+0x5c6c>
   17070:	cmp	r7, #2
   17074:	beq	170a4 <pclose@plt+0x5c60>
   17078:	cmp	r7, #3
   1707c:	bne	17088 <pclose@plt+0x5c44>
   17080:	ldr	r0, [pc, #76]	; 170d4 <pclose@plt+0x5c90>
   17084:	bl	15fd8 <pclose@plt+0x4b94>
   17088:	ldr	r2, [pc, #72]	; 170d8 <pclose@plt+0x5c94>
   1708c:	mov	r3, #0
   17090:	mov	r1, r3
   17094:	mov	r0, r3
   17098:	pop	{r4, r5, r6, r7, r8, lr}
   1709c:	str	r3, [r2]
   170a0:	b	16170 <pclose@plt+0x4d2c>
   170a4:	ldr	r0, [pc, #48]	; 170dc <pclose@plt+0x5c98>
   170a8:	bl	15fd8 <pclose@plt+0x4b94>
   170ac:	b	17088 <pclose@plt+0x5c44>
   170b0:	ldr	r0, [pc, #40]	; 170e0 <pclose@plt+0x5c9c>
   170b4:	bl	15fd8 <pclose@plt+0x4b94>
   170b8:	b	17070 <pclose@plt+0x5c2c>
   170bc:	mov	r0, r5
   170c0:	bl	15fd8 <pclose@plt+0x4b94>
   170c4:	b	17068 <pclose@plt+0x5c24>
   170c8:	andeq	r0, r4, r0, lsl #20
   170cc:	andeq	r8, r2, r8, lsr r6
   170d0:	andeq	r7, r2, r8, ror #27
   170d4:	andeq	r8, r2, r4, asr #12
   170d8:	strdeq	r3, [r4], -r8
   170dc:	andeq	r8, r2, r0, asr #12
   170e0:	andeq	r8, r2, ip, lsr r6
   170e4:	ldr	ip, [pc, #48]	; 1711c <pclose@plt+0x5cd8>
   170e8:	push	{r4, r5, r6, lr}
   170ec:	mov	r6, r1
   170f0:	mov	r4, r2
   170f4:	mov	r5, r3
   170f8:	str	r0, [ip, #4]
   170fc:	bl	12f0c <pclose@plt+0x1ac8>
   17100:	bl	15fac <pclose@plt+0x4b68>
   17104:	mov	r0, r6
   17108:	bl	15fd8 <pclose@plt+0x4b94>
   1710c:	mov	r1, r5
   17110:	mov	r0, r4
   17114:	pop	{r4, r5, r6, lr}
   17118:	b	16170 <pclose@plt+0x4d2c>
   1711c:	andeq	r0, r4, r0, lsl #20
   17120:	push	{r4, r5, r6, r7, r8, lr}
   17124:	bl	2364c <error@@Base+0x8a8>
   17128:	cmp	r0, #0
   1712c:	beq	17158 <pclose@plt+0x5d14>
   17130:	ldr	r3, [pc, #132]	; 171bc <pclose@plt+0x5d78>
   17134:	mvn	r5, #0
   17138:	mvn	r4, #0
   1713c:	ldrd	r0, [r3]
   17140:	cmp	r1, r5
   17144:	cmpeq	r0, r4
   17148:	beq	1719c <pclose@plt+0x5d58>
   1714c:	ldr	r2, [r3, #8]
   17150:	pop	{r4, r5, r6, r7, r8, lr}
   17154:	b	1d2ac <pclose@plt+0xbe68>
   17158:	ldr	r3, [pc, #96]	; 171c0 <pclose@plt+0x5d7c>
   1715c:	ldr	r3, [r3]
   17160:	cmp	r3, #0
   17164:	popeq	{r4, r5, r6, r7, r8, pc}
   17168:	ldr	r5, [pc, #84]	; 171c4 <pclose@plt+0x5d80>
   1716c:	ldr	r4, [pc, #84]	; 171c8 <pclose@plt+0x5d84>
   17170:	cmp	r3, #2
   17174:	mov	r3, #1
   17178:	ldr	r7, [r5]
   1717c:	ldr	r6, [r4]
   17180:	str	r3, [r5]
   17184:	str	r0, [r4]
   17188:	beq	171b0 <pclose@plt+0x5d6c>
   1718c:	bl	1d6e0 <pclose@plt+0xc29c>
   17190:	str	r7, [r5]
   17194:	str	r6, [r4]
   17198:	pop	{r4, r5, r6, r7, r8, pc}
   1719c:	mov	r2, #1
   171a0:	mov	r0, #0
   171a4:	mov	r1, #0
   171a8:	pop	{r4, r5, r6, r7, r8, lr}
   171ac:	b	1d2ac <pclose@plt+0xbe68>
   171b0:	bl	1aca8 <pclose@plt+0x9864>
   171b4:	bl	1d750 <pclose@plt+0xc30c>
   171b8:	b	1718c <pclose@plt+0x5d48>
   171bc:	andeq	r3, r4, r8, asr r9
   171c0:	strdeq	r3, [r4], -r4
   171c4:	andeq	r3, r4, r4, lsr #20
   171c8:	ldrdeq	r3, [r4], -r8
   171cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   171d0:	mov	r5, r0
   171d4:	bl	24e04 <error@@Base+0x2060>
   171d8:	bl	12f0c <pclose@plt+0x1ac8>
   171dc:	bl	22924 <pclose@plt+0x114e0>
   171e0:	bl	1d868 <pclose@plt+0xc424>
   171e4:	bl	13a14 <pclose@plt+0x25d0>
   171e8:	ldr	r4, [pc, #180]	; 172a4 <pclose@plt+0x5e60>
   171ec:	cmp	r5, #0
   171f0:	ldr	r8, [pc, #176]	; 172a8 <pclose@plt+0x5e64>
   171f4:	ldr	r3, [r4]
   171f8:	ldr	r9, [pc, #172]	; 172ac <pclose@plt+0x5e68>
   171fc:	mov	r7, r1
   17200:	mov	r6, r0
   17204:	mvneq	r1, #0
   17208:	moveq	r2, r1
   1720c:	movne	r1, r6
   17210:	movne	r2, r7
   17214:	cmp	r3, #0
   17218:	mov	r3, #1
   1721c:	str	r1, [r8]
   17220:	str	r2, [r8, #4]
   17224:	str	r3, [r9]
   17228:	bne	17264 <pclose@plt+0x5e20>
   1722c:	cmp	r5, #0
   17230:	beq	17244 <pclose@plt+0x5e00>
   17234:	ldrd	r2, [r8]
   17238:	cmp	r6, r2
   1723c:	sbcs	r3, r7, r3
   17240:	blt	1729c <pclose@plt+0x5e58>
   17244:	bl	17120 <pclose@plt+0x5cdc>
   17248:	mov	r2, #0
   1724c:	mov	r1, r2
   17250:	mov	r0, #1
   17254:	bl	1c5a4 <pclose@plt+0xb160>
   17258:	ldr	r3, [r4]
   1725c:	cmp	r3, #0
   17260:	beq	1722c <pclose@plt+0x5de8>
   17264:	mov	r3, #0
   17268:	str	r3, [r9]
   1726c:	bl	14198 <pclose@plt+0x2d54>
   17270:	ldr	r3, [r4]
   17274:	cmp	r3, #0
   17278:	beq	17294 <pclose@plt+0x5e50>
   1727c:	tst	r3, #3
   17280:	bne	17294 <pclose@plt+0x5e50>
   17284:	cmp	r5, #0
   17288:	movne	r0, #56	; 0x38
   1728c:	moveq	r0, #50	; 0x32
   17290:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17294:	mov	r0, #101	; 0x65
   17298:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1729c:	bl	12d64 <pclose@plt+0x1920>
   172a0:	b	17264 <pclose@plt+0x5e20>
   172a4:			; <UNDEFINED> instruction: 0x00043ab0
   172a8:	andeq	r3, r4, r0, lsl #20
   172ac:	ldrdeq	r3, [r4], -r8
   172b0:	push	{r4, r5, r6, r7, r8, lr}
   172b4:	mov	r7, r0
   172b8:	mov	r5, r1
   172bc:	bl	1a194 <pclose@plt+0x8d50>
   172c0:	ldr	r4, [pc, #208]	; 17398 <pclose@plt+0x5f54>
   172c4:	mov	r8, r0
   172c8:	ldr	r0, [r4]
   172cc:	ands	r6, r0, #1024	; 0x400
   172d0:	beq	17314 <pclose@plt+0x5ed0>
   172d4:	tst	r0, #1
   172d8:	bne	17380 <pclose@plt+0x5f3c>
   172dc:	bl	1aa4c <pclose@plt+0x9608>
   172e0:	cmp	r0, #0
   172e4:	bne	1738c <pclose@plt+0x5f48>
   172e8:	ldr	r0, [r4]
   172ec:	mov	r6, #1
   172f0:	bic	r0, r0, #1024	; 0x400
   172f4:	str	r0, [r4]
   172f8:	b	17314 <pclose@plt+0x5ed0>
   172fc:	mov	r0, #1
   17300:	bl	1a9fc <pclose@plt+0x95b8>
   17304:	cmp	r0, #0
   17308:	bne	17358 <pclose@plt+0x5f14>
   1730c:	ldr	r0, [r4]
   17310:	mov	r6, #1
   17314:	mov	r2, r5
   17318:	mov	r1, r7
   1731c:	bl	26000 <error@@Base+0x325c>
   17320:	ldr	r3, [r4]
   17324:	bic	r2, r3, #4
   17328:	str	r2, [r4]
   1732c:	subs	r5, r0, #0
   17330:	mov	r0, #1
   17334:	beq	1738c <pclose@plt+0x5f48>
   17338:	blt	17364 <pclose@plt+0x5f20>
   1733c:	tst	r3, #512	; 0x200
   17340:	beq	17358 <pclose@plt+0x5f14>
   17344:	tst	r3, #1
   17348:	bne	172fc <pclose@plt+0x5eb8>
   1734c:	bl	1aa34 <pclose@plt+0x95f0>
   17350:	cmp	r0, #0
   17354:	beq	1730c <pclose@plt+0x5ec8>
   17358:	mov	r1, #0
   1735c:	ldr	r0, [pc, #56]	; 1739c <pclose@plt+0x5f58>
   17360:	bl	22da4 <error@@Base>
   17364:	cmp	r6, #0
   17368:	mov	r0, r8
   1736c:	bne	17378 <pclose@plt+0x5f34>
   17370:	pop	{r4, r5, r6, r7, r8, lr}
   17374:	b	1a1bc <pclose@plt+0x8d78>
   17378:	pop	{r4, r5, r6, r7, r8, lr}
   1737c:	b	1aac8 <pclose@plt+0x9684>
   17380:	bl	1aa14 <pclose@plt+0x95d0>
   17384:	cmp	r0, #0
   17388:	beq	172e8 <pclose@plt+0x5ea4>
   1738c:	mov	r0, r8
   17390:	pop	{r4, r5, r6, r7, r8, lr}
   17394:	b	1a1bc <pclose@plt+0x8d78>
   17398:	andeq	r0, r4, r0, lsl #20
   1739c:	andeq	r8, r2, r8, asr #12
   173a0:	push	{r4, r5, r6, lr}
   173a4:	bl	24e04 <error@@Base+0x2060>
   173a8:	bl	12f0c <pclose@plt+0x1ac8>
   173ac:	bl	22924 <pclose@plt+0x114e0>
   173b0:	bl	16cc0 <pclose@plt+0x587c>
   173b4:	ldr	r5, [pc, #596]	; 17610 <pclose@plt+0x61cc>
   173b8:	ldr	r3, [r5, #4]
   173bc:	sub	r3, r3, #5
   173c0:	mov	r4, r0
   173c4:	cmp	r3, #50	; 0x32
   173c8:	ldrls	pc, [pc, r3, lsl #2]
   173cc:	b	1749c <pclose@plt+0x6058>
   173d0:			; <UNDEFINED> instruction: 0x000174b8
   173d4:	muleq	r1, ip, r4
   173d8:	muleq	r1, ip, r4
   173dc:	muleq	r1, ip, r4
   173e0:	andeq	r7, r1, r4, asr #9
   173e4:	andeq	r7, r1, r0, ror #9
   173e8:	muleq	r1, ip, r4
   173ec:	muleq	r1, ip, r4
   173f0:	muleq	r1, ip, r4
   173f4:	muleq	r1, ip, r4
   173f8:			; <UNDEFINED> instruction: 0x000174b8
   173fc:	muleq	r1, ip, r4
   17400:	muleq	r1, ip, r4
   17404:	muleq	r1, ip, r4
   17408:	muleq	r1, ip, r4
   1740c:	muleq	r1, ip, r4
   17410:	muleq	r1, ip, r4
   17414:	muleq	r1, ip, r4
   17418:	muleq	r1, ip, r4
   1741c:	muleq	r1, ip, r4
   17420:	muleq	r1, ip, r4
   17424:	muleq	r1, ip, r4
   17428:	andeq	r7, r1, r8, lsr #10
   1742c:	muleq	r1, ip, r4
   17430:	muleq	r1, ip, r4
   17434:	muleq	r1, ip, r4
   17438:	muleq	r1, ip, r4
   1743c:	muleq	r1, ip, r4
   17440:	muleq	r1, ip, r4
   17444:	muleq	r1, ip, r4
   17448:	andeq	r7, r1, r8, ror r5
   1744c:	muleq	r1, r0, r5
   17450:	andeq	r7, r1, r8, lsr #11
   17454:	muleq	r1, ip, r4
   17458:	muleq	r1, ip, r4
   1745c:	muleq	r1, ip, r4
   17460:	muleq	r1, ip, r4
   17464:	muleq	r1, ip, r4
   17468:	muleq	r1, ip, r4
   1746c:	muleq	r1, ip, r4
   17470:	muleq	r1, ip, r4
   17474:	muleq	r1, ip, r4
   17478:	ldrdeq	r7, [r1], -r4
   1747c:	muleq	r1, ip, r4
   17480:	muleq	r1, ip, r4
   17484:	muleq	r1, ip, r4
   17488:	muleq	r1, ip, r4
   1748c:	muleq	r1, ip, r4
   17490:	muleq	r1, ip, r4
   17494:	muleq	r1, ip, r4
   17498:	andeq	r7, r1, r0, lsr #9
   1749c:	pop	{r4, r5, r6, pc}
   174a0:	ldr	r3, [r5]
   174a4:	eor	r3, r3, #256	; 0x100
   174a8:	str	r3, [r5]
   174ac:	mov	r1, r3
   174b0:	pop	{r4, r5, r6, lr}
   174b4:	b	25890 <error@@Base+0x2aec>
   174b8:	ldr	r1, [r5, #16]
   174bc:	pop	{r4, r5, r6, lr}
   174c0:	b	172b0 <pclose@plt+0x5e6c>
   174c4:	ldr	r3, [pc, #328]	; 17614 <pclose@plt+0x61d0>
   174c8:	ldr	r3, [r3]
   174cc:	cmp	r3, #0
   174d0:	popne	{r4, r5, r6, pc}
   174d4:	bl	1ab64 <pclose@plt+0x9720>
   174d8:	pop	{r4, r5, r6, lr}
   174dc:	b	266e8 <error@@Base+0x3944>
   174e0:	ldrb	r3, [r0]
   174e4:	cmp	r3, #32
   174e8:	cmpne	r3, #43	; 0x2b
   174ec:	bne	17500 <pclose@plt+0x60bc>
   174f0:	ldrb	r3, [r4, #1]!
   174f4:	cmp	r3, #32
   174f8:	cmpne	r3, #43	; 0x2b
   174fc:	beq	174f0 <pclose@plt+0x60ac>
   17500:	ldr	r5, [pc, #272]	; 17618 <pclose@plt+0x61d4>
   17504:	ldr	r0, [r5]
   17508:	cmp	r0, #0
   1750c:	beq	17514 <pclose@plt+0x60d0>
   17510:	bl	11144 <free@plt>
   17514:	ldrb	r3, [r4]
   17518:	cmp	r3, #0
   1751c:	bne	17600 <pclose@plt+0x61bc>
   17520:	str	r3, [r5]
   17524:	pop	{r4, r5, r6, pc}
   17528:	ldrb	r3, [r0]
   1752c:	cmp	r3, #33	; 0x21
   17530:	beq	17550 <pclose@plt+0x610c>
   17534:	ldr	r0, [r5, #32]
   17538:	cmp	r0, #0
   1753c:	beq	17544 <pclose@plt+0x6100>
   17540:	bl	11144 <free@plt>
   17544:	mov	r0, r4
   17548:	bl	1b298 <pclose@plt+0x9e54>
   1754c:	str	r0, [r5, #32]
   17550:	ldr	r3, [pc, #188]	; 17614 <pclose@plt+0x61d0>
   17554:	ldr	r3, [r3]
   17558:	cmp	r3, #0
   1755c:	popne	{r4, r5, r6, pc}
   17560:	ldr	r0, [r5, #32]
   17564:	ldr	r1, [pc, #176]	; 1761c <pclose@plt+0x61d8>
   17568:	cmp	r0, #0
   1756c:	beq	175f4 <pclose@plt+0x61b0>
   17570:	pop	{r4, r5, r6, lr}
   17574:	b	1fe78 <pclose@plt+0xea34>
   17578:	ldr	r3, [r5, #16]
   1757c:	ldrb	r1, [r0, #1]
   17580:	mov	r2, #1
   17584:	ldrb	r0, [r0]
   17588:	pop	{r4, r5, r6, lr}
   1758c:	b	13048 <pclose@plt+0x1c04>
   17590:	ldr	r3, [r5, #16]
   17594:	ldrb	r1, [r0]
   17598:	mov	r2, #0
   1759c:	ldrb	r0, [r0, #1]
   175a0:	pop	{r4, r5, r6, lr}
   175a4:	b	13048 <pclose@plt+0x1c04>
   175a8:	ldr	r3, [pc, #100]	; 17614 <pclose@plt+0x61d0>
   175ac:	ldr	r6, [r3]
   175b0:	cmp	r6, #0
   175b4:	popne	{r4, r5, r6, pc}
   175b8:	mov	r1, r0
   175bc:	ldrb	r0, [r5, #36]	; 0x24
   175c0:	bl	2021c <pclose@plt+0xedd8>
   175c4:	mov	r1, r6
   175c8:	ldr	r0, [pc, #80]	; 17620 <pclose@plt+0x61dc>
   175cc:	pop	{r4, r5, r6, lr}
   175d0:	b	22da4 <error@@Base>
   175d4:	mov	r2, r0
   175d8:	ldr	r3, [r5, #8]
   175dc:	ldr	r1, [r5, #24]
   175e0:	ldr	r0, [r5, #28]
   175e4:	bl	21dd0 <pclose@plt+0x1098c>
   175e8:	mov	r3, #0
   175ec:	str	r3, [r5, #28]
   175f0:	pop	{r4, r5, r6, pc}
   175f4:	ldr	r0, [pc, #40]	; 17624 <pclose@plt+0x61e0>
   175f8:	pop	{r4, r5, r6, lr}
   175fc:	b	1fe78 <pclose@plt+0xea34>
   17600:	mov	r0, r4
   17604:	bl	11b20 <pclose@plt+0x6dc>
   17608:	str	r0, [r5]
   1760c:	pop	{r4, r5, r6, pc}
   17610:	andeq	r0, r4, r0, lsl #20
   17614:	andeq	r3, r4, r8, ror r9
   17618:	andeq	pc, r3, r4, lsl #23
   1761c:	andeq	r8, r2, ip, asr r6
   17620:	andeq	r8, r2, r4, ror #12
   17624:	andeq	fp, r2, ip, lsr sp
   17628:	ldr	r3, [pc, #20]	; 17644 <pclose@plt+0x6200>
   1762c:	ldr	r3, [r3, #4]
   17630:	subs	r0, r3, #22
   17634:	movne	r0, #1
   17638:	cmp	r3, #0
   1763c:	moveq	r0, #0
   17640:	bx	lr
   17644:	andeq	r0, r4, r0, lsl #20
   17648:	push	{r4, lr}
   1764c:	sub	sp, sp, #16
   17650:	ldr	r4, [pc, #52]	; 1768c <pclose@plt+0x6248>
   17654:	ldr	r2, [pc, #52]	; 17690 <pclose@plt+0x624c>
   17658:	add	r1, sp, #16
   1765c:	ldr	r3, [r4]
   17660:	str	r2, [r1, #-16]!
   17664:	ldr	r0, [pc, #40]	; 17694 <pclose@plt+0x6250>
   17668:	str	r3, [sp, #12]
   1766c:	bl	22da4 <error@@Base>
   17670:	ldr	r2, [sp, #12]
   17674:	ldr	r3, [r4]
   17678:	cmp	r2, r3
   1767c:	bne	17688 <pclose@plt+0x6244>
   17680:	add	sp, sp, #16
   17684:	pop	{r4, pc}
   17688:	bl	111bc <__stack_chk_fail@plt>
   1768c:			; <UNDEFINED> instruction: 0x0003ddb0
   17690:	andeq	pc, r3, ip, asr fp	; <UNPREDICTABLE>
   17694:	andeq	r8, r2, ip, ror #12
   17698:	push	{r4, r5, r6, lr}
   1769c:	ldr	r4, [pc, #100]	; 17708 <pclose@plt+0x62c4>
   176a0:	ldr	r3, [r4, #40]	; 0x28
   176a4:	cmp	r3, #0
   176a8:	beq	176e8 <pclose@plt+0x62a4>
   176ac:	ldrb	r6, [r3, #5]
   176b0:	ldr	r2, [r3]
   176b4:	mov	r0, r3
   176b8:	str	r2, [r4, #40]	; 0x28
   176bc:	ldrb	r5, [r3, #4]
   176c0:	bl	11144 <free@plt>
   176c4:	cmp	r6, #0
   176c8:	beq	176f0 <pclose@plt+0x62ac>
   176cc:	ldr	r3, [r4, #4]
   176d0:	cmp	r3, #6
   176d4:	beq	17700 <pclose@plt+0x62bc>
   176d8:	cmp	r3, #15
   176dc:	beq	176f8 <pclose@plt+0x62b4>
   176e0:	cmp	r3, #5
   176e4:	beq	176f8 <pclose@plt+0x62b4>
   176e8:	pop	{r4, r5, r6, lr}
   176ec:	b	272e4 <error@@Base+0x4540>
   176f0:	mov	r0, r5
   176f4:	pop	{r4, r5, r6, pc}
   176f8:	mov	r0, #10
   176fc:	pop	{r4, r5, r6, pc}
   17700:	mov	r0, #103	; 0x67
   17704:	pop	{r4, r5, r6, pc}
   17708:	andeq	r0, r4, r0, lsl #20
   1770c:	push	{r4, lr}
   17710:	mov	r1, #8
   17714:	mov	r4, r0
   17718:	mov	r0, #1
   1771c:	bl	11b0c <pclose@plt+0x6c8>
   17720:	ldr	r3, [pc, #32]	; 17748 <pclose@plt+0x6304>
   17724:	sub	r1, r4, #1073741824	; 0x40000000
   17728:	clz	r1, r1
   1772c:	ldr	r2, [r3, #40]	; 0x28
   17730:	lsr	r1, r1, #5
   17734:	strb	r4, [r0, #4]
   17738:	strb	r1, [r0, #5]
   1773c:	str	r2, [r0]
   17740:	str	r0, [r3, #40]	; 0x28
   17744:	pop	{r4, pc}
   17748:	andeq	r0, r4, r0, lsl #20
   1774c:	push	{r4, r5, r6, lr}
   17750:	mov	r5, r0
   17754:	bl	112dc <strlen@plt>
   17758:	sub	r0, r0, #1
   1775c:	adds	r4, r5, r0
   17760:	popcs	{r4, r5, r6, pc}
   17764:	sub	r5, r5, #1
   17768:	ldrb	r0, [r4], #-1
   1776c:	bl	1770c <pclose@plt+0x62c8>
   17770:	cmp	r4, r5
   17774:	bne	17768 <pclose@plt+0x6324>
   17778:	pop	{r4, r5, r6, pc}
   1777c:	ldr	r3, [pc, #3796]	; 18658 <pclose@plt+0x7214>
   17780:	ldr	r2, [pc, #3796]	; 1865c <pclose@plt+0x7218>
   17784:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17788:	mov	r8, #101	; 0x65
   1778c:	ldr	r3, [r3]
   17790:	ldr	r1, [r2]
   17794:	add	r3, r3, #1
   17798:	mov	r2, #1
   1779c:	add	r3, r3, r3, lsr #31
   177a0:	ldr	r4, [pc, #3768]	; 18660 <pclose@plt+0x721c>
   177a4:	ldr	r0, [pc, #3768]	; 18664 <pclose@plt+0x7220>
   177a8:	ldr	r6, [pc, #3768]	; 18668 <pclose@plt+0x7224>
   177ac:	ldr	fp, [pc, #3768]	; 1866c <pclose@plt+0x7228>
   177b0:	ldr	sl, [pc, #3768]	; 18670 <pclose@plt+0x722c>
   177b4:	ldr	r9, [pc, #3768]	; 18674 <pclose@plt+0x7230>
   177b8:	sub	sp, sp, #52	; 0x34
   177bc:	asr	r3, r3, r2
   177c0:	str	r1, [sp, #44]	; 0x2c
   177c4:	str	r3, [r0]
   177c8:	str	r2, [r4]
   177cc:	mov	r5, #0
   177d0:	str	r5, [r4, #4]
   177d4:	bl	1619c <pclose@plt+0x4d58>
   177d8:	ldr	r3, [r6]
   177dc:	mov	r0, #0
   177e0:	mov	r1, #0
   177e4:	cmp	r3, #0
   177e8:	strd	r0, [r4, #16]
   177ec:	str	r5, [r4, #28]
   177f0:	bne	18904 <pclose@plt+0x74c0>
   177f4:	bl	12d00 <pclose@plt+0x18bc>
   177f8:	bl	15f74 <pclose@plt+0x4b30>
   177fc:	ldr	r3, [r4, #40]	; 0x28
   17800:	cmp	r3, #0
   17804:	beq	17814 <pclose@plt+0x63d0>
   17808:	ldrb	r3, [r3, #5]
   1780c:	cmp	r3, #0
   17810:	beq	17884 <pclose@plt+0x6440>
   17814:	bl	17120 <pclose@plt+0x5cdc>
   17818:	mvn	r0, #1
   1781c:	bl	23360 <error@@Base+0x5bc>
   17820:	strd	r0, [r4, #48]	; 0x30
   17824:	bl	223a4 <pclose@plt+0x10f60>
   17828:	cmp	r0, #2
   1782c:	beq	18980 <pclose@plt+0x753c>
   17830:	ldr	r3, [sl]
   17834:	cmp	r3, #0
   17838:	bne	18934 <pclose@plt+0x74f0>
   1783c:	ldr	r3, [r9]
   17840:	cmp	r3, #0
   17844:	beq	1892c <pclose@plt+0x74e8>
   17848:	bl	15fac <pclose@plt+0x4b68>
   1784c:	str	r5, [r9]
   17850:	bl	244d4 <error@@Base+0x1730>
   17854:	mov	r7, r0
   17858:	bl	2590c <error@@Base+0x2b68>
   1785c:	cmp	r0, #0
   17860:	bne	18920 <pclose@plt+0x74dc>
   17864:	cmp	r7, #0
   17868:	beq	17878 <pclose@plt+0x6434>
   1786c:	ldrb	r3, [r7]
   17870:	cmp	r3, #0
   17874:	bne	18968 <pclose@plt+0x7524>
   17878:	mov	r0, #58	; 0x3a
   1787c:	bl	22984 <pclose@plt+0x11540>
   17880:	bl	12da8 <pclose@plt+0x1964>
   17884:	ldr	r7, [r6]
   17888:	cmp	r7, #0
   1788c:	bne	177d0 <pclose@plt+0x638c>
   17890:	cmp	r8, #101	; 0x65
   17894:	beq	189b4 <pclose@plt+0x7570>
   17898:	cmp	r8, #22
   1789c:	bne	1792c <pclose@plt+0x64e8>
   178a0:	ldr	r3, [r4, #4]
   178a4:	cmp	r3, #22
   178a8:	beq	178cc <pclose@plt+0x6488>
   178ac:	bl	15f74 <pclose@plt+0x4b30>
   178b0:	mov	r0, r8
   178b4:	mov	r3, #1
   178b8:	mov	r2, #0
   178bc:	ldr	r1, [pc, #3508]	; 18678 <pclose@plt+0x7234>
   178c0:	bl	170e4 <pclose@plt+0x5ca0>
   178c4:	ldr	r0, [sp, #4]
   178c8:	bl	161e0 <pclose@plt+0x4d9c>
   178cc:	bl	17698 <pclose@plt+0x6254>
   178d0:	ldr	r3, [r6]
   178d4:	cmp	r3, #0
   178d8:	str	r0, [sp, #4]
   178dc:	bne	18f54 <pclose@plt+0x7b10>
   178e0:	ldr	r3, [r4, #4]
   178e4:	cmp	r3, #0
   178e8:	bne	189cc <pclose@plt+0x7588>
   178ec:	ldr	r2, [sp, #4]
   178f0:	add	r0, sp, #40	; 0x28
   178f4:	mov	r3, #0
   178f8:	strb	r2, [sp, #40]	; 0x28
   178fc:	strb	r3, [sp, #41]	; 0x29
   17900:	mov	r3, #0
   17904:	add	r1, sp, #16
   17908:	str	r3, [sp, #16]
   1790c:	bl	19b4c <pclose@plt+0x8708>
   17910:	mov	r8, r0
   17914:	ldr	r0, [sp, #16]
   17918:	cmp	r0, #0
   1791c:	beq	17898 <pclose@plt+0x6454>
   17920:	bl	1774c <pclose@plt+0x6308>
   17924:	cmp	r8, #22
   17928:	beq	178a0 <pclose@plt+0x645c>
   1792c:	bl	15f74 <pclose@plt+0x4b30>
   17930:	sub	r3, r8, #2
   17934:	cmp	r3, #99	; 0x63
   17938:	ldrls	pc, [pc, r3, lsl #2]
   1793c:	b	188f8 <pclose@plt+0x74b4>
   17940:	andeq	r8, r1, r4, lsr #7
   17944:	andeq	r7, r1, r8, asr #23
   17948:	andeq	r7, r1, r8, lsr #30
   1794c:	andeq	r8, r1, r0, lsr r5
   17950:			; <UNDEFINED> instruction: 0x000184bc
   17954:	andeq	r8, r1, r0, asr r4
   17958:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   1795c:	andeq	r8, r1, r0, lsl r4
   17960:	andeq	r8, r1, r0, ror #7
   17964:	ldrdeq	r7, [r1], -r0
   17968:	andeq	r8, r1, r0, ror r5
   1796c:	andeq	r7, r1, r4, lsl #23
   17970:	andeq	r8, r1, ip, lsl #12
   17974:	andeq	r8, r1, ip, ror r4
   17978:	ldrdeq	r8, [r1], -r0
   1797c:	andeq	r8, r1, r4, lsr r7
   17980:	andeq	r8, r1, ip, asr #16
   17984:	andeq	r8, r1, r4, ror #9
   17988:	ldrdeq	r8, [r1], -r4
   1798c:			; <UNDEFINED> instruction: 0x000185bc
   17990:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17994:	andeq	r8, r1, r8, ror #14
   17998:	andeq	r7, r1, ip, lsl ip
   1799c:	andeq	r7, r1, r8, ror #21
   179a0:	andeq	r7, r1, r4, asr #27
   179a4:	andeq	r7, r1, r4, lsl #27
   179a8:	andeq	r7, r1, ip, asr #26
   179ac:	andeq	r7, r1, r0, lsl #26
   179b0:	andeq	r7, r1, r4, asr #25
   179b4:	muleq	r1, ip, ip
   179b8:	andeq	r7, r1, r8, ror ip
   179bc:	andeq	r7, r1, ip, asr ip
   179c0:	andeq	r7, r1, ip, lsl #30
   179c4:	andeq	r7, r1, r0, lsl #22
   179c8:	andeq	r7, r1, r0, lsl #22
   179cc:	andeq	r7, r1, r8, asr #31
   179d0:	andeq	r7, r1, r8, lsl #29
   179d4:			; <UNDEFINED> instruction: 0x00017fbc
   179d8:	andeq	r7, r1, r8, asr #29
   179dc:	andeq	r7, r1, r4, ror #30
   179e0:	andeq	r7, r1, r4, asr #28
   179e4:	muleq	r1, r8, r2
   179e8:	andeq	r8, r1, r0, asr r2
   179ec:	ldrdeq	r8, [r1], -r4
   179f0:	andeq	r8, r1, r8, ror r0
   179f4:	andeq	r7, r1, r8, asr fp
   179f8:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   179fc:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a00:			; <UNDEFINED> instruction: 0x000181b4
   17a04:	andeq	r8, r1, r0, ror r1
   17a08:	andeq	r8, r1, ip, lsr #2
   17a0c:	andeq	r8, r1, ip, lsr r3
   17a10:	andeq	r8, r1, r8, ror #3
   17a14:	andeq	r7, r1, r0, lsr fp
   17a18:	andeq	r8, r1, ip, lsl r3
   17a1c:	strdeq	r8, [r1], -r4
   17a20:	ldrdeq	r8, [r1], -r4
   17a24:	strdeq	r7, [r1], -ip
   17a28:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a2c:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a30:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a34:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a38:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a3c:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a40:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a44:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a48:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a4c:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a50:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a54:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a58:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a5c:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a60:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a64:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a68:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a6c:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a70:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a74:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a78:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a7c:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a80:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a84:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a88:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a8c:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a90:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a94:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a98:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17a9c:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17aa0:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17aa4:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17aa8:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17aac:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17ab0:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17ab4:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17ab8:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17abc:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17ac0:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17ac4:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17ac8:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   17acc:	andeq	r7, r1, ip, asr #15
   17ad0:	bl	143c0 <pclose@plt+0x2f7c>
   17ad4:	tst	r0, #1
   17ad8:	beq	17ae8 <pclose@plt+0x66a4>
   17adc:	bl	14064 <pclose@plt+0x2c20>
   17ae0:	bl	1f664 <pclose@plt+0xe220>
   17ae4:	bl	25028 <error@@Base+0x2284>
   17ae8:	bl	24e04 <error@@Base+0x2060>
   17aec:	mov	r8, #101	; 0x65
   17af0:	bl	12f0c <pclose@plt+0x1ac8>
   17af4:	bl	22924 <pclose@plt+0x114e0>
   17af8:	bl	1d6e0 <pclose@plt+0xc29c>
   17afc:	b	177cc <pclose@plt+0x6388>
   17b00:	mov	r3, #0
   17b04:	mov	r2, r3
   17b08:	mov	r0, r8
   17b0c:	ldr	r1, [pc, #2920]	; 1867c <pclose@plt+0x7238>
   17b10:	bl	170e4 <pclose@plt+0x5ca0>
   17b14:	bl	17698 <pclose@plt+0x6254>
   17b18:	ldr	r3, [r6]
   17b1c:	cmp	r3, #0
   17b20:	str	r0, [sp, #4]
   17b24:	beq	178e0 <pclose@plt+0x649c>
   17b28:	mov	r8, #101	; 0x65
   17b2c:	b	177cc <pclose@plt+0x6388>
   17b30:	ldr	r3, [pc, #2888]	; 18680 <pclose@plt+0x723c>
   17b34:	str	r3, [r4]
   17b38:	bl	16ef0 <pclose@plt+0x5aac>
   17b3c:	bl	17698 <pclose@plt+0x6254>
   17b40:	ldr	r3, [r6]
   17b44:	cmp	r3, #0
   17b48:	str	r0, [sp, #4]
   17b4c:	beq	178e0 <pclose@plt+0x649c>
   17b50:	mov	r8, #101	; 0x65
   17b54:	b	177cc <pclose@plt+0x6388>
   17b58:	mov	r3, #0
   17b5c:	mov	r2, #1
   17b60:	strd	r2, [r4, #8]
   17b64:	bl	17024 <pclose@plt+0x5be0>
   17b68:	bl	17698 <pclose@plt+0x6254>
   17b6c:	ldr	r3, [r6]
   17b70:	cmp	r3, #0
   17b74:	str	r0, [sp, #4]
   17b78:	beq	178e0 <pclose@plt+0x649c>
   17b7c:	mov	r8, #101	; 0x65
   17b80:	b	177cc <pclose@plt+0x6388>
   17b84:	ldrd	r2, [r4, #16]
   17b88:	cmp	r2, #1
   17b8c:	sbcs	r3, r3, #0
   17b90:	blt	18e60 <pclose@plt+0x7a1c>
   17b94:	bl	24e04 <error@@Base+0x2060>
   17b98:	bl	12f0c <pclose@plt+0x1ac8>
   17b9c:	bl	22924 <pclose@plt+0x114e0>
   17ba0:	ldr	r3, [pc, #2780]	; 18684 <pclose@plt+0x7240>
   17ba4:	ldr	r3, [r3]
   17ba8:	cmp	r3, #0
   17bac:	bne	18de8 <pclose@plt+0x79a4>
   17bb0:	mov	r2, #1
   17bb4:	mov	r1, #0
   17bb8:	ldr	r0, [r4, #16]
   17bbc:	bl	1c5a4 <pclose@plt+0xb160>
   17bc0:	mov	r8, #101	; 0x65
   17bc4:	b	177cc <pclose@plt+0x6388>
   17bc8:	ldrd	r2, [r4, #16]
   17bcc:	cmp	r2, #1
   17bd0:	sbcs	r3, r3, #0
   17bd4:	blt	18e50 <pclose@plt+0x7a0c>
   17bd8:	bl	24e04 <error@@Base+0x2060>
   17bdc:	bl	12f0c <pclose@plt+0x1ac8>
   17be0:	bl	22924 <pclose@plt+0x114e0>
   17be4:	mov	r2, #1
   17be8:	mov	r1, #0
   17bec:	ldr	r0, [r4, #16]
   17bf0:	bl	1c70c <pclose@plt+0xb2c8>
   17bf4:	mov	r8, #101	; 0x65
   17bf8:	b	177cc <pclose@plt+0x6388>
   17bfc:	bl	1f564 <pclose@plt+0xe120>
   17c00:	ldr	r2, [pc, #2688]	; 18688 <pclose@plt+0x7244>
   17c04:	mov	r3, #1
   17c08:	mov	r8, #101	; 0x65
   17c0c:	str	r3, [r2]
   17c10:	ldr	r3, [pc, #2808]	; 18710 <pclose@plt+0x72cc>
   17c14:	str	r0, [r3]
   17c18:	b	177cc <pclose@plt+0x6388>
   17c1c:	ldr	r3, [pc, #2752]	; 186e4 <pclose@plt+0x72a0>
   17c20:	ldr	r3, [r3]
   17c24:	cmp	r3, #0
   17c28:	beq	17c38 <pclose@plt+0x67f4>
   17c2c:	bl	143c0 <pclose@plt+0x2f7c>
   17c30:	tst	r0, #8
   17c34:	bne	19020 <pclose@plt+0x7bdc>
   17c38:	ldr	r3, [sp, #16]
   17c3c:	cmp	r3, #0
   17c40:	beq	17c4c <pclose@plt+0x6808>
   17c44:	ldrb	r0, [r3]
   17c48:	bl	11a94 <pclose@plt+0x650>
   17c4c:	mov	r0, #0
   17c50:	bl	11a94 <pclose@plt+0x650>
   17c54:	mov	r8, #101	; 0x65
   17c58:	b	177cc <pclose@plt+0x6388>
   17c5c:	ldrd	r2, [r4, #16]
   17c60:	cmp	r2, #1
   17c64:	sbcs	r1, r3, #0
   17c68:	blt	18e60 <pclose@plt+0x7a1c>
   17c6c:	ldr	r1, [pc, #2584]	; 1868c <pclose@plt+0x7248>
   17c70:	str	r2, [r1]
   17c74:	b	17b94 <pclose@plt+0x6750>
   17c78:	ldr	r3, [pc, #2576]	; 18690 <pclose@plt+0x724c>
   17c7c:	ldr	r3, [r3]
   17c80:	cmp	r3, #0
   17c84:	beq	18e0c <pclose@plt+0x79c8>
   17c88:	mov	r1, #0
   17c8c:	ldr	r0, [pc, #2716]	; 18730 <pclose@plt+0x72ec>
   17c90:	bl	22da4 <error@@Base>
   17c94:	mov	r8, #101	; 0x65
   17c98:	b	177cc <pclose@plt+0x6388>
   17c9c:	bl	24e04 <error@@Base+0x2060>
   17ca0:	bl	12f0c <pclose@plt+0x1ac8>
   17ca4:	bl	22924 <pclose@plt+0x114e0>
   17ca8:	ldr	r3, [pc, #2532]	; 18694 <pclose@plt+0x7250>
   17cac:	add	r1, sp, #32
   17cb0:	ldr	r0, [pc, #2528]	; 18698 <pclose@plt+0x7254>
   17cb4:	str	r3, [sp, #32]
   17cb8:	mov	r8, #101	; 0x65
   17cbc:	bl	22da4 <error@@Base>
   17cc0:	b	177cc <pclose@plt+0x6388>
   17cc4:	ldrd	r2, [r4, #16]
   17cc8:	cmp	r2, #1
   17ccc:	sbcs	r3, r3, #0
   17cd0:	movlt	r2, #1
   17cd4:	movlt	r3, #0
   17cd8:	strdlt	r2, [r4, #16]
   17cdc:	bl	24e04 <error@@Base+0x2060>
   17ce0:	bl	12f0c <pclose@plt+0x1ac8>
   17ce4:	bl	22924 <pclose@plt+0x114e0>
   17ce8:	mov	r2, #0
   17cec:	mov	r1, #1
   17cf0:	ldr	r0, [r4, #16]
   17cf4:	bl	1c70c <pclose@plt+0xb2c8>
   17cf8:	mov	r8, #101	; 0x65
   17cfc:	b	177cc <pclose@plt+0x6388>
   17d00:	ldrd	r2, [r4, #16]
   17d04:	cmp	r2, #1
   17d08:	sbcs	r3, r3, #0
   17d0c:	movlt	r2, #1
   17d10:	movlt	r3, #0
   17d14:	strdlt	r2, [r4, #16]
   17d18:	bl	24e04 <error@@Base+0x2060>
   17d1c:	bl	12f0c <pclose@plt+0x1ac8>
   17d20:	bl	22924 <pclose@plt+0x114e0>
   17d24:	ldr	r3, [pc, #2392]	; 18684 <pclose@plt+0x7240>
   17d28:	ldrd	r0, [r4, #16]
   17d2c:	ldr	r3, [r3]
   17d30:	cmp	r3, #2
   17d34:	beq	18ef4 <pclose@plt+0x7ab0>
   17d38:	mov	r2, #0
   17d3c:	mov	r1, #1
   17d40:	bl	1c5a4 <pclose@plt+0xb160>
   17d44:	mov	r8, #101	; 0x65
   17d48:	b	177cc <pclose@plt+0x6388>
   17d4c:	bl	143c0 <pclose@plt+0x2f7c>
   17d50:	tst	r0, #8
   17d54:	movne	r8, #101	; 0x65
   17d58:	bne	177cc <pclose@plt+0x6388>
   17d5c:	bl	24e04 <error@@Base+0x2060>
   17d60:	bl	12f0c <pclose@plt+0x1ac8>
   17d64:	bl	22924 <pclose@plt+0x114e0>
   17d68:	bl	24498 <error@@Base+0x16f4>
   17d6c:	add	r1, sp, #24
   17d70:	mov	r8, #101	; 0x65
   17d74:	str	r0, [sp, #24]
   17d78:	ldr	r0, [pc, #2332]	; 1869c <pclose@plt+0x7258>
   17d7c:	bl	22da4 <error@@Base>
   17d80:	b	177cc <pclose@plt+0x6388>
   17d84:	ldr	r3, [pc, #2308]	; 18690 <pclose@plt+0x724c>
   17d88:	ldr	r3, [r3]
   17d8c:	cmp	r3, #0
   17d90:	bne	192fc <pclose@plt+0x7eb8>
   17d94:	ldr	r2, [pc, #2440]	; 18724 <pclose@plt+0x72e0>
   17d98:	ldr	r1, [pc, #2440]	; 18728 <pclose@plt+0x72e4>
   17d9c:	mov	r0, #27
   17da0:	ldr	r2, [r2]
   17da4:	bl	170e4 <pclose@plt+0x5ca0>
   17da8:	bl	17698 <pclose@plt+0x6254>
   17dac:	ldr	r3, [r6]
   17db0:	cmp	r3, #0
   17db4:	str	r0, [sp, #4]
   17db8:	beq	178e0 <pclose@plt+0x649c>
   17dbc:	mov	r8, #101	; 0x65
   17dc0:	b	177cc <pclose@plt+0x6388>
   17dc4:	bl	143c0 <pclose@plt+0x2f7c>
   17dc8:	ands	r3, r0, #8
   17dcc:	movne	r8, #101	; 0x65
   17dd0:	bne	177cc <pclose@plt+0x6388>
   17dd4:	mov	r2, r3
   17dd8:	ldr	r1, [pc, #2240]	; 186a0 <pclose@plt+0x725c>
   17ddc:	mov	r0, #26
   17de0:	bl	170e4 <pclose@plt+0x5ca0>
   17de4:	bl	17698 <pclose@plt+0x6254>
   17de8:	ldr	r3, [pc, #2324]	; 18704 <pclose@plt+0x72c0>
   17dec:	ldr	r3, [r3]
   17df0:	cmp	r3, r0
   17df4:	str	r0, [sp, #4]
   17df8:	moveq	r8, #101	; 0x65
   17dfc:	beq	177cc <pclose@plt+0x6388>
   17e00:	ldr	r3, [pc, #2304]	; 18708 <pclose@plt+0x72c4>
   17e04:	ldr	r3, [r3]
   17e08:	cmp	r3, r0
   17e0c:	moveq	r8, #101	; 0x65
   17e10:	beq	177cc <pclose@plt+0x6388>
   17e14:	ldr	r3, [pc, #2288]	; 1870c <pclose@plt+0x72c8>
   17e18:	ldr	r3, [r3]
   17e1c:	cmp	r3, r0
   17e20:	moveq	r8, #101	; 0x65
   17e24:	beq	177cc <pclose@plt+0x6388>
   17e28:	cmp	r0, #13
   17e2c:	cmpne	r0, #10
   17e30:	moveq	r8, #101	; 0x65
   17e34:	beq	177cc <pclose@plt+0x6388>
   17e38:	bl	204ac <pclose@plt+0xf068>
   17e3c:	mov	r8, #101	; 0x65
   17e40:	b	177cc <pclose@plt+0x6388>
   17e44:	ldrd	r0, [r4, #16]
   17e48:	cmp	r0, #1
   17e4c:	sbcs	r3, r1, #0
   17e50:	strd	r0, [sp, #8]
   17e54:	ldr	r3, [pc, #2192]	; 186ec <pclose@plt+0x72a8>
   17e58:	blt	18ec8 <pclose@plt+0x7a84>
   17e5c:	str	r0, [r3]
   17e60:	ldr	r0, [pc, #2216]	; 18710 <pclose@plt+0x72cc>
   17e64:	ldr	r2, [sp, #8]
   17e68:	mov	r1, #1
   17e6c:	ldr	r3, [r0]
   17e70:	mov	r8, #101	; 0x65
   17e74:	add	r2, r3, r2
   17e78:	ldr	r3, [pc, #2056]	; 18688 <pclose@plt+0x7244>
   17e7c:	str	r2, [r0]
   17e80:	str	r1, [r3]
   17e84:	b	177cc <pclose@plt+0x6388>
   17e88:	ldrd	r0, [r4, #16]
   17e8c:	cmp	r0, #1
   17e90:	sbcs	r3, r1, #0
   17e94:	movlt	r2, #1
   17e98:	movlt	r3, #0
   17e9c:	movlt	r0, #1
   17ea0:	strdlt	r2, [r4, #16]
   17ea4:	bl	1aa6c <pclose@plt+0x9628>
   17ea8:	cmp	r0, #0
   17eac:	moveq	r8, #101	; 0x65
   17eb0:	beq	177cc <pclose@plt+0x6388>
   17eb4:	mov	r1, #0
   17eb8:	ldr	r0, [pc, #2020]	; 186a4 <pclose@plt+0x7260>
   17ebc:	bl	22da4 <error@@Base>
   17ec0:	mov	r8, #101	; 0x65
   17ec4:	b	177cc <pclose@plt+0x6388>
   17ec8:	ldrd	r2, [r4, #16]
   17ecc:	cmp	r2, #1
   17ed0:	sbcs	r3, r3, #0
   17ed4:	blt	18fb0 <pclose@plt+0x7b6c>
   17ed8:	bl	24e04 <error@@Base+0x2060>
   17edc:	bl	12f0c <pclose@plt+0x1ac8>
   17ee0:	bl	22924 <pclose@plt+0x114e0>
   17ee4:	ldr	r3, [pc, #1944]	; 18684 <pclose@plt+0x7240>
   17ee8:	ldr	r3, [r3]
   17eec:	cmp	r3, #2
   17ef0:	beq	18fc0 <pclose@plt+0x7b7c>
   17ef4:	mov	r2, #0
   17ef8:	mov	r1, #1
   17efc:	ldr	r0, [r4, #16]
   17f00:	bl	1c5a4 <pclose@plt+0xb160>
   17f04:	mov	r8, #101	; 0x65
   17f08:	b	177cc <pclose@plt+0x6388>
   17f0c:	ldrd	r2, [r4, #16]
   17f10:	cmp	r2, #1
   17f14:	sbcs	r1, r3, #0
   17f18:	blt	18e50 <pclose@plt+0x7a0c>
   17f1c:	ldr	r1, [pc, #1896]	; 1868c <pclose@plt+0x7248>
   17f20:	str	r2, [r1]
   17f24:	b	17bd8 <pclose@plt+0x6794>
   17f28:	ldrd	r2, [r4, #16]
   17f2c:	mov	r8, #101	; 0x65
   17f30:	cmp	r2, #1
   17f34:	sbcs	r1, r3, #0
   17f38:	ldrge	r1, [pc, #1828]	; 18664 <pclose@plt+0x7220>
   17f3c:	strge	r2, [r1]
   17f40:	bl	24e04 <error@@Base+0x2060>
   17f44:	bl	12f0c <pclose@plt+0x1ac8>
   17f48:	bl	22924 <pclose@plt+0x114e0>
   17f4c:	ldr	r3, [pc, #1808]	; 18664 <pclose@plt+0x7220>
   17f50:	mov	r2, #0
   17f54:	mov	r1, r2
   17f58:	ldr	r0, [r3]
   17f5c:	bl	1c70c <pclose@plt+0xb2c8>
   17f60:	b	177cc <pclose@plt+0x6388>
   17f64:	ldrd	r2, [r4, #16]
   17f68:	cmp	r2, #1
   17f6c:	sbcs	r1, r3, #0
   17f70:	blt	18e88 <pclose@plt+0x7a44>
   17f74:	ldr	r1, [pc, #1904]	; 186ec <pclose@plt+0x72a8>
   17f78:	str	r2, [r1]
   17f7c:	ldr	r3, [pc, #1932]	; 18710 <pclose@plt+0x72cc>
   17f80:	ldrd	r0, [r4, #16]
   17f84:	ldr	ip, [r3]
   17f88:	cmp	ip, r0
   17f8c:	asr	r3, ip, #31
   17f90:	sbcs	lr, r3, r1
   17f94:	mov	r2, ip
   17f98:	subge	r7, ip, r0
   17f9c:	strdlt	r2, [r4, #16]
   17fa0:	ldr	r2, [pc, #1896]	; 18710 <pclose@plt+0x72cc>
   17fa4:	mov	r3, #1
   17fa8:	mov	r8, #101	; 0x65
   17fac:	str	r7, [r2]
   17fb0:	ldr	r2, [pc, #1744]	; 18688 <pclose@plt+0x7244>
   17fb4:	str	r3, [r2]
   17fb8:	b	177cc <pclose@plt+0x6388>
   17fbc:	bl	24f60 <error@@Base+0x21bc>
   17fc0:	mov	r8, #101	; 0x65
   17fc4:	b	177cc <pclose@plt+0x6388>
   17fc8:	ldr	r3, [pc, #1728]	; 18690 <pclose@plt+0x724c>
   17fcc:	ldr	r3, [r3]
   17fd0:	cmp	r3, #0
   17fd4:	bne	192e8 <pclose@plt+0x7ea4>
   17fd8:	mov	r2, r3
   17fdc:	ldr	r1, [pc, #1732]	; 186a8 <pclose@plt+0x7264>
   17fe0:	mov	r0, #37	; 0x25
   17fe4:	bl	170e4 <pclose@plt+0x5ca0>
   17fe8:	bl	17698 <pclose@plt+0x6254>
   17fec:	ldr	r3, [pc, #1808]	; 18704 <pclose@plt+0x72c0>
   17ff0:	ldr	r3, [r3]
   17ff4:	cmp	r3, r0
   17ff8:	str	r0, [sp, #4]
   17ffc:	beq	192e0 <pclose@plt+0x7e9c>
   18000:	ldr	r3, [pc, #1792]	; 18708 <pclose@plt+0x72c4>
   18004:	ldr	r3, [r3]
   18008:	cmp	r3, r0
   1800c:	beq	192d8 <pclose@plt+0x7e94>
   18010:	ldr	r3, [pc, #1780]	; 1870c <pclose@plt+0x72c8>
   18014:	ldr	r3, [r3]
   18018:	cmp	r3, r0
   1801c:	beq	192d0 <pclose@plt+0x7e8c>
   18020:	cmp	r0, #13
   18024:	cmpne	r0, #10
   18028:	movne	r5, r0
   1802c:	moveq	r5, #46	; 0x2e
   18030:	mov	r0, r5
   18034:	str	r5, [sp, #4]
   18038:	bl	20498 <pclose@plt+0xf054>
   1803c:	subs	r3, r0, #0
   18040:	bne	192c8 <pclose@plt+0x7e84>
   18044:	ldr	r2, [pc, #1752]	; 18724 <pclose@plt+0x72e0>
   18048:	ldr	r1, [pc, #1752]	; 18728 <pclose@plt+0x72e4>
   1804c:	mov	r0, #37	; 0x25
   18050:	ldr	r2, [r2]
   18054:	strb	r5, [r4, #36]	; 0x24
   18058:	bl	170e4 <pclose@plt+0x5ca0>
   1805c:	bl	17698 <pclose@plt+0x6254>
   18060:	ldr	r3, [r6]
   18064:	cmp	r3, #0
   18068:	str	r0, [sp, #4]
   1806c:	beq	178e0 <pclose@plt+0x649c>
   18070:	mov	r8, #101	; 0x65
   18074:	b	177cc <pclose@plt+0x6388>
   18078:	ldr	r5, [r4]
   1807c:	ldrd	r2, [r4, #16]
   18080:	tst	r5, #1
   18084:	bic	r1, r5, #3
   18088:	orrne	r1, r1, #2
   1808c:	orreq	r1, r1, #1
   18090:	cmp	r2, #1
   18094:	orr	r1, r1, #512	; 0x200
   18098:	sbcs	r3, r3, #0
   1809c:	str	r1, [r4]
   180a0:	movlt	r2, #1
   180a4:	movlt	r3, #0
   180a8:	strdlt	r2, [r4, #16]
   180ac:	bl	16ef0 <pclose@plt+0x5aac>
   180b0:	bl	24e04 <error@@Base+0x2060>
   180b4:	bl	12f0c <pclose@plt+0x1ac8>
   180b8:	bl	22924 <pclose@plt+0x114e0>
   180bc:	ldr	r1, [r4, #16]
   180c0:	mov	r0, #0
   180c4:	bl	172b0 <pclose@plt+0x5e6c>
   180c8:	mov	r8, #101	; 0x65
   180cc:	str	r5, [r4]
   180d0:	b	177cc <pclose@plt+0x6388>
   180d4:	ldr	r5, [r4]
   180d8:	ldrd	r2, [r4, #16]
   180dc:	tst	r5, #1
   180e0:	bic	r1, r5, #3
   180e4:	orrne	r1, r1, #2
   180e8:	orreq	r1, r1, #1
   180ec:	cmp	r2, #1
   180f0:	sbcs	r3, r3, #0
   180f4:	str	r1, [r4]
   180f8:	movlt	r2, #1
   180fc:	movlt	r3, #0
   18100:	strdlt	r2, [r4, #16]
   18104:	bl	16ef0 <pclose@plt+0x5aac>
   18108:	bl	24e04 <error@@Base+0x2060>
   1810c:	bl	12f0c <pclose@plt+0x1ac8>
   18110:	bl	22924 <pclose@plt+0x114e0>
   18114:	ldr	r1, [r4, #16]
   18118:	mov	r0, #0
   1811c:	bl	172b0 <pclose@plt+0x5e6c>
   18120:	mov	r8, #101	; 0x65
   18124:	str	r5, [r4]
   18128:	b	177cc <pclose@plt+0x6388>
   1812c:	bl	143c0 <pclose@plt+0x2f7c>
   18130:	tst	r0, #8
   18134:	movne	r8, #101	; 0x65
   18138:	bne	177cc <pclose@plt+0x6388>
   1813c:	ldr	r3, [pc, #1440]	; 186e4 <pclose@plt+0x72a0>
   18140:	ldr	r5, [r3]
   18144:	mov	r0, r5
   18148:	bl	1c8fc <pclose@plt+0xb4b8>
   1814c:	cmp	r0, #0
   18150:	beq	190f0 <pclose@plt+0x7cac>
   18154:	bl	1a8c4 <pclose@plt+0x9480>
   18158:	cmp	r0, #0
   1815c:	mov	r0, r5
   18160:	beq	190e4 <pclose@plt+0x7ca0>
   18164:	bl	1aac8 <pclose@plt+0x9684>
   18168:	mov	r8, #101	; 0x65
   1816c:	b	177cc <pclose@plt+0x6388>
   18170:	bl	24e04 <error@@Base+0x2060>
   18174:	bl	12f0c <pclose@plt+0x1ac8>
   18178:	bl	22924 <pclose@plt+0x114e0>
   1817c:	ldrd	r0, [r4, #16]
   18180:	cmp	r0, #0
   18184:	sbcs	r3, r1, #0
   18188:	bge	181a0 <pclose@plt+0x6d5c>
   1818c:	mov	r0, #0
   18190:	mov	r1, #0
   18194:	mov	r2, r0
   18198:	mov	r3, r1
   1819c:	strd	r2, [r4, #16]
   181a0:	ldr	r3, [pc, #1284]	; 186ac <pclose@plt+0x7268>
   181a4:	mov	r8, #101	; 0x65
   181a8:	ldr	r2, [r3]
   181ac:	bl	1d7f0 <pclose@plt+0xc3ac>
   181b0:	b	177cc <pclose@plt+0x6388>
   181b4:	ldr	r3, [pc, #1224]	; 18684 <pclose@plt+0x7240>
   181b8:	ldr	r3, [r3]
   181bc:	cmp	r3, #0
   181c0:	beq	181cc <pclose@plt+0x6d88>
   181c4:	ldrd	r0, [r4, #48]	; 0x30
   181c8:	bl	1d200 <pclose@plt+0xbdbc>
   181cc:	bl	143c0 <pclose@plt+0x2f7c>
   181d0:	ands	r0, r0, #8
   181d4:	movne	r8, #101	; 0x65
   181d8:	bne	177cc <pclose@plt+0x6388>
   181dc:	bl	171cc <pclose@plt+0x5d88>
   181e0:	mov	r8, r0
   181e4:	b	177cc <pclose@plt+0x6388>
   181e8:	ldrd	r0, [r4, #16]
   181ec:	cmp	r0, #1
   181f0:	sbcs	r3, r1, #0
   181f4:	movlt	r2, #1
   181f8:	movlt	r3, #0
   181fc:	movlt	r0, #1
   18200:	strdlt	r2, [r4, #16]
   18204:	bl	27200 <error@@Base+0x445c>
   18208:	subs	r1, r0, #0
   1820c:	beq	18f5c <pclose@plt+0x7b18>
   18210:	bl	1a8e4 <pclose@plt+0x94a0>
   18214:	cmp	r0, #0
   18218:	movne	r8, #101	; 0x65
   1821c:	bne	177cc <pclose@plt+0x6388>
   18220:	bl	26fe4 <error@@Base+0x4240>
   18224:	mvn	r3, #0
   18228:	mvn	r2, #0
   1822c:	cmp	r1, r3
   18230:	cmpeq	r0, r2
   18234:	moveq	r8, #101	; 0x65
   18238:	beq	177cc <pclose@plt+0x6388>
   1823c:	ldr	r3, [pc, #1128]	; 186ac <pclose@plt+0x7268>
   18240:	mov	r8, #101	; 0x65
   18244:	ldr	r2, [r3]
   18248:	bl	1d2ac <pclose@plt+0xbe68>
   1824c:	b	177cc <pclose@plt+0x6388>
   18250:	ldrd	r2, [r4, #16]
   18254:	ldr	r1, [r4]
   18258:	cmp	r2, #1
   1825c:	sbcs	r3, r3, #0
   18260:	orr	r3, r1, #512	; 0x200
   18264:	str	r3, [r4]
   18268:	movlt	r2, #1
   1826c:	movlt	r3, #0
   18270:	strdlt	r2, [r4, #16]
   18274:	bl	16ef0 <pclose@plt+0x5aac>
   18278:	bl	24e04 <error@@Base+0x2060>
   1827c:	bl	12f0c <pclose@plt+0x1ac8>
   18280:	bl	22924 <pclose@plt+0x114e0>
   18284:	ldr	r1, [r4, #16]
   18288:	mov	r0, #0
   1828c:	bl	172b0 <pclose@plt+0x5e6c>
   18290:	mov	r8, #101	; 0x65
   18294:	b	177cc <pclose@plt+0x6388>
   18298:	ldrd	r2, [r4, #16]
   1829c:	cmp	r2, #1
   182a0:	sbcs	r3, r3, #0
   182a4:	movlt	r2, #1
   182a8:	movlt	r3, #0
   182ac:	strdlt	r2, [r4, #16]
   182b0:	bl	16ef0 <pclose@plt+0x5aac>
   182b4:	bl	24e04 <error@@Base+0x2060>
   182b8:	bl	12f0c <pclose@plt+0x1ac8>
   182bc:	bl	22924 <pclose@plt+0x114e0>
   182c0:	ldr	r1, [r4, #16]
   182c4:	mov	r0, #0
   182c8:	bl	172b0 <pclose@plt+0x5e6c>
   182cc:	mov	r8, #101	; 0x65
   182d0:	b	177cc <pclose@plt+0x6388>
   182d4:	ldr	r1, [pc, #1076]	; 18710 <pclose@plt+0x72cc>
   182d8:	mov	r2, #0
   182dc:	mov	r3, #1
   182e0:	str	r2, [r1]
   182e4:	ldr	r2, [pc, #924]	; 18688 <pclose@plt+0x7244>
   182e8:	mov	r8, #101	; 0x65
   182ec:	str	r3, [r2]
   182f0:	b	177cc <pclose@plt+0x6388>
   182f4:	bl	24e04 <error@@Base+0x2060>
   182f8:	bl	12f0c <pclose@plt+0x1ac8>
   182fc:	bl	22924 <pclose@plt+0x114e0>
   18300:	ldrd	r0, [r4, #16]
   18304:	cmp	r0, #1
   18308:	sbcs	r3, r1, #0
   1830c:	blt	18ebc <pclose@plt+0x7a78>
   18310:	bl	1d5e8 <pclose@plt+0xc1a4>
   18314:	mov	r8, #101	; 0x65
   18318:	b	177cc <pclose@plt+0x6388>
   1831c:	bl	143c0 <pclose@plt+0x2f7c>
   18320:	tst	r0, #8
   18324:	movne	r8, #101	; 0x65
   18328:	bne	177cc <pclose@plt+0x6388>
   1832c:	mov	r0, #1
   18330:	bl	171cc <pclose@plt+0x5d88>
   18334:	mov	r8, r0
   18338:	b	177cc <pclose@plt+0x6388>
   1833c:	ldrd	r0, [r4, #16]
   18340:	cmp	r0, #1
   18344:	sbcs	r3, r1, #0
   18348:	movlt	r2, #1
   1834c:	movlt	r3, #0
   18350:	movlt	r0, #1
   18354:	strdlt	r2, [r4, #16]
   18358:	bl	27194 <error@@Base+0x43f0>
   1835c:	subs	r1, r0, #0
   18360:	beq	18f6c <pclose@plt+0x7b28>
   18364:	bl	1a8e4 <pclose@plt+0x94a0>
   18368:	cmp	r0, #0
   1836c:	movne	r8, #101	; 0x65
   18370:	bne	177cc <pclose@plt+0x6388>
   18374:	bl	26fe4 <error@@Base+0x4240>
   18378:	mvn	r3, #0
   1837c:	mvn	r2, #0
   18380:	cmp	r1, r3
   18384:	cmpeq	r0, r2
   18388:	moveq	r8, #101	; 0x65
   1838c:	beq	177cc <pclose@plt+0x6388>
   18390:	ldr	r3, [pc, #788]	; 186ac <pclose@plt+0x7268>
   18394:	mov	r8, #101	; 0x65
   18398:	ldr	r2, [r3]
   1839c:	bl	1d2ac <pclose@plt+0xbe68>
   183a0:	b	177cc <pclose@plt+0x6388>
   183a4:	ldrd	r2, [r4, #16]
   183a8:	cmp	r2, #1
   183ac:	sbcs	r3, r3, #0
   183b0:	movlt	r2, #1
   183b4:	movlt	r3, #0
   183b8:	strdlt	r2, [r4, #16]
   183bc:	bl	24e04 <error@@Base+0x2060>
   183c0:	bl	12f0c <pclose@plt+0x1ac8>
   183c4:	bl	22924 <pclose@plt+0x114e0>
   183c8:	mov	r2, #0
   183cc:	mov	r1, r2
   183d0:	ldr	r0, [r4, #16]
   183d4:	bl	1c70c <pclose@plt+0xb2c8>
   183d8:	mov	r8, #101	; 0x65
   183dc:	b	177cc <pclose@plt+0x6388>
   183e0:	mov	r3, #0
   183e4:	mov	r2, r3
   183e8:	ldr	r1, [pc, #704]	; 186b0 <pclose@plt+0x726c>
   183ec:	mov	r0, #10
   183f0:	bl	170e4 <pclose@plt+0x5ca0>
   183f4:	bl	17698 <pclose@plt+0x6254>
   183f8:	ldr	r3, [r6]
   183fc:	cmp	r3, #0
   18400:	str	r0, [sp, #4]
   18404:	beq	178e0 <pclose@plt+0x649c>
   18408:	mov	r8, #101	; 0x65
   1840c:	b	177cc <pclose@plt+0x6388>
   18410:	ldr	r3, [pc, #632]	; 18690 <pclose@plt+0x724c>
   18414:	ldr	r3, [r3]
   18418:	cmp	r3, #0
   1841c:	bne	19310 <pclose@plt+0x7ecc>
   18420:	ldr	r2, [pc, #652]	; 186b4 <pclose@plt+0x7270>
   18424:	ldr	r1, [pc, #652]	; 186b8 <pclose@plt+0x7274>
   18428:	mov	r0, #9
   1842c:	ldr	r2, [r2]
   18430:	bl	170e4 <pclose@plt+0x5ca0>
   18434:	bl	17698 <pclose@plt+0x6254>
   18438:	ldr	r3, [r6]
   1843c:	cmp	r3, #0
   18440:	str	r0, [sp, #4]
   18444:	beq	178e0 <pclose@plt+0x649c>
   18448:	mov	r8, #101	; 0x65
   1844c:	b	177cc <pclose@plt+0x6388>
   18450:	mov	r3, #0
   18454:	str	r3, [r4, #8]
   18458:	str	r3, [r4, #12]
   1845c:	bl	17024 <pclose@plt+0x5be0>
   18460:	bl	17698 <pclose@plt+0x6254>
   18464:	ldr	r3, [r6]
   18468:	cmp	r3, #0
   1846c:	str	r0, [sp, #4]
   18470:	beq	178e0 <pclose@plt+0x649c>
   18474:	mov	r8, #101	; 0x65
   18478:	b	177cc <pclose@plt+0x6388>
   1847c:	ldrd	r2, [r4, #16]
   18480:	mov	r1, #1
   18484:	str	r1, [r4]
   18488:	cmp	r2, #1
   1848c:	sbcs	r3, r3, #0
   18490:	movlt	r2, #1
   18494:	movlt	r3, #0
   18498:	strdlt	r2, [r4, #16]
   1849c:	bl	16ef0 <pclose@plt+0x5aac>
   184a0:	bl	17698 <pclose@plt+0x6254>
   184a4:	ldr	r3, [r6]
   184a8:	cmp	r3, #0
   184ac:	str	r0, [sp, #4]
   184b0:	beq	178e0 <pclose@plt+0x649c>
   184b4:	mov	r8, #101	; 0x65
   184b8:	b	177cc <pclose@plt+0x6388>
   184bc:	mov	r3, #1
   184c0:	mov	r2, #0
   184c4:	ldr	r1, [pc, #496]	; 186bc <pclose@plt+0x7278>
   184c8:	mov	r0, #6
   184cc:	bl	170e4 <pclose@plt+0x5ca0>
   184d0:	ldr	r3, [r6]
   184d4:	cmp	r3, #0
   184d8:	beq	178e0 <pclose@plt+0x649c>
   184dc:	mov	r8, #101	; 0x65
   184e0:	b	177cc <pclose@plt+0x6388>
   184e4:	bl	143c0 <pclose@plt+0x2f7c>
   184e8:	ands	r5, r0, #8
   184ec:	movne	r8, #101	; 0x65
   184f0:	bne	177cc <pclose@plt+0x6388>
   184f4:	bl	24e04 <error@@Base+0x2060>
   184f8:	bl	12f0c <pclose@plt+0x1ac8>
   184fc:	bl	22924 <pclose@plt+0x114e0>
   18500:	ldr	r1, [pc, #520]	; 18710 <pclose@plt+0x72cc>
   18504:	ldr	ip, [pc, #520]	; 18714 <pclose@plt+0x72d0>
   18508:	ldr	r0, [pc, #432]	; 186c0 <pclose@plt+0x727c>
   1850c:	ldr	r2, [r1]
   18510:	ldr	r3, [ip]
   18514:	str	r2, [r4, #60]	; 0x3c
   18518:	str	r5, [r1]
   1851c:	str	r3, [r4, #64]	; 0x40
   18520:	str	r5, [ip]
   18524:	mov	r8, #101	; 0x65
   18528:	bl	1a8e4 <pclose@plt+0x94a0>
   1852c:	b	177cc <pclose@plt+0x6388>
   18530:	ldrd	r2, [r4, #16]
   18534:	mov	r1, #2
   18538:	str	r1, [r4]
   1853c:	cmp	r2, #1
   18540:	sbcs	r3, r3, #0
   18544:	movlt	r2, #1
   18548:	movlt	r3, #0
   1854c:	strdlt	r2, [r4, #16]
   18550:	bl	16ef0 <pclose@plt+0x5aac>
   18554:	bl	17698 <pclose@plt+0x6254>
   18558:	ldr	r3, [r6]
   1855c:	cmp	r3, #0
   18560:	str	r0, [sp, #4]
   18564:	beq	178e0 <pclose@plt+0x649c>
   18568:	mov	r8, #101	; 0x65
   1856c:	b	177cc <pclose@plt+0x6388>
   18570:	ldrd	r2, [r4, #16]
   18574:	cmp	r2, #1
   18578:	sbcs	r3, r3, #0
   1857c:	movlt	r2, #1
   18580:	movlt	r3, #0
   18584:	strdlt	r2, [r4, #16]
   18588:	bl	24e04 <error@@Base+0x2060>
   1858c:	bl	12f0c <pclose@plt+0x1ac8>
   18590:	bl	22924 <pclose@plt+0x114e0>
   18594:	ldr	r3, [pc, #232]	; 18684 <pclose@plt+0x7240>
   18598:	ldrd	r0, [r4, #16]
   1859c:	ldr	r3, [r3]
   185a0:	cmp	r3, #2
   185a4:	beq	18f24 <pclose@plt+0x7ae0>
   185a8:	mov	r2, #0
   185ac:	mov	r1, r2
   185b0:	bl	1c5a4 <pclose@plt+0xb160>
   185b4:	mov	r8, #101	; 0x65
   185b8:	b	177cc <pclose@plt+0x6388>
   185bc:	ldrd	r2, [r4, #16]
   185c0:	cmp	r2, #0
   185c4:	sbcs	r1, r3, #0
   185c8:	blt	18e70 <pclose@plt+0x7a2c>
   185cc:	cmp	r2, #101	; 0x65
   185d0:	sbcs	r3, r3, #0
   185d4:	blt	185ec <pclose@plt+0x71a8>
   185d8:	mov	r0, #100	; 0x64
   185dc:	mov	r1, #0
   185e0:	mov	r3, #0
   185e4:	strd	r0, [r4, #16]
   185e8:	str	r3, [r4, #56]	; 0x38
   185ec:	bl	24e04 <error@@Base+0x2060>
   185f0:	bl	12f0c <pclose@plt+0x1ac8>
   185f4:	bl	22924 <pclose@plt+0x114e0>
   185f8:	ldr	r1, [r4, #56]	; 0x38
   185fc:	ldr	r0, [r4, #16]
   18600:	bl	1d8c4 <pclose@plt+0xc480>
   18604:	mov	r8, #101	; 0x65
   18608:	b	177cc <pclose@plt+0x6388>
   1860c:	ldrd	r2, [r4, #16]
   18610:	cmp	r2, #1
   18614:	sbcs	r1, r3, #0
   18618:	ldrge	r1, [pc, #68]	; 18664 <pclose@plt+0x7220>
   1861c:	strge	r2, [r1]
   18620:	bl	24e04 <error@@Base+0x2060>
   18624:	bl	12f0c <pclose@plt+0x1ac8>
   18628:	bl	22924 <pclose@plt+0x114e0>
   1862c:	ldr	r3, [pc, #80]	; 18684 <pclose@plt+0x7240>
   18630:	ldr	r3, [r3]
   18634:	cmp	r3, #2
   18638:	beq	18fcc <pclose@plt+0x7b88>
   1863c:	ldr	r3, [pc, #32]	; 18664 <pclose@plt+0x7220>
   18640:	mov	r2, #0
   18644:	mov	r1, r2
   18648:	ldr	r0, [r3]
   1864c:	bl	1c5a4 <pclose@plt+0xb160>
   18650:	mov	r8, #101	; 0x65
   18654:	b	177cc <pclose@plt+0x6388>
   18658:	muleq	r4, ip, r9
   1865c:			; <UNDEFINED> instruction: 0x0003ddb0
   18660:	andeq	r0, r4, r0, lsl #20
   18664:	andeq	r3, r4, r4, lsl #19
   18668:			; <UNDEFINED> instruction: 0x00043ab0
   1866c:	andeq	r3, r4, r4, ror r9
   18670:	andeq	r3, r4, ip, lsr #20
   18674:	strdeq	r3, [r4], -r8
   18678:	andeq	r8, r2, r0, lsr #18
   1867c:			; <UNDEFINED> instruction: 0x000287b0
   18680:	andeq	r2, r0, r1
   18684:	andeq	r3, r4, r4, asr sl
   18688:	strdeq	r3, [r4], -r4
   1868c:	andeq	r3, r4, r0, lsl sl
   18690:	andeq	r3, r4, r8, ror r9
   18694:	andeq	pc, r3, ip, asr fp	; <UNPREDICTABLE>
   18698:	andeq	r8, r2, ip, ror #12
   1869c:	andeq	ip, r2, r0, asr #23
   186a0:	muleq	r2, r4, r7
   186a4:	andeq	r8, r2, r4, lsl #15
   186a8:	andeq	r8, r2, r8, lsr #15
   186ac:	andeq	r3, r4, r4, asr #20
   186b0:	andeq	r8, r2, r0, asr #12
   186b4:	andeq	r8, r2, ip, asr r5
   186b8:	andeq	r8, r2, ip, asr #13
   186bc:			; <UNDEFINED> instruction: 0x000286b0
   186c0:	andeq	r7, r2, r8, asr sp
   186c4:	andeq	r8, r2, r4, asr r7
   186c8:	andeq	r8, r2, r4, ror r6
   186cc:	andeq	r8, r2, r0, lsr r7
   186d0:	muleq	r2, ip, r7
   186d4:	andeq	r8, r2, ip, ror r6
   186d8:	andeq	r0, r4, r8, lsr sl
   186dc:	andeq	fp, r2, ip, lsr sp
   186e0:	muleq	r2, r8, r6
   186e4:	andeq	pc, r3, r0, lsl #23
   186e8:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   186ec:	andeq	r3, r4, r4, lsr sl
   186f0:	andeq	r3, r4, r8, lsr #19
   186f4:	andeq	r8, r2, r0, lsr #14
   186f8:	andeq	r8, r2, r0, asr #14
   186fc:	andeq	r8, r2, r4, ror r7
   18700:	andeq	r8, r2, r8, ror #14
   18704:	muleq	r4, r8, r9
   18708:			; <UNDEFINED> instruction: 0x000439b0
   1870c:	muleq	r4, r4, r9
   18710:	andeq	r3, r4, r8, lsl #20
   18714:	andeq	r3, r4, r0, ror #20
   18718:	andeq	r8, r2, r0, lsl #13
   1871c:	andeq	r0, r4, r4, asr sl
   18720:	strdeq	r8, [r2], -r4
   18724:	andeq	r8, r2, r8, asr r5
   18728:	andeq	r8, r2, r4, asr #12
   1872c:	andeq	r3, r4, r0, ror r9
   18730:			; <UNDEFINED> instruction: 0x000286b4
   18734:	ldrd	r2, [r4, #16]
   18738:	cmp	r2, #1
   1873c:	sbcs	r3, r3, #0
   18740:	movlt	r2, #1
   18744:	movlt	r3, #0
   18748:	strdlt	r2, [r4, #16]
   1874c:	bl	24e04 <error@@Base+0x2060>
   18750:	bl	12f0c <pclose@plt+0x1ac8>
   18754:	bl	22924 <pclose@plt+0x114e0>
   18758:	ldrd	r0, [r4, #16]
   1875c:	bl	1d5e8 <pclose@plt+0xc1a4>
   18760:	mov	r8, #101	; 0x65
   18764:	b	177cc <pclose@plt+0x6388>
   18768:	bl	2726c <error@@Base+0x44c8>
   1876c:	cmp	r0, #0
   18770:	bne	18f40 <pclose@plt+0x7afc>
   18774:	ldrd	r0, [r4, #16]
   18778:	cmp	r0, #1
   1877c:	sbcs	r3, r1, #0
   18780:	movlt	r2, #1
   18784:	movlt	r3, #0
   18788:	movlt	r0, #1
   1878c:	strdlt	r2, [r4, #16]
   18790:	bl	1aa34 <pclose@plt+0x95f0>
   18794:	cmp	r0, #0
   18798:	moveq	r8, #101	; 0x65
   1879c:	beq	177cc <pclose@plt+0x6388>
   187a0:	ldrd	r2, [r4, #16]
   187a4:	ldr	r1, [pc, #-208]	; 186dc <pclose@plt+0x7298>
   187a8:	ldr	r0, [pc, #-232]	; 186c8 <pclose@plt+0x7284>
   187ac:	cmp	r2, #2
   187b0:	sbcs	r3, r3, #0
   187b4:	movlt	r3, r1
   187b8:	movge	r3, r0
   187bc:	add	r1, sp, #24
   187c0:	ldr	r0, [pc, #-260]	; 186c4 <pclose@plt+0x7280>
   187c4:	str	r3, [sp, #24]
   187c8:	mov	r8, #101	; 0x65
   187cc:	bl	22da4 <error@@Base>
   187d0:	b	177cc <pclose@plt+0x6388>
   187d4:	bl	2726c <error@@Base+0x44c8>
   187d8:	cmp	r0, #0
   187dc:	bne	18f10 <pclose@plt+0x7acc>
   187e0:	ldrd	r0, [r4, #16]
   187e4:	cmp	r0, #1
   187e8:	sbcs	r3, r1, #0
   187ec:	movlt	r2, #1
   187f0:	movlt	r3, #0
   187f4:	movlt	r0, #1
   187f8:	strdlt	r2, [r4, #16]
   187fc:	bl	1a9fc <pclose@plt+0x95b8>
   18800:	cmp	r0, #0
   18804:	moveq	r8, #101	; 0x65
   18808:	beq	177cc <pclose@plt+0x6388>
   1880c:	bl	223a4 <pclose@plt+0x10f60>
   18810:	cmp	r0, #0
   18814:	bne	190fc <pclose@plt+0x7cb8>
   18818:	ldrd	r2, [r4, #16]
   1881c:	ldr	r1, [pc, #-328]	; 186dc <pclose@plt+0x7298>
   18820:	ldr	r0, [pc, #-352]	; 186c8 <pclose@plt+0x7284>
   18824:	cmp	r2, #2
   18828:	sbcs	r3, r3, #0
   1882c:	movlt	r3, r1
   18830:	movge	r3, r0
   18834:	add	r1, sp, #24
   18838:	ldr	r0, [pc, #-372]	; 186cc <pclose@plt+0x7288>
   1883c:	str	r3, [sp, #24]
   18840:	mov	r8, #101	; 0x65
   18844:	bl	22da4 <error@@Base>
   18848:	b	177cc <pclose@plt+0x6388>
   1884c:	mov	r3, #0
   18850:	mov	r2, r3
   18854:	ldr	r1, [pc, #-396]	; 186d0 <pclose@plt+0x728c>
   18858:	mov	r0, #18
   1885c:	bl	170e4 <pclose@plt+0x5ca0>
   18860:	bl	17698 <pclose@plt+0x6254>
   18864:	ldr	r3, [pc, #-360]	; 18704 <pclose@plt+0x72c0>
   18868:	ldr	r3, [r3]
   1886c:	cmp	r3, r0
   18870:	str	r0, [sp, #4]
   18874:	moveq	r8, #101	; 0x65
   18878:	beq	177cc <pclose@plt+0x6388>
   1887c:	ldr	r3, [pc, #-380]	; 18708 <pclose@plt+0x72c4>
   18880:	ldr	r3, [r3]
   18884:	cmp	r3, r0
   18888:	moveq	r8, #101	; 0x65
   1888c:	beq	177cc <pclose@plt+0x6388>
   18890:	ldr	r3, [pc, #-396]	; 1870c <pclose@plt+0x72c8>
   18894:	ldr	r3, [r3]
   18898:	cmp	r3, r0
   1889c:	moveq	r8, #101	; 0x65
   188a0:	beq	177cc <pclose@plt+0x6388>
   188a4:	cmp	r0, #13
   188a8:	cmpne	r0, #10
   188ac:	moveq	r8, #101	; 0x65
   188b0:	beq	177cc <pclose@plt+0x6388>
   188b4:	bl	24e04 <error@@Base+0x2060>
   188b8:	bl	12f0c <pclose@plt+0x1ac8>
   188bc:	bl	22924 <pclose@plt+0x114e0>
   188c0:	ldr	r0, [sp, #4]
   188c4:	bl	205e4 <pclose@plt+0xf1a0>
   188c8:	mov	r8, #101	; 0x65
   188cc:	b	177cc <pclose@plt+0x6388>
   188d0:	bl	24e04 <error@@Base+0x2060>
   188d4:	bl	12f0c <pclose@plt+0x1ac8>
   188d8:	bl	22924 <pclose@plt+0x114e0>
   188dc:	ldrd	r0, [r4, #16]
   188e0:	cmp	r0, #1
   188e4:	sbcs	r3, r1, #0
   188e8:	blt	18eb0 <pclose@plt+0x7a6c>
   188ec:	bl	1d5e8 <pclose@plt+0xc1a4>
   188f0:	mov	r8, #101	; 0x65
   188f4:	b	177cc <pclose@plt+0x6388>
   188f8:	bl	12d64 <pclose@plt+0x1920>
   188fc:	mov	r8, #101	; 0x65
   18900:	b	177cc <pclose@plt+0x6388>
   18904:	bl	2652c <error@@Base+0x3788>
   18908:	ldr	r3, [fp]
   1890c:	cmp	r3, #0
   18910:	beq	177f4 <pclose@plt+0x63b0>
   18914:	mvn	r0, #0
   18918:	bl	11a94 <pclose@plt+0x650>
   1891c:	b	177f4 <pclose@plt+0x63b0>
   18920:	ldr	r0, [pc, #-596]	; 186d4 <pclose@plt+0x7290>
   18924:	bl	22aa8 <pclose@plt+0x11664>
   18928:	b	17864 <pclose@plt+0x6420>
   1892c:	bl	12f0c <pclose@plt+0x1ac8>
   18930:	b	17848 <pclose@plt+0x6404>
   18934:	bl	1bedc <pclose@plt+0xaa98>
   18938:	cmp	r0, #0
   1893c:	beq	1783c <pclose@plt+0x63f8>
   18940:	bl	143c0 <pclose@plt+0x2f7c>
   18944:	tst	r0, #8
   18948:	bne	1783c <pclose@plt+0x63f8>
   1894c:	ldr	r3, [pc, #-624]	; 186e4 <pclose@plt+0x72a0>
   18950:	ldr	r0, [r3]
   18954:	bl	1c8bc <pclose@plt+0xb478>
   18958:	cmp	r0, #0
   1895c:	bne	1783c <pclose@plt+0x63f8>
   18960:	bl	11a94 <pclose@plt+0x650>
   18964:	b	1783c <pclose@plt+0x63f8>
   18968:	mov	r0, #8
   1896c:	bl	12dc4 <pclose@plt+0x1980>
   18970:	mov	r0, r7
   18974:	bl	22aa8 <pclose@plt+0x11664>
   18978:	bl	12e74 <pclose@plt+0x1a30>
   1897c:	b	17880 <pclose@plt+0x643c>
   18980:	bl	1be60 <pclose@plt+0xaa1c>
   18984:	cmp	r0, #0
   18988:	beq	17830 <pclose@plt+0x63ec>
   1898c:	bl	143c0 <pclose@plt+0x2f7c>
   18990:	tst	r0, #8
   18994:	bne	17830 <pclose@plt+0x63ec>
   18998:	ldr	r3, [pc, #-700]	; 186e4 <pclose@plt+0x72a0>
   1899c:	ldr	r0, [r3]
   189a0:	bl	1c8bc <pclose@plt+0xb478>
   189a4:	cmp	r0, #0
   189a8:	bne	17830 <pclose@plt+0x63ec>
   189ac:	bl	11a94 <pclose@plt+0x650>
   189b0:	b	17830 <pclose@plt+0x63ec>
   189b4:	bl	17698 <pclose@plt+0x6254>
   189b8:	ldr	r3, [r6]
   189bc:	cmp	r3, #0
   189c0:	str	r0, [sp, #4]
   189c4:	bne	177d0 <pclose@plt+0x638c>
   189c8:	b	178e0 <pclose@plt+0x649c>
   189cc:	sub	r2, r3, #5
   189d0:	cmp	r2, #50	; 0x32
   189d4:	ldrls	pc, [pc, r2, lsl #2]
   189d8:	b	18b9c <pclose@plt+0x7758>
   189dc:	andeq	r8, r1, r8, ror #23
   189e0:	andeq	r8, r1, r8, lsl #23
   189e4:	muleq	r1, ip, fp
   189e8:	muleq	r1, ip, fp
   189ec:	muleq	r1, ip, fp
   189f0:	muleq	r1, ip, fp
   189f4:	muleq	r1, ip, fp
   189f8:	muleq	r1, ip, fp
   189fc:	muleq	r1, ip, fp
   18a00:	muleq	r1, ip, fp
   18a04:	andeq	r8, r1, r8, ror #23
   18a08:	muleq	r1, ip, fp
   18a0c:	muleq	r1, ip, fp
   18a10:	muleq	r1, ip, fp
   18a14:	muleq	r1, ip, fp
   18a18:	muleq	r1, ip, fp
   18a1c:	muleq	r1, ip, fp
   18a20:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   18a24:	muleq	r1, ip, fp
   18a28:	muleq	r1, ip, fp
   18a2c:	muleq	r1, ip, fp
   18a30:	muleq	r1, ip, fp
   18a34:	muleq	r1, ip, fp
   18a38:	muleq	r1, ip, fp
   18a3c:	muleq	r1, ip, fp
   18a40:	muleq	r1, ip, fp
   18a44:	muleq	r1, ip, fp
   18a48:	muleq	r1, ip, fp
   18a4c:	muleq	r1, ip, fp
   18a50:	muleq	r1, ip, fp
   18a54:	muleq	r1, ip, fp
   18a58:	muleq	r1, ip, fp
   18a5c:	muleq	r1, ip, fp
   18a60:	muleq	r1, ip, fp
   18a64:	muleq	r1, ip, fp
   18a68:	muleq	r1, ip, fp
   18a6c:	muleq	r1, ip, fp
   18a70:	muleq	r1, ip, fp
   18a74:	muleq	r1, ip, fp
   18a78:	muleq	r1, ip, fp
   18a7c:	muleq	r1, ip, fp
   18a80:	muleq	r1, ip, fp
   18a84:	andeq	r8, r1, ip, lsl #22
   18a88:	muleq	r1, ip, fp
   18a8c:	muleq	r1, ip, fp
   18a90:	muleq	r1, ip, fp
   18a94:	muleq	r1, ip, fp
   18a98:	muleq	r1, ip, fp
   18a9c:	muleq	r1, ip, fp
   18aa0:	muleq	r1, ip, fp
   18aa4:	andeq	r8, r1, r8, ror #23
   18aa8:	mov	r1, #15
   18aac:	mov	r0, r2
   18ab0:	bl	19d60 <pclose@plt+0x891c>
   18ab4:	cmp	r0, #100	; 0x64
   18ab8:	bne	18b9c <pclose@plt+0x7758>
   18abc:	ldr	r0, [pc, #-1004]	; 186d8 <pclose@plt+0x7294>
   18ac0:	bl	16bf0 <pclose@plt+0x57ac>
   18ac4:	mov	r3, #0
   18ac8:	str	r3, [r4, #4]
   18acc:	strd	r0, [r4, #16]
   18ad0:	bl	1619c <pclose@plt+0x4d58>
   18ad4:	ldr	r3, [r4, #4]
   18ad8:	cmp	r3, #0
   18adc:	beq	178ec <pclose@plt+0x64a8>
   18ae0:	ldr	r0, [sp, #4]
   18ae4:	bl	161e0 <pclose@plt+0x4d9c>
   18ae8:	cmp	r0, #1
   18aec:	moveq	r8, #101	; 0x65
   18af0:	beq	177cc <pclose@plt+0x6388>
   18af4:	bl	160ec <pclose@plt+0x4ca8>
   18af8:	cmp	r0, #0
   18afc:	moveq	r8, #101	; 0x65
   18b00:	beq	177cc <pclose@plt+0x6388>
   18b04:	bl	16cc0 <pclose@plt+0x587c>
   18b08:	b	17900 <pclose@plt+0x64bc>
   18b0c:	ldr	r3, [r4, #28]
   18b10:	cmp	r3, #0
   18b14:	beq	18f7c <pclose@plt+0x7b38>
   18b18:	ldr	r3, [r4, #12]
   18b1c:	cmp	r3, #0
   18b20:	beq	18d74 <pclose@plt+0x7930>
   18b24:	ldr	r3, [sp, #4]
   18b28:	ldr	r5, [r4, #28]
   18b2c:	cmp	r3, #10
   18b30:	cmpne	r3, #13
   18b34:	movne	r3, #1
   18b38:	moveq	r3, #0
   18b3c:	bne	18fd8 <pclose@plt+0x7b94>
   18b40:	cmp	r5, #0
   18b44:	beq	19064 <pclose@plt+0x7c20>
   18b48:	str	r3, [r4, #12]
   18b4c:	bl	15f74 <pclose@plt+0x4b30>
   18b50:	ldr	r0, [r4, #28]
   18b54:	ldr	r3, [r4, #8]
   18b58:	bic	r2, r3, #64	; 0x40
   18b5c:	cmp	r2, #1
   18b60:	beq	1904c <pclose@plt+0x7c08>
   18b64:	ldr	r2, [sp, #4]
   18b68:	mov	r8, #101	; 0x65
   18b6c:	sub	r1, r2, #97	; 0x61
   18b70:	cmp	r1, #25
   18b74:	movhi	r1, #0
   18b78:	movls	r1, #1
   18b7c:	ldr	r2, [pc, #-1192]	; 186dc <pclose@plt+0x7298>
   18b80:	bl	21dd0 <pclose@plt+0x1098c>
   18b84:	b	177cc <pclose@plt+0x6388>
   18b88:	ldr	r2, [sp, #4]
   18b8c:	sub	r3, r2, #48	; 0x30
   18b90:	cmp	r2, #46	; 0x2e
   18b94:	cmpne	r3, #9
   18b98:	bhi	18aa8 <pclose@plt+0x7664>
   18b9c:	ldr	r3, [sp, #4]
   18ba0:	cmp	r3, #13
   18ba4:	cmpne	r3, #10
   18ba8:	beq	18d68 <pclose@plt+0x7924>
   18bac:	ldr	r0, [sp, #4]
   18bb0:	bl	161e0 <pclose@plt+0x4d9c>
   18bb4:	cmp	r0, #1
   18bb8:	beq	18d38 <pclose@plt+0x78f4>
   18bbc:	ldr	r3, [r4, #4]
   18bc0:	sub	r3, r3, #35	; 0x23
   18bc4:	cmp	r3, #1
   18bc8:	bls	18df4 <pclose@plt+0x79b0>
   18bcc:	bl	17698 <pclose@plt+0x6254>
   18bd0:	ldr	r3, [r6]
   18bd4:	cmp	r3, #0
   18bd8:	str	r0, [sp, #4]
   18bdc:	beq	178e0 <pclose@plt+0x649c>
   18be0:	mov	r8, #101	; 0x65
   18be4:	b	177cc <pclose@plt+0x6388>
   18be8:	bl	160ec <pclose@plt+0x4ca8>
   18bec:	cmp	r0, #0
   18bf0:	bgt	18b9c <pclose@plt+0x7758>
   18bf4:	ldr	r3, [sp, #4]
   18bf8:	sub	r3, r3, #5
   18bfc:	cmp	r3, #59	; 0x3b
   18c00:	ldrls	pc, [pc, r3, lsl #2]
   18c04:	b	18b9c <pclose@plt+0x7758>
   18c08:	andeq	r8, r1, r4, asr sp
   18c0c:	andeq	r8, r1, r0, asr #26
   18c10:	muleq	r1, ip, fp
   18c14:	muleq	r1, ip, fp
   18c18:	muleq	r1, ip, fp
   18c1c:	muleq	r1, ip, fp
   18c20:	andeq	r8, r1, r8, lsl sp
   18c24:	muleq	r1, ip, fp
   18c28:	muleq	r1, ip, fp
   18c2c:	andeq	r8, r1, r0, lsl sp
   18c30:	muleq	r1, ip, fp
   18c34:	muleq	r1, ip, fp
   18c38:	muleq	r1, ip, fp
   18c3c:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   18c40:	muleq	r1, ip, fp
   18c44:	muleq	r1, ip, fp
   18c48:	muleq	r1, ip, fp
   18c4c:	muleq	r1, ip, fp
   18c50:	muleq	r1, ip, fp
   18c54:	muleq	r1, ip, fp
   18c58:	muleq	r1, ip, fp
   18c5c:	muleq	r1, ip, fp
   18c60:	muleq	r1, ip, fp
   18c64:	muleq	r1, ip, fp
   18c68:	muleq	r1, ip, fp
   18c6c:	muleq	r1, ip, fp
   18c70:	muleq	r1, ip, fp
   18c74:	muleq	r1, ip, fp
   18c78:	andeq	r8, r1, r0, lsl sp
   18c7c:	muleq	r1, ip, fp
   18c80:	muleq	r1, ip, fp
   18c84:	muleq	r1, ip, fp
   18c88:	muleq	r1, ip, fp
   18c8c:	muleq	r1, ip, fp
   18c90:	muleq	r1, ip, fp
   18c94:	muleq	r1, ip, fp
   18c98:	muleq	r1, ip, fp
   18c9c:	andeq	r8, r1, r4, asr sp
   18ca0:	muleq	r1, ip, fp
   18ca4:	muleq	r1, ip, fp
   18ca8:	muleq	r1, ip, fp
   18cac:	muleq	r1, ip, fp
   18cb0:	muleq	r1, ip, fp
   18cb4:	muleq	r1, ip, fp
   18cb8:	muleq	r1, ip, fp
   18cbc:	muleq	r1, ip, fp
   18cc0:	muleq	r1, ip, fp
   18cc4:	muleq	r1, ip, fp
   18cc8:	muleq	r1, ip, fp
   18ccc:	muleq	r1, ip, fp
   18cd0:	muleq	r1, ip, fp
   18cd4:	muleq	r1, ip, fp
   18cd8:	muleq	r1, ip, fp
   18cdc:	muleq	r1, ip, fp
   18ce0:	muleq	r1, ip, fp
   18ce4:	muleq	r1, ip, fp
   18ce8:	muleq	r1, ip, fp
   18cec:	muleq	r1, ip, fp
   18cf0:	muleq	r1, ip, fp
   18cf4:	andeq	r8, r1, r0, asr #26
   18cf8:	mov	r2, #4096	; 0x1000
   18cfc:	ldr	r3, [r4]
   18d00:	eor	r3, r3, r2
   18d04:	str	r3, [r4]
   18d08:	bl	16ef0 <pclose@plt+0x5aac>
   18d0c:	b	18bcc <pclose@plt+0x7788>
   18d10:	mov	r2, #256	; 0x100
   18d14:	b	18cfc <pclose@plt+0x78b8>
   18d18:	ldr	r3, [r4, #4]
   18d1c:	cmp	r3, #55	; 0x37
   18d20:	movne	r2, #4
   18d24:	bne	18cfc <pclose@plt+0x78b8>
   18d28:	ldr	r0, [sp, #4]
   18d2c:	bl	161e0 <pclose@plt+0x4d9c>
   18d30:	cmp	r0, #1
   18d34:	bne	18bbc <pclose@plt+0x7778>
   18d38:	mov	r8, #101	; 0x65
   18d3c:	b	177cc <pclose@plt+0x6388>
   18d40:	ldr	r3, [r4, #4]
   18d44:	cmp	r3, #55	; 0x37
   18d48:	beq	18b9c <pclose@plt+0x7758>
   18d4c:	mov	r2, #1024	; 0x400
   18d50:	b	18cfc <pclose@plt+0x78b8>
   18d54:	ldr	r3, [r4, #4]
   18d58:	cmp	r3, #55	; 0x37
   18d5c:	beq	18b9c <pclose@plt+0x7758>
   18d60:	mov	r2, #512	; 0x200
   18d64:	b	18cfc <pclose@plt+0x78b8>
   18d68:	bl	173a0 <pclose@plt+0x5f5c>
   18d6c:	mov	r8, #101	; 0x65
   18d70:	b	177cc <pclose@plt+0x6388>
   18d74:	ldr	r3, [pc, #-1656]	; 18704 <pclose@plt+0x72c0>
   18d78:	ldr	r2, [sp, #4]
   18d7c:	ldr	r3, [r3]
   18d80:	cmp	r3, r2
   18d84:	beq	18b9c <pclose@plt+0x7758>
   18d88:	ldr	r3, [pc, #-1672]	; 18708 <pclose@plt+0x72c4>
   18d8c:	ldr	r3, [r3]
   18d90:	cmp	r3, r2
   18d94:	beq	18b9c <pclose@plt+0x7758>
   18d98:	ldr	r3, [pc, #-1684]	; 1870c <pclose@plt+0x72c8>
   18d9c:	ldr	r3, [r3]
   18da0:	cmp	r3, r2
   18da4:	beq	18b9c <pclose@plt+0x7758>
   18da8:	ldr	r3, [r4, #28]
   18dac:	cmp	r3, #0
   18db0:	bne	18b9c <pclose@plt+0x7758>
   18db4:	mov	r0, r2
   18db8:	bl	22464 <pclose@plt+0x11020>
   18dbc:	cmp	r0, #0
   18dc0:	str	r0, [r4, #28]
   18dc4:	bne	18b54 <pclose@plt+0x7710>
   18dc8:	ldr	r0, [sp, #4]
   18dcc:	bl	21780 <pclose@plt+0x1033c>
   18dd0:	add	r1, sp, #32
   18dd4:	mov	r8, #101	; 0x65
   18dd8:	str	r0, [sp, #32]
   18ddc:	ldr	r0, [pc, #-1796]	; 186e0 <pclose@plt+0x729c>
   18de0:	bl	22da4 <error@@Base>
   18de4:	b	177cc <pclose@plt+0x6388>
   18de8:	ldrd	r0, [r4, #48]	; 0x30
   18dec:	bl	1d200 <pclose@plt+0xbdbc>
   18df0:	b	17bb0 <pclose@plt+0x676c>
   18df4:	bl	160ec <pclose@plt+0x4ca8>
   18df8:	cmp	r0, #1
   18dfc:	ble	18bcc <pclose@plt+0x7788>
   18e00:	bl	173a0 <pclose@plt+0x5f5c>
   18e04:	mov	r8, #101	; 0x65
   18e08:	b	177cc <pclose@plt+0x6388>
   18e0c:	bl	143c0 <pclose@plt+0x2f7c>
   18e10:	tst	r0, #8
   18e14:	movne	r8, #101	; 0x65
   18e18:	bne	177cc <pclose@plt+0x6388>
   18e1c:	ldr	r3, [pc, #-1856]	; 186e4 <pclose@plt+0x72a0>
   18e20:	ldr	r0, [r3]
   18e24:	bl	1ca34 <pclose@plt+0xb5f0>
   18e28:	ldrb	r3, [r0]
   18e2c:	cmp	r3, #45	; 0x2d
   18e30:	bne	19080 <pclose@plt+0x7c3c>
   18e34:	ldrb	r1, [r0, #1]
   18e38:	cmp	r1, #0
   18e3c:	bne	19080 <pclose@plt+0x7c3c>
   18e40:	ldr	r0, [pc, #-1888]	; 186e8 <pclose@plt+0x72a4>
   18e44:	bl	22da4 <error@@Base>
   18e48:	mov	r8, #101	; 0x65
   18e4c:	b	177cc <pclose@plt+0x6388>
   18e50:	bl	215d4 <pclose@plt+0x10190>
   18e54:	asr	r1, r0, #31
   18e58:	strd	r0, [r4, #16]
   18e5c:	b	17bd8 <pclose@plt+0x6794>
   18e60:	bl	215d4 <pclose@plt+0x10190>
   18e64:	asr	r1, r0, #31
   18e68:	strd	r0, [r4, #16]
   18e6c:	b	17b94 <pclose@plt+0x6750>
   18e70:	mov	r0, #0
   18e74:	mov	r1, #0
   18e78:	mov	r3, #0
   18e7c:	strd	r0, [r4, #16]
   18e80:	str	r3, [r4, #56]	; 0x38
   18e84:	b	185ec <pclose@plt+0x71a8>
   18e88:	ldr	r3, [pc, #-1956]	; 186ec <pclose@plt+0x72a8>
   18e8c:	ldr	r2, [r3]
   18e90:	cmp	r2, #0
   18e94:	ldrle	r3, [pc, #-1964]	; 186f0 <pclose@plt+0x72ac>
   18e98:	ldrle	r2, [r3]
   18e9c:	addle	r2, r2, r2, lsr #31
   18ea0:	asrle	r2, r2, #1
   18ea4:	asr	r3, r2, #31
   18ea8:	strd	r2, [r4, #16]
   18eac:	b	17f7c <pclose@plt+0x6b38>
   18eb0:	bl	1d750 <pclose@plt+0xc30c>
   18eb4:	mov	r8, #101	; 0x65
   18eb8:	b	177cc <pclose@plt+0x6388>
   18ebc:	bl	1d868 <pclose@plt+0xc424>
   18ec0:	mov	r8, #101	; 0x65
   18ec4:	b	177cc <pclose@plt+0x6388>
   18ec8:	ldr	r2, [r3]
   18ecc:	cmp	r2, #0
   18ed0:	ldrle	r3, [pc, #-2024]	; 186f0 <pclose@plt+0x72ac>
   18ed4:	ldrle	r2, [r3]
   18ed8:	addle	r2, r2, r2, lsr #31
   18edc:	asrle	r2, r2, #1
   18ee0:	asr	r1, r2, #31
   18ee4:	mov	r3, r1
   18ee8:	strd	r2, [sp, #8]
   18eec:	strd	r2, [r4, #16]
   18ef0:	b	17e60 <pclose@plt+0x6a1c>
   18ef4:	cmp	r0, #2
   18ef8:	sbcs	r3, r1, #0
   18efc:	blt	17d38 <pclose@plt+0x68f4>
   18f00:	ldrd	r0, [r4, #48]	; 0x30
   18f04:	bl	1d200 <pclose@plt+0xbdbc>
   18f08:	ldrd	r0, [r4, #16]
   18f0c:	b	17d38 <pclose@plt+0x68f4>
   18f10:	mov	r1, #0
   18f14:	ldr	r0, [pc, #-2088]	; 186f4 <pclose@plt+0x72b0>
   18f18:	bl	22da4 <error@@Base>
   18f1c:	mov	r8, #101	; 0x65
   18f20:	b	177cc <pclose@plt+0x6388>
   18f24:	cmp	r0, #2
   18f28:	sbcs	r3, r1, #0
   18f2c:	blt	185a8 <pclose@plt+0x7164>
   18f30:	ldrd	r0, [r4, #48]	; 0x30
   18f34:	bl	1d200 <pclose@plt+0xbdbc>
   18f38:	ldrd	r0, [r4, #16]
   18f3c:	b	185a8 <pclose@plt+0x7164>
   18f40:	mov	r1, #0
   18f44:	ldr	r0, [pc, #-2132]	; 186f8 <pclose@plt+0x72b4>
   18f48:	bl	22da4 <error@@Base>
   18f4c:	mov	r8, #101	; 0x65
   18f50:	b	177cc <pclose@plt+0x6388>
   18f54:	mov	r8, #101	; 0x65
   18f58:	b	177cc <pclose@plt+0x6388>
   18f5c:	ldr	r0, [pc, #-2152]	; 186fc <pclose@plt+0x72b8>
   18f60:	bl	22da4 <error@@Base>
   18f64:	mov	r8, #101	; 0x65
   18f68:	b	177cc <pclose@plt+0x6388>
   18f6c:	ldr	r0, [pc, #-2164]	; 18700 <pclose@plt+0x72bc>
   18f70:	bl	22da4 <error@@Base>
   18f74:	mov	r8, #101	; 0x65
   18f78:	b	177cc <pclose@plt+0x6388>
   18f7c:	bl	160ec <pclose@plt+0x4ca8>
   18f80:	cmp	r0, #0
   18f84:	bne	18b18 <pclose@plt+0x76d4>
   18f88:	ldr	r3, [r4, #8]
   18f8c:	bics	r2, r3, #64	; 0x40
   18f90:	bne	1911c <pclose@plt+0x7cd8>
   18f94:	ldr	r3, [sp, #4]
   18f98:	cmp	r3, #95	; 0x5f
   18f9c:	bne	18b18 <pclose@plt+0x76d4>
   18fa0:	mov	r3, #1
   18fa4:	str	r3, [r4, #12]
   18fa8:	bl	17024 <pclose@plt+0x5be0>
   18fac:	b	18bcc <pclose@plt+0x7788>
   18fb0:	bl	215d4 <pclose@plt+0x10190>
   18fb4:	asr	r1, r0, #31
   18fb8:	strd	r0, [r4, #16]
   18fbc:	b	17ed8 <pclose@plt+0x6a94>
   18fc0:	ldrd	r0, [r4, #48]	; 0x30
   18fc4:	bl	1d200 <pclose@plt+0xbdbc>
   18fc8:	b	17ef4 <pclose@plt+0x6ab0>
   18fcc:	ldrd	r0, [r4, #48]	; 0x30
   18fd0:	bl	1d200 <pclose@plt+0xbdbc>
   18fd4:	b	1863c <pclose@plt+0x71f8>
   18fd8:	cmp	r5, #0
   18fdc:	beq	191f0 <pclose@plt+0x7dac>
   18fe0:	ldr	r3, [pc, #-2276]	; 18704 <pclose@plt+0x72c0>
   18fe4:	ldr	r2, [sp, #4]
   18fe8:	ldr	r3, [r3]
   18fec:	cmp	r3, r2
   18ff0:	beq	191e8 <pclose@plt+0x7da4>
   18ff4:	ldr	r3, [pc, #-2292]	; 18708 <pclose@plt+0x72c4>
   18ff8:	ldr	r2, [sp, #4]
   18ffc:	ldr	r3, [r3]
   19000:	cmp	r3, r2
   19004:	beq	19018 <pclose@plt+0x7bd4>
   19008:	ldr	r3, [pc, #-2308]	; 1870c <pclose@plt+0x72c8>
   1900c:	ldr	r3, [r3]
   19010:	cmp	r3, r2
   19014:	bne	18bcc <pclose@plt+0x7788>
   19018:	mov	r8, #101	; 0x65
   1901c:	b	177cc <pclose@plt+0x6388>
   19020:	ldrd	r2, [r4, #60]	; 0x3c
   19024:	ldr	r1, [pc, #-2332]	; 18710 <pclose@plt+0x72cc>
   19028:	mov	r0, #1
   1902c:	str	r2, [r1]
   19030:	ldr	r2, [pc, #-2340]	; 18714 <pclose@plt+0x72d0>
   19034:	str	r3, [r2]
   19038:	bl	1aa34 <pclose@plt+0x95f0>
   1903c:	cmp	r0, #0
   19040:	moveq	r8, #101	; 0x65
   19044:	beq	177cc <pclose@plt+0x6388>
   19048:	b	17c38 <pclose@plt+0x67f4>
   1904c:	bl	217bc <pclose@plt+0x10378>
   19050:	cmp	r0, #0
   19054:	ldr	r0, [r4, #28]
   19058:	bne	192a4 <pclose@plt+0x7e60>
   1905c:	ldr	r3, [r4, #8]
   19060:	b	18b64 <pclose@plt+0x7720>
   19064:	bl	16cc0 <pclose@plt+0x587c>
   19068:	add	r1, sp, #32
   1906c:	mov	r8, #101	; 0x65
   19070:	str	r0, [sp, #32]
   19074:	ldr	r0, [pc, #-2404]	; 18718 <pclose@plt+0x72d4>
   19078:	bl	22da4 <error@@Base>
   1907c:	b	177cc <pclose@plt+0x6388>
   19080:	ldr	r3, [pc, #-2412]	; 1871c <pclose@plt+0x72d8>
   19084:	ldr	r3, [r3]
   19088:	cmp	r3, #0
   1908c:	beq	1909c <pclose@plt+0x7c58>
   19090:	mov	r1, #0
   19094:	ldr	r0, [pc, #-2428]	; 18720 <pclose@plt+0x72dc>
   19098:	bl	22da4 <error@@Base>
   1909c:	ldr	r2, [pc, #-2432]	; 18724 <pclose@plt+0x72e0>
   190a0:	mov	r3, #0
   190a4:	ldr	r1, [pc, #-2436]	; 18728 <pclose@plt+0x72e4>
   190a8:	ldr	r2, [r2]
   190ac:	mov	r0, #27
   190b0:	bl	170e4 <pclose@plt+0x5ca0>
   190b4:	bl	17120 <pclose@plt+0x5cdc>
   190b8:	bl	24e04 <error@@Base+0x2060>
   190bc:	bl	12f0c <pclose@plt+0x1ac8>
   190c0:	bl	22924 <pclose@plt+0x114e0>
   190c4:	ldr	r3, [pc, #-2464]	; 1872c <pclose@plt+0x72e8>
   190c8:	mov	r1, #0
   190cc:	mov	r8, #101	; 0x65
   190d0:	ldr	r0, [r3]
   190d4:	bl	2446c <error@@Base+0x16c8>
   190d8:	mov	r1, #0
   190dc:	bl	1fe78 <pclose@plt+0xea34>
   190e0:	b	177cc <pclose@plt+0x6388>
   190e4:	bl	1c808 <pclose@plt+0xb3c4>
   190e8:	mov	r8, #101	; 0x65
   190ec:	b	177cc <pclose@plt+0x6388>
   190f0:	bl	12d64 <pclose@plt+0x1920>
   190f4:	mov	r8, #101	; 0x65
   190f8:	b	177cc <pclose@plt+0x6388>
   190fc:	bl	1be60 <pclose@plt+0xaa1c>
   19100:	cmp	r0, #0
   19104:	beq	18818 <pclose@plt+0x73d4>
   19108:	bl	143c0 <pclose@plt+0x2f7c>
   1910c:	ands	r0, r0, #8
   19110:	bne	18818 <pclose@plt+0x73d4>
   19114:	bl	11a94 <pclose@plt+0x650>
   19118:	b	18818 <pclose@plt+0x73d4>
   1911c:	ldr	r1, [sp, #4]
   19120:	sub	r1, r1, #16
   19124:	cmp	r1, #29
   19128:	ldrls	pc, [pc, r1, lsl #2]
   1912c:	b	18b18 <pclose@plt+0x76d4>
   19130:	ldrdeq	r9, [r1], -r8
   19134:	andeq	r8, r1, r8, lsl fp
   19138:	andeq	r8, r1, r8, lsl fp
   1913c:	andeq	r8, r1, r8, lsl fp
   19140:	andeq	r8, r1, r8, lsl fp
   19144:	andeq	r8, r1, r8, lsl fp
   19148:	andeq	r8, r1, r8, lsl fp
   1914c:	andeq	r8, r1, r8, lsl fp
   19150:	andeq	r8, r1, r8, lsl fp
   19154:	andeq	r8, r1, r8, lsl fp
   19158:	andeq	r8, r1, r8, lsl fp
   1915c:	andeq	r8, r1, r8, lsl fp
   19160:	andeq	r8, r1, r8, lsl fp
   19164:	andeq	r8, r1, r8, lsl fp
   19168:	andeq	r8, r1, r8, lsl fp
   1916c:	andeq	r8, r1, r8, lsl fp
   19170:	andeq	r8, r1, r8, lsl fp
   19174:	andeq	r9, r1, r0, asr #3
   19178:	andeq	r8, r1, r8, lsl fp
   1917c:	andeq	r8, r1, r8, lsl fp
   19180:	andeq	r8, r1, r8, lsl fp
   19184:	andeq	r8, r1, r8, lsl fp
   19188:	andeq	r8, r1, r8, lsl fp
   1918c:	andeq	r8, r1, r8, lsl fp
   19190:	andeq	r8, r1, r8, lsl fp
   19194:	andeq	r8, r1, r8, lsl fp
   19198:	andeq	r8, r1, r8, lsl fp
   1919c:	andeq	r9, r1, r8, lsr #3
   191a0:	andeq	r8, r1, r8, lsl fp
   191a4:	andeq	r8, r1, r0, lsr #31
   191a8:	cmp	r2, #2
   191ac:	movne	r3, #2
   191b0:	moveq	r3, #1
   191b4:	str	r3, [r4, #8]
   191b8:	bl	17024 <pclose@plt+0x5be0>
   191bc:	b	18bcc <pclose@plt+0x7788>
   191c0:	cmp	r2, #3
   191c4:	movne	r3, #3
   191c8:	moveq	r3, #1
   191cc:	str	r3, [r4, #8]
   191d0:	bl	17024 <pclose@plt+0x5be0>
   191d4:	b	18bcc <pclose@plt+0x7788>
   191d8:	eor	r3, r3, #64	; 0x40
   191dc:	str	r3, [r4, #8]
   191e0:	bl	17024 <pclose@plt+0x5be0>
   191e4:	b	18bcc <pclose@plt+0x7788>
   191e8:	mov	r8, #101	; 0x65
   191ec:	b	177cc <pclose@plt+0x6388>
   191f0:	ldr	r0, [sp, #4]
   191f4:	bl	161e0 <pclose@plt+0x4d9c>
   191f8:	cmp	r0, #1
   191fc:	beq	192c0 <pclose@plt+0x7e7c>
   19200:	bl	16cc0 <pclose@plt+0x587c>
   19204:	mov	r2, r5
   19208:	add	r1, sp, #32
   1920c:	str	r0, [sp, #20]
   19210:	ldrb	r3, [r0]
   19214:	add	r0, sp, #20
   19218:	sub	r3, r3, #97	; 0x61
   1921c:	cmp	r3, #25
   19220:	movhi	r3, #0
   19224:	movls	r3, #1
   19228:	str	r3, [r4, #24]
   1922c:	bl	224c8 <pclose@plt+0x11084>
   19230:	cmp	r0, #0
   19234:	str	r0, [r4, #28]
   19238:	beq	18bcc <pclose@plt+0x7788>
   1923c:	bl	15f74 <pclose@plt+0x4b30>
   19240:	bl	17024 <pclose@plt+0x5be0>
   19244:	ldr	r3, [sp, #32]
   19248:	str	r3, [sp, #20]
   1924c:	ldrb	r3, [r3]
   19250:	cmp	r3, #0
   19254:	bne	19274 <pclose@plt+0x7e30>
   19258:	b	18bcc <pclose@plt+0x7788>
   1925c:	ldr	r3, [sp, #20]
   19260:	add	r2, r3, #1
   19264:	str	r2, [sp, #20]
   19268:	ldrb	r3, [r3, #1]
   1926c:	cmp	r3, #0
   19270:	beq	18bcc <pclose@plt+0x7788>
   19274:	ldr	r2, [r4, #24]
   19278:	mov	r0, r3
   1927c:	cmp	r2, #0
   19280:	sub	r3, r3, #97	; 0x61
   19284:	bne	19290 <pclose@plt+0x7e4c>
   19288:	cmp	r3, #25
   1928c:	subls	r0, r0, #32
   19290:	bl	161e0 <pclose@plt+0x4d9c>
   19294:	cmp	r0, #0
   19298:	beq	1925c <pclose@plt+0x7e18>
   1929c:	mov	r8, #101	; 0x65
   192a0:	b	177cc <pclose@plt+0x6388>
   192a4:	bl	217d8 <pclose@plt+0x10394>
   192a8:	mov	r3, #0
   192ac:	mov	r2, r3
   192b0:	mov	r1, r0
   192b4:	mov	r0, #47	; 0x2f
   192b8:	bl	170e4 <pclose@plt+0x5ca0>
   192bc:	b	18bcc <pclose@plt+0x7788>
   192c0:	mov	r8, #101	; 0x65
   192c4:	b	177cc <pclose@plt+0x6388>
   192c8:	mov	r8, #101	; 0x65
   192cc:	b	177cc <pclose@plt+0x6388>
   192d0:	mov	r8, #101	; 0x65
   192d4:	b	177cc <pclose@plt+0x6388>
   192d8:	mov	r8, #101	; 0x65
   192dc:	b	177cc <pclose@plt+0x6388>
   192e0:	mov	r8, #101	; 0x65
   192e4:	b	177cc <pclose@plt+0x6388>
   192e8:	mov	r1, #0
   192ec:	ldr	r0, [pc, #-3012]	; 18730 <pclose@plt+0x72ec>
   192f0:	bl	22da4 <error@@Base>
   192f4:	mov	r8, #101	; 0x65
   192f8:	b	177cc <pclose@plt+0x6388>
   192fc:	mov	r1, #0
   19300:	ldr	r0, [pc, #-3032]	; 18730 <pclose@plt+0x72ec>
   19304:	bl	22da4 <error@@Base>
   19308:	mov	r8, #101	; 0x65
   1930c:	b	177cc <pclose@plt+0x6388>
   19310:	mov	r1, #0
   19314:	ldr	r0, [pc, #-3052]	; 18730 <pclose@plt+0x72ec>
   19318:	bl	22da4 <error@@Base>
   1931c:	mov	r8, #101	; 0x65
   19320:	b	177cc <pclose@plt+0x6388>
   19324:	ldr	r3, [pc, #16]	; 1933c <pclose@plt+0x7ef8>
   19328:	ldr	r3, [r3]
   1932c:	cmp	r3, #0
   19330:	lslne	r0, r0, #2
   19334:	add	r0, r0, #1
   19338:	bx	lr
   1933c:	andeq	r0, r4, ip, ror #2
   19340:	push	{r4, lr}
   19344:	mov	r1, r0
   19348:	mov	r4, r0
   1934c:	mov	r0, #4
   19350:	bl	11b0c <pclose@plt+0x6c8>
   19354:	cmp	r4, #0
   19358:	pople	{r4, pc}
   1935c:	add	r2, r0, r4, lsl #2
   19360:	sub	r2, r2, #4
   19364:	sub	r3, r0, #4
   19368:	mvn	r1, #0
   1936c:	str	r1, [r3, #4]!
   19370:	cmp	r3, r2
   19374:	bne	1936c <pclose@plt+0x7f28>
   19378:	pop	{r4, pc}
   1937c:	subs	ip, r3, #0
   19380:	ldr	r3, [pc, #568]	; 195c0 <pclose@plt+0x817c>
   19384:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19388:	sub	sp, sp, #36	; 0x24
   1938c:	ldr	r3, [r3]
   19390:	str	ip, [sp, #12]
   19394:	mov	r5, r0
   19398:	mov	r4, r1
   1939c:	mov	r8, r2
   193a0:	str	r3, [sp, #28]
   193a4:	beq	19574 <pclose@plt+0x8130>
   193a8:	ldr	r7, [ip]
   193ac:	str	r1, [sp, #24]
   193b0:	add	r7, r1, r7
   193b4:	cmp	r1, r7
   193b8:	str	r0, [sp, #20]
   193bc:	bcs	195b0 <pclose@plt+0x816c>
   193c0:	ldr	r3, [sp, #72]	; 0x48
   193c4:	str	r4, [sp, #8]
   193c8:	and	r9, r3, #2
   193cc:	and	sl, r3, #8
   193d0:	and	r3, r3, #1
   193d4:	mov	fp, r5
   193d8:	mov	r6, r5
   193dc:	str	r3, [sp]
   193e0:	b	1940c <pclose@plt+0x7fc8>
   193e4:	sub	r2, fp, r5
   193e8:	ldr	r3, [sp, #8]
   193ec:	ldr	fp, [sp, #20]
   193f0:	sub	r4, r4, r3
   193f4:	str	r4, [r8, r2, lsl #2]
   193f8:	ldr	r4, [sp, #24]
   193fc:	cmp	r6, fp
   19400:	movcc	r6, fp
   19404:	cmp	r7, r4
   19408:	bls	19520 <pclose@plt+0x80dc>
   1940c:	mov	r1, #1
   19410:	mov	r2, r7
   19414:	add	r0, sp, #24
   19418:	bl	1504c <pclose@plt+0x3c08>
   1941c:	cmp	r9, #0
   19420:	mov	r1, r0
   19424:	beq	19448 <pclose@plt+0x8004>
   19428:	ldr	r2, [sp, #20]
   1942c:	sub	r0, r0, #8
   19430:	cmp	r2, r5
   19434:	clz	r0, r0
   19438:	lsr	r0, r0, #5
   1943c:	movls	r0, #0
   19440:	cmp	r0, #0
   19444:	bne	194a4 <pclose@plt+0x8060>
   19448:	cmp	sl, #0
   1944c:	beq	1945c <pclose@plt+0x8018>
   19450:	bic	r2, r1, #128	; 0x80
   19454:	cmp	r2, #27
   19458:	beq	194e0 <pclose@plt+0x809c>
   1945c:	ldr	r3, [sp]
   19460:	cmp	r3, #0
   19464:	beq	1948c <pclose@plt+0x8048>
   19468:	mov	r0, r1
   1946c:	str	r1, [sp, #4]
   19470:	bl	11330 <iswupper@plt>
   19474:	ldr	r1, [sp, #4]
   19478:	cmp	r0, #0
   1947c:	beq	1948c <pclose@plt+0x8048>
   19480:	mov	r0, r1
   19484:	bl	11168 <towlower@plt>
   19488:	mov	r1, r0
   1948c:	add	r0, sp, #20
   19490:	bl	14dbc <pclose@plt+0x3978>
   19494:	cmp	r8, #0
   19498:	bne	193e4 <pclose@plt+0x7fa0>
   1949c:	ldr	fp, [sp, #20]
   194a0:	b	193f8 <pclose@plt+0x7fb4>
   194a4:	sub	r2, r2, #1
   194a8:	cmp	r2, r5
   194ac:	str	r2, [sp, #20]
   194b0:	mov	fp, r2
   194b4:	bls	193f8 <pclose@plt+0x7fb4>
   194b8:	ldrb	r3, [r2], #-1
   194bc:	tst	r3, #128	; 0x80
   194c0:	beq	193f8 <pclose@plt+0x7fb4>
   194c4:	and	r1, r3, #192	; 0xc0
   194c8:	cmp	r1, #192	; 0xc0
   194cc:	bne	194a8 <pclose@plt+0x8064>
   194d0:	and	r3, r3, #254	; 0xfe
   194d4:	cmp	r3, #254	; 0xfe
   194d8:	beq	194a8 <pclose@plt+0x8064>
   194dc:	b	193f8 <pclose@plt+0x7fb4>
   194e0:	ldr	r3, [sp, #24]
   194e4:	add	r3, r3, #1
   194e8:	str	r3, [sp, #24]
   194ec:	b	1950c <pclose@plt+0x80c8>
   194f0:	add	r2, r3, #1
   194f4:	str	r2, [sp, #24]
   194f8:	ldrb	r0, [r3]
   194fc:	bl	1df84 <pclose@plt+0xcb40>
   19500:	cmp	r0, #0
   19504:	beq	1949c <pclose@plt+0x8058>
   19508:	ldr	r3, [sp, #24]
   1950c:	cmp	r7, r3
   19510:	bhi	194f0 <pclose@plt+0x80ac>
   19514:	ldr	r3, [sp, #20]
   19518:	cmp	r6, r3
   1951c:	movcc	r6, r3
   19520:	ldr	r2, [sp, #72]	; 0x48
   19524:	cmp	r5, r6
   19528:	movcs	r3, #0
   1952c:	movcc	r3, #1
   19530:	ands	r3, r3, r2, lsr #2
   19534:	bne	1959c <pclose@plt+0x8158>
   19538:	ldr	r3, [sp, #12]
   1953c:	cmp	r3, #0
   19540:	mov	r3, #0
   19544:	strb	r3, [r6]
   19548:	beq	19558 <pclose@plt+0x8114>
   1954c:	ldr	r3, [sp, #12]
   19550:	sub	r5, r6, r5
   19554:	str	r5, [r3]
   19558:	ldr	r3, [pc, #96]	; 195c0 <pclose@plt+0x817c>
   1955c:	ldr	r2, [sp, #28]
   19560:	ldr	r3, [r3]
   19564:	cmp	r2, r3
   19568:	bne	195ac <pclose@plt+0x8168>
   1956c:	add	sp, sp, #36	; 0x24
   19570:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19574:	mov	r0, r1
   19578:	bl	112dc <strlen@plt>
   1957c:	str	r4, [sp, #24]
   19580:	str	r5, [sp, #20]
   19584:	add	r7, r4, r0
   19588:	cmp	r4, r7
   1958c:	bcc	193c0 <pclose@plt+0x7f7c>
   19590:	ldr	r3, [sp, #12]
   19594:	strb	r3, [r5]
   19598:	b	19558 <pclose@plt+0x8114>
   1959c:	ldrb	r3, [r6, #-1]
   195a0:	cmp	r3, #13
   195a4:	subeq	r6, r6, #1
   195a8:	b	19538 <pclose@plt+0x80f4>
   195ac:	bl	111bc <__stack_chk_fail@plt>
   195b0:	mov	r3, #0
   195b4:	strb	r3, [r0]
   195b8:	mov	r6, r0
   195bc:	b	1954c <pclose@plt+0x8108>
   195c0:			; <UNDEFINED> instruction: 0x0003ddb0
   195c4:	push	{r4, r5, r6, r7, lr}
   195c8:	subs	r6, r0, #0
   195cc:	beq	19654 <pclose@plt+0x8210>
   195d0:	mov	r7, #0
   195d4:	ldmib	r6, {r3, r5}
   195d8:	str	r7, [r2]
   195dc:	cmp	r3, r5
   195e0:	movcc	ip, r1
   195e4:	bcs	19648 <pclose@plt+0x8204>
   195e8:	ldrb	lr, [r3]
   195ec:	ldrb	r4, [ip]
   195f0:	cmp	lr, r4
   195f4:	beq	1969c <pclose@plt+0x8258>
   195f8:	cmp	r4, #0
   195fc:	beq	196ec <pclose@plt+0x82a8>
   19600:	cmp	lr, #0
   19604:	ldrb	ip, [r3, #1]
   19608:	addne	r4, r3, #1
   1960c:	bne	1965c <pclose@plt+0x8218>
   19610:	cmp	ip, #103	; 0x67
   19614:	beq	19654 <pclose@plt+0x8210>
   19618:	add	r3, r3, #1
   1961c:	b	19624 <pclose@plt+0x81e0>
   19620:	ldrb	ip, [r3, #1]!
   19624:	cmp	ip, #127	; 0x7f
   19628:	beq	19620 <pclose@plt+0x81dc>
   1962c:	tst	ip, #128	; 0x80
   19630:	bne	19680 <pclose@plt+0x823c>
   19634:	sub	ip, r1, #1
   19638:	add	r3, r3, #1
   1963c:	cmp	r5, r3
   19640:	add	ip, ip, #1
   19644:	bhi	195e8 <pclose@plt+0x81a4>
   19648:	ldr	r6, [r6]
   1964c:	cmp	r6, #0
   19650:	bne	195d4 <pclose@plt+0x8190>
   19654:	mov	r0, #100	; 0x64
   19658:	pop	{r4, r5, r6, r7, pc}
   1965c:	cmp	lr, #0
   19660:	mov	r3, r4
   19664:	beq	19624 <pclose@plt+0x81e0>
   19668:	mov	lr, ip
   1966c:	ldrb	ip, [r4, #1]!
   19670:	cmp	lr, #0
   19674:	mov	r3, r4
   19678:	beq	19624 <pclose@plt+0x81e0>
   1967c:	b	19668 <pclose@plt+0x8224>
   19680:	ldrb	r0, [r3, #1]!
   19684:	cmp	r0, #0
   19688:	beq	19634 <pclose@plt+0x81f0>
   1968c:	ldrb	r0, [r3, #1]!
   19690:	cmp	r0, #0
   19694:	beq	19634 <pclose@plt+0x81f0>
   19698:	b	19680 <pclose@plt+0x823c>
   1969c:	cmp	lr, #0
   196a0:	bne	19638 <pclose@plt+0x81f4>
   196a4:	ldrb	r0, [r3, #1]
   196a8:	add	r3, r3, #1
   196ac:	cmp	r0, #127	; 0x7f
   196b0:	bne	196c0 <pclose@plt+0x827c>
   196b4:	ldrb	r0, [r3, #1]!
   196b8:	cmp	r0, #127	; 0x7f
   196bc:	beq	196b4 <pclose@plt+0x8270>
   196c0:	cmp	r0, #103	; 0x67
   196c4:	beq	19654 <pclose@plt+0x8210>
   196c8:	tst	r0, #128	; 0x80
   196cc:	bicne	r0, r0, #128	; 0x80
   196d0:	addne	r3, r3, #1
   196d4:	strne	r3, [r2]
   196d8:	cmp	r0, #100	; 0x64
   196dc:	beq	19648 <pclose@plt+0x8204>
   196e0:	cmp	r0, #102	; 0x66
   196e4:	beq	19654 <pclose@plt+0x8210>
   196e8:	pop	{r4, r5, r6, r7, pc}
   196ec:	mov	r0, #22
   196f0:	pop	{r4, r5, r6, r7, pc}
   196f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   196f8:	sub	sp, sp, #12
   196fc:	mov	fp, r1
   19700:	str	r0, [sp]
   19704:	str	r1, [sp, #4]
   19708:	mov	r0, #1
   1970c:	mov	r1, #12
   19710:	mov	r6, r2
   19714:	bl	110b4 <calloc@plt>
   19718:	subs	r8, r0, #0
   1971c:	beq	19834 <pclose@plt+0x83f0>
   19720:	ldr	r7, [pc, #276]	; 1983c <pclose@plt+0x83f8>
   19724:	add	r6, fp, r6
   19728:	cmp	r6, fp
   1972c:	bls	197b4 <pclose@plt+0x8370>
   19730:	mov	r5, fp
   19734:	add	r4, fp, #1
   19738:	ldrb	r2, [r5]
   1973c:	mov	r3, r4
   19740:	cmp	r2, #0
   19744:	beq	19770 <pclose@plt+0x832c>
   19748:	cmp	r2, #11
   1974c:	beq	197d8 <pclose@plt+0x8394>
   19750:	add	r5, r5, #1
   19754:	strb	r2, [fp]
   19758:	ldrb	r2, [r5]
   1975c:	mov	fp, r4
   19760:	add	r4, r4, #1
   19764:	cmp	r2, #0
   19768:	mov	r3, r4
   1976c:	bne	19748 <pclose@plt+0x8304>
   19770:	cmp	r5, r4
   19774:	strb	r2, [fp]
   19778:	bcc	19790 <pclose@plt+0x834c>
   1977c:	add	r1, r5, #1
   19780:	mov	r2, #127	; 0x7f
   19784:	strb	r2, [r3], #1
   19788:	cmp	r3, r1
   1978c:	bne	19784 <pclose@plt+0x8340>
   19790:	ldrsb	r3, [r5, #1]
   19794:	add	fp, r5, #2
   19798:	cmp	r3, #0
   1979c:	bge	19728 <pclose@plt+0x82e4>
   197a0:	ldrb	r3, [fp], #1
   197a4:	cmp	r3, #0
   197a8:	bne	197a0 <pclose@plt+0x835c>
   197ac:	cmp	r6, fp
   197b0:	bhi	19730 <pclose@plt+0x82ec>
   197b4:	ldr	r2, [sp]
   197b8:	ldr	r1, [sp, #4]
   197bc:	mov	r0, #0
   197c0:	ldr	r3, [r2]
   197c4:	stmib	r8, {r1, r6}
   197c8:	str	r3, [r8]
   197cc:	str	r8, [r2]
   197d0:	add	sp, sp, #12
   197d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   197d8:	ldrb	r0, [r5, #1]
   197dc:	bl	12260 <pclose@plt+0xe1c>
   197e0:	ldrb	sl, [r5, #2]
   197e4:	add	r5, r5, sl
   197e8:	subs	r9, r0, #0
   197ec:	beq	19828 <pclose@plt+0x83e4>
   197f0:	bl	112dc <strlen@plt>
   197f4:	cmp	sl, r0
   197f8:	blt	19828 <pclose@plt+0x83e4>
   197fc:	ldrb	r3, [r9]
   19800:	cmp	r3, #0
   19804:	beq	19738 <pclose@plt+0x82f4>
   19808:	mov	r2, r9
   1980c:	strb	r3, [r4, #-1]
   19810:	ldrb	r3, [r2, #1]!
   19814:	mov	fp, r4
   19818:	add	r4, r4, #1
   1981c:	cmp	r3, #0
   19820:	bne	1980c <pclose@plt+0x83c8>
   19824:	b	19738 <pclose@plt+0x82f4>
   19828:	mov	r3, #255	; 0xff
   1982c:	mov	r9, r7
   19830:	b	19808 <pclose@plt+0x83c4>
   19834:	mvn	r0, #0
   19838:	b	197d0 <pclose@plt+0x838c>
   1983c:			; <UNDEFINED> instruction: 0x000287bc
   19840:	subs	r2, r1, #0
   19844:	bxeq	lr
   19848:	mov	r1, r0
   1984c:	push	{r4, lr}
   19850:	ldr	r0, [pc, #24]	; 19870 <pclose@plt+0x842c>
   19854:	bl	196f4 <pclose@plt+0x82b0>
   19858:	cmp	r0, #0
   1985c:	popge	{r4, pc}
   19860:	mov	r1, #0
   19864:	ldr	r0, [pc, #8]	; 19874 <pclose@plt+0x8430>
   19868:	pop	{r4, lr}
   1986c:	b	22da4 <error@@Base>
   19870:	andeq	r0, r4, r4, asr #20
   19874:	andeq	r8, r2, r0, asr #15
   19878:	subs	r2, r1, #0
   1987c:	bxeq	lr
   19880:	mov	r1, r0
   19884:	push	{r4, lr}
   19888:	ldr	r0, [pc, #24]	; 198a8 <pclose@plt+0x8464>
   1988c:	bl	196f4 <pclose@plt+0x82b0>
   19890:	cmp	r0, #0
   19894:	popge	{r4, pc}
   19898:	mov	r1, #0
   1989c:	ldr	r0, [pc, #8]	; 198ac <pclose@plt+0x8468>
   198a0:	pop	{r4, lr}
   198a4:	b	22da4 <error@@Base>
   198a8:	andeq	r0, r4, r8, asr #20
   198ac:	andeq	r8, r2, r0, ror #15
   198b0:	push	{r4, r5, r6, r7, r8, r9, lr}
   198b4:	sub	sp, sp, #12
   198b8:	mov	r8, r1
   198bc:	bl	1adec <pclose@plt+0x99a8>
   198c0:	mov	r1, #0
   198c4:	mov	r5, r0
   198c8:	bl	11258 <open64@plt>
   198cc:	mov	r4, r0
   198d0:	mov	r0, r5
   198d4:	bl	11144 <free@plt>
   198d8:	cmp	r4, #0
   198dc:	movlt	r0, #1
   198e0:	blt	199b0 <pclose@plt+0x856c>
   198e4:	mov	r0, r4
   198e8:	bl	1bd80 <pclose@plt+0xa93c>
   198ec:	cmp	r0, #3
   198f0:	sbcs	r3, r1, #0
   198f4:	mov	r6, r0
   198f8:	mov	r7, r1
   198fc:	blt	19a8c <pclose@plt+0x8648>
   19900:	mov	r1, #1
   19904:	mov	r0, r6
   19908:	bl	110b4 <calloc@plt>
   1990c:	subs	r5, r0, #0
   19910:	beq	19a8c <pclose@plt+0x8648>
   19914:	mov	r3, #0
   19918:	str	r3, [sp]
   1991c:	mov	r2, #0
   19920:	mov	r3, #0
   19924:	mov	r0, r4
   19928:	bl	11204 <lseek64@plt>
   1992c:	mvn	r3, #0
   19930:	mvn	r2, #0
   19934:	cmp	r1, r3
   19938:	cmpeq	r0, r2
   1993c:	beq	19a84 <pclose@plt+0x8640>
   19940:	mov	r1, r5
   19944:	mov	r2, r6
   19948:	mov	r0, r4
   1994c:	bl	11120 <read@plt>
   19950:	mov	r9, r0
   19954:	mov	r0, r4
   19958:	bl	11414 <close@plt>
   1995c:	asr	r1, r9, #31
   19960:	cmp	r7, r1
   19964:	cmpeq	r6, r9
   19968:	bne	19b0c <pclose@plt+0x86c8>
   1996c:	ldrb	r3, [r5]
   19970:	cmp	r3, #0
   19974:	bne	19984 <pclose@plt+0x8540>
   19978:	ldrb	r3, [r5, #1]
   1997c:	cmp	r3, #77	; 0x4d
   19980:	beq	199b8 <pclose@plt+0x8574>
   19984:	add	r3, r5, r6
   19988:	ldrb	r2, [r3, #-1]
   1998c:	cmp	r2, #0
   19990:	beq	199a0 <pclose@plt+0x855c>
   19994:	ldrb	r3, [r3, #-2]
   19998:	cmp	r3, #0
   1999c:	bne	19a94 <pclose@plt+0x8650>
   199a0:	mov	r0, r5
   199a4:	mov	r1, r6
   199a8:	bl	19840 <pclose@plt+0x83fc>
   199ac:	mov	r0, #0
   199b0:	add	sp, sp, #12
   199b4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   199b8:	ldrb	r3, [r5, #2]
   199bc:	cmp	r3, #43	; 0x2b
   199c0:	bne	19984 <pclose@plt+0x8540>
   199c4:	ldrb	r3, [r5, #3]
   199c8:	cmp	r3, #71	; 0x47
   199cc:	bne	19984 <pclose@plt+0x8540>
   199d0:	add	r6, r5, r6
   199d4:	ldrb	r3, [r6, #-3]
   199d8:	cmp	r3, #69	; 0x45
   199dc:	bne	19a94 <pclose@plt+0x8650>
   199e0:	ldrb	r3, [r6, #-2]
   199e4:	cmp	r3, #110	; 0x6e
   199e8:	bne	19a94 <pclose@plt+0x8650>
   199ec:	ldrb	r3, [r6, #-1]
   199f0:	cmp	r3, #100	; 0x64
   199f4:	bne	19a94 <pclose@plt+0x8650>
   199f8:	ldr	r3, [pc, #324]	; 19b44 <pclose@plt+0x8700>
   199fc:	cmp	r8, #0
   19a00:	add	r2, r3, #4
   19a04:	ldr	r4, [pc, #316]	; 19b48 <pclose@plt+0x8704>
   19a08:	add	r5, r5, #4
   19a0c:	movne	r8, r3
   19a10:	moveq	r8, r2
   19a14:	mov	r6, #64	; 0x40
   19a18:	ldrb	r3, [r5]
   19a1c:	sub	r3, r3, #99	; 0x63
   19a20:	cmp	r3, #21
   19a24:	ldrls	pc, [pc, r3, lsl #2]
   19a28:	b	19a94 <pclose@plt+0x8650>
   19a2c:	andeq	r9, r1, r8, ror #21
   19a30:	muleq	r1, r4, sl
   19a34:	andeq	r9, r1, r4, asr #21
   19a38:	muleq	r1, r4, sl
   19a3c:	muleq	r1, r4, sl
   19a40:	muleq	r1, r4, sl
   19a44:	muleq	r1, r4, sl
   19a48:	muleq	r1, r4, sl
   19a4c:	muleq	r1, r4, sl
   19a50:	muleq	r1, r4, sl
   19a54:	muleq	r1, r4, sl
   19a58:	muleq	r1, r4, sl
   19a5c:	muleq	r1, r4, sl
   19a60:	muleq	r1, r4, sl
   19a64:	muleq	r1, r4, sl
   19a68:	muleq	r1, r4, sl
   19a6c:	muleq	r1, r4, sl
   19a70:	muleq	r1, r4, sl
   19a74:	muleq	r1, r4, sl
   19a78:	andeq	r9, r1, r4, lsr #21
   19a7c:	muleq	r1, r4, sl
   19a80:	muleq	r1, ip, sl
   19a84:	mov	r0, r5
   19a88:	bl	11144 <free@plt>
   19a8c:	mov	r0, r4
   19a90:	bl	11414 <close@plt>
   19a94:	mvn	r0, #0
   19a98:	b	199b0 <pclose@plt+0x856c>
   19a9c:	mov	r0, #0
   19aa0:	b	199b0 <pclose@plt+0x856c>
   19aa4:	ldrb	r7, [r5, #2]
   19aa8:	ldrb	r3, [r5, #1]
   19aac:	add	r5, r5, #3
   19ab0:	smlabb	r7, r6, r7, r3
   19ab4:	cmp	r7, #0
   19ab8:	bne	19b1c <pclose@plt+0x86d8>
   19abc:	add	r5, r5, r7
   19ac0:	b	19a18 <pclose@plt+0x85d4>
   19ac4:	ldrb	r7, [r5, #2]
   19ac8:	ldrb	r3, [r5, #1]
   19acc:	add	r5, r5, #3
   19ad0:	mov	r0, r5
   19ad4:	smlabb	r7, r6, r7, r3
   19ad8:	mov	r1, r7
   19adc:	bl	19878 <pclose@plt+0x8434>
   19ae0:	add	r5, r5, r7
   19ae4:	b	19a18 <pclose@plt+0x85d4>
   19ae8:	ldrb	r7, [r5, #2]
   19aec:	ldrb	r3, [r5, #1]
   19af0:	add	r5, r5, #3
   19af4:	mov	r0, r5
   19af8:	smlabb	r7, r6, r7, r3
   19afc:	mov	r1, r7
   19b00:	bl	19840 <pclose@plt+0x83fc>
   19b04:	add	r5, r5, r7
   19b08:	b	19a18 <pclose@plt+0x85d4>
   19b0c:	mov	r0, r5
   19b10:	bl	11144 <free@plt>
   19b14:	mvn	r0, #0
   19b18:	b	199b0 <pclose@plt+0x856c>
   19b1c:	mov	r2, r7
   19b20:	mov	r1, r5
   19b24:	mov	r0, r8
   19b28:	bl	196f4 <pclose@plt+0x82b0>
   19b2c:	cmp	r0, #0
   19b30:	bge	19abc <pclose@plt+0x8678>
   19b34:	mov	r1, #0
   19b38:	mov	r0, r4
   19b3c:	bl	22da4 <error@@Base>
   19b40:	b	19abc <pclose@plt+0x8678>
   19b44:	andeq	r0, r4, ip, asr #20
   19b48:	andeq	r8, r2, r8, lsl #16
   19b4c:	ldr	r3, [pc, #12]	; 19b60 <pclose@plt+0x871c>
   19b50:	mov	r2, r1
   19b54:	mov	r1, r0
   19b58:	ldr	r0, [r3]
   19b5c:	b	195c4 <pclose@plt+0x8180>
   19b60:	andeq	r0, r4, r4, asr #20
   19b64:	ldr	r3, [pc, #12]	; 19b78 <pclose@plt+0x8734>
   19b68:	mov	r2, r1
   19b6c:	mov	r1, r0
   19b70:	ldr	r0, [r3, #4]
   19b74:	b	195c4 <pclose@plt+0x8180>
   19b78:	andeq	r0, r4, r4, asr #20
   19b7c:	push	{r4, r5, r6, lr}
   19b80:	sub	sp, sp, #8
   19b84:	ldr	r4, [pc, #128]	; 19c0c <pclose@plt+0x87c8>
   19b88:	ldr	r6, [pc, #128]	; 19c10 <pclose@plt+0x87cc>
   19b8c:	mov	r1, r0
   19b90:	ldr	r3, [r4]
   19b94:	mov	r5, r0
   19b98:	mov	r2, sp
   19b9c:	ldr	r0, [r6, #12]
   19ba0:	str	r3, [sp, #4]
   19ba4:	bl	195c4 <pclose@plt+0x8180>
   19ba8:	cmp	r0, #1
   19bac:	beq	19bec <pclose@plt+0x87a8>
   19bb0:	mov	r0, r5
   19bb4:	bl	11264 <getenv@plt>
   19bb8:	cmp	r0, #0
   19bbc:	str	r0, [sp]
   19bc0:	beq	19bd0 <pclose@plt+0x878c>
   19bc4:	ldrb	r3, [r0]
   19bc8:	cmp	r3, #0
   19bcc:	bne	19bf0 <pclose@plt+0x87ac>
   19bd0:	mov	r2, sp
   19bd4:	mov	r1, r5
   19bd8:	ldr	r0, [r6, #8]
   19bdc:	bl	195c4 <pclose@plt+0x8180>
   19be0:	cmp	r0, #1
   19be4:	movne	r0, #0
   19be8:	bne	19bf0 <pclose@plt+0x87ac>
   19bec:	ldr	r0, [sp]
   19bf0:	ldr	r2, [sp, #4]
   19bf4:	ldr	r3, [r4]
   19bf8:	cmp	r2, r3
   19bfc:	bne	19c08 <pclose@plt+0x87c4>
   19c00:	add	sp, sp, #8
   19c04:	pop	{r4, r5, r6, pc}
   19c08:	bl	111bc <__stack_chk_fail@plt>
   19c0c:			; <UNDEFINED> instruction: 0x0003ddb0
   19c10:	andeq	r0, r4, r4, asr #20
   19c14:	ldr	r3, [pc, #20]	; 19c30 <pclose@plt+0x87ec>
   19c18:	ldr	r3, [r3]
   19c1c:	cmp	r3, #0
   19c20:	beq	19c2c <pclose@plt+0x87e8>
   19c24:	mov	r0, #1
   19c28:	bx	lr
   19c2c:	b	198b0 <pclose@plt+0x846c>
   19c30:	andeq	r3, r4, r8, ror r9
   19c34:	push	{r4, r5, r6, lr}
   19c38:	sub	sp, sp, #16
   19c3c:	ldr	r5, [pc, #164]	; 19ce8 <pclose@plt+0x88a4>
   19c40:	cmp	r0, #0
   19c44:	mov	r4, r1
   19c48:	ldr	r3, [r5]
   19c4c:	mov	r6, r2
   19c50:	str	r3, [sp, #12]
   19c54:	beq	19ca4 <pclose@plt+0x8860>
   19c58:	bl	19b7c <pclose@plt+0x8738>
   19c5c:	cmp	r0, #0
   19c60:	beq	19ca4 <pclose@plt+0x8860>
   19c64:	bl	11b20 <pclose@plt+0x6dc>
   19c68:	mov	r4, r0
   19c6c:	cmp	r4, #0
   19c70:	beq	19c8c <pclose@plt+0x8848>
   19c74:	ldr	r3, [pc, #112]	; 19cec <pclose@plt+0x88a8>
   19c78:	ldr	r3, [r3]
   19c7c:	cmp	r3, #0
   19c80:	beq	19cbc <pclose@plt+0x8878>
   19c84:	mov	r0, r4
   19c88:	bl	11144 <free@plt>
   19c8c:	ldr	r2, [sp, #12]
   19c90:	ldr	r3, [r5]
   19c94:	cmp	r2, r3
   19c98:	bne	19ce4 <pclose@plt+0x88a0>
   19c9c:	add	sp, sp, #16
   19ca0:	pop	{r4, r5, r6, pc}
   19ca4:	cmp	r6, #0
   19ca8:	mov	r0, r4
   19cac:	bne	19c64 <pclose@plt+0x8820>
   19cb0:	bl	1b1bc <pclose@plt+0x9d78>
   19cb4:	mov	r4, r0
   19cb8:	b	19c6c <pclose@plt+0x8828>
   19cbc:	mov	r1, r6
   19cc0:	mov	r0, r4
   19cc4:	bl	198b0 <pclose@plt+0x846c>
   19cc8:	cmp	r0, #0
   19ccc:	bge	19c84 <pclose@plt+0x8840>
   19cd0:	add	r1, sp, #16
   19cd4:	ldr	r0, [pc, #20]	; 19cf0 <pclose@plt+0x88ac>
   19cd8:	str	r4, [r1, #-16]!
   19cdc:	bl	22da4 <error@@Base>
   19ce0:	b	19c84 <pclose@plt+0x8840>
   19ce4:	bl	111bc <__stack_chk_fail@plt>
   19ce8:			; <UNDEFINED> instruction: 0x0003ddb0
   19cec:	andeq	r3, r4, r8, ror r9
   19cf0:	andeq	r8, r2, r8, asr #16
   19cf4:	push	{r4, lr}
   19cf8:	mov	r1, #480	; 0x1e0
   19cfc:	ldr	r4, [pc, #68]	; 19d48 <pclose@plt+0x8904>
   19d00:	mov	r0, r4
   19d04:	bl	19840 <pclose@plt+0x83fc>
   19d08:	add	r0, r4, #480	; 0x1e0
   19d0c:	mov	r1, #201	; 0xc9
   19d10:	bl	19878 <pclose@plt+0x8434>
   19d14:	mov	r2, #1
   19d18:	ldr	r1, [pc, #44]	; 19d4c <pclose@plt+0x8908>
   19d1c:	mov	r0, #0
   19d20:	bl	19c34 <pclose@plt+0x87f0>
   19d24:	mov	r2, #1
   19d28:	ldr	r1, [pc, #32]	; 19d50 <pclose@plt+0x890c>
   19d2c:	ldr	r0, [pc, #32]	; 19d54 <pclose@plt+0x8910>
   19d30:	bl	19c34 <pclose@plt+0x87f0>
   19d34:	mov	r2, #0
   19d38:	ldr	r1, [pc, #24]	; 19d58 <pclose@plt+0x8914>
   19d3c:	ldr	r0, [pc, #24]	; 19d5c <pclose@plt+0x8918>
   19d40:	pop	{r4, lr}
   19d44:	b	19c34 <pclose@plt+0x87f0>
   19d48:	andeq	pc, r3, r4, asr #32
   19d4c:	andeq	r8, r2, r8, ror #16
   19d50:	andeq	r8, r2, ip, ror r8
   19d54:	andeq	r8, r2, ip, lsl #17
   19d58:	muleq	r2, ip, r8
   19d5c:	andeq	r8, r2, r4, lsr #17
   19d60:	ldr	r2, [pc, #332]	; 19eb4 <pclose@plt+0x8a70>
   19d64:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19d68:	mov	r3, r0
   19d6c:	ldr	r8, [pc, #324]	; 19eb8 <pclose@plt+0x8a74>
   19d70:	ldr	r0, [r2]
   19d74:	sub	sp, sp, #32
   19d78:	ldr	r2, [r8]
   19d7c:	cmp	r0, r3
   19d80:	str	r2, [sp, #28]
   19d84:	beq	19e34 <pclose@plt+0x89f0>
   19d88:	ldr	r2, [pc, #300]	; 19ebc <pclose@plt+0x8a78>
   19d8c:	ldr	r2, [r2]
   19d90:	cmp	r2, r3
   19d94:	beq	19e34 <pclose@plt+0x89f0>
   19d98:	ldr	r2, [pc, #288]	; 19ec0 <pclose@plt+0x8a7c>
   19d9c:	ldr	r2, [r2]
   19da0:	cmp	r2, r3
   19da4:	moveq	r6, #2
   19da8:	beq	19e38 <pclose@plt+0x89f4>
   19dac:	mov	r4, #0
   19db0:	mov	sl, r1
   19db4:	add	r5, sp, #8
   19db8:	mov	r9, r4
   19dbc:	ldr	r7, [pc, #256]	; 19ec4 <pclose@plt+0x8a80>
   19dc0:	b	19dcc <pclose@plt+0x8988>
   19dc4:	bl	17698 <pclose@plt+0x6254>
   19dc8:	mov	r3, r0
   19dcc:	strb	r3, [r5]
   19dd0:	add	r2, sp, #4
   19dd4:	add	r1, sp, #8
   19dd8:	ldr	r0, [r7, #4]
   19ddc:	strb	r9, [r5, #1]!
   19de0:	bl	195c4 <pclose@plt+0x8180>
   19de4:	add	r4, r4, #1
   19de8:	cmp	r0, #22
   19dec:	mov	r6, r0
   19df0:	beq	19dc4 <pclose@plt+0x8980>
   19df4:	tst	sl, #8
   19df8:	beq	19e54 <pclose@plt+0x8a10>
   19dfc:	sub	r3, r0, #3
   19e00:	cmp	r3, #1
   19e04:	bhi	19e54 <pclose@plt+0x8a10>
   19e08:	mov	r6, #100	; 0x64
   19e0c:	cmp	r4, #1
   19e10:	beq	19e38 <pclose@plt+0x89f4>
   19e14:	add	r3, sp, #8
   19e18:	add	r4, r3, r4
   19e1c:	add	r5, r3, #1
   19e20:	ldrb	r0, [r4, #-1]!
   19e24:	bl	1770c <pclose@plt+0x62c8>
   19e28:	cmp	r5, r4
   19e2c:	bne	19e20 <pclose@plt+0x89dc>
   19e30:	b	19e38 <pclose@plt+0x89f4>
   19e34:	mov	r6, #1
   19e38:	ldr	r2, [sp, #28]
   19e3c:	ldr	r3, [r8]
   19e40:	mov	r0, r6
   19e44:	cmp	r2, r3
   19e48:	bne	19eb0 <pclose@plt+0x8a6c>
   19e4c:	add	sp, sp, #32
   19e50:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19e54:	tst	sl, #2
   19e58:	bne	19ea0 <pclose@plt+0x8a5c>
   19e5c:	tst	sl, #4
   19e60:	beq	19e7c <pclose@plt+0x8a38>
   19e64:	cmp	r6, #15
   19e68:	beq	19e08 <pclose@plt+0x89c4>
   19e6c:	blt	19e7c <pclose@plt+0x8a38>
   19e70:	sub	r3, r6, #17
   19e74:	cmp	r3, #1
   19e78:	bls	19e08 <pclose@plt+0x89c4>
   19e7c:	tst	sl, #1
   19e80:	bne	19e0c <pclose@plt+0x89c8>
   19e84:	cmp	r6, #100	; 0x64
   19e88:	beq	19e0c <pclose@plt+0x89c8>
   19e8c:	ldr	r0, [sp, #4]
   19e90:	cmp	r0, #0
   19e94:	beq	19e38 <pclose@plt+0x89f4>
   19e98:	bl	1774c <pclose@plt+0x6308>
   19e9c:	b	19e38 <pclose@plt+0x89f4>
   19ea0:	sub	r3, r6, #13
   19ea4:	cmp	r3, #1
   19ea8:	bls	19e08 <pclose@plt+0x89c4>
   19eac:	b	19e5c <pclose@plt+0x8a18>
   19eb0:	bl	111bc <__stack_chk_fail@plt>
   19eb4:	muleq	r4, r8, r9
   19eb8:			; <UNDEFINED> instruction: 0x0003ddb0
   19ebc:			; <UNDEFINED> instruction: 0x000439b0
   19ec0:	muleq	r4, r4, r9
   19ec4:	andeq	r0, r4, r4, asr #20
   19ec8:	push	{r4, r5, r6, r7, lr}
   19ecc:	sub	sp, sp, #28
   19ed0:	ldr	r6, [pc, #176]	; 19f88 <pclose@plt+0x8b44>
   19ed4:	mov	r0, sp
   19ed8:	ldr	r5, [pc, #172]	; 19f8c <pclose@plt+0x8b48>
   19edc:	ldr	r3, [r6]
   19ee0:	str	r3, [sp, #20]
   19ee4:	bl	23744 <error@@Base+0x9a0>
   19ee8:	ldrd	r0, [sp]
   19eec:	mvn	r3, #0
   19ef0:	mvn	r2, #0
   19ef4:	cmp	r1, r3
   19ef8:	cmpeq	r0, r2
   19efc:	beq	19f10 <pclose@plt+0x8acc>
   19f00:	mov	r1, sp
   19f04:	ldr	r0, [r5]
   19f08:	bl	1ca48 <pclose@plt+0xb604>
   19f0c:	bl	20558 <pclose@plt+0xf114>
   19f10:	ldr	r4, [pc, #120]	; 19f90 <pclose@plt+0x8b4c>
   19f14:	bl	142cc <pclose@plt+0x2e88>
   19f18:	ldr	r7, [r4]
   19f1c:	cmp	r7, #0
   19f20:	beq	19f4c <pclose@plt+0x8b08>
   19f24:	ldr	r0, [r5]
   19f28:	bl	1ca34 <pclose@plt+0xb5f0>
   19f2c:	ldr	r2, [r4, #4]
   19f30:	mov	r1, r0
   19f34:	mov	r0, r7
   19f38:	bl	1bab8 <pclose@plt+0xa674>
   19f3c:	ldr	r0, [r4]
   19f40:	bl	11144 <free@plt>
   19f44:	mov	r3, #0
   19f48:	str	r3, [r4]
   19f4c:	ldr	r2, [sp, #20]
   19f50:	ldr	r3, [r6]
   19f54:	ldr	ip, [pc, #56]	; 19f94 <pclose@plt+0x8b50>
   19f58:	ldr	r0, [pc, #56]	; 19f98 <pclose@plt+0x8b54>
   19f5c:	cmp	r2, r3
   19f60:	mov	r2, #0
   19f64:	mov	r3, #0
   19f68:	mov	r1, #0
   19f6c:	strd	r2, [ip]
   19f70:	strd	r2, [r0]
   19f74:	str	r1, [r5]
   19f78:	bne	19f84 <pclose@plt+0x8b40>
   19f7c:	add	sp, sp, #28
   19f80:	pop	{r4, r5, r6, r7, pc}
   19f84:	bl	111bc <__stack_chk_fail@plt>
   19f88:			; <UNDEFINED> instruction: 0x0003ddb0
   19f8c:	andeq	pc, r3, r0, lsl #23
   19f90:	andeq	r0, r4, r4, asr sl
   19f94:	andeq	r3, r4, r8, ror #19
   19f98:	andeq	r3, r4, r0, ror #19
   19f9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19fa0:	sub	sp, sp, #12
   19fa4:	mov	r4, r1
   19fa8:	mov	r6, r0
   19fac:	bl	1af10 <pclose@plt+0x9acc>
   19fb0:	mov	sl, r0
   19fb4:	bl	112dc <strlen@plt>
   19fb8:	mov	r5, r0
   19fbc:	mov	r0, r4
   19fc0:	bl	119c0 <pclose@plt+0x57c>
   19fc4:	str	r0, [r6]
   19fc8:	mov	r7, r0
   19fcc:	bl	112dc <strlen@plt>
   19fd0:	add	r0, r7, r0
   19fd4:	cmp	r0, r4
   19fd8:	str	r0, [r6, #4]
   19fdc:	bls	1a044 <pclose@plt+0x8c00>
   19fe0:	ldr	fp, [pc, #220]	; 1a0c4 <pclose@plt+0x8c80>
   19fe4:	ldr	r9, [pc, #220]	; 1a0c8 <pclose@plt+0x8c84>
   19fe8:	mov	r7, #0
   19fec:	sub	r3, r5, #1
   19ff0:	str	r3, [sp, #4]
   19ff4:	cmp	r5, #0
   19ff8:	beq	1a020 <pclose@plt+0x8bdc>
   19ffc:	add	r8, r4, r5
   1a000:	cmp	r8, r0
   1a004:	bcs	1a020 <pclose@plt+0x8bdc>
   1a008:	mov	r2, r5
   1a00c:	mov	r1, sl
   1a010:	mov	r0, r4
   1a014:	bl	113f0 <strncmp@plt>
   1a018:	cmp	r0, #0
   1a01c:	beq	1a078 <pclose@plt+0x8c34>
   1a020:	cmp	r7, #0
   1a024:	ldrb	r2, [r4], #1
   1a028:	beq	1a04c <pclose@plt+0x8c08>
   1a02c:	ldrb	r1, [r9]
   1a030:	ldr	r0, [r6, #4]
   1a034:	cmp	r1, r2
   1a038:	beq	1a0b4 <pclose@plt+0x8c70>
   1a03c:	cmp	r4, r0
   1a040:	bcc	19ff4 <pclose@plt+0x8bb0>
   1a044:	add	sp, sp, #12
   1a048:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a04c:	ldrb	r1, [fp]
   1a050:	cmp	r1, r2
   1a054:	beq	1a0a0 <pclose@plt+0x8c5c>
   1a058:	cmp	r2, #32
   1a05c:	ldrne	r0, [r6, #4]
   1a060:	bne	1a03c <pclose@plt+0x8bf8>
   1a064:	strb	r7, [r4, #-1]
   1a068:	ldr	r0, [r6, #4]
   1a06c:	cmp	r4, r0
   1a070:	bcc	19ff4 <pclose@plt+0x8bb0>
   1a074:	b	1a044 <pclose@plt+0x8c00>
   1a078:	ldr	r0, [r6, #4]
   1a07c:	ldr	r3, [sp, #4]
   1a080:	cmp	r8, r0
   1a084:	add	r4, r4, r3
   1a088:	bcs	1a044 <pclose@plt+0x8c00>
   1a08c:	add	r4, r4, #2
   1a090:	cmp	r4, r0
   1a094:	bcc	19ff4 <pclose@plt+0x8bb0>
   1a098:	add	sp, sp, #12
   1a09c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a0a0:	ldr	r0, [r6, #4]
   1a0a4:	cmp	r4, r0
   1a0a8:	bcs	1a044 <pclose@plt+0x8c00>
   1a0ac:	mov	r7, #1
   1a0b0:	b	19ff4 <pclose@plt+0x8bb0>
   1a0b4:	cmp	r4, r0
   1a0b8:	bcs	1a044 <pclose@plt+0x8c00>
   1a0bc:	mov	r7, #0
   1a0c0:	b	19ff4 <pclose@plt+0x8bb0>
   1a0c4:	andeq	pc, r3, ip, lsr #32
   1a0c8:	andeq	pc, r3, sp, lsr #32
   1a0cc:	push	{r4, r5, r6, lr}
   1a0d0:	subs	r4, r1, #0
   1a0d4:	mov	r5, r0
   1a0d8:	ldreq	r0, [r0]
   1a0dc:	beq	1a0ec <pclose@plt+0x8ca8>
   1a0e0:	mov	r0, r4
   1a0e4:	bl	112dc <strlen@plt>
   1a0e8:	add	r0, r4, r0
   1a0ec:	ldr	r2, [r5, #4]
   1a0f0:	cmp	r2, r0
   1a0f4:	bls	1a11c <pclose@plt+0x8cd8>
   1a0f8:	ldrb	r3, [r0]
   1a0fc:	cmp	r3, #0
   1a100:	popne	{r4, r5, r6, pc}
   1a104:	ldrb	r3, [r0, #1]!
   1a108:	cmp	r3, #0
   1a10c:	beq	1a104 <pclose@plt+0x8cc0>
   1a110:	cmp	r2, r0
   1a114:	movls	r0, #0
   1a118:	pop	{r4, r5, r6, pc}
   1a11c:	mov	r0, #0
   1a120:	pop	{r4, r5, r6, pc}
   1a124:	cmp	r1, #0
   1a128:	ldr	ip, [r0]
   1a12c:	ldreq	r0, [r0, #4]
   1a130:	beq	1a140 <pclose@plt+0x8cfc>
   1a134:	cmp	r1, ip
   1a138:	bls	1a18c <pclose@plt+0x8d48>
   1a13c:	sub	r0, r1, #1
   1a140:	ldrb	r3, [r0]
   1a144:	cmp	r3, #0
   1a148:	bne	1a158 <pclose@plt+0x8d14>
   1a14c:	ldrb	r3, [r0, #-1]!
   1a150:	cmp	r3, #0
   1a154:	beq	1a14c <pclose@plt+0x8d08>
   1a158:	cmp	r0, ip
   1a15c:	bls	1a18c <pclose@plt+0x8d48>
   1a160:	ldrb	r3, [r0, #-1]
   1a164:	cmp	r3, #0
   1a168:	bxeq	lr
   1a16c:	sub	r3, r0, #1
   1a170:	mov	r0, r3
   1a174:	sub	r3, r3, #1
   1a178:	ldrb	r2, [r0, #-1]
   1a17c:	cmp	r2, #0
   1a180:	cmpne	r0, ip
   1a184:	bhi	1a170 <pclose@plt+0x8d2c>
   1a188:	bx	lr
   1a18c:	mov	r0, #0
   1a190:	bx	lr
   1a194:	push	{r4, lr}
   1a198:	ldr	r4, [pc, #24]	; 1a1b8 <pclose@plt+0x8d74>
   1a19c:	ldr	r0, [r4]
   1a1a0:	cmp	r0, #0
   1a1a4:	popeq	{r4, pc}
   1a1a8:	mov	r1, #1
   1a1ac:	bl	1ca80 <pclose@plt+0xb63c>
   1a1b0:	ldr	r0, [r4]
   1a1b4:	pop	{r4, pc}
   1a1b8:	andeq	pc, r3, r0, lsl #23
   1a1bc:	cmp	r0, #0
   1a1c0:	bxeq	lr
   1a1c4:	mvn	r1, #0
   1a1c8:	b	1ca80 <pclose@plt+0xb63c>
   1a1cc:	push	{r4, lr}
   1a1d0:	b	1a1d8 <pclose@plt+0x8d94>
   1a1d4:	bl	22984 <pclose@plt+0x11540>
   1a1d8:	bl	13ad8 <pclose@plt+0x2694>
   1a1dc:	cmn	r0, #1
   1a1e0:	bne	1a1d4 <pclose@plt+0x8d90>
   1a1e4:	pop	{r4, lr}
   1a1e8:	b	22924 <pclose@plt+0x114e0>
   1a1ec:	push	{r4, r5, r6, r7, lr}
   1a1f0:	sub	sp, sp, #28
   1a1f4:	ldr	r4, [pc, #508]	; 1a3f8 <pclose@plt+0x8fb4>
   1a1f8:	mov	r6, r0
   1a1fc:	ldr	r3, [r4]
   1a200:	str	r3, [sp, #20]
   1a204:	bl	143c0 <pclose@plt+0x2f7c>
   1a208:	ands	r5, r0, #1
   1a20c:	beq	1a228 <pclose@plt+0x8de4>
   1a210:	ldr	r2, [sp, #20]
   1a214:	ldr	r3, [r4]
   1a218:	cmp	r2, r3
   1a21c:	bne	1a3f4 <pclose@plt+0x8fb0>
   1a220:	add	sp, sp, #28
   1a224:	pop	{r4, r5, r6, r7, pc}
   1a228:	mov	r0, r6
   1a22c:	bl	1adec <pclose@plt+0x99a8>
   1a230:	mov	r1, r5
   1a234:	mov	r6, r0
   1a238:	bl	11258 <open64@plt>
   1a23c:	cmp	r0, #0
   1a240:	bge	1a26c <pclose@plt+0x8e28>
   1a244:	mov	r1, #420	; 0x1a4
   1a248:	mov	r0, r6
   1a24c:	bl	11240 <creat64@plt>
   1a250:	ldr	r3, [pc, #420]	; 1a3fc <pclose@plt+0x8fb8>
   1a254:	str	r0, [r3]
   1a258:	cmp	r0, #0
   1a25c:	blt	1a3d4 <pclose@plt+0x8f90>
   1a260:	mov	r0, r6
   1a264:	bl	11144 <free@plt>
   1a268:	b	1a210 <pclose@plt+0x8dcc>
   1a26c:	bl	11414 <close@plt>
   1a270:	ldr	r3, [pc, #392]	; 1a400 <pclose@plt+0x8fbc>
   1a274:	ldr	r3, [r3]
   1a278:	cmp	r3, #0
   1a27c:	bne	1a244 <pclose@plt+0x8e00>
   1a280:	add	r5, sp, #24
   1a284:	ldr	r0, [pc, #376]	; 1a404 <pclose@plt+0x8fc0>
   1a288:	str	r6, [r5, #-16]!
   1a28c:	mov	r1, r5
   1a290:	ldr	r7, [pc, #368]	; 1a408 <pclose@plt+0x8fc4>
   1a294:	bl	22f58 <error@@Base+0x1b4>
   1a298:	sub	r0, r0, #65	; 0x41
   1a29c:	cmp	r0, #48	; 0x30
   1a2a0:	ldrls	pc, [pc, r0, lsl #2]
   1a2a4:	b	1a374 <pclose@plt+0x8f30>
   1a2a8:	andeq	sl, r1, r4, lsl #7
   1a2ac:	andeq	sl, r1, r4, ror r3
   1a2b0:	andeq	sl, r1, r4, ror r3
   1a2b4:	andeq	sl, r1, r0, ror #4
   1a2b8:	andeq	sl, r1, r4, ror r3
   1a2bc:	andeq	sl, r1, r4, ror r3
   1a2c0:	andeq	sl, r1, r4, ror r3
   1a2c4:	andeq	sl, r1, r4, ror r3
   1a2c8:	andeq	sl, r1, r4, ror r3
   1a2cc:	andeq	sl, r1, r4, ror r3
   1a2d0:	andeq	sl, r1, r4, ror r3
   1a2d4:	andeq	sl, r1, r4, ror r3
   1a2d8:	andeq	sl, r1, r4, ror r3
   1a2dc:	andeq	sl, r1, r4, ror r3
   1a2e0:	andeq	sl, r1, r4, asr #4
   1a2e4:	andeq	sl, r1, r4, ror r3
   1a2e8:	andeq	sl, r1, r4, ror r3
   1a2ec:	andeq	sl, r1, r4, ror r3
   1a2f0:	andeq	sl, r1, r4, ror r3
   1a2f4:	andeq	sl, r1, r4, ror r3
   1a2f8:	andeq	sl, r1, r4, ror r3
   1a2fc:	andeq	sl, r1, r4, ror r3
   1a300:	andeq	sl, r1, r4, ror r3
   1a304:	andeq	sl, r1, r4, ror r3
   1a308:	andeq	sl, r1, r4, ror r3
   1a30c:	andeq	sl, r1, r4, ror r3
   1a310:	andeq	sl, r1, r4, ror r3
   1a314:	andeq	sl, r1, r4, ror r3
   1a318:	andeq	sl, r1, r4, ror r3
   1a31c:	andeq	sl, r1, r4, ror r3
   1a320:	andeq	sl, r1, r4, ror r3
   1a324:	andeq	sl, r1, r4, ror r3
   1a328:	andeq	sl, r1, r4, lsl #7
   1a32c:	andeq	sl, r1, r4, ror r3
   1a330:	andeq	sl, r1, r4, ror r3
   1a334:	andeq	sl, r1, r0, ror #4
   1a338:	andeq	sl, r1, r4, ror r3
   1a33c:	andeq	sl, r1, r4, ror r3
   1a340:	andeq	sl, r1, r4, ror r3
   1a344:	andeq	sl, r1, r4, ror r3
   1a348:	andeq	sl, r1, r4, ror r3
   1a34c:	andeq	sl, r1, r4, ror r3
   1a350:	andeq	sl, r1, r4, ror r3
   1a354:	andeq	sl, r1, r4, ror r3
   1a358:	andeq	sl, r1, r4, ror r3
   1a35c:	andeq	sl, r1, r4, ror r3
   1a360:	andeq	sl, r1, r4, asr #4
   1a364:	andeq	sl, r1, r4, ror r3
   1a368:	andeq	sl, r1, ip, ror #6
   1a36c:	mov	r0, #0
   1a370:	bl	11a94 <pclose@plt+0x650>
   1a374:	mov	r1, #0
   1a378:	mov	r0, r7
   1a37c:	bl	22f58 <error@@Base+0x1b4>
   1a380:	b	1a298 <pclose@plt+0x8e54>
   1a384:	ldr	r1, [pc, #128]	; 1a40c <pclose@plt+0x8fc8>
   1a388:	mov	r0, r6
   1a38c:	bl	11258 <open64@plt>
   1a390:	ldr	r7, [pc, #100]	; 1a3fc <pclose@plt+0x8fb8>
   1a394:	mov	r3, #2
   1a398:	str	r3, [sp]
   1a39c:	mov	r2, #0
   1a3a0:	mov	r3, #0
   1a3a4:	str	r0, [r7]
   1a3a8:	bl	11204 <lseek64@plt>
   1a3ac:	mvn	r3, #0
   1a3b0:	mvn	r2, #0
   1a3b4:	cmp	r1, r3
   1a3b8:	cmpeq	r0, r2
   1a3bc:	ldr	r0, [r7]
   1a3c0:	bne	1a258 <pclose@plt+0x8e14>
   1a3c4:	bl	11414 <close@plt>
   1a3c8:	mvn	r3, #0
   1a3cc:	str	r3, [r7]
   1a3d0:	b	1a3d8 <pclose@plt+0x8f94>
   1a3d4:	add	r5, sp, #8
   1a3d8:	mov	r1, r5
   1a3dc:	ldr	r0, [pc, #44]	; 1a410 <pclose@plt+0x8fcc>
   1a3e0:	str	r6, [sp, #8]
   1a3e4:	bl	22da4 <error@@Base>
   1a3e8:	mov	r0, r6
   1a3ec:	bl	11144 <free@plt>
   1a3f0:	b	1a210 <pclose@plt+0x8dcc>
   1a3f4:	bl	111bc <__stack_chk_fail@plt>
   1a3f8:			; <UNDEFINED> instruction: 0x0003ddb0
   1a3fc:	andeq	lr, r3, r8
   1a400:	andeq	pc, r3, r8, ror fp	; <UNPREDICTABLE>
   1a404:	andeq	r8, r2, ip, lsr #17
   1a408:	andeq	r8, r2, r4, ror #17
   1a40c:	andeq	r0, r0, r1, lsl #8
   1a410:	andeq	r8, r2, r4, lsr #18
   1a414:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a418:	sub	sp, sp, #140	; 0x8c
   1a41c:	ldr	r5, [pc, #1108]	; 1a878 <pclose@plt+0x9434>
   1a420:	ldr	r4, [pc, #1108]	; 1a87c <pclose@plt+0x9438>
   1a424:	mov	r8, r0
   1a428:	ldr	r3, [r5]
   1a42c:	str	r3, [sp, #132]	; 0x84
   1a430:	bl	13b48 <pclose@plt+0x2704>
   1a434:	ldr	r0, [r4]
   1a438:	cmp	r0, #0
   1a43c:	beq	1a588 <pclose@plt+0x9144>
   1a440:	mov	r1, #1
   1a444:	bl	1ca80 <pclose@plt+0xb63c>
   1a448:	ldr	r9, [r4]
   1a44c:	cmp	r9, #0
   1a450:	beq	1a588 <pclose@plt+0x9144>
   1a454:	bl	143c0 <pclose@plt+0x2f7c>
   1a458:	ldr	r3, [r4]
   1a45c:	cmp	r3, #0
   1a460:	mov	r6, r0
   1a464:	beq	1a46c <pclose@plt+0x9028>
   1a468:	bl	19ec8 <pclose@plt+0x8a84>
   1a46c:	tst	r6, #8
   1a470:	bne	1a614 <pclose@plt+0x91d0>
   1a474:	cmp	r8, #0
   1a478:	beq	1a644 <pclose@plt+0x9200>
   1a47c:	mov	r0, r8
   1a480:	bl	1ca34 <pclose@plt+0xb5f0>
   1a484:	bl	11b20 <pclose@plt+0x6dc>
   1a488:	add	r2, sp, #136	; 0x88
   1a48c:	mov	sl, #0
   1a490:	str	sl, [r2, #-124]!	; 0xffffff84
   1a494:	add	r1, sp, #8
   1a498:	mov	r6, r0
   1a49c:	bl	1b848 <pclose@plt+0xa404>
   1a4a0:	cmp	r0, sl
   1a4a4:	movne	fp, r0
   1a4a8:	moveq	fp, r6
   1a4ac:	mov	r7, r0
   1a4b0:	mov	r0, fp
   1a4b4:	bl	1adec <pclose@plt+0x99a8>
   1a4b8:	ldr	r2, [sp, #12]
   1a4bc:	cmp	r2, sl
   1a4c0:	str	r0, [sp]
   1a4c4:	beq	1a6b4 <pclose@plt+0x9270>
   1a4c8:	ldr	r2, [pc, #944]	; 1a880 <pclose@plt+0x943c>
   1a4cc:	mov	fp, #4
   1a4d0:	cmp	r9, #0
   1a4d4:	beq	1a4f4 <pclose@plt+0x90b0>
   1a4d8:	ldr	ip, [pc, #932]	; 1a884 <pclose@plt+0x9440>
   1a4dc:	mov	r0, r9
   1a4e0:	mvn	r1, #0
   1a4e4:	str	r2, [sp, #4]
   1a4e8:	str	r9, [ip]
   1a4ec:	bl	1ca80 <pclose@plt+0xb63c>
   1a4f0:	ldr	r2, [sp, #4]
   1a4f4:	ldr	r1, [sp, #12]
   1a4f8:	mov	r0, r8
   1a4fc:	str	r1, [r2, #4]
   1a500:	str	r7, [r2]
   1a504:	str	r8, [r4]
   1a508:	bl	1ca6c <pclose@plt+0xb628>
   1a50c:	ldr	r0, [r4]
   1a510:	ldr	r1, [pc, #880]	; 1a888 <pclose@plt+0x9444>
   1a514:	bl	1ca58 <pclose@plt+0xb614>
   1a518:	ldr	r3, [pc, #876]	; 1a88c <pclose@plt+0x9448>
   1a51c:	mov	r2, #1
   1a520:	mov	r1, fp
   1a524:	ldr	r0, [sp, #8]
   1a528:	str	r2, [r3]
   1a52c:	bl	141b4 <pclose@plt+0x2d70>
   1a530:	cmp	sl, #0
   1a534:	beq	1a59c <pclose@plt+0x9158>
   1a538:	ldr	r4, [pc, #848]	; 1a890 <pclose@plt+0x944c>
   1a53c:	ldr	r8, [pc, #848]	; 1a894 <pclose@plt+0x9450>
   1a540:	ldr	r0, [sp]
   1a544:	bl	11144 <free@plt>
   1a548:	ldr	r7, [r8]
   1a54c:	bl	22924 <pclose@plt+0x114e0>
   1a550:	ldr	r3, [r4]
   1a554:	mov	r4, #1
   1a558:	cmp	r3, #0
   1a55c:	str	r4, [r8]
   1a560:	bne	1a654 <pclose@plt+0x9210>
   1a564:	mov	r0, r6
   1a568:	bl	11144 <free@plt>
   1a56c:	mov	r0, #0
   1a570:	ldr	r2, [sp, #132]	; 0x84
   1a574:	ldr	r3, [r5]
   1a578:	cmp	r2, r3
   1a57c:	bne	1a874 <pclose@plt+0x9430>
   1a580:	add	sp, sp, #140	; 0x8c
   1a584:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a588:	cmp	r8, #0
   1a58c:	movne	r9, #0
   1a590:	bne	1a47c <pclose@plt+0x9038>
   1a594:	mov	r0, #0
   1a598:	b	1a570 <pclose@plt+0x912c>
   1a59c:	ldr	r3, [pc, #756]	; 1a898 <pclose@plt+0x9454>
   1a5a0:	ldr	r4, [pc, #744]	; 1a890 <pclose@plt+0x944c>
   1a5a4:	ldr	r0, [r3]
   1a5a8:	cmp	r0, #0
   1a5ac:	beq	1a5c0 <pclose@plt+0x917c>
   1a5b0:	ldr	r3, [r4]
   1a5b4:	cmp	r3, #0
   1a5b8:	beq	1a5c0 <pclose@plt+0x917c>
   1a5bc:	bl	1a1ec <pclose@plt+0x8da8>
   1a5c0:	add	r2, sp, #24
   1a5c4:	ldr	r1, [sp]
   1a5c8:	mov	r0, #3
   1a5cc:	bl	113cc <__xstat64@plt>
   1a5d0:	cmp	r0, #0
   1a5d4:	bne	1a5f0 <pclose@plt+0x91ac>
   1a5d8:	ldr	lr, [pc, #700]	; 1a89c <pclose@plt+0x9458>
   1a5dc:	ldrd	r0, [sp, #120]	; 0x78
   1a5e0:	ldr	ip, [pc, #696]	; 1a8a0 <pclose@plt+0x945c>
   1a5e4:	ldrd	r2, [sp, #24]
   1a5e8:	strd	r0, [lr]
   1a5ec:	strd	r2, [ip]
   1a5f0:	ldr	r8, [pc, #684]	; 1a8a4 <pclose@plt+0x9460>
   1a5f4:	ldr	r3, [r8]
   1a5f8:	cmp	r3, #0
   1a5fc:	beq	1a53c <pclose@plt+0x90f8>
   1a600:	mov	r0, #1073741824	; 0x40000000
   1a604:	bl	1770c <pclose@plt+0x62c8>
   1a608:	ldr	r0, [r8]
   1a60c:	bl	1774c <pclose@plt+0x6308>
   1a610:	b	1a53c <pclose@plt+0x90f8>
   1a614:	mov	r0, r9
   1a618:	bl	1ca90 <pclose@plt+0xb64c>
   1a61c:	cmp	r0, #1
   1a620:	bgt	1a474 <pclose@plt+0x9030>
   1a624:	mov	r0, r9
   1a628:	bl	1c808 <pclose@plt+0xb3c4>
   1a62c:	ldr	r3, [pc, #592]	; 1a884 <pclose@plt+0x9440>
   1a630:	cmp	r8, #0
   1a634:	ldr	r9, [r3]
   1a638:	bne	1a47c <pclose@plt+0x9038>
   1a63c:	cmp	r9, #0
   1a640:	beq	1a594 <pclose@plt+0x9150>
   1a644:	mov	r0, r9
   1a648:	mvn	r1, #0
   1a64c:	bl	1ca80 <pclose@plt+0xb63c>
   1a650:	b	1a594 <pclose@plt+0x9150>
   1a654:	bl	23474 <error@@Base+0x6d0>
   1a658:	bl	1f664 <pclose@plt+0xe220>
   1a65c:	bl	25028 <error@@Base+0x2284>
   1a660:	ldr	r1, [pc, #576]	; 1a8a8 <pclose@plt+0x9464>
   1a664:	mov	r0, r6
   1a668:	bl	110f0 <strcmp@plt>
   1a66c:	cmp	r0, #0
   1a670:	beq	1a688 <pclose@plt+0x9244>
   1a674:	ldr	r1, [pc, #560]	; 1a8ac <pclose@plt+0x9468>
   1a678:	mov	r0, r6
   1a67c:	bl	110f0 <strcmp@plt>
   1a680:	cmp	r0, #0
   1a684:	bne	1a734 <pclose@plt+0x92f0>
   1a688:	cmp	r7, #0
   1a68c:	bne	1a564 <pclose@plt+0x9120>
   1a690:	ldr	r3, [pc, #536]	; 1a8b0 <pclose@plt+0x946c>
   1a694:	ldr	r3, [r3]
   1a698:	cmp	r3, #0
   1a69c:	ble	1a564 <pclose@plt+0x9120>
   1a6a0:	add	r1, sp, #136	; 0x88
   1a6a4:	ldr	r0, [pc, #520]	; 1a8b4 <pclose@plt+0x9470>
   1a6a8:	str	r6, [r1, #-120]!	; 0xffffff88
   1a6ac:	bl	22da4 <error@@Base>
   1a6b0:	b	1a564 <pclose@plt+0x9120>
   1a6b4:	ldrb	r2, [fp]
   1a6b8:	cmp	r2, #45	; 0x2d
   1a6bc:	bne	1a6e0 <pclose@plt+0x929c>
   1a6c0:	ldrb	sl, [fp, #1]
   1a6c4:	cmp	sl, #0
   1a6c8:	bne	1a6e0 <pclose@plt+0x929c>
   1a6cc:	ldr	r2, [pc, #428]	; 1a880 <pclose@plt+0x943c>
   1a6d0:	mov	fp, #2
   1a6d4:	ldr	r1, [r2, #8]
   1a6d8:	str	r1, [sp, #8]
   1a6dc:	b	1a4d0 <pclose@plt+0x908c>
   1a6e0:	ldr	r1, [pc, #452]	; 1a8ac <pclose@plt+0x9468>
   1a6e4:	mov	r0, fp
   1a6e8:	bl	110f0 <strcmp@plt>
   1a6ec:	subs	sl, r0, #0
   1a6f0:	beq	1a720 <pclose@plt+0x92dc>
   1a6f4:	ldr	r1, [pc, #428]	; 1a8a8 <pclose@plt+0x9464>
   1a6f8:	mov	r0, fp
   1a6fc:	bl	110f0 <strcmp@plt>
   1a700:	cmp	r0, #0
   1a704:	bne	1a74c <pclose@plt+0x9308>
   1a708:	mvn	r2, #0
   1a70c:	mov	sl, #8
   1a710:	str	r2, [sp, #8]
   1a714:	mov	fp, sl
   1a718:	ldr	r2, [pc, #352]	; 1a880 <pclose@plt+0x943c>
   1a71c:	b	1a4d0 <pclose@plt+0x908c>
   1a720:	mvn	r2, #0
   1a724:	str	r2, [sp, #8]
   1a728:	mov	fp, #16
   1a72c:	ldr	r2, [pc, #332]	; 1a880 <pclose@plt+0x943c>
   1a730:	b	1a4d0 <pclose@plt+0x908c>
   1a734:	ldr	r3, [pc, #380]	; 1a8b8 <pclose@plt+0x9474>
   1a738:	mov	r2, r4
   1a73c:	mov	r1, r6
   1a740:	ldr	r0, [r3]
   1a744:	bl	1618c <pclose@plt+0x4d48>
   1a748:	b	1a688 <pclose@plt+0x9244>
   1a74c:	mov	r0, fp
   1a750:	bl	1bc70 <pclose@plt+0xa82c>
   1a754:	cmp	r0, #0
   1a758:	str	r0, [sp, #16]
   1a75c:	beq	1a7c4 <pclose@plt+0x9380>
   1a760:	ldr	r0, [pc, #332]	; 1a8b4 <pclose@plt+0x9470>
   1a764:	add	r1, sp, #16
   1a768:	bl	22da4 <error@@Base>
   1a76c:	ldr	r0, [sp, #16]
   1a770:	bl	11144 <free@plt>
   1a774:	cmp	r7, #0
   1a778:	beq	1a794 <pclose@plt+0x9350>
   1a77c:	mov	r0, r7
   1a780:	ldr	r2, [sp, #12]
   1a784:	mov	r1, r6
   1a788:	bl	1bab8 <pclose@plt+0xa674>
   1a78c:	mov	r0, r7
   1a790:	bl	11144 <free@plt>
   1a794:	mov	r0, r8
   1a798:	bl	1c808 <pclose@plt+0xb3c4>
   1a79c:	ldr	r0, [sp]
   1a7a0:	bl	11144 <free@plt>
   1a7a4:	mov	r0, r6
   1a7a8:	bl	11144 <free@plt>
   1a7ac:	cmp	r8, r9
   1a7b0:	beq	1a7fc <pclose@plt+0x93b8>
   1a7b4:	mov	r0, r9
   1a7b8:	bl	1aac8 <pclose@plt+0x9684>
   1a7bc:	mov	r0, #1
   1a7c0:	b	1a570 <pclose@plt+0x912c>
   1a7c4:	mov	r1, r0
   1a7c8:	ldr	r0, [sp]
   1a7cc:	bl	11258 <open64@plt>
   1a7d0:	cmp	r0, #0
   1a7d4:	str	r0, [sp, #8]
   1a7d8:	blt	1a850 <pclose@plt+0x940c>
   1a7dc:	ldr	r2, [pc, #216]	; 1a8bc <pclose@plt+0x9478>
   1a7e0:	ldr	r2, [r2]
   1a7e4:	cmp	r2, #0
   1a7e8:	beq	1a808 <pclose@plt+0x93c4>
   1a7ec:	mov	sl, #0
   1a7f0:	mov	fp, #1
   1a7f4:	ldr	r2, [pc, #132]	; 1a880 <pclose@plt+0x943c>
   1a7f8:	b	1a4d0 <pclose@plt+0x908c>
   1a7fc:	mov	r0, #1
   1a800:	bl	11a94 <pclose@plt+0x650>
   1a804:	b	1a7b4 <pclose@plt+0x9370>
   1a808:	mov	r0, r8
   1a80c:	bl	1ca78 <pclose@plt+0xb634>
   1a810:	cmp	r0, #0
   1a814:	bne	1a7ec <pclose@plt+0x93a8>
   1a818:	ldr	r0, [sp, #8]
   1a81c:	bl	1b434 <pclose@plt+0x9ff0>
   1a820:	cmp	r0, #0
   1a824:	beq	1a7ec <pclose@plt+0x93a8>
   1a828:	add	r1, sp, #136	; 0x88
   1a82c:	ldr	r0, [pc, #140]	; 1a8c0 <pclose@plt+0x947c>
   1a830:	str	r6, [r1, #-120]!	; 0xffffff88
   1a834:	bl	22f58 <error@@Base+0x1b4>
   1a838:	bic	r0, r0, #32
   1a83c:	cmp	r0, #89	; 0x59
   1a840:	beq	1a7ec <pclose@plt+0x93a8>
   1a844:	ldr	r0, [sp, #8]
   1a848:	bl	11414 <close@plt>
   1a84c:	b	1a774 <pclose@plt+0x9330>
   1a850:	mov	r0, r6
   1a854:	bl	227d8 <pclose@plt+0x11394>
   1a858:	add	r1, sp, #136	; 0x88
   1a85c:	str	r0, [r1, #-120]!	; 0xffffff88
   1a860:	ldr	r0, [pc, #76]	; 1a8b4 <pclose@plt+0x9470>
   1a864:	bl	22da4 <error@@Base>
   1a868:	ldr	r0, [sp, #16]
   1a86c:	bl	11144 <free@plt>
   1a870:	b	1a774 <pclose@plt+0x9330>
   1a874:	bl	111bc <__stack_chk_fail@plt>
   1a878:			; <UNDEFINED> instruction: 0x0003ddb0
   1a87c:	andeq	pc, r3, r0, lsl #23
   1a880:	andeq	r0, r4, r4, asr sl
   1a884:	andeq	pc, r3, ip, ror fp	; <UNPREDICTABLE>
   1a888:	andeq	r3, r4, r8, asr r9
   1a88c:	andeq	r3, r4, ip, ror r9
   1a890:	andeq	r3, r4, ip, ror #18
   1a894:	andeq	pc, r3, r0, ror fp	; <UNPREDICTABLE>
   1a898:	andeq	pc, r3, r4, ror fp	; <UNPREDICTABLE>
   1a89c:	andeq	r3, r4, r0, ror #19
   1a8a0:	andeq	r3, r4, r8, ror #19
   1a8a4:	andeq	pc, r3, r4, lsl #23
   1a8a8:	andeq	r7, r2, r8, asr sp
   1a8ac:	andeq	r8, r2, ip, lsr r9
   1a8b0:	muleq	r4, r4, sl
   1a8b4:	andeq	ip, r2, r0, asr #23
   1a8b8:	andeq	r8, r2, ip, asr r5
   1a8bc:	andeq	r3, r4, ip, asr #20
   1a8c0:	andeq	r8, r2, r4, asr r9
   1a8c4:	ldr	r3, [pc, #20]	; 1a8e0 <pclose@plt+0x949c>
   1a8c8:	ldr	r3, [r3]
   1a8cc:	cmp	r3, r0
   1a8d0:	beq	1a8d8 <pclose@plt+0x9494>
   1a8d4:	b	1a414 <pclose@plt+0x8fd0>
   1a8d8:	mov	r0, #0
   1a8dc:	bx	lr
   1a8e0:	andeq	pc, r3, r0, lsl #23
   1a8e4:	push	{r4, lr}
   1a8e8:	cmp	r0, #0
   1a8ec:	ldr	r4, [pc, #44]	; 1a920 <pclose@plt+0x94dc>
   1a8f0:	ldr	r1, [r4]
   1a8f4:	beq	1a910 <pclose@plt+0x94cc>
   1a8f8:	bl	1c940 <pclose@plt+0xb4fc>
   1a8fc:	ldr	r3, [r4]
   1a900:	cmp	r3, r0
   1a904:	beq	1a918 <pclose@plt+0x94d4>
   1a908:	pop	{r4, lr}
   1a90c:	b	1a414 <pclose@plt+0x8fd0>
   1a910:	cmp	r1, #0
   1a914:	bne	1a908 <pclose@plt+0x94c4>
   1a918:	mov	r0, #0
   1a91c:	pop	{r4, pc}
   1a920:	andeq	pc, r3, r0, lsl #23
   1a924:	ldr	r3, [pc, #48]	; 1a95c <pclose@plt+0x9518>
   1a928:	push	{r4, lr}
   1a92c:	ldr	r0, [r3, #8]
   1a930:	bl	113d8 <isatty@plt>
   1a934:	cmp	r0, #0
   1a938:	beq	1a950 <pclose@plt+0x950c>
   1a93c:	ldr	r0, [pc, #28]	; 1a960 <pclose@plt+0x951c>
   1a940:	mov	r1, #0
   1a944:	bl	22da4 <error@@Base>
   1a948:	mov	r0, #0
   1a94c:	bl	11a94 <pclose@plt+0x650>
   1a950:	ldr	r0, [pc, #12]	; 1a964 <pclose@plt+0x9520>
   1a954:	pop	{r4, lr}
   1a958:	b	1a8e4 <pclose@plt+0x94a0>
   1a95c:	andeq	r0, r4, r4, asr sl
   1a960:	andeq	r8, r2, r0, lsl #19
   1a964:	andeq	r8, r2, r8, lsr r6
   1a968:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a96c:	mov	r4, r0
   1a970:	ldr	r9, [pc, #124]	; 1a9f4 <pclose@plt+0x95b0>
   1a974:	ldr	r8, [pc, #124]	; 1a9f8 <pclose@plt+0x95b4>
   1a978:	mov	r5, r1
   1a97c:	mov	r7, r2
   1a980:	b	1a9ac <pclose@plt+0x9568>
   1a984:	bl	1c8bc <pclose@plt+0xb478>
   1a988:	subs	r5, r5, #1
   1a98c:	mov	r6, r0
   1a990:	bmi	1a9c8 <pclose@plt+0x9584>
   1a994:	cmp	r6, #0
   1a998:	beq	1a9ec <pclose@plt+0x95a8>
   1a99c:	ldr	r3, [r8]
   1a9a0:	mov	r4, r6
   1a9a4:	tst	r3, #3
   1a9a8:	bne	1a9ec <pclose@plt+0x95a8>
   1a9ac:	cmp	r7, #1
   1a9b0:	mov	r0, r4
   1a9b4:	beq	1a984 <pclose@plt+0x9540>
   1a9b8:	bl	1c8dc <pclose@plt+0xb498>
   1a9bc:	subs	r5, r5, #1
   1a9c0:	mov	r6, r0
   1a9c4:	bpl	1a994 <pclose@plt+0x9550>
   1a9c8:	ldr	r3, [r9]
   1a9cc:	mov	r0, r4
   1a9d0:	cmp	r4, r3
   1a9d4:	beq	1a9e4 <pclose@plt+0x95a0>
   1a9d8:	bl	1a414 <pclose@plt+0x8fd0>
   1a9dc:	cmp	r0, #0
   1a9e0:	bne	1a994 <pclose@plt+0x9550>
   1a9e4:	mov	r0, #0
   1a9e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a9ec:	mov	r0, #1
   1a9f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a9f4:	andeq	pc, r3, r0, lsl #23
   1a9f8:			; <UNDEFINED> instruction: 0x00043ab0
   1a9fc:	ldr	r3, [pc, #12]	; 1aa10 <pclose@plt+0x95cc>
   1aa00:	mov	r1, r0
   1aa04:	mov	r2, #1
   1aa08:	ldr	r0, [r3]
   1aa0c:	b	1a968 <pclose@plt+0x9524>
   1aa10:	andeq	pc, r3, r0, lsl #23
   1aa14:	ldr	ip, [pc, #20]	; 1aa30 <pclose@plt+0x95ec>
   1aa18:	mov	r3, #0
   1aa1c:	mov	r2, #1
   1aa20:	mov	r0, r3
   1aa24:	mov	r1, r2
   1aa28:	str	r3, [ip]
   1aa2c:	b	1a968 <pclose@plt+0x9524>
   1aa30:	andeq	pc, r3, r0, lsl #23
   1aa34:	ldr	r3, [pc, #12]	; 1aa48 <pclose@plt+0x9604>
   1aa38:	mov	r1, r0
   1aa3c:	mvn	r2, #0
   1aa40:	ldr	r0, [r3]
   1aa44:	b	1a968 <pclose@plt+0x9524>
   1aa48:	andeq	pc, r3, r0, lsl #23
   1aa4c:	ldr	ip, [pc, #20]	; 1aa68 <pclose@plt+0x9624>
   1aa50:	mov	r3, #0
   1aa54:	mov	r0, r3
   1aa58:	mvn	r2, #0
   1aa5c:	mov	r1, #1
   1aa60:	str	r3, [ip]
   1aa64:	b	1a968 <pclose@plt+0x9524>
   1aa68:	andeq	pc, r3, r0, lsl #23
   1aa6c:	push	{r4, r5, r6, lr}
   1aa70:	mov	r5, r0
   1aa74:	mov	r4, #0
   1aa78:	b	1aa88 <pclose@plt+0x9644>
   1aa7c:	bl	1ca40 <pclose@plt+0xb5fc>
   1aa80:	cmp	r0, r5
   1aa84:	beq	1aaa0 <pclose@plt+0x965c>
   1aa88:	mov	r0, r4
   1aa8c:	bl	1c8bc <pclose@plt+0xb478>
   1aa90:	subs	r4, r0, #0
   1aa94:	bne	1aa7c <pclose@plt+0x9638>
   1aa98:	mov	r0, #1
   1aa9c:	pop	{r4, r5, r6, pc}
   1aaa0:	ldr	r3, [pc, #28]	; 1aac4 <pclose@plt+0x9680>
   1aaa4:	ldr	r3, [r3]
   1aaa8:	cmp	r4, r3
   1aaac:	beq	1aabc <pclose@plt+0x9678>
   1aab0:	mov	r0, r4
   1aab4:	pop	{r4, r5, r6, lr}
   1aab8:	b	1a414 <pclose@plt+0x8fd0>
   1aabc:	mov	r0, #0
   1aac0:	pop	{r4, r5, r6, pc}
   1aac4:	andeq	pc, r3, r0, lsl #23
   1aac8:	push	{r4, r5, r6, lr}
   1aacc:	subs	r4, r0, #0
   1aad0:	beq	1aadc <pclose@plt+0x9698>
   1aad4:	mvn	r1, #0
   1aad8:	bl	1ca80 <pclose@plt+0xb63c>
   1aadc:	mov	r0, r4
   1aae0:	bl	1c8bc <pclose@plt+0xb478>
   1aae4:	mov	r5, r0
   1aae8:	mov	r0, r4
   1aaec:	bl	1c8dc <pclose@plt+0xb498>
   1aaf0:	ldr	r3, [pc, #104]	; 1ab60 <pclose@plt+0x971c>
   1aaf4:	ldr	r3, [r3]
   1aaf8:	cmp	r4, r3
   1aafc:	mov	r6, r0
   1ab00:	popeq	{r4, r5, r6, pc}
   1ab04:	mov	r0, r4
   1ab08:	bl	1a414 <pclose@plt+0x8fd0>
   1ab0c:	cmp	r0, #0
   1ab10:	popeq	{r4, r5, r6, pc}
   1ab14:	cmp	r5, #0
   1ab18:	beq	1ab34 <pclose@plt+0x96f0>
   1ab1c:	mov	r0, r5
   1ab20:	mov	r2, #1
   1ab24:	mov	r1, #0
   1ab28:	bl	1a968 <pclose@plt+0x9524>
   1ab2c:	cmp	r0, #0
   1ab30:	popeq	{r4, r5, r6, pc}
   1ab34:	cmp	r6, #0
   1ab38:	beq	1ab54 <pclose@plt+0x9710>
   1ab3c:	mov	r0, r6
   1ab40:	mvn	r2, #0
   1ab44:	mov	r1, #0
   1ab48:	bl	1a968 <pclose@plt+0x9524>
   1ab4c:	cmp	r0, #0
   1ab50:	popeq	{r4, r5, r6, pc}
   1ab54:	mov	r0, #1
   1ab58:	pop	{r4, r5, r6, lr}
   1ab5c:	b	11a94 <pclose@plt+0x650>
   1ab60:	andeq	pc, r3, r0, lsl #23
   1ab64:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ab68:	sub	sp, sp, #24
   1ab6c:	ldr	r8, [pc, #300]	; 1aca0 <pclose@plt+0x985c>
   1ab70:	ldr	sl, [pc, #300]	; 1aca4 <pclose@plt+0x9860>
   1ab74:	mov	r4, r0
   1ab78:	ldr	r9, [r8]
   1ab7c:	ldr	r3, [sl]
   1ab80:	cmp	r9, #0
   1ab84:	str	r3, [sp, #20]
   1ab88:	beq	1ab9c <pclose@plt+0x9758>
   1ab8c:	mov	r0, r9
   1ab90:	mov	r1, #1
   1ab94:	bl	1ca80 <pclose@plt+0xb63c>
   1ab98:	ldr	r9, [r8]
   1ab9c:	mov	r1, r4
   1aba0:	add	r0, sp, #4
   1aba4:	bl	19f9c <pclose@plt+0x8b58>
   1aba8:	mov	r7, #0
   1abac:	mov	r5, r7
   1abb0:	mov	r1, r7
   1abb4:	add	r0, sp, #4
   1abb8:	bl	1a0cc <pclose@plt+0x8c88>
   1abbc:	subs	r7, r0, #0
   1abc0:	beq	1ac1c <pclose@plt+0x97d8>
   1abc4:	bl	1b584 <pclose@plt+0xa140>
   1abc8:	mov	r4, #0
   1abcc:	mov	r1, r0
   1abd0:	mov	r6, r0
   1abd4:	add	r0, sp, #12
   1abd8:	bl	19f9c <pclose@plt+0x8b58>
   1abdc:	mov	r1, r4
   1abe0:	add	r0, sp, #12
   1abe4:	bl	1a0cc <pclose@plt+0x8c88>
   1abe8:	subs	r4, r0, #0
   1abec:	beq	1ac10 <pclose@plt+0x97cc>
   1abf0:	bl	1a8e4 <pclose@plt+0x94a0>
   1abf4:	cmp	r5, #0
   1abf8:	cmpeq	r0, #0
   1abfc:	bne	1abdc <pclose@plt+0x9798>
   1ac00:	ldr	r0, [r8]
   1ac04:	bl	1ca34 <pclose@plt+0xb5f0>
   1ac08:	mov	r5, r0
   1ac0c:	b	1abdc <pclose@plt+0x9798>
   1ac10:	mov	r0, r6
   1ac14:	bl	11144 <free@plt>
   1ac18:	b	1abb0 <pclose@plt+0x976c>
   1ac1c:	cmp	r5, #0
   1ac20:	beq	1ac7c <pclose@plt+0x9838>
   1ac24:	ldr	r1, [r8]
   1ac28:	mov	r0, r5
   1ac2c:	bl	1c940 <pclose@plt+0xb4fc>
   1ac30:	ldr	r3, [r8]
   1ac34:	cmp	r3, r0
   1ac38:	mov	r0, r9
   1ac3c:	beq	1ac64 <pclose@plt+0x9820>
   1ac40:	bl	1aac8 <pclose@plt+0x9684>
   1ac44:	mov	r0, r5
   1ac48:	bl	1a8e4 <pclose@plt+0x94a0>
   1ac4c:	ldr	r2, [sp, #20]
   1ac50:	ldr	r3, [sl]
   1ac54:	cmp	r2, r3
   1ac58:	bne	1ac9c <pclose@plt+0x9858>
   1ac5c:	add	sp, sp, #24
   1ac60:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ac64:	cmp	r9, #0
   1ac68:	beq	1ac4c <pclose@plt+0x9808>
   1ac6c:	mvn	r1, #0
   1ac70:	bl	1ca80 <pclose@plt+0xb63c>
   1ac74:	mov	r0, r7
   1ac78:	b	1ac4c <pclose@plt+0x9808>
   1ac7c:	cmp	r9, #0
   1ac80:	moveq	r0, #1
   1ac84:	beq	1ac4c <pclose@plt+0x9808>
   1ac88:	mov	r0, r9
   1ac8c:	mvn	r1, #0
   1ac90:	bl	1ca80 <pclose@plt+0xb63c>
   1ac94:	mov	r0, #1
   1ac98:	b	1ac4c <pclose@plt+0x9808>
   1ac9c:	bl	111bc <__stack_chk_fail@plt>
   1aca0:	andeq	pc, r3, r0, lsl #23
   1aca4:			; <UNDEFINED> instruction: 0x0003ddb0
   1aca8:	push	{r4, r5, r6, lr}
   1acac:	ldr	r5, [pc, #48]	; 1ace4 <pclose@plt+0x98a0>
   1acb0:	ldr	r4, [r5]
   1acb4:	cmp	r4, #0
   1acb8:	beq	1acd8 <pclose@plt+0x9894>
   1acbc:	mov	r0, r4
   1acc0:	mov	r1, #1
   1acc4:	bl	1ca80 <pclose@plt+0xb63c>
   1acc8:	ldr	r4, [r5]
   1accc:	cmp	r4, #0
   1acd0:	beq	1acd8 <pclose@plt+0x9894>
   1acd4:	bl	19ec8 <pclose@plt+0x8a84>
   1acd8:	mov	r0, r4
   1acdc:	pop	{r4, r5, r6, lr}
   1ace0:	b	1aac8 <pclose@plt+0x9684>
   1ace4:	andeq	pc, r3, r0, lsl #23
   1ace8:	push	{r4, lr}
   1acec:	ldr	r4, [pc, #40]	; 1ad1c <pclose@plt+0x98d8>
   1acf0:	ldr	r0, [r4]
   1acf4:	cmp	r0, #0
   1acf8:	popne	{r4, pc}
   1acfc:	ldr	r0, [pc, #28]	; 1ad20 <pclose@plt+0x98dc>
   1ad00:	bl	19b7c <pclose@plt+0x8738>
   1ad04:	cmp	r0, #0
   1ad08:	strne	r0, [r4]
   1ad0c:	ldreq	r3, [pc, #16]	; 1ad24 <pclose@plt+0x98e0>
   1ad10:	streq	r3, [r4]
   1ad14:	moveq	r0, r3
   1ad18:	pop	{r4, pc}
   1ad1c:	andeq	r0, r4, r0, ror #20
   1ad20:	andeq	r8, r2, r8, asr #19
   1ad24:	andeq	r8, r2, ip, lsr #19
   1ad28:	push	{r4, lr}
   1ad2c:	mov	r4, r0
   1ad30:	bl	1ace8 <pclose@plt+0x98a4>
   1ad34:	mov	r1, r4
   1ad38:	bl	112e8 <strchr@plt>
   1ad3c:	adds	r0, r0, #0
   1ad40:	movne	r0, #1
   1ad44:	pop	{r4, pc}
   1ad48:	push	{r4, r5, r6, r7, r8, lr}
   1ad4c:	mov	r1, #1
   1ad50:	mov	r8, r0
   1ad54:	mov	r0, #100	; 0x64
   1ad58:	bl	11b0c <pclose@plt+0x6c8>
   1ad5c:	mov	r7, #100	; 0x64
   1ad60:	mov	r5, r0
   1ad64:	mov	r6, r0
   1ad68:	b	1ad70 <pclose@plt+0x992c>
   1ad6c:	strb	r4, [r5], #1
   1ad70:	mov	r0, r8
   1ad74:	bl	11198 <_IO_getc@plt>
   1ad78:	sub	r2, r5, r6
   1ad7c:	sub	r3, r7, #1
   1ad80:	cmn	r0, #1
   1ad84:	cmpne	r0, #10
   1ad88:	mov	r4, r0
   1ad8c:	moveq	r1, #1
   1ad90:	movne	r1, #0
   1ad94:	beq	1addc <pclose@plt+0x9998>
   1ad98:	cmp	r2, r3
   1ad9c:	blt	1ad6c <pclose@plt+0x9928>
   1ada0:	lsl	r7, r7, #1
   1ada4:	strb	r1, [r5]
   1ada8:	mov	r0, r7
   1adac:	mov	r1, #1
   1adb0:	bl	11b0c <pclose@plt+0x6c8>
   1adb4:	mov	r1, r6
   1adb8:	mov	r5, r0
   1adbc:	bl	11228 <strcpy@plt>
   1adc0:	mov	r0, r6
   1adc4:	bl	11144 <free@plt>
   1adc8:	mov	r0, r5
   1adcc:	bl	112dc <strlen@plt>
   1add0:	mov	r6, r5
   1add4:	add	r5, r5, r0
   1add8:	b	1ad6c <pclose@plt+0x9928>
   1addc:	mov	r3, #0
   1ade0:	mov	r0, r6
   1ade4:	strb	r3, [r5]
   1ade8:	pop	{r4, r5, r6, r7, r8, pc}
   1adec:	push	{r4, r5, r6, r7, r8, lr}
   1adf0:	mov	r4, r0
   1adf4:	bl	112dc <strlen@plt>
   1adf8:	mov	r1, #1
   1adfc:	add	r0, r0, r1
   1ae00:	bl	11b0c <pclose@plt+0x6c8>
   1ae04:	ldr	r3, [pc, #244]	; 1af00 <pclose@plt+0x9abc>
   1ae08:	ldrb	r2, [r4]
   1ae0c:	ldrb	r3, [r3]
   1ae10:	cmp	r2, r3
   1ae14:	mov	r6, r0
   1ae18:	bne	1ae80 <pclose@plt+0x9a3c>
   1ae1c:	ldrb	r2, [r4, #1]
   1ae20:	add	r0, r4, #1
   1ae24:	cmp	r2, #0
   1ae28:	beq	1aef8 <pclose@plt+0x9ab4>
   1ae2c:	ldr	ip, [pc, #208]	; 1af04 <pclose@plt+0x9ac0>
   1ae30:	mov	r5, r6
   1ae34:	b	1ae50 <pclose@plt+0x9a0c>
   1ae38:	ldrb	r3, [r0]
   1ae3c:	strb	r3, [r5], #1
   1ae40:	ldrb	r2, [r1, #1]
   1ae44:	add	r0, r1, #1
   1ae48:	cmp	r2, #0
   1ae4c:	beq	1ae70 <pclose@plt+0x9a2c>
   1ae50:	ldrb	r3, [ip]
   1ae54:	mov	r1, r0
   1ae58:	cmp	r3, r2
   1ae5c:	bne	1ae38 <pclose@plt+0x99f4>
   1ae60:	ldrb	lr, [r0, #1]
   1ae64:	add	r1, r0, #1
   1ae68:	cmp	lr, r2
   1ae6c:	beq	1ae3c <pclose@plt+0x99f8>
   1ae70:	mov	r3, #0
   1ae74:	mov	r0, r6
   1ae78:	strb	r3, [r5]
   1ae7c:	pop	{r4, r5, r6, r7, r8, pc}
   1ae80:	ldr	r0, [pc, #128]	; 1af08 <pclose@plt+0x9ac4>
   1ae84:	bl	19b7c <pclose@plt+0x8738>
   1ae88:	subs	r8, r0, #0
   1ae8c:	beq	1aeec <pclose@plt+0x9aa8>
   1ae90:	bl	112dc <strlen@plt>
   1ae94:	mov	r7, r0
   1ae98:	ldrb	r3, [r4]
   1ae9c:	mov	r5, r6
   1aea0:	cmp	r3, #0
   1aea4:	beq	1ae70 <pclose@plt+0x9a2c>
   1aea8:	cmp	r7, #0
   1aeac:	mov	r0, r4
   1aeb0:	mov	r2, r7
   1aeb4:	mov	r1, r8
   1aeb8:	moveq	r3, r4
   1aebc:	beq	1aed0 <pclose@plt+0x9a8c>
   1aec0:	bl	113f0 <strncmp@plt>
   1aec4:	mov	r3, r4
   1aec8:	cmp	r0, #0
   1aecc:	addeq	r3, r4, r7
   1aed0:	ldrb	r2, [r3]
   1aed4:	add	r4, r3, #1
   1aed8:	strb	r2, [r5], #1
   1aedc:	ldrb	r3, [r3, #1]
   1aee0:	cmp	r3, #0
   1aee4:	bne	1aea8 <pclose@plt+0x9a64>
   1aee8:	b	1ae70 <pclose@plt+0x9a2c>
   1aeec:	ldr	r8, [pc, #24]	; 1af0c <pclose@plt+0x9ac8>
   1aef0:	mov	r7, #1
   1aef4:	b	1ae98 <pclose@plt+0x9a54>
   1aef8:	mov	r5, r6
   1aefc:	b	1ae70 <pclose@plt+0x9a2c>
   1af00:	andeq	pc, r3, ip, lsr #32
   1af04:	andeq	pc, r3, sp, lsr #32
   1af08:	ldrdeq	r8, [r2], -ip
   1af0c:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   1af10:	push	{r4, lr}
   1af14:	ldr	r0, [pc, #16]	; 1af2c <pclose@plt+0x9ae8>
   1af18:	bl	19b7c <pclose@plt+0x8738>
   1af1c:	ldr	r3, [pc, #12]	; 1af30 <pclose@plt+0x9aec>
   1af20:	cmp	r0, #0
   1af24:	moveq	r0, r3
   1af28:	pop	{r4, pc}
   1af2c:	ldrdeq	r8, [r2], -ip
   1af30:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   1af34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1af38:	mov	r5, r0
   1af3c:	sub	sp, sp, #28
   1af40:	ldr	r0, [pc, #384]	; 1b0c8 <pclose@plt+0x9c84>
   1af44:	bl	19b7c <pclose@plt+0x8738>
   1af48:	subs	r3, r0, #0
   1af4c:	str	r3, [sp, #16]
   1af50:	beq	1b0ac <pclose@plt+0x9c68>
   1af54:	bl	112dc <strlen@plt>
   1af58:	mov	r7, r0
   1af5c:	str	r0, [sp, #20]
   1af60:	ldrb	r0, [r5]
   1af64:	cmp	r0, #0
   1af68:	beq	1b034 <pclose@plt+0x9bf0>
   1af6c:	mov	r9, #0
   1af70:	ldr	r6, [pc, #340]	; 1b0cc <pclose@plt+0x9c88>
   1af74:	ldr	r4, [pc, #340]	; 1b0d0 <pclose@plt+0x9c8c>
   1af78:	mov	r8, r9
   1af7c:	mov	sl, r5
   1af80:	mov	fp, #1
   1af84:	ldrb	r1, [r6]
   1af88:	add	fp, fp, #1
   1af8c:	cmp	r1, r0
   1af90:	moveq	r9, #1
   1af94:	beq	1afa4 <pclose@plt+0x9b60>
   1af98:	ldrb	r1, [r4]
   1af9c:	cmp	r1, r0
   1afa0:	moveq	r9, #1
   1afa4:	bl	1ad28 <pclose@plt+0x98e4>
   1afa8:	cmp	r0, #0
   1afac:	beq	1afc0 <pclose@plt+0x9b7c>
   1afb0:	cmp	r7, #0
   1afb4:	moveq	r8, #1
   1afb8:	ldrne	r3, [sp, #20]
   1afbc:	addne	fp, fp, r3
   1afc0:	ldrb	r0, [sl, #1]!
   1afc4:	cmp	r0, #0
   1afc8:	bne	1af84 <pclose@plt+0x9b40>
   1afcc:	cmp	r8, #0
   1afd0:	beq	1b038 <pclose@plt+0x9bf4>
   1afd4:	cmp	r9, #0
   1afd8:	bne	1b0c0 <pclose@plt+0x9c7c>
   1afdc:	mov	r0, r5
   1afe0:	bl	112dc <strlen@plt>
   1afe4:	mov	r1, #1
   1afe8:	add	r7, r0, #3
   1afec:	mov	r0, r7
   1aff0:	bl	11b0c <pclose@plt+0x6c8>
   1aff4:	ldr	r2, [pc, #212]	; 1b0d0 <pclose@plt+0x9c8c>
   1aff8:	ldrb	r3, [r6]
   1affc:	mov	r1, r7
   1b000:	ldrb	r2, [r2]
   1b004:	str	r3, [sp, #4]
   1b008:	ldr	r3, [pc, #196]	; 1b0d4 <pclose@plt+0x9c90>
   1b00c:	str	r2, [sp, #12]
   1b010:	str	r3, [sp]
   1b014:	str	r5, [sp, #8]
   1b018:	mvn	r3, #0
   1b01c:	mov	r2, #1
   1b020:	mov	r4, r0
   1b024:	bl	11420 <__snprintf_chk@plt>
   1b028:	mov	r0, r4
   1b02c:	add	sp, sp, #28
   1b030:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b034:	mov	fp, #1
   1b038:	mov	r0, fp
   1b03c:	mov	r1, #1
   1b040:	bl	11b0c <pclose@plt+0x6c8>
   1b044:	mov	r4, r0
   1b048:	ldrb	r0, [r5]
   1b04c:	mov	r6, r4
   1b050:	cmp	r0, #0
   1b054:	bne	1b074 <pclose@plt+0x9c30>
   1b058:	b	1b098 <pclose@plt+0x9c54>
   1b05c:	ldrb	r2, [r5], #1
   1b060:	add	r6, r3, #1
   1b064:	strb	r2, [r3]
   1b068:	ldrb	r0, [r5]
   1b06c:	cmp	r0, #0
   1b070:	beq	1b098 <pclose@plt+0x9c54>
   1b074:	bl	1ad28 <pclose@plt+0x98e4>
   1b078:	mov	r3, r6
   1b07c:	cmp	r0, #0
   1b080:	beq	1b05c <pclose@plt+0x9c18>
   1b084:	ldr	r1, [sp, #16]
   1b088:	mov	r0, r6
   1b08c:	bl	11228 <strcpy@plt>
   1b090:	add	r3, r6, r7
   1b094:	b	1b05c <pclose@plt+0x9c18>
   1b098:	mov	r3, #0
   1b09c:	mov	r0, r4
   1b0a0:	strb	r3, [r6]
   1b0a4:	add	sp, sp, #28
   1b0a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b0ac:	ldr	r3, [pc, #36]	; 1b0d8 <pclose@plt+0x9c94>
   1b0b0:	mov	r7, #1
   1b0b4:	str	r7, [sp, #20]
   1b0b8:	str	r3, [sp, #16]
   1b0bc:	b	1af60 <pclose@plt+0x9b1c>
   1b0c0:	mov	r4, r0
   1b0c4:	b	1b028 <pclose@plt+0x9be4>
   1b0c8:	ldrdeq	r8, [r2], -ip
   1b0cc:	andeq	pc, r3, ip, lsr #32
   1b0d0:	andeq	pc, r3, sp, lsr #32
   1b0d4:	andeq	r8, r2, ip, ror #19
   1b0d8:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   1b0dc:	push	{r4, r5, r6, r7, lr}
   1b0e0:	mov	r5, r0
   1b0e4:	sub	sp, sp, #20
   1b0e8:	ldr	r0, [pc, #188]	; 1b1ac <pclose@plt+0x9d68>
   1b0ec:	bl	19b7c <pclose@plt+0x8738>
   1b0f0:	subs	r4, r0, #0
   1b0f4:	mov	r0, r5
   1b0f8:	beq	1b108 <pclose@plt+0x9cc4>
   1b0fc:	ldrb	r3, [r4]
   1b100:	cmp	r3, #0
   1b104:	bne	1b118 <pclose@plt+0x9cd4>
   1b108:	ldr	r1, [pc, #160]	; 1b1b0 <pclose@plt+0x9d6c>
   1b10c:	add	sp, sp, #20
   1b110:	pop	{r4, r5, r6, r7, lr}
   1b114:	b	113a8 <popen@plt>
   1b118:	bl	1af34 <pclose@plt+0x9af0>
   1b11c:	subs	r6, r0, #0
   1b120:	beq	1b1a4 <pclose@plt+0x9d60>
   1b124:	mov	r0, r4
   1b128:	bl	112dc <strlen@plt>
   1b12c:	mov	r5, r0
   1b130:	mov	r0, r6
   1b134:	bl	112dc <strlen@plt>
   1b138:	mov	r1, #1
   1b13c:	add	r5, r5, r0
   1b140:	add	r5, r5, #5
   1b144:	mov	r0, r5
   1b148:	bl	11b0c <pclose@plt+0x6c8>
   1b14c:	ldr	r2, [pc, #96]	; 1b1b4 <pclose@plt+0x9d70>
   1b150:	ldr	r3, [pc, #96]	; 1b1b8 <pclose@plt+0x9d74>
   1b154:	mov	r1, r5
   1b158:	str	r4, [sp, #4]
   1b15c:	str	r2, [sp, #8]
   1b160:	str	r3, [sp]
   1b164:	mov	r2, #1
   1b168:	mvn	r3, #0
   1b16c:	str	r6, [sp, #12]
   1b170:	mov	r7, r0
   1b174:	bl	11420 <__snprintf_chk@plt>
   1b178:	mov	r0, r6
   1b17c:	bl	11144 <free@plt>
   1b180:	ldr	r1, [pc, #40]	; 1b1b0 <pclose@plt+0x9d6c>
   1b184:	mov	r0, r7
   1b188:	bl	113a8 <popen@plt>
   1b18c:	mov	r4, r0
   1b190:	mov	r0, r7
   1b194:	bl	11144 <free@plt>
   1b198:	mov	r0, r4
   1b19c:	add	sp, sp, #20
   1b1a0:	pop	{r4, r5, r6, r7, pc}
   1b1a4:	mov	r0, r5
   1b1a8:	b	1b108 <pclose@plt+0x9cc4>
   1b1ac:	strdeq	r8, [r2], -r4
   1b1b0:	andeq	fp, r2, r4, ror ip
   1b1b4:	strdeq	r8, [r2], -ip
   1b1b8:	andeq	r8, r2, r0, lsl #20
   1b1bc:	push	{r4, r5, r6, r7, lr}
   1b1c0:	mov	r7, r0
   1b1c4:	sub	sp, sp, #20
   1b1c8:	ldr	r0, [pc, #188]	; 1b28c <pclose@plt+0x9e48>
   1b1cc:	bl	19b7c <pclose@plt+0x8738>
   1b1d0:	subs	r6, r0, #0
   1b1d4:	beq	1b27c <pclose@plt+0x9e38>
   1b1d8:	ldrb	r3, [r6]
   1b1dc:	cmp	r3, #0
   1b1e0:	beq	1b27c <pclose@plt+0x9e38>
   1b1e4:	bl	112dc <strlen@plt>
   1b1e8:	mov	r4, r0
   1b1ec:	mov	r0, r7
   1b1f0:	bl	112dc <strlen@plt>
   1b1f4:	mov	r1, #1
   1b1f8:	add	r4, r4, r0
   1b1fc:	add	r4, r4, #2
   1b200:	mov	r0, r4
   1b204:	bl	110b4 <calloc@plt>
   1b208:	subs	r5, r0, #0
   1b20c:	beq	1b27c <pclose@plt+0x9e38>
   1b210:	ldr	r2, [pc, #120]	; 1b290 <pclose@plt+0x9e4c>
   1b214:	ldr	r3, [pc, #120]	; 1b294 <pclose@plt+0x9e50>
   1b218:	mov	r1, r4
   1b21c:	str	r2, [sp, #8]
   1b220:	str	r3, [sp]
   1b224:	mov	r2, #1
   1b228:	mvn	r3, #0
   1b22c:	str	r7, [sp, #12]
   1b230:	str	r6, [sp, #4]
   1b234:	bl	11420 <__snprintf_chk@plt>
   1b238:	mov	r0, r5
   1b23c:	bl	1adec <pclose@plt+0x99a8>
   1b240:	mov	r1, #0
   1b244:	mov	r4, r0
   1b248:	bl	11258 <open64@plt>
   1b24c:	cmp	r0, #0
   1b250:	blt	1b26c <pclose@plt+0x9e28>
   1b254:	bl	11414 <close@plt>
   1b258:	mov	r0, r4
   1b25c:	bl	11144 <free@plt>
   1b260:	mov	r0, r5
   1b264:	add	sp, sp, #20
   1b268:	pop	{r4, r5, r6, r7, pc}
   1b26c:	mov	r0, r5
   1b270:	bl	11144 <free@plt>
   1b274:	mov	r0, r4
   1b278:	bl	11144 <free@plt>
   1b27c:	mov	r5, #0
   1b280:	mov	r0, r5
   1b284:	add	sp, sp, #20
   1b288:	pop	{r4, r5, r6, r7, pc}
   1b28c:	andeq	r8, r2, r8, lsl #11
   1b290:	ldrdeq	r8, [r2], -r0
   1b294:	andeq	r8, r2, ip, lsl #20
   1b298:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b29c:	mov	r6, r0
   1b2a0:	ldrb	r3, [r0]
   1b2a4:	cmp	r3, #0
   1b2a8:	moveq	r0, #1
   1b2ac:	beq	1b344 <pclose@plt+0x9f00>
   1b2b0:	mov	r2, r6
   1b2b4:	mov	r4, #0
   1b2b8:	ldr	r7, [pc, #364]	; 1b42c <pclose@plt+0x9fe8>
   1b2bc:	ldr	r8, [pc, #364]	; 1b430 <pclose@plt+0x9fec>
   1b2c0:	b	1b2e0 <pclose@plt+0x9e9c>
   1b2c4:	cmp	r3, #37	; 0x25
   1b2c8:	beq	1b2f0 <pclose@plt+0x9eac>
   1b2cc:	mov	r3, r1
   1b2d0:	cmp	r3, #0
   1b2d4:	add	r4, r4, #1
   1b2d8:	beq	1b340 <pclose@plt+0x9efc>
   1b2dc:	mov	r2, r5
   1b2e0:	cmp	r3, #35	; 0x23
   1b2e4:	add	r5, r2, #1
   1b2e8:	ldrb	r1, [r2, #1]
   1b2ec:	bne	1b2c4 <pclose@plt+0x9e80>
   1b2f0:	cmp	r6, r2
   1b2f4:	bcs	1b304 <pclose@plt+0x9ec0>
   1b2f8:	ldrb	r2, [r5, #-2]
   1b2fc:	cmp	r2, r3
   1b300:	beq	1b2cc <pclose@plt+0x9e88>
   1b304:	cmp	r1, r3
   1b308:	beq	1b2dc <pclose@plt+0x9e98>
   1b30c:	cmp	r3, #37	; 0x25
   1b310:	beq	1b41c <pclose@plt+0x9fd8>
   1b314:	cmp	r3, #35	; 0x23
   1b318:	ldreq	r0, [r8]
   1b31c:	bne	1b2cc <pclose@plt+0x9e88>
   1b320:	cmp	r0, #0
   1b324:	beq	1b2cc <pclose@plt+0x9e88>
   1b328:	bl	1ca34 <pclose@plt+0xb5f0>
   1b32c:	bl	112dc <strlen@plt>
   1b330:	ldrb	r3, [r5]
   1b334:	cmp	r3, #0
   1b338:	add	r4, r4, r0
   1b33c:	bne	1b2dc <pclose@plt+0x9e98>
   1b340:	add	r0, r4, #1
   1b344:	mov	r1, #1
   1b348:	bl	11b0c <pclose@plt+0x6c8>
   1b34c:	ldrb	r3, [r6]
   1b350:	cmp	r3, #0
   1b354:	mov	r7, r0
   1b358:	moveq	r5, r0
   1b35c:	beq	1b398 <pclose@plt+0x9f54>
   1b360:	ldr	r8, [pc, #196]	; 1b42c <pclose@plt+0x9fe8>
   1b364:	ldr	r9, [pc, #196]	; 1b430 <pclose@plt+0x9fec>
   1b368:	mov	r5, r0
   1b36c:	mov	r4, r6
   1b370:	cmp	r3, #35	; 0x23
   1b374:	beq	1b3a8 <pclose@plt+0x9f64>
   1b378:	cmp	r3, #37	; 0x25
   1b37c:	beq	1b3a8 <pclose@plt+0x9f64>
   1b380:	strb	r3, [r5]
   1b384:	ldrb	r3, [r4, #1]
   1b388:	add	r5, r5, #1
   1b38c:	cmp	r3, #0
   1b390:	add	r4, r4, #1
   1b394:	bne	1b370 <pclose@plt+0x9f2c>
   1b398:	mov	r3, #0
   1b39c:	strb	r3, [r5]
   1b3a0:	mov	r0, r7
   1b3a4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b3a8:	cmp	r6, r4
   1b3ac:	bcs	1b3bc <pclose@plt+0x9f78>
   1b3b0:	ldrb	r2, [r4, #-1]
   1b3b4:	cmp	r2, r3
   1b3b8:	beq	1b3dc <pclose@plt+0x9f98>
   1b3bc:	ldrb	r2, [r4, #1]
   1b3c0:	cmp	r2, r3
   1b3c4:	beq	1b414 <pclose@plt+0x9fd0>
   1b3c8:	cmp	r3, #37	; 0x25
   1b3cc:	beq	1b3ec <pclose@plt+0x9fa8>
   1b3d0:	cmp	r3, #35	; 0x23
   1b3d4:	ldreq	r0, [r9]
   1b3d8:	beq	1b3f0 <pclose@plt+0x9fac>
   1b3dc:	strb	r3, [r5]
   1b3e0:	add	r5, r5, #1
   1b3e4:	ldrb	r3, [r4, #1]
   1b3e8:	b	1b38c <pclose@plt+0x9f48>
   1b3ec:	ldr	r0, [r8]
   1b3f0:	cmp	r0, #0
   1b3f4:	beq	1b3dc <pclose@plt+0x9f98>
   1b3f8:	bl	1ca34 <pclose@plt+0xb5f0>
   1b3fc:	mov	r1, r0
   1b400:	mov	r0, r5
   1b404:	bl	111b0 <stpcpy@plt>
   1b408:	ldrb	r3, [r4, #1]
   1b40c:	mov	r5, r0
   1b410:	b	1b38c <pclose@plt+0x9f48>
   1b414:	add	r4, r4, #1
   1b418:	b	1b370 <pclose@plt+0x9f2c>
   1b41c:	ldr	r0, [r7]
   1b420:	cmp	r0, #0
   1b424:	bne	1b328 <pclose@plt+0x9ee4>
   1b428:	b	1b2cc <pclose@plt+0x9e88>
   1b42c:	andeq	pc, r3, r0, lsl #23
   1b430:	andeq	pc, r3, ip, ror fp	; <UNPREDICTABLE>
   1b434:	push	{r4, r5, r6, r7, r8, lr}
   1b438:	sub	sp, sp, #272	; 0x110
   1b43c:	ldr	r4, [pc, #308]	; 1b578 <pclose@plt+0xa134>
   1b440:	mov	r5, r0
   1b444:	ldr	r3, [r4]
   1b448:	str	r3, [sp, #268]	; 0x10c
   1b44c:	bl	14168 <pclose@plt+0x2d24>
   1b450:	cmp	r0, #0
   1b454:	bne	1b474 <pclose@plt+0xa030>
   1b458:	mov	r0, #0
   1b45c:	ldr	r2, [sp, #268]	; 0x10c
   1b460:	ldr	r3, [r4]
   1b464:	cmp	r2, r3
   1b468:	bne	1b574 <pclose@plt+0xa130>
   1b46c:	add	sp, sp, #272	; 0x110
   1b470:	pop	{r4, r5, r6, r7, r8, pc}
   1b474:	mov	r3, #0
   1b478:	str	r3, [sp]
   1b47c:	mov	r2, #0
   1b480:	mov	r3, #0
   1b484:	mov	r0, r5
   1b488:	bl	11204 <lseek64@plt>
   1b48c:	mvn	r3, #0
   1b490:	mvn	r2, #0
   1b494:	cmp	r1, r3
   1b498:	cmpeq	r0, r2
   1b49c:	beq	1b458 <pclose@plt+0xa014>
   1b4a0:	add	r1, sp, #12
   1b4a4:	mov	r0, r5
   1b4a8:	mov	r2, #256	; 0x100
   1b4ac:	bl	11120 <read@plt>
   1b4b0:	subs	r1, r0, #0
   1b4b4:	ble	1b458 <pclose@plt+0xa014>
   1b4b8:	ldr	r3, [pc, #188]	; 1b57c <pclose@plt+0xa138>
   1b4bc:	ldr	r5, [r3]
   1b4c0:	cmp	r5, #0
   1b4c4:	bne	1b564 <pclose@plt+0xa120>
   1b4c8:	add	r3, sp, #12
   1b4cc:	ldr	r8, [pc, #172]	; 1b580 <pclose@plt+0xa13c>
   1b4d0:	add	r7, sp, #272	; 0x110
   1b4d4:	add	r6, r3, r1
   1b4d8:	str	r3, [r7, #-264]!	; 0xfffffef8
   1b4dc:	cmp	r6, r3
   1b4e0:	bls	1b524 <pclose@plt+0xa0e0>
   1b4e4:	mov	r2, r6
   1b4e8:	mov	r1, #1
   1b4ec:	mov	r0, r7
   1b4f0:	bl	1504c <pclose@plt+0x3c08>
   1b4f4:	ldr	r3, [r8]
   1b4f8:	cmp	r3, #2
   1b4fc:	bne	1b50c <pclose@plt+0xa0c8>
   1b500:	bic	r3, r0, #128	; 0x80
   1b504:	cmp	r3, #27
   1b508:	beq	1b534 <pclose@plt+0xa0f0>
   1b50c:	bl	14984 <pclose@plt+0x3540>
   1b510:	ldr	r3, [sp, #8]
   1b514:	cmp	r0, #0
   1b518:	addne	r5, r5, #1
   1b51c:	cmp	r6, r3
   1b520:	bhi	1b4e4 <pclose@plt+0xa0a0>
   1b524:	cmp	r5, #5
   1b528:	movle	r0, #0
   1b52c:	movgt	r0, #1
   1b530:	b	1b45c <pclose@plt+0xa018>
   1b534:	mov	r2, r6
   1b538:	mov	r1, #1
   1b53c:	mov	r0, r7
   1b540:	bl	1504c <pclose@plt+0x3c08>
   1b544:	ldr	r3, [sp, #8]
   1b548:	cmp	r3, r6
   1b54c:	bcs	1b4dc <pclose@plt+0xa098>
   1b550:	bl	1df84 <pclose@plt+0xcb40>
   1b554:	cmp	r0, #0
   1b558:	bne	1b534 <pclose@plt+0xa0f0>
   1b55c:	ldr	r3, [sp, #8]
   1b560:	b	1b4dc <pclose@plt+0xa098>
   1b564:	add	r0, sp, #12
   1b568:	bl	14c00 <pclose@plt+0x37bc>
   1b56c:	mov	r5, r0
   1b570:	b	1b524 <pclose@plt+0xa0e0>
   1b574:	bl	111bc <__stack_chk_fail@plt>
   1b578:			; <UNDEFINED> instruction: 0x0003ddb0
   1b57c:	andeq	r0, r4, ip, ror #2
   1b580:	andeq	r3, r4, r4, ror #20
   1b584:	push	{r4, r5, r6, r7, r8, r9, lr}
   1b588:	sub	sp, sp, #28
   1b58c:	bl	1b298 <pclose@plt+0x9e54>
   1b590:	ldr	r3, [pc, #476]	; 1b774 <pclose@plt+0xa330>
   1b594:	ldr	r3, [r3]
   1b598:	cmp	r3, #0
   1b59c:	mov	r7, r0
   1b5a0:	beq	1b5b0 <pclose@plt+0xa16c>
   1b5a4:	mov	r0, r7
   1b5a8:	add	sp, sp, #28
   1b5ac:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1b5b0:	bl	1adec <pclose@plt+0x99a8>
   1b5b4:	mov	r9, r0
   1b5b8:	ldr	r0, [pc, #440]	; 1b778 <pclose@plt+0xa334>
   1b5bc:	bl	19b7c <pclose@plt+0x8738>
   1b5c0:	cmp	r0, #0
   1b5c4:	beq	1b760 <pclose@plt+0xa31c>
   1b5c8:	ldrb	r2, [r0]
   1b5cc:	ldr	r3, [pc, #424]	; 1b77c <pclose@plt+0xa338>
   1b5d0:	cmp	r2, #0
   1b5d4:	moveq	r0, r3
   1b5d8:	bl	1af34 <pclose@plt+0x9af0>
   1b5dc:	subs	r6, r0, #0
   1b5e0:	beq	1b740 <pclose@plt+0xa2fc>
   1b5e4:	ldr	r0, [pc, #404]	; 1b780 <pclose@plt+0xa33c>
   1b5e8:	bl	19b7c <pclose@plt+0x8738>
   1b5ec:	subs	r8, r0, #0
   1b5f0:	beq	1b754 <pclose@plt+0xa310>
   1b5f4:	ldrb	r3, [r8]
   1b5f8:	cmp	r3, #0
   1b5fc:	beq	1b768 <pclose@plt+0xa324>
   1b600:	bl	112dc <strlen@plt>
   1b604:	mov	r4, r0
   1b608:	mov	r0, r7
   1b60c:	bl	112dc <strlen@plt>
   1b610:	add	r4, r0, r4
   1b614:	bl	1ace8 <pclose@plt+0x98a4>
   1b618:	bl	112dc <strlen@plt>
   1b61c:	add	r4, r4, #24
   1b620:	mov	r1, #1
   1b624:	rsb	r0, r0, r0, lsl #3
   1b628:	add	r4, r0, r4
   1b62c:	mov	r0, r4
   1b630:	bl	11b0c <pclose@plt+0x6c8>
   1b634:	ldr	r2, [pc, #328]	; 1b784 <pclose@plt+0xa340>
   1b638:	ldr	r3, [pc, #328]	; 1b788 <pclose@plt+0xa344>
   1b63c:	mov	r1, r4
   1b640:	ldrb	ip, [r2]
   1b644:	ldrb	r2, [r3]
   1b648:	ldr	r3, [pc, #316]	; 1b78c <pclose@plt+0xa348>
   1b64c:	str	ip, [sp, #12]
   1b650:	str	r6, [sp, #16]
   1b654:	str	r2, [sp, #8]
   1b658:	str	r3, [sp]
   1b65c:	mov	r2, #1
   1b660:	mvn	r3, #0
   1b664:	str	r8, [sp, #4]
   1b668:	mov	r5, r0
   1b66c:	bl	11420 <__snprintf_chk@plt>
   1b670:	mov	r0, r6
   1b674:	bl	11144 <free@plt>
   1b678:	bl	1ace8 <pclose@plt+0x98a4>
   1b67c:	ldrb	r4, [r0]
   1b680:	mov	r6, r0
   1b684:	cmp	r4, #0
   1b688:	beq	1b6bc <pclose@plt+0xa278>
   1b68c:	ldr	r8, [pc, #252]	; 1b790 <pclose@plt+0xa34c>
   1b690:	mov	r0, r5
   1b694:	bl	112dc <strlen@plt>
   1b698:	str	r4, [sp]
   1b69c:	mov	r3, r8
   1b6a0:	mvn	r2, #0
   1b6a4:	mov	r1, #1
   1b6a8:	add	r0, r5, r0
   1b6ac:	bl	11324 <__sprintf_chk@plt>
   1b6b0:	ldrb	r4, [r6, #1]!
   1b6b4:	cmp	r4, #0
   1b6b8:	bne	1b690 <pclose@plt+0xa24c>
   1b6bc:	mov	r0, r5
   1b6c0:	bl	112dc <strlen@plt>
   1b6c4:	ldr	r3, [pc, #200]	; 1b794 <pclose@plt+0xa350>
   1b6c8:	mvn	r2, #0
   1b6cc:	mov	r1, #1
   1b6d0:	str	r7, [sp]
   1b6d4:	add	r0, r5, r0
   1b6d8:	bl	11324 <__sprintf_chk@plt>
   1b6dc:	mov	r0, r5
   1b6e0:	bl	1b0dc <pclose@plt+0x9c98>
   1b6e4:	mov	r4, r0
   1b6e8:	mov	r0, r5
   1b6ec:	bl	11144 <free@plt>
   1b6f0:	cmp	r4, #0
   1b6f4:	beq	1b740 <pclose@plt+0xa2fc>
   1b6f8:	mov	r0, r4
   1b6fc:	bl	1ad48 <pclose@plt+0x9904>
   1b700:	mov	r5, r0
   1b704:	mov	r0, r4
   1b708:	bl	11444 <pclose@plt>
   1b70c:	ldrb	r3, [r5]
   1b710:	cmp	r3, #0
   1b714:	beq	1b738 <pclose@plt+0xa2f4>
   1b718:	mov	r0, r9
   1b71c:	bl	11144 <free@plt>
   1b720:	mov	r0, r7
   1b724:	bl	11144 <free@plt>
   1b728:	mov	r7, r5
   1b72c:	mov	r0, r7
   1b730:	add	sp, sp, #28
   1b734:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1b738:	mov	r0, r5
   1b73c:	bl	11144 <free@plt>
   1b740:	mov	r0, r9
   1b744:	bl	11144 <free@plt>
   1b748:	mov	r0, r7
   1b74c:	add	sp, sp, #28
   1b750:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1b754:	mov	r4, #8
   1b758:	ldr	r8, [pc, #56]	; 1b798 <pclose@plt+0xa354>
   1b75c:	b	1b608 <pclose@plt+0xa1c4>
   1b760:	ldr	r0, [pc, #52]	; 1b79c <pclose@plt+0xa358>
   1b764:	b	1b5d8 <pclose@plt+0xa194>
   1b768:	ldr	r8, [pc, #40]	; 1b798 <pclose@plt+0xa354>
   1b76c:	mov	r4, #8
   1b770:	b	1b608 <pclose@plt+0xa1c4>
   1b774:	andeq	r3, r4, r8, ror r9
   1b778:	ldrdeq	r8, [r2], -ip
   1b77c:	andeq	r8, r2, r8, lsr r6
   1b780:	andeq	r8, r2, r0, lsr #20
   1b784:	andeq	pc, r3, sp, lsr #32
   1b788:	andeq	pc, r3, ip, lsr #32
   1b78c:	andeq	r8, r2, ip, lsr #20
   1b790:	andeq	r8, r2, r4, asr #20
   1b794:	andeq	r8, r2, ip, asr #20
   1b798:	andeq	r8, r2, r4, lsl sl
   1b79c:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   1b7a0:	ldr	r2, [pc, #152]	; 1b840 <pclose@plt+0xa3fc>
   1b7a4:	push	{r4, r5, r6, r7, lr}
   1b7a8:	sub	sp, sp, #12
   1b7ac:	ldr	r2, [r2]
   1b7b0:	cmp	r2, #0
   1b7b4:	movne	r4, #0
   1b7b8:	bne	1b824 <pclose@plt+0xa3e0>
   1b7bc:	mov	r4, r0
   1b7c0:	bl	112dc <strlen@plt>
   1b7c4:	mov	r1, #1
   1b7c8:	add	r6, r0, #2
   1b7cc:	mov	r0, r6
   1b7d0:	bl	11b0c <pclose@plt+0x6c8>
   1b7d4:	ldr	r3, [pc, #104]	; 1b844 <pclose@plt+0xa400>
   1b7d8:	mov	r1, r6
   1b7dc:	mov	r2, #1
   1b7e0:	stm	sp, {r3, r4}
   1b7e4:	mvn	r3, #0
   1b7e8:	mov	r5, r0
   1b7ec:	bl	11420 <__snprintf_chk@plt>
   1b7f0:	mov	r0, r5
   1b7f4:	bl	1b584 <pclose@plt+0xa140>
   1b7f8:	mov	r4, r0
   1b7fc:	bl	1adec <pclose@plt+0x99a8>
   1b800:	mov	r1, r5
   1b804:	mov	r6, r0
   1b808:	bl	110f0 <strcmp@plt>
   1b80c:	subs	r7, r0, #0
   1b810:	beq	1b830 <pclose@plt+0xa3ec>
   1b814:	mov	r0, r6
   1b818:	bl	11144 <free@plt>
   1b81c:	mov	r0, r5
   1b820:	bl	11144 <free@plt>
   1b824:	mov	r0, r4
   1b828:	add	sp, sp, #12
   1b82c:	pop	{r4, r5, r6, r7, pc}
   1b830:	mov	r0, r4
   1b834:	bl	11144 <free@plt>
   1b838:	mov	r4, r7
   1b83c:	b	1b814 <pclose@plt+0xa3d0>
   1b840:	andeq	r3, r4, r8, ror r9
   1b844:	andeq	r8, r2, r4, asr sl
   1b848:	ldr	r3, [pc, #588]	; 1ba9c <pclose@plt+0xa658>
   1b84c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b850:	mov	r6, r0
   1b854:	ldr	r5, [pc, #580]	; 1baa0 <pclose@plt+0xa65c>
   1b858:	ldr	r0, [r3]
   1b85c:	sub	sp, sp, #20
   1b860:	ldr	r3, [r5]
   1b864:	cmp	r0, #0
   1b868:	str	r3, [sp, #12]
   1b86c:	beq	1ba58 <pclose@plt+0xa614>
   1b870:	ldr	r3, [pc, #556]	; 1baa4 <pclose@plt+0xa660>
   1b874:	ldr	sl, [r3]
   1b878:	cmp	sl, #0
   1b87c:	bne	1ba58 <pclose@plt+0xa614>
   1b880:	mvn	r0, #0
   1b884:	mov	r7, r1
   1b888:	mov	r8, r2
   1b88c:	bl	138dc <pclose@plt+0x2498>
   1b890:	ldr	r0, [pc, #528]	; 1baa8 <pclose@plt+0xa664>
   1b894:	bl	19b7c <pclose@plt+0x8738>
   1b898:	cmp	r0, #0
   1b89c:	beq	1ba58 <pclose@plt+0xa614>
   1b8a0:	ldrb	r2, [r0]
   1b8a4:	cmp	r2, #124	; 0x7c
   1b8a8:	bne	1ba80 <pclose@plt+0xa63c>
   1b8ac:	add	r3, r0, #1
   1b8b0:	sub	r2, r3, r0
   1b8b4:	mov	r9, r3
   1b8b8:	mov	r4, r2
   1b8bc:	ldrb	r2, [r3], #1
   1b8c0:	cmp	r2, #124	; 0x7c
   1b8c4:	beq	1b8b0 <pclose@plt+0xa46c>
   1b8c8:	cmp	r2, #45	; 0x2d
   1b8cc:	addeq	r9, r9, #1
   1b8d0:	beq	1b8ec <pclose@plt+0xa4a8>
   1b8d4:	ldrb	r3, [r6]
   1b8d8:	cmp	r3, #45	; 0x2d
   1b8dc:	bne	1b8ec <pclose@plt+0xa4a8>
   1b8e0:	ldrb	r3, [r6, #1]
   1b8e4:	cmp	r3, #0
   1b8e8:	beq	1ba58 <pclose@plt+0xa614>
   1b8ec:	ldrb	r3, [r9]
   1b8f0:	cmp	r3, #0
   1b8f4:	beq	1b948 <pclose@plt+0xa504>
   1b8f8:	mov	r2, r9
   1b8fc:	b	1b90c <pclose@plt+0xa4c8>
   1b900:	cmp	r3, #0
   1b904:	add	r2, r2, #1
   1b908:	beq	1b940 <pclose@plt+0xa4fc>
   1b90c:	cmp	r3, #37	; 0x25
   1b910:	ldrb	r3, [r2, #1]
   1b914:	bne	1b900 <pclose@plt+0xa4bc>
   1b918:	cmp	r3, #37	; 0x25
   1b91c:	beq	1b92c <pclose@plt+0xa4e8>
   1b920:	cmp	r3, #115	; 0x73
   1b924:	bne	1ba4c <pclose@plt+0xa608>
   1b928:	add	sl, sl, #1
   1b92c:	ldrb	r3, [r2, #2]
   1b930:	add	r2, r2, #1
   1b934:	add	r2, r2, #1
   1b938:	cmp	r3, #0
   1b93c:	bne	1b90c <pclose@plt+0xa4c8>
   1b940:	cmp	sl, #1
   1b944:	bgt	1ba4c <pclose@plt+0xa608>
   1b948:	mov	r0, r9
   1b94c:	bl	112dc <strlen@plt>
   1b950:	mov	sl, r0
   1b954:	mov	r0, r6
   1b958:	bl	112dc <strlen@plt>
   1b95c:	mov	r1, #1
   1b960:	add	sl, sl, r0
   1b964:	add	sl, sl, #2
   1b968:	mov	r0, sl
   1b96c:	bl	11b0c <pclose@plt+0x6c8>
   1b970:	mov	r1, sl
   1b974:	mvn	r3, #0
   1b978:	mov	r2, #1
   1b97c:	str	r6, [sp, #4]
   1b980:	str	r9, [sp]
   1b984:	mov	fp, r0
   1b988:	bl	11420 <__snprintf_chk@plt>
   1b98c:	mov	r0, fp
   1b990:	bl	1b0dc <pclose@plt+0x9c98>
   1b994:	mov	r6, r0
   1b998:	mov	r0, fp
   1b99c:	bl	11144 <free@plt>
   1b9a0:	cmp	r6, #0
   1b9a4:	beq	1ba58 <pclose@plt+0xa614>
   1b9a8:	cmp	r4, #0
   1b9ac:	mov	r0, r6
   1b9b0:	bne	1b9ec <pclose@plt+0xa5a8>
   1b9b4:	bl	1ad48 <pclose@plt+0x9904>
   1b9b8:	mov	r4, r0
   1b9bc:	mov	r0, r6
   1b9c0:	bl	11444 <pclose@plt>
   1b9c4:	ldrb	r3, [r4]
   1b9c8:	cmp	r3, #0
   1b9cc:	beq	1ba58 <pclose@plt+0xa614>
   1b9d0:	ldr	r2, [sp, #12]
   1b9d4:	ldr	r3, [r5]
   1b9d8:	mov	r0, r4
   1b9dc:	cmp	r2, r3
   1b9e0:	bne	1ba98 <pclose@plt+0xa654>
   1b9e4:	add	sp, sp, #20
   1b9e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b9ec:	bl	11360 <fileno@plt>
   1b9f0:	mov	r2, #1
   1b9f4:	add	r1, sp, #11
   1b9f8:	mov	r9, r0
   1b9fc:	bl	11120 <read@plt>
   1ba00:	cmp	r0, #1
   1ba04:	beq	1ba60 <pclose@plt+0xa61c>
   1ba08:	mov	r0, r6
   1ba0c:	bl	11444 <pclose@plt>
   1ba10:	cmp	r4, #1
   1ba14:	movle	r4, #0
   1ba18:	movgt	r4, #1
   1ba1c:	cmp	r0, #0
   1ba20:	movne	r4, #0
   1ba24:	cmp	r4, #0
   1ba28:	beq	1b9d0 <pclose@plt+0xa58c>
   1ba2c:	mov	r2, #0
   1ba30:	mvn	r3, #0
   1ba34:	str	r2, [r8]
   1ba38:	ldr	r0, [pc, #108]	; 1baac <pclose@plt+0xa668>
   1ba3c:	str	r3, [r7]
   1ba40:	bl	11b20 <pclose@plt+0x6dc>
   1ba44:	mov	r4, r0
   1ba48:	b	1b9d0 <pclose@plt+0xa58c>
   1ba4c:	mov	r1, #0
   1ba50:	ldr	r0, [pc, #88]	; 1bab0 <pclose@plt+0xa66c>
   1ba54:	bl	22da4 <error@@Base>
   1ba58:	mov	r4, #0
   1ba5c:	b	1b9d0 <pclose@plt+0xa58c>
   1ba60:	ldrb	r0, [sp, #11]
   1ba64:	bl	138dc <pclose@plt+0x2498>
   1ba68:	str	r6, [r8]
   1ba6c:	ldr	r0, [pc, #64]	; 1bab4 <pclose@plt+0xa670>
   1ba70:	str	r9, [r7]
   1ba74:	bl	11b20 <pclose@plt+0x6dc>
   1ba78:	mov	r4, r0
   1ba7c:	b	1b9d0 <pclose@plt+0xa58c>
   1ba80:	mov	r9, r0
   1ba84:	cmp	r2, #45	; 0x2d
   1ba88:	mov	r4, sl
   1ba8c:	addeq	r9, r9, #1
   1ba90:	bne	1b8d4 <pclose@plt+0xa490>
   1ba94:	b	1b8ec <pclose@plt+0xa4a8>
   1ba98:	bl	111bc <__stack_chk_fail@plt>
   1ba9c:	andeq	r3, r4, r8, lsl #21
   1baa0:			; <UNDEFINED> instruction: 0x0003ddb0
   1baa4:	andeq	r3, r4, r8, ror r9
   1baa8:	andeq	r8, r2, r8, asr sl
   1baac:	andeq	r8, r2, ip, lsr r9
   1bab0:	andeq	r8, r2, r4, ror #20
   1bab4:	andeq	r8, r2, r8, lsr r6
   1bab8:	ldr	r3, [pc, #304]	; 1bbf0 <pclose@plt+0xa7ac>
   1babc:	push	{r4, r5, r6, r7, r8, lr}
   1bac0:	sub	sp, sp, #16
   1bac4:	ldr	r4, [r3]
   1bac8:	cmp	r4, #0
   1bacc:	bne	1bbd4 <pclose@plt+0xa790>
   1bad0:	cmp	r2, #0
   1bad4:	mov	r5, r1
   1bad8:	mov	r6, r0
   1badc:	beq	1bae8 <pclose@plt+0xa6a4>
   1bae0:	mov	r0, r2
   1bae4:	bl	11444 <pclose@plt>
   1bae8:	ldr	r0, [pc, #260]	; 1bbf4 <pclose@plt+0xa7b0>
   1baec:	bl	19b7c <pclose@plt+0x8738>
   1baf0:	subs	r7, r0, #0
   1baf4:	beq	1bbd4 <pclose@plt+0xa790>
   1baf8:	ldrb	r3, [r7]
   1bafc:	cmp	r3, #0
   1bb00:	beq	1bb54 <pclose@plt+0xa710>
   1bb04:	mov	r2, r7
   1bb08:	b	1bb18 <pclose@plt+0xa6d4>
   1bb0c:	cmp	r3, #0
   1bb10:	add	r2, r2, #1
   1bb14:	beq	1bb4c <pclose@plt+0xa708>
   1bb18:	cmp	r3, #37	; 0x25
   1bb1c:	ldrb	r3, [r2, #1]
   1bb20:	bne	1bb0c <pclose@plt+0xa6c8>
   1bb24:	cmp	r3, #37	; 0x25
   1bb28:	beq	1bb38 <pclose@plt+0xa6f4>
   1bb2c:	cmp	r3, #115	; 0x73
   1bb30:	bne	1bbdc <pclose@plt+0xa798>
   1bb34:	add	r4, r4, #1
   1bb38:	ldrb	r3, [r2, #2]
   1bb3c:	add	r2, r2, #1
   1bb40:	add	r2, r2, #1
   1bb44:	cmp	r3, #0
   1bb48:	bne	1bb18 <pclose@plt+0xa6d4>
   1bb4c:	cmp	r4, #2
   1bb50:	bgt	1bbdc <pclose@plt+0xa798>
   1bb54:	mov	r0, r7
   1bb58:	bl	112dc <strlen@plt>
   1bb5c:	mov	r4, r0
   1bb60:	mov	r0, r5
   1bb64:	bl	112dc <strlen@plt>
   1bb68:	mov	r8, r0
   1bb6c:	mov	r0, r6
   1bb70:	bl	112dc <strlen@plt>
   1bb74:	add	r4, r4, r8
   1bb78:	add	r4, r4, #2
   1bb7c:	mov	r1, #1
   1bb80:	add	r4, r4, r0
   1bb84:	mov	r0, r4
   1bb88:	bl	11b0c <pclose@plt+0x6c8>
   1bb8c:	mov	r1, r4
   1bb90:	mvn	r3, #0
   1bb94:	mov	r2, #1
   1bb98:	stmib	sp, {r5, r6}
   1bb9c:	str	r7, [sp]
   1bba0:	mov	r8, r0
   1bba4:	bl	11420 <__snprintf_chk@plt>
   1bba8:	mov	r0, r8
   1bbac:	bl	1b0dc <pclose@plt+0x9c98>
   1bbb0:	mov	r4, r0
   1bbb4:	mov	r0, r8
   1bbb8:	bl	11144 <free@plt>
   1bbbc:	cmp	r4, #0
   1bbc0:	beq	1bbd4 <pclose@plt+0xa790>
   1bbc4:	mov	r0, r4
   1bbc8:	add	sp, sp, #16
   1bbcc:	pop	{r4, r5, r6, r7, r8, lr}
   1bbd0:	b	11444 <pclose@plt>
   1bbd4:	add	sp, sp, #16
   1bbd8:	pop	{r4, r5, r6, r7, r8, pc}
   1bbdc:	mov	r1, #0
   1bbe0:	ldr	r0, [pc, #16]	; 1bbf8 <pclose@plt+0xa7b4>
   1bbe4:	add	sp, sp, #16
   1bbe8:	pop	{r4, r5, r6, r7, r8, lr}
   1bbec:	b	22da4 <error@@Base>
   1bbf0:	andeq	r3, r4, r8, ror r9
   1bbf4:	andeq	r8, r2, r0, lsl #21
   1bbf8:	andeq	r8, r2, ip, lsl #21
   1bbfc:	push	{r4, r5, r6, lr}
   1bc00:	sub	sp, sp, #112	; 0x70
   1bc04:	ldr	r5, [pc, #96]	; 1bc6c <pclose@plt+0xa828>
   1bc08:	ldr	r3, [r5]
   1bc0c:	str	r3, [sp, #108]	; 0x6c
   1bc10:	bl	1adec <pclose@plt+0x99a8>
   1bc14:	mov	r2, sp
   1bc18:	mov	r1, r0
   1bc1c:	mov	r6, r0
   1bc20:	mov	r0, #3
   1bc24:	bl	113cc <__xstat64@plt>
   1bc28:	cmp	r0, #0
   1bc2c:	mov	r0, r6
   1bc30:	ldrge	r4, [sp, #16]
   1bc34:	movlt	r4, #0
   1bc38:	andge	r4, r4, #61440	; 0xf000
   1bc3c:	subge	r4, r4, #16384	; 0x4000
   1bc40:	clzge	r4, r4
   1bc44:	lsrge	r4, r4, #5
   1bc48:	bl	11144 <free@plt>
   1bc4c:	ldr	r2, [sp, #108]	; 0x6c
   1bc50:	ldr	r3, [r5]
   1bc54:	mov	r0, r4
   1bc58:	cmp	r2, r3
   1bc5c:	bne	1bc68 <pclose@plt+0xa824>
   1bc60:	add	sp, sp, #112	; 0x70
   1bc64:	pop	{r4, r5, r6, pc}
   1bc68:	bl	111bc <__stack_chk_fail@plt>
   1bc6c:			; <UNDEFINED> instruction: 0x0003ddb0
   1bc70:	push	{r4, r5, r6, lr}
   1bc74:	sub	sp, sp, #112	; 0x70
   1bc78:	ldr	r6, [pc, #240]	; 1bd70 <pclose@plt+0xa92c>
   1bc7c:	ldr	r5, [pc, #240]	; 1bd74 <pclose@plt+0xa930>
   1bc80:	ldr	r3, [r6]
   1bc84:	str	r3, [sp, #108]	; 0x6c
   1bc88:	bl	1adec <pclose@plt+0x99a8>
   1bc8c:	ldr	r3, [r5]
   1bc90:	cmp	r3, #0
   1bc94:	mov	r4, r0
   1bc98:	bne	1bca8 <pclose@plt+0xa864>
   1bc9c:	bl	1bbfc <pclose@plt+0xa7b8>
   1bca0:	cmp	r0, #0
   1bca4:	bne	1bd30 <pclose@plt+0xa8ec>
   1bca8:	mov	r2, sp
   1bcac:	mov	r1, r4
   1bcb0:	mov	r0, #3
   1bcb4:	bl	113cc <__xstat64@plt>
   1bcb8:	cmp	r0, #0
   1bcbc:	blt	1bd5c <pclose@plt+0xa918>
   1bcc0:	ldr	r5, [r5]
   1bcc4:	cmp	r5, #0
   1bcc8:	movne	r5, #0
   1bccc:	beq	1bcf4 <pclose@plt+0xa8b0>
   1bcd0:	mov	r0, r4
   1bcd4:	bl	11144 <free@plt>
   1bcd8:	ldr	r2, [sp, #108]	; 0x6c
   1bcdc:	ldr	r3, [r6]
   1bce0:	mov	r0, r5
   1bce4:	cmp	r2, r3
   1bce8:	bne	1bd6c <pclose@plt+0xa928>
   1bcec:	add	sp, sp, #112	; 0x70
   1bcf0:	pop	{r4, r5, r6, pc}
   1bcf4:	ldr	r3, [sp, #16]
   1bcf8:	and	r3, r3, #61440	; 0xf000
   1bcfc:	cmp	r3, #32768	; 0x8000
   1bd00:	beq	1bcd0 <pclose@plt+0xa88c>
   1bd04:	mov	r0, r4
   1bd08:	bl	112dc <strlen@plt>
   1bd0c:	mov	r1, #1
   1bd10:	add	r0, r0, #42	; 0x2a
   1bd14:	bl	11b0c <pclose@plt+0x6c8>
   1bd18:	mov	r1, r4
   1bd1c:	mov	r5, r0
   1bd20:	bl	111b0 <stpcpy@plt>
   1bd24:	ldr	r1, [pc, #76]	; 1bd78 <pclose@plt+0xa934>
   1bd28:	bl	11228 <strcpy@plt>
   1bd2c:	b	1bcd0 <pclose@plt+0xa88c>
   1bd30:	mov	r0, r4
   1bd34:	bl	112dc <strlen@plt>
   1bd38:	mov	r1, #1
   1bd3c:	add	r0, r0, #16
   1bd40:	bl	11b0c <pclose@plt+0x6c8>
   1bd44:	mov	r1, r4
   1bd48:	mov	r5, r0
   1bd4c:	bl	111b0 <stpcpy@plt>
   1bd50:	ldr	r1, [pc, #36]	; 1bd7c <pclose@plt+0xa938>
   1bd54:	bl	11228 <strcpy@plt>
   1bd58:	b	1bcd0 <pclose@plt+0xa88c>
   1bd5c:	mov	r0, r4
   1bd60:	bl	227d8 <pclose@plt+0x11394>
   1bd64:	mov	r5, r0
   1bd68:	b	1bcd0 <pclose@plt+0xa88c>
   1bd6c:	bl	111bc <__stack_chk_fail@plt>
   1bd70:			; <UNDEFINED> instruction: 0x0003ddb0
   1bd74:	andeq	r3, r4, ip, asr #20
   1bd78:	andeq	pc, r3, r0, lsl #6
   1bd7c:	strdeq	pc, [r3], -r0
   1bd80:	push	{r4, r5, lr}
   1bd84:	sub	sp, sp, #124	; 0x7c
   1bd88:	ldr	r4, [pc, #92]	; 1bdec <pclose@plt+0xa9a8>
   1bd8c:	mov	r1, r0
   1bd90:	mov	r5, r0
   1bd94:	ldr	r3, [r4]
   1bd98:	add	r2, sp, #8
   1bd9c:	mov	r0, #3
   1bda0:	str	r3, [sp, #116]	; 0x74
   1bda4:	bl	111e0 <__fxstat64@plt>
   1bda8:	cmp	r0, #0
   1bdac:	blt	1bdcc <pclose@plt+0xa988>
   1bdb0:	ldrd	r0, [sp, #56]	; 0x38
   1bdb4:	ldr	r2, [sp, #116]	; 0x74
   1bdb8:	ldr	r3, [r4]
   1bdbc:	cmp	r2, r3
   1bdc0:	bne	1bde8 <pclose@plt+0xa9a4>
   1bdc4:	add	sp, sp, #124	; 0x7c
   1bdc8:	pop	{r4, r5, pc}
   1bdcc:	mov	r3, #2
   1bdd0:	str	r3, [sp]
   1bdd4:	mov	r0, r5
   1bdd8:	mov	r2, #0
   1bddc:	mov	r3, #0
   1bde0:	bl	11204 <lseek64@plt>
   1bde4:	b	1bdb4 <pclose@plt+0xa970>
   1bde8:	bl	111bc <__stack_chk_fail@plt>
   1bdec:			; <UNDEFINED> instruction: 0x0003ddb0
   1bdf0:	ldr	r0, [pc]	; 1bdf8 <pclose@plt+0xa9b4>
   1bdf4:	bx	lr
   1bdf8:	strdeq	r8, [r2], -ip
   1bdfc:	push	{r4, lr}
   1be00:	mov	r4, r0
   1be04:	bl	112dc <strlen@plt>
   1be08:	add	r0, r4, r0
   1be0c:	cmp	r4, r0
   1be10:	bcs	1be44 <pclose@plt+0xaa00>
   1be14:	ldrb	r2, [r0, #-1]
   1be18:	sub	r3, r0, #1
   1be1c:	cmp	r2, #47	; 0x2f
   1be20:	bne	1be3c <pclose@plt+0xa9f8>
   1be24:	b	1be58 <pclose@plt+0xaa14>
   1be28:	ldrb	r2, [r3, #-1]
   1be2c:	sub	r1, r3, #1
   1be30:	cmp	r2, #47	; 0x2f
   1be34:	beq	1be4c <pclose@plt+0xaa08>
   1be38:	mov	r3, r1
   1be3c:	cmp	r4, r3
   1be40:	bne	1be28 <pclose@plt+0xa9e4>
   1be44:	mov	r0, r4
   1be48:	pop	{r4, pc}
   1be4c:	mov	r4, r3
   1be50:	mov	r0, r4
   1be54:	pop	{r4, pc}
   1be58:	mov	r4, r0
   1be5c:	b	1be44 <pclose@plt+0xaa00>
   1be60:	ldr	r3, [pc, #112]	; 1bed8 <pclose@plt+0xaa94>
   1be64:	ldr	r3, [r3]
   1be68:	cmp	r3, #0
   1be6c:	beq	1be78 <pclose@plt+0xaa34>
   1be70:	mov	r0, #0
   1be74:	bx	lr
   1be78:	push	{r4, r5, r6, r7, r8, lr}
   1be7c:	bl	13a14 <pclose@plt+0x25d0>
   1be80:	mvn	r5, #0
   1be84:	mvn	r4, #0
   1be88:	cmp	r1, r5
   1be8c:	cmpeq	r0, r4
   1be90:	beq	1bec8 <pclose@plt+0xaa84>
   1be94:	mvn	r0, #1
   1be98:	bl	23360 <error@@Base+0x5bc>
   1be9c:	cmp	r1, r5
   1bea0:	cmpeq	r0, r4
   1bea4:	mov	r6, r0
   1bea8:	mov	r7, r1
   1beac:	beq	1bed0 <pclose@plt+0xaa8c>
   1beb0:	bl	13a14 <pclose@plt+0x25d0>
   1beb4:	cmp	r7, r1
   1beb8:	cmpeq	r6, r0
   1bebc:	moveq	r0, #1
   1bec0:	movne	r0, #0
   1bec4:	pop	{r4, r5, r6, r7, r8, pc}
   1bec8:	mov	r0, #0
   1becc:	pop	{r4, r5, r6, r7, r8, pc}
   1bed0:	mov	r0, #1
   1bed4:	pop	{r4, r5, r6, r7, r8, pc}
   1bed8:	ldrdeq	r3, [r4], -r8
   1bedc:	push	{r4, lr}
   1bee0:	bl	1be60 <pclose@plt+0xaa1c>
   1bee4:	cmp	r0, #0
   1bee8:	popeq	{r4, pc}
   1beec:	mov	r0, #0
   1bef0:	bl	23360 <error@@Base+0x5bc>
   1bef4:	adds	r2, r0, #1
   1bef8:	adc	r3, r1, #0
   1befc:	cmp	r3, #0
   1bf00:	cmpeq	r2, #1
   1bf04:	movls	r0, #1
   1bf08:	movhi	r0, #0
   1bf0c:	pop	{r4, pc}
   1bf10:	ldr	r3, [pc, #20]	; 1bf2c <pclose@plt+0xaae8>
   1bf14:	ldr	r2, [r3]
   1bf18:	cmp	r2, #0
   1bf1c:	bxeq	lr
   1bf20:	mov	r2, #0
   1bf24:	str	r2, [r3]
   1bf28:	b	1d6e0 <pclose@plt+0xc29c>
   1bf2c:	strdeq	r3, [r4], -r0
   1bf30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bf34:	mov	r7, r3
   1bf38:	ldr	r3, [pc, #972]	; 1c30c <pclose@plt+0xaec8>
   1bf3c:	sub	sp, sp, #20
   1bf40:	mov	r6, r2
   1bf44:	ldr	r3, [r3]
   1bf48:	ldr	r2, [sp, #56]	; 0x38
   1bf4c:	cmp	r3, #0
   1bf50:	mov	r5, r0
   1bf54:	str	r2, [sp, #12]
   1bf58:	ldr	r8, [sp, #60]	; 0x3c
   1bf5c:	ldr	r4, [sp, #64]	; 0x40
   1bf60:	bne	1c298 <pclose@plt+0xae54>
   1bf64:	cmp	r8, #0
   1bf68:	beq	1c06c <pclose@plt+0xac28>
   1bf6c:	ldr	r3, [pc, #924]	; 1c310 <pclose@plt+0xaecc>
   1bf70:	ldr	r3, [r3]
   1bf74:	cmp	r3, r5
   1bf78:	movle	r9, #1
   1bf7c:	bgt	1c06c <pclose@plt+0xac28>
   1bf80:	ldr	r3, [pc, #908]	; 1c314 <pclose@plt+0xaed0>
   1bf84:	ldr	r3, [r3]
   1bf88:	cmp	r3, #2
   1bf8c:	bne	1c0b4 <pclose@plt+0xac70>
   1bf90:	ldr	r2, [pc, #896]	; 1c318 <pclose@plt+0xaed4>
   1bf94:	ldr	r3, [pc, #896]	; 1c31c <pclose@plt+0xaed8>
   1bf98:	mov	r0, r6
   1bf9c:	ldr	r2, [r2]
   1bfa0:	ldr	r3, [r3]
   1bfa4:	mov	r1, r7
   1bfa8:	cmp	r3, #0
   1bfac:	lsl	r2, r2, #2
   1bfb0:	movne	r3, #1
   1bfb4:	mvneq	r3, #0
   1bfb8:	adds	sl, r6, r2
   1bfbc:	adc	fp, r7, r2, asr #31
   1bfc0:	str	r3, [sp]
   1bfc4:	mov	r2, sl
   1bfc8:	mov	r3, fp
   1bfcc:	bl	25954 <error@@Base+0x2bb0>
   1bfd0:	mov	r0, r6
   1bfd4:	mov	r1, r7
   1bfd8:	bl	25654 <error@@Base+0x28b0>
   1bfdc:	cmp	r9, #0
   1bfe0:	mov	r6, r0
   1bfe4:	mov	r7, r1
   1bfe8:	bne	1c0d8 <pclose@plt+0xac94>
   1bfec:	ldr	r8, [pc, #812]	; 1c320 <pclose@plt+0xaedc>
   1bff0:	ldr	r3, [r8]
   1bff4:	cmp	r3, #0
   1bff8:	beq	1c010 <pclose@plt+0xabcc>
   1bffc:	ldr	r3, [pc, #780]	; 1c310 <pclose@plt+0xaecc>
   1c000:	ldr	r3, [r3]
   1c004:	sub	r3, r3, #1
   1c008:	cmp	r3, r5
   1c00c:	ble	1c2c4 <pclose@plt+0xae80>
   1c010:	mvn	r0, #1
   1c014:	bl	23360 <error@@Base+0x5bc>
   1c018:	cmp	r1, r7
   1c01c:	cmpeq	r0, r6
   1c020:	beq	1c2ac <pclose@plt+0xae68>
   1c024:	bl	23474 <error@@Base+0x6d0>
   1c028:	mov	r0, r6
   1c02c:	mov	r1, r7
   1c030:	bl	233cc <error@@Base+0x628>
   1c034:	ldr	r3, [r8]
   1c038:	cmp	r3, #0
   1c03c:	bne	1c2f8 <pclose@plt+0xaeb4>
   1c040:	ldr	fp, [pc, #732]	; 1c324 <pclose@plt+0xaee0>
   1c044:	ldr	r3, [fp]
   1c048:	cmp	r3, #0
   1c04c:	movne	r3, #1
   1c050:	strne	r3, [sp, #12]
   1c054:	bne	1c0dc <pclose@plt+0xac98>
   1c058:	ldr	r0, [pc, #712]	; 1c328 <pclose@plt+0xaee4>
   1c05c:	bl	22aa8 <pclose@plt+0x11664>
   1c060:	mov	r3, #1
   1c064:	str	r3, [sp, #12]
   1c068:	b	1c0dc <pclose@plt+0xac98>
   1c06c:	ldr	r3, [pc, #696]	; 1c32c <pclose@plt+0xaee8>
   1c070:	ldr	r3, [r3]
   1c074:	cmp	r3, r5
   1c078:	movlt	r9, #1
   1c07c:	movge	r9, #0
   1c080:	cmp	r3, #0
   1c084:	movlt	r9, #0
   1c088:	cmp	r9, #0
   1c08c:	beq	1bf80 <pclose@plt+0xab3c>
   1c090:	ldr	r3, [pc, #632]	; 1c310 <pclose@plt+0xaecc>
   1c094:	ldr	r9, [r3]
   1c098:	ldr	r3, [pc, #628]	; 1c314 <pclose@plt+0xaed0>
   1c09c:	sub	r9, r9, #1
   1c0a0:	subs	r9, r9, r5
   1c0a4:	ldr	r3, [r3]
   1c0a8:	movne	r9, #1
   1c0ac:	cmp	r3, #2
   1c0b0:	beq	1bf90 <pclose@plt+0xab4c>
   1c0b4:	bl	2590c <error@@Base+0x2b68>
   1c0b8:	cmp	r0, #0
   1c0bc:	bne	1bf90 <pclose@plt+0xab4c>
   1c0c0:	ldr	r3, [pc, #616]	; 1c330 <pclose@plt+0xaeec>
   1c0c4:	ldr	r3, [r3]
   1c0c8:	cmp	r3, #0
   1c0cc:	bne	1bf90 <pclose@plt+0xab4c>
   1c0d0:	cmp	r9, #0
   1c0d4:	beq	1bfec <pclose@plt+0xaba8>
   1c0d8:	ldr	fp, [pc, #580]	; 1c324 <pclose@plt+0xaee0>
   1c0dc:	mov	r8, #0
   1c0e0:	ldr	sl, [pc, #588]	; 1c334 <pclose@plt+0xaef0>
   1c0e4:	b	1c114 <pclose@plt+0xacd0>
   1c0e8:	mov	r6, #0
   1c0ec:	mov	r7, #0
   1c0f0:	mov	r0, r6
   1c0f4:	mov	r1, r7
   1c0f8:	bl	233cc <error@@Base+0x628>
   1c0fc:	cmp	r9, #0
   1c100:	bne	1c110 <pclose@plt+0xaccc>
   1c104:	bl	229f8 <pclose@plt+0x115b4>
   1c108:	mov	r3, #1
   1c10c:	str	r3, [sl]
   1c110:	add	r8, r8, #1
   1c114:	subs	r5, r5, #1
   1c118:	bmi	1c220 <pclose@plt+0xaddc>
   1c11c:	cmp	r4, #0
   1c120:	ble	1c190 <pclose@plt+0xad4c>
   1c124:	subs	r4, r4, #1
   1c128:	beq	1c0e8 <pclose@plt+0xaca4>
   1c12c:	mov	r0, r6
   1c130:	mov	r1, r7
   1c134:	bl	233cc <error@@Base+0x628>
   1c138:	cmp	r9, #0
   1c13c:	bne	1c110 <pclose@plt+0xaccc>
   1c140:	and	r3, r6, r7
   1c144:	ldr	r2, [fp]
   1c148:	cmn	r3, #1
   1c14c:	moveq	r3, #1
   1c150:	movne	r3, #0
   1c154:	cmp	r2, #0
   1c158:	moveq	r3, #0
   1c15c:	cmp	r3, #0
   1c160:	beq	1c104 <pclose@plt+0xacc0>
   1c164:	ldr	r3, [pc, #436]	; 1c320 <pclose@plt+0xaedc>
   1c168:	ldr	r3, [r3]
   1c16c:	cmp	r3, #0
   1c170:	bne	1c184 <pclose@plt+0xad40>
   1c174:	ldr	r3, [pc, #444]	; 1c338 <pclose@plt+0xaef4>
   1c178:	ldr	r3, [r3]
   1c17c:	cmp	r3, #0
   1c180:	beq	1c270 <pclose@plt+0xae2c>
   1c184:	mvn	r6, #0
   1c188:	mvn	r7, #0
   1c18c:	b	1c104 <pclose@plt+0xacc0>
   1c190:	mov	r0, r6
   1c194:	mov	r1, r7
   1c198:	bl	1caa8 <pclose@plt+0xb664>
   1c19c:	bl	25654 <error@@Base+0x28b0>
   1c1a0:	mvn	r3, #0
   1c1a4:	mvn	r2, #0
   1c1a8:	cmp	r1, r3
   1c1ac:	cmpeq	r0, r2
   1c1b0:	mov	r6, r0
   1c1b4:	mov	r7, r1
   1c1b8:	bne	1c0f0 <pclose@plt+0xacac>
   1c1bc:	ldr	r3, [sp, #12]
   1c1c0:	cmp	r3, #0
   1c1c4:	bne	1c1dc <pclose@plt+0xad98>
   1c1c8:	ldr	r0, [sp, #12]
   1c1cc:	bl	23360 <error@@Base+0x5bc>
   1c1d0:	cmp	r1, r7
   1c1d4:	cmpeq	r0, r6
   1c1d8:	bne	1c220 <pclose@plt+0xaddc>
   1c1dc:	mov	r1, #0
   1c1e0:	mov	r0, r1
   1c1e4:	bl	236d4 <error@@Base+0x930>
   1c1e8:	cmp	r0, #0
   1c1ec:	bne	1c12c <pclose@plt+0xace8>
   1c1f0:	mov	r1, #1
   1c1f4:	mov	r0, r1
   1c1f8:	bl	236d4 <error@@Base+0x930>
   1c1fc:	cmp	r0, #0
   1c200:	bne	1c12c <pclose@plt+0xace8>
   1c204:	ldr	r3, [pc, #260]	; 1c310 <pclose@plt+0xaecc>
   1c208:	mov	r0, #2
   1c20c:	ldr	r1, [r3]
   1c210:	sub	r1, r1, #1
   1c214:	bl	236d4 <error@@Base+0x930>
   1c218:	cmp	r0, #0
   1c21c:	beq	1c12c <pclose@plt+0xace8>
   1c220:	cmp	r8, #0
   1c224:	bne	1c260 <pclose@plt+0xae1c>
   1c228:	ldr	r3, [fp, #4]
   1c22c:	cmp	r3, #0
   1c230:	beq	1c260 <pclose@plt+0xae1c>
   1c234:	ldr	r3, [pc, #256]	; 1c33c <pclose@plt+0xaef8>
   1c238:	ldr	r3, [r3]
   1c23c:	cmp	r3, #0
   1c240:	bne	1c2bc <pclose@plt+0xae78>
   1c244:	bl	12d64 <pclose@plt+0x1920>
   1c248:	mov	r3, #0
   1c24c:	mvn	r0, #0
   1c250:	str	r3, [fp]
   1c254:	add	sp, sp, #20
   1c258:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c25c:	b	1fd38 <pclose@plt+0xe8f4>
   1c260:	cmp	r9, #0
   1c264:	beq	1c248 <pclose@plt+0xae04>
   1c268:	bl	1d6e0 <pclose@plt+0xc29c>
   1c26c:	b	1c248 <pclose@plt+0xae04>
   1c270:	ldr	r3, [pc, #200]	; 1c340 <pclose@plt+0xaefc>
   1c274:	ldr	r3, [r3]
   1c278:	cmp	r3, #0
   1c27c:	bne	1c184 <pclose@plt+0xad40>
   1c280:	ldr	r2, [pc, #132]	; 1c30c <pclose@plt+0xaec8>
   1c284:	mov	r3, #1
   1c288:	mvn	r6, #0
   1c28c:	str	r3, [r2]
   1c290:	mvn	r7, #0
   1c294:	b	1c110 <pclose@plt+0xaccc>
   1c298:	ldr	r2, [pc, #108]	; 1c30c <pclose@plt+0xaec8>
   1c29c:	mov	r3, #0
   1c2a0:	str	r3, [r2]
   1c2a4:	bl	1d6e0 <pclose@plt+0xc29c>
   1c2a8:	b	1bf64 <pclose@plt+0xab20>
   1c2ac:	bl	2364c <error@@Base+0x8a8>
   1c2b0:	cmp	r0, #0
   1c2b4:	bne	1c024 <pclose@plt+0xabe0>
   1c2b8:	b	1c0d8 <pclose@plt+0xac94>
   1c2bc:	bl	12d34 <pclose@plt+0x18f0>
   1c2c0:	b	1c248 <pclose@plt+0xae04>
   1c2c4:	bl	13a14 <pclose@plt+0x25d0>
   1c2c8:	cmp	r1, r7
   1c2cc:	cmpeq	r0, r6
   1c2d0:	beq	1c010 <pclose@plt+0xabcc>
   1c2d4:	bl	23474 <error@@Base+0x6d0>
   1c2d8:	mov	r0, r6
   1c2dc:	mov	r1, r7
   1c2e0:	bl	233cc <error@@Base+0x628>
   1c2e4:	bl	12d84 <pclose@plt+0x1940>
   1c2e8:	bl	12c88 <pclose@plt+0x1844>
   1c2ec:	mov	r3, #1
   1c2f0:	str	r3, [sp, #12]
   1c2f4:	b	1c010 <pclose@plt+0xabcc>
   1c2f8:	bl	12d84 <pclose@plt+0x1940>
   1c2fc:	mov	r3, #1
   1c300:	str	r3, [sp, #12]
   1c304:	bl	12c88 <pclose@plt+0x1844>
   1c308:	b	1c0d8 <pclose@plt+0xac94>
   1c30c:	strdeq	r3, [r4], -r0
   1c310:	muleq	r4, ip, r9
   1c314:	andeq	r3, r4, r4, lsl #21
   1c318:	andeq	r0, r4, r0, ror sl
   1c31c:	ldrdeq	r3, [r4], -r8
   1c320:	andeq	r3, r4, r4, lsr #20
   1c324:	andeq	pc, r3, ip, lsr #6
   1c328:	andeq	r8, r2, r8, lsr #21
   1c32c:	andeq	r3, r4, ip, ror sl
   1c330:	andeq	r3, r4, r8, lsr #20
   1c334:	strdeq	r3, [r4], -r8
   1c338:	andeq	r2, r4, r8, lsl #22
   1c33c:	andeq	r3, r4, ip, lsr sl
   1c340:	andeq	r2, r4, r4, asr #22
   1c344:	ldr	r1, [pc, #552]	; 1c574 <pclose@plt+0xb130>
   1c348:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c34c:	mov	r5, r3
   1c350:	ldr	r3, [r1]
   1c354:	sub	sp, sp, #12
   1c358:	cmp	r3, #0
   1c35c:	mov	r6, r0
   1c360:	mov	r4, r2
   1c364:	ldr	r9, [sp, #48]	; 0x30
   1c368:	ldr	r8, [sp, #52]	; 0x34
   1c36c:	bne	1c508 <pclose@plt+0xb0c4>
   1c370:	ldr	r3, [pc, #512]	; 1c578 <pclose@plt+0xb134>
   1c374:	ldr	r3, [r3]
   1c378:	cmp	r3, #0
   1c37c:	movne	r3, #0
   1c380:	bne	1c394 <pclose@plt+0xaf50>
   1c384:	ldr	r3, [pc, #496]	; 1c57c <pclose@plt+0xb138>
   1c388:	ldr	r3, [r3]
   1c38c:	cmp	r3, #0
   1c390:	blt	1c540 <pclose@plt+0xb0fc>
   1c394:	cmp	r6, r3
   1c398:	movgt	r8, #1
   1c39c:	bgt	1c3a8 <pclose@plt+0xaf64>
   1c3a0:	cmp	r8, #0
   1c3a4:	bne	1c4a0 <pclose@plt+0xb05c>
   1c3a8:	ldr	r3, [pc, #464]	; 1c580 <pclose@plt+0xb13c>
   1c3ac:	ldr	r3, [r3]
   1c3b0:	cmp	r3, #2
   1c3b4:	bne	1c4c4 <pclose@plt+0xb080>
   1c3b8:	ldr	r3, [pc, #452]	; 1c584 <pclose@plt+0xb140>
   1c3bc:	ldr	r0, [r3]
   1c3c0:	add	r0, r0, r0, lsl #1
   1c3c4:	cmp	r4, r0
   1c3c8:	asr	fp, r0, #31
   1c3cc:	sbcs	r3, r5, fp
   1c3d0:	mov	sl, r0
   1c3d4:	movlt	r1, #0
   1c3d8:	movlt	r0, #0
   1c3dc:	bge	1c494 <pclose@plt+0xb050>
   1c3e0:	mvn	r3, #0
   1c3e4:	str	r3, [sp]
   1c3e8:	mov	r2, r4
   1c3ec:	mov	r3, r5
   1c3f0:	bl	25954 <error@@Base+0x2bb0>
   1c3f4:	mov	r7, #0
   1c3f8:	subs	r6, r6, #1
   1c3fc:	mov	r0, r4
   1c400:	mov	r1, r5
   1c404:	bmi	1c454 <pclose@plt+0xb010>
   1c408:	bl	256c8 <error@@Base+0x2924>
   1c40c:	bl	1ceac <pclose@plt+0xba68>
   1c410:	and	r3, r0, r1
   1c414:	cmp	r9, #0
   1c418:	cmneq	r3, #1
   1c41c:	mov	r4, r0
   1c420:	mov	r5, r1
   1c424:	beq	1c454 <pclose@plt+0xb010>
   1c428:	bl	23424 <error@@Base+0x680>
   1c42c:	cmp	r8, #0
   1c430:	add	r7, r7, #1
   1c434:	bne	1c3f8 <pclose@plt+0xafb4>
   1c438:	bl	12c88 <pclose@plt+0x1844>
   1c43c:	bl	12ca4 <pclose@plt+0x1860>
   1c440:	bl	229f8 <pclose@plt+0x115b4>
   1c444:	subs	r6, r6, #1
   1c448:	mov	r0, r4
   1c44c:	mov	r1, r5
   1c450:	bpl	1c408 <pclose@plt+0xafc4>
   1c454:	cmp	r7, #0
   1c458:	bne	1c46c <pclose@plt+0xb028>
   1c45c:	ldr	r3, [pc, #292]	; 1c588 <pclose@plt+0xb144>
   1c460:	ldr	r3, [r3, #4]
   1c464:	cmp	r3, #0
   1c468:	bne	1c4e4 <pclose@plt+0xb0a0>
   1c46c:	cmp	r8, #0
   1c470:	bne	1c518 <pclose@plt+0xb0d4>
   1c474:	ldr	r3, [pc, #272]	; 1c58c <pclose@plt+0xb148>
   1c478:	ldr	r3, [r3]
   1c47c:	cmp	r3, #0
   1c480:	beq	1c52c <pclose@plt+0xb0e8>
   1c484:	mvn	r0, #0
   1c488:	add	sp, sp, #12
   1c48c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c490:	b	1fd38 <pclose@plt+0xe8f4>
   1c494:	subs	r0, r4, sl
   1c498:	sbc	r1, r5, fp
   1c49c:	b	1c3e0 <pclose@plt+0xaf9c>
   1c4a0:	ldr	r3, [pc, #232]	; 1c590 <pclose@plt+0xb14c>
   1c4a4:	ldr	r8, [r3]
   1c4a8:	ldr	r3, [pc, #208]	; 1c580 <pclose@plt+0xb13c>
   1c4ac:	cmp	r8, r6
   1c4b0:	movgt	r8, #0
   1c4b4:	ldr	r3, [r3]
   1c4b8:	movle	r8, #1
   1c4bc:	cmp	r3, #2
   1c4c0:	beq	1c3b8 <pclose@plt+0xaf74>
   1c4c4:	bl	2590c <error@@Base+0x2b68>
   1c4c8:	cmp	r0, #0
   1c4cc:	bne	1c3b8 <pclose@plt+0xaf74>
   1c4d0:	ldr	r3, [pc, #188]	; 1c594 <pclose@plt+0xb150>
   1c4d4:	ldr	r3, [r3]
   1c4d8:	cmp	r3, #0
   1c4dc:	bne	1c3b8 <pclose@plt+0xaf74>
   1c4e0:	b	1c3f4 <pclose@plt+0xafb0>
   1c4e4:	ldr	r3, [pc, #172]	; 1c598 <pclose@plt+0xb154>
   1c4e8:	ldr	r3, [r3]
   1c4ec:	cmp	r3, #0
   1c4f0:	bne	1c560 <pclose@plt+0xb11c>
   1c4f4:	bl	12d64 <pclose@plt+0x1920>
   1c4f8:	mvn	r0, #0
   1c4fc:	add	sp, sp, #12
   1c500:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c504:	b	1fd38 <pclose@plt+0xe8f4>
   1c508:	mov	r3, #0
   1c50c:	str	r3, [r1]
   1c510:	bl	1d6e0 <pclose@plt+0xc29c>
   1c514:	b	1c370 <pclose@plt+0xaf2c>
   1c518:	bl	1d6e0 <pclose@plt+0xc29c>
   1c51c:	mvn	r0, #0
   1c520:	add	sp, sp, #12
   1c524:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c528:	b	1fd38 <pclose@plt+0xe8f4>
   1c52c:	bl	12cc8 <pclose@plt+0x1884>
   1c530:	mvn	r0, #0
   1c534:	add	sp, sp, #12
   1c538:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c53c:	b	1fd38 <pclose@plt+0xe8f4>
   1c540:	ldr	r3, [pc, #84]	; 1c59c <pclose@plt+0xb158>
   1c544:	ldr	r3, [r3]
   1c548:	cmp	r3, #0
   1c54c:	ldrne	r3, [pc, #60]	; 1c590 <pclose@plt+0xb14c>
   1c550:	ldreq	r3, [pc, #72]	; 1c5a0 <pclose@plt+0xb15c>
   1c554:	ldrne	r3, [r3]
   1c558:	subne	r3, r3, #2
   1c55c:	b	1c394 <pclose@plt+0xaf50>
   1c560:	bl	12d34 <pclose@plt+0x18f0>
   1c564:	mvn	r0, #0
   1c568:	add	sp, sp, #12
   1c56c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c570:	b	1fd38 <pclose@plt+0xe8f4>
   1c574:	strdeq	r3, [r4], -r0
   1c578:	andeq	r0, r4, r4, ror #20
   1c57c:	andeq	r3, r4, ip, lsl sl
   1c580:	andeq	r3, r4, r4, lsl #21
   1c584:	andeq	r0, r4, r0, ror sl
   1c588:	andeq	pc, r3, ip, lsr #6
   1c58c:	andeq	r3, r4, r8, ror sl
   1c590:	muleq	r4, ip, r9
   1c594:	andeq	r3, r4, r8, lsr #20
   1c598:	andeq	r3, r4, ip, lsr sl
   1c59c:	andeq	r3, r4, r4, lsr #20
   1c5a0:	andeq	r2, r0, r0, lsl r7
   1c5a4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c5a8:	sub	sp, sp, #24
   1c5ac:	mov	r5, r0
   1c5b0:	mov	r4, r1
   1c5b4:	mov	r6, r2
   1c5b8:	bl	223a4 <pclose@plt+0x10f60>
   1c5bc:	cmp	r0, #0
   1c5c0:	beq	1c5d0 <pclose@plt+0xb18c>
   1c5c4:	bl	1be60 <pclose@plt+0xaa1c>
   1c5c8:	cmp	r0, #0
   1c5cc:	bne	1c668 <pclose@plt+0xb224>
   1c5d0:	mvn	r0, #1
   1c5d4:	bl	23360 <error@@Base+0x5bc>
   1c5d8:	mov	r3, r1
   1c5dc:	mvn	r1, #0
   1c5e0:	mov	r2, r0
   1c5e4:	cmp	r3, r1
   1c5e8:	mvn	r0, #0
   1c5ec:	cmpeq	r2, r0
   1c5f0:	bne	1c64c <pclose@plt+0xb208>
   1c5f4:	cmp	r4, #0
   1c5f8:	bne	1c628 <pclose@plt+0xb1e4>
   1c5fc:	ldr	r3, [pc, #252]	; 1c700 <pclose@plt+0xb2bc>
   1c600:	ldr	r3, [r3]
   1c604:	cmp	r3, #0
   1c608:	bne	1c6a0 <pclose@plt+0xb25c>
   1c60c:	ldr	r3, [pc, #240]	; 1c704 <pclose@plt+0xb2c0>
   1c610:	ldr	r3, [r3]
   1c614:	cmp	r3, #0
   1c618:	bne	1c694 <pclose@plt+0xb250>
   1c61c:	add	sp, sp, #24
   1c620:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c624:	b	12d64 <pclose@plt+0x1920>
   1c628:	ldr	r1, [pc, #216]	; 1c708 <pclose@plt+0xb2c4>
   1c62c:	mov	r0, #2
   1c630:	strd	r2, [sp, #16]
   1c634:	ldr	r1, [r1]
   1c638:	sub	r1, r1, #1
   1c63c:	bl	236d4 <error@@Base+0x930>
   1c640:	cmp	r0, #0
   1c644:	bne	1c5fc <pclose@plt+0xb1b8>
   1c648:	ldrd	r2, [sp, #16]
   1c64c:	mov	r1, #0
   1c650:	stm	sp, {r4, r6}
   1c654:	mov	r0, r5
   1c658:	str	r1, [sp, #8]
   1c65c:	bl	1bf30 <pclose@plt+0xaaec>
   1c660:	add	sp, sp, #24
   1c664:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c668:	bl	143c0 <pclose@plt+0x2f7c>
   1c66c:	ands	r7, r0, #8
   1c670:	bne	1c5d0 <pclose@plt+0xb18c>
   1c674:	mov	r0, #1
   1c678:	bl	1a9fc <pclose@plt+0x95b8>
   1c67c:	cmp	r0, #0
   1c680:	beq	1c660 <pclose@plt+0xb21c>
   1c684:	mov	r0, r7
   1c688:	add	sp, sp, #24
   1c68c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c690:	b	11a94 <pclose@plt+0x650>
   1c694:	add	sp, sp, #24
   1c698:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c69c:	b	12d34 <pclose@plt+0x18f0>
   1c6a0:	bl	2364c <error@@Base+0x8a8>
   1c6a4:	subs	r7, r0, #0
   1c6a8:	movne	r2, #0
   1c6ac:	movne	r3, #0
   1c6b0:	bne	1c64c <pclose@plt+0xb208>
   1c6b4:	mov	sl, #1
   1c6b8:	mvn	r8, #0
   1c6bc:	mvn	r9, #0
   1c6c0:	mov	r0, #0
   1c6c4:	bl	23360 <error@@Base+0x5bc>
   1c6c8:	str	r7, [sp, #4]
   1c6cc:	str	sl, [sp]
   1c6d0:	mov	r2, r0
   1c6d4:	mov	r3, r1
   1c6d8:	mov	r0, #1
   1c6dc:	bl	1c344 <pclose@plt+0xaf00>
   1c6e0:	mvn	r0, #1
   1c6e4:	bl	23360 <error@@Base+0x5bc>
   1c6e8:	cmp	r1, r9
   1c6ec:	cmpeq	r0, r8
   1c6f0:	mov	r2, r0
   1c6f4:	mov	r3, r1
   1c6f8:	beq	1c6c0 <pclose@plt+0xb27c>
   1c6fc:	b	1c64c <pclose@plt+0xb208>
   1c700:	ldrdeq	r3, [r4], -r8
   1c704:	andeq	r3, r4, ip, lsr sl
   1c708:	muleq	r4, ip, r9
   1c70c:	push	{r4, r5, r6, r7, r8, lr}
   1c710:	mov	r7, r0
   1c714:	sub	sp, sp, #8
   1c718:	mov	r0, #0
   1c71c:	mov	r8, r2
   1c720:	mov	r6, r1
   1c724:	bl	23360 <error@@Base+0x5bc>
   1c728:	mvn	r3, #0
   1c72c:	mvn	r2, #0
   1c730:	cmp	r1, r3
   1c734:	cmpeq	r0, r2
   1c738:	mov	r4, r0
   1c73c:	mov	r5, r1
   1c740:	bne	1c778 <pclose@plt+0xb334>
   1c744:	cmp	r6, #0
   1c748:	bne	1c768 <pclose@plt+0xb324>
   1c74c:	ldr	r3, [pc, #76]	; 1c7a0 <pclose@plt+0xb35c>
   1c750:	ldr	r3, [r3]
   1c754:	cmp	r3, #0
   1c758:	bne	1c794 <pclose@plt+0xb350>
   1c75c:	add	sp, sp, #8
   1c760:	pop	{r4, r5, r6, r7, r8, lr}
   1c764:	b	12d64 <pclose@plt+0x1920>
   1c768:	mvn	r0, #0
   1c76c:	bl	23360 <error@@Base+0x5bc>
   1c770:	orrs	r3, r0, r1
   1c774:	beq	1c74c <pclose@plt+0xb308>
   1c778:	stm	sp, {r6, r8}
   1c77c:	mov	r2, r4
   1c780:	mov	r3, r5
   1c784:	mov	r0, r7
   1c788:	bl	1c344 <pclose@plt+0xaf00>
   1c78c:	add	sp, sp, #8
   1c790:	pop	{r4, r5, r6, r7, r8, pc}
   1c794:	add	sp, sp, #8
   1c798:	pop	{r4, r5, r6, r7, r8, lr}
   1c79c:	b	12d34 <pclose@plt+0x18f0>
   1c7a0:	andeq	r3, r4, ip, lsr sl
   1c7a4:	ldr	r3, [pc, #72]	; 1c7f4 <pclose@plt+0xb3b0>
   1c7a8:	ldr	r3, [r3]
   1c7ac:	cmp	r3, #0
   1c7b0:	bne	1c7e4 <pclose@plt+0xb3a0>
   1c7b4:	ldr	r3, [pc, #60]	; 1c7f8 <pclose@plt+0xb3b4>
   1c7b8:	ldr	r0, [r3]
   1c7bc:	cmp	r0, #0
   1c7c0:	bxge	lr
   1c7c4:	ldr	r3, [pc, #48]	; 1c7fc <pclose@plt+0xb3b8>
   1c7c8:	ldr	r3, [r3]
   1c7cc:	cmp	r3, #0
   1c7d0:	beq	1c7ec <pclose@plt+0xb3a8>
   1c7d4:	ldr	r3, [pc, #36]	; 1c800 <pclose@plt+0xb3bc>
   1c7d8:	ldr	r0, [r3]
   1c7dc:	sub	r0, r0, #2
   1c7e0:	bx	lr
   1c7e4:	mov	r0, #0
   1c7e8:	bx	lr
   1c7ec:	ldr	r0, [pc, #16]	; 1c804 <pclose@plt+0xb3c0>
   1c7f0:	bx	lr
   1c7f4:	andeq	r0, r4, r4, ror #20
   1c7f8:	andeq	r3, r4, ip, lsl sl
   1c7fc:	andeq	r3, r4, r4, lsr #20
   1c800:	muleq	r4, ip, r9
   1c804:	andeq	r2, r0, r0, lsl r7
   1c808:	push	{r4, lr}
   1c80c:	subs	r4, r0, #0
   1c810:	popeq	{r4, pc}
   1c814:	bl	206e4 <pclose@plt+0xf2a0>
   1c818:	ldr	r3, [pc, #144]	; 1c8b0 <pclose@plt+0xb46c>
   1c81c:	ldr	r1, [pc, #144]	; 1c8b4 <pclose@plt+0xb470>
   1c820:	ldr	r2, [r3]
   1c824:	cmp	r2, r4
   1c828:	ldr	r2, [r4, #4]
   1c82c:	beq	1c888 <pclose@plt+0xb444>
   1c830:	ldr	r3, [r4]
   1c834:	str	r2, [r3, #4]
   1c838:	ldr	r2, [r4, #4]
   1c83c:	str	r3, [r2]
   1c840:	ldr	r3, [r4]
   1c844:	cmp	r3, r1
   1c848:	beq	1c864 <pclose@plt+0xb420>
   1c84c:	ldr	r2, [r3, #16]
   1c850:	sub	r2, r2, #1
   1c854:	str	r2, [r3, #16]
   1c858:	ldr	r3, [r3]
   1c85c:	cmp	r3, r1
   1c860:	bne	1c84c <pclose@plt+0xb408>
   1c864:	ldr	r2, [pc, #76]	; 1c8b8 <pclose@plt+0xb474>
   1c868:	ldr	r0, [r4, #8]
   1c86c:	ldr	r3, [r2]
   1c870:	sub	r3, r3, #1
   1c874:	str	r3, [r2]
   1c878:	bl	11144 <free@plt>
   1c87c:	mov	r0, r4
   1c880:	pop	{r4, lr}
   1c884:	b	11144 <free@plt>
   1c888:	cmp	r2, r1
   1c88c:	cmpne	r2, #0
   1c890:	movne	r0, r2
   1c894:	bne	1c8a8 <pclose@plt+0xb464>
   1c898:	ldr	r0, [r4]
   1c89c:	cmp	r0, #0
   1c8a0:	cmpne	r0, r1
   1c8a4:	moveq	r0, #0
   1c8a8:	str	r0, [r3]
   1c8ac:	b	1c830 <pclose@plt+0xb3ec>
   1c8b0:	andeq	pc, r3, r0, lsl #23
   1c8b4:	andeq	pc, r3, r8, lsr r3	; <UNPREDICTABLE>
   1c8b8:	andeq	r0, r4, r8, ror #20
   1c8bc:	ldr	r3, [pc, #20]	; 1c8d8 <pclose@plt+0xb494>
   1c8c0:	cmp	r0, #0
   1c8c4:	moveq	r0, r3
   1c8c8:	ldr	r0, [r0]
   1c8cc:	cmp	r0, r3
   1c8d0:	moveq	r0, #0
   1c8d4:	bx	lr
   1c8d8:	andeq	pc, r3, r8, lsr r3	; <UNPREDICTABLE>
   1c8dc:	ldr	r3, [pc, #20]	; 1c8f8 <pclose@plt+0xb4b4>
   1c8e0:	cmp	r0, #0
   1c8e4:	moveq	r0, r3
   1c8e8:	ldr	r0, [r0, #4]
   1c8ec:	cmp	r0, r3
   1c8f0:	moveq	r0, #0
   1c8f4:	bx	lr
   1c8f8:	andeq	pc, r3, r8, lsr r3	; <UNPREDICTABLE>
   1c8fc:	ldr	r3, [pc, #40]	; 1c92c <pclose@plt+0xb4e8>
   1c900:	subs	r2, r0, #0
   1c904:	moveq	r2, r3
   1c908:	ldr	r0, [r2, #4]
   1c90c:	cmp	r0, #0
   1c910:	cmpne	r0, r3
   1c914:	bxne	lr
   1c918:	ldr	r0, [r2]
   1c91c:	cmp	r0, r3
   1c920:	cmpne	r0, #0
   1c924:	moveq	r0, #0
   1c928:	bx	lr
   1c92c:	andeq	pc, r3, r8, lsr r3	; <UNPREDICTABLE>
   1c930:	ldr	r3, [pc, #4]	; 1c93c <pclose@plt+0xb4f8>
   1c934:	ldr	r0, [r3]
   1c938:	bx	lr
   1c93c:	andeq	r0, r4, r8, ror #20
   1c940:	push	{r4, r5, r6, r7, r8, lr}
   1c944:	mov	r6, r0
   1c948:	ldr	r5, [pc, #220]	; 1ca2c <pclose@plt+0xb5e8>
   1c94c:	mov	r7, r1
   1c950:	ldr	r4, [r5]
   1c954:	cmp	r4, r5
   1c958:	bne	1c96c <pclose@plt+0xb528>
   1c95c:	b	1c988 <pclose@plt+0xb544>
   1c960:	ldr	r4, [r4]
   1c964:	cmp	r4, r5
   1c968:	beq	1c988 <pclose@plt+0xb544>
   1c96c:	ldr	r1, [r4, #8]
   1c970:	mov	r0, r6
   1c974:	bl	110f0 <strcmp@plt>
   1c978:	cmp	r0, #0
   1c97c:	bne	1c960 <pclose@plt+0xb51c>
   1c980:	mov	r0, r4
   1c984:	pop	{r4, r5, r6, r7, r8, pc}
   1c988:	mov	r1, #48	; 0x30
   1c98c:	mov	r0, #1
   1c990:	bl	11b0c <pclose@plt+0x6c8>
   1c994:	mov	r4, r0
   1c998:	mov	r0, r6
   1c99c:	bl	11b20 <pclose@plt+0x6dc>
   1c9a0:	mov	r3, #0
   1c9a4:	ldr	r2, [pc, #128]	; 1ca2c <pclose@plt+0xb5e8>
   1c9a8:	cmp	r7, r3
   1c9ac:	moveq	r7, r2
   1c9b0:	strb	r3, [r4, #24]
   1c9b4:	ldr	r2, [r7]
   1c9b8:	str	r3, [r4, #20]
   1c9bc:	str	r2, [r4]
   1c9c0:	ldr	r1, [r7]
   1c9c4:	mvn	r2, #0
   1c9c8:	str	r3, [r4, #12]
   1c9cc:	mvn	r3, #0
   1c9d0:	str	r7, [r4, #4]
   1c9d4:	strd	r2, [r4, #32]
   1c9d8:	ldr	r2, [r7, #16]
   1c9dc:	add	r2, r2, #1
   1c9e0:	str	r0, [r4, #8]
   1c9e4:	str	r4, [r1, #4]
   1c9e8:	str	r4, [r7]
   1c9ec:	ldr	r3, [r4]
   1c9f0:	str	r2, [r4, #16]
   1c9f4:	cmp	r3, r5
   1c9f8:	beq	1ca14 <pclose@plt+0xb5d0>
   1c9fc:	ldr	r2, [r3, #16]
   1ca00:	add	r2, r2, #1
   1ca04:	str	r2, [r3, #16]
   1ca08:	ldr	r3, [r3]
   1ca0c:	cmp	r3, r5
   1ca10:	bne	1c9fc <pclose@plt+0xb5b8>
   1ca14:	ldr	r2, [pc, #20]	; 1ca30 <pclose@plt+0xb5ec>
   1ca18:	mov	r0, r4
   1ca1c:	ldr	r3, [r2]
   1ca20:	add	r3, r3, #1
   1ca24:	str	r3, [r2]
   1ca28:	pop	{r4, r5, r6, r7, r8, pc}
   1ca2c:	andeq	pc, r3, r8, lsr r3	; <UNPREDICTABLE>
   1ca30:	andeq	r0, r4, r8, ror #20
   1ca34:	cmp	r0, #0
   1ca38:	ldrne	r0, [r0, #8]
   1ca3c:	bx	lr
   1ca40:	ldr	r0, [r0, #16]
   1ca44:	bx	lr
   1ca48:	add	ip, r0, #32
   1ca4c:	ldm	r1, {r0, r1, r2, r3}
   1ca50:	stm	ip, {r0, r1, r2, r3}
   1ca54:	bx	lr
   1ca58:	add	r0, r0, #32
   1ca5c:	mov	ip, r1
   1ca60:	ldm	r0, {r0, r1, r2, r3}
   1ca64:	stm	ip, {r0, r1, r2, r3}
   1ca68:	bx	lr
   1ca6c:	mov	r3, #1
   1ca70:	strb	r3, [r0, #24]
   1ca74:	bx	lr
   1ca78:	ldrb	r0, [r0, #24]
   1ca7c:	bx	lr
   1ca80:	ldr	r3, [r0, #20]
   1ca84:	add	r1, r3, r1
   1ca88:	str	r1, [r0, #20]
   1ca8c:	bx	lr
   1ca90:	ldr	r0, [r0, #20]
   1ca94:	bx	lr
   1ca98:	ldr	r0, [r0, #12]
   1ca9c:	bx	lr
   1caa0:	str	r1, [r0, #12]
   1caa4:	bx	lr
   1caa8:	mvn	r3, #0
   1caac:	mvn	r2, #0
   1cab0:	cmp	r1, r3
   1cab4:	cmpeq	r0, r2
   1cab8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cabc:	sub	sp, sp, #12
   1cac0:	beq	1cc00 <pclose@plt+0xb7bc>
   1cac4:	ldr	sl, [pc, #956]	; 1ce88 <pclose@plt+0xba44>
   1cac8:	mov	r8, r0
   1cacc:	mov	r9, r1
   1cad0:	ldr	r3, [pc, #948]	; 1ce8c <pclose@plt+0xba48>
   1cad4:	ldr	r3, [r3]
   1cad8:	cmp	r3, #2
   1cadc:	beq	1caec <pclose@plt+0xb6a8>
   1cae0:	bl	2590c <error@@Base+0x2b68>
   1cae4:	cmp	r0, #0
   1cae8:	beq	1cc14 <pclose@plt+0xb7d0>
   1caec:	ldr	r2, [pc, #924]	; 1ce90 <pclose@plt+0xba4c>
   1caf0:	ldr	r3, [pc, #924]	; 1ce94 <pclose@plt+0xba50>
   1caf4:	ldr	r2, [r2]
   1caf8:	ldr	r3, [r3]
   1cafc:	add	r2, r2, r2, lsl #1
   1cb00:	cmp	r3, #0
   1cb04:	movne	r3, #1
   1cb08:	mvneq	r3, #0
   1cb0c:	adds	r0, r8, r2
   1cb10:	adc	r1, r9, r2, asr #31
   1cb14:	str	r3, [sp]
   1cb18:	mov	r2, r0
   1cb1c:	mov	r3, r1
   1cb20:	mov	r0, r8
   1cb24:	mov	r1, r9
   1cb28:	bl	25954 <error@@Base+0x2bb0>
   1cb2c:	mov	r0, r8
   1cb30:	mov	r1, r9
   1cb34:	bl	25654 <error@@Base+0x28b0>
   1cb38:	mov	r8, r0
   1cb3c:	mov	r9, r1
   1cb40:	mov	r0, r8
   1cb44:	mov	r1, r9
   1cb48:	bl	13bf4 <pclose@plt+0x27b0>
   1cb4c:	cmp	r0, #0
   1cb50:	bne	1cc00 <pclose@plt+0xb7bc>
   1cb54:	ldr	r3, [sl]
   1cb58:	tst	r3, #3
   1cb5c:	bne	1cc00 <pclose@plt+0xb7bc>
   1cb60:	mov	r6, r8
   1cb64:	mov	r7, r9
   1cb68:	b	1cb88 <pclose@plt+0xb744>
   1cb6c:	cmp	r0, #10
   1cb70:	beq	1ccfc <pclose@plt+0xb8b8>
   1cb74:	ldr	r3, [sl]
   1cb78:	subs	r6, r6, #1
   1cb7c:	sbc	r7, r7, #0
   1cb80:	tst	r3, #3
   1cb84:	bne	1cc00 <pclose@plt+0xb7bc>
   1cb88:	bl	13f60 <pclose@plt+0x2b1c>
   1cb8c:	cmn	r0, #1
   1cb90:	bne	1cb6c <pclose@plt+0xb728>
   1cb94:	bl	1dd04 <pclose@plt+0xc8c0>
   1cb98:	mov	r0, r6
   1cb9c:	mov	r1, r7
   1cba0:	bl	1dd50 <pclose@plt+0xc90c>
   1cba4:	mov	r0, r6
   1cba8:	mov	r1, r7
   1cbac:	bl	13bf4 <pclose@plt+0x27b0>
   1cbb0:	mov	r4, r6
   1cbb4:	mov	r5, r7
   1cbb8:	cmp	r4, r8
   1cbbc:	sbcs	r3, r5, r9
   1cbc0:	blt	1cbf4 <pclose@plt+0xb7b0>
   1cbc4:	b	1cc28 <pclose@plt+0xb7e4>
   1cbc8:	bl	13ad8 <pclose@plt+0x2694>
   1cbcc:	mov	r2, r4
   1cbd0:	mov	r3, r5
   1cbd4:	bl	1edf0 <pclose@plt+0xd9ac>
   1cbd8:	adds	r4, r4, #1
   1cbdc:	adc	r5, r5, #0
   1cbe0:	cmp	r0, #0
   1cbe4:	bgt	1cd04 <pclose@plt+0xb8c0>
   1cbe8:	cmp	r9, r5
   1cbec:	cmpeq	r8, r4
   1cbf0:	beq	1cc28 <pclose@plt+0xb7e4>
   1cbf4:	ldr	r3, [sl]
   1cbf8:	tst	r3, #3
   1cbfc:	beq	1cbc8 <pclose@plt+0xb784>
   1cc00:	bl	1f2f8 <pclose@plt+0xdeb4>
   1cc04:	mvn	r0, #0
   1cc08:	mov	r1, r0
   1cc0c:	add	sp, sp, #12
   1cc10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cc14:	ldr	r3, [pc, #636]	; 1ce98 <pclose@plt+0xba54>
   1cc18:	ldr	r3, [r3]
   1cc1c:	cmp	r3, #0
   1cc20:	bne	1caec <pclose@plt+0xb6a8>
   1cc24:	b	1cb40 <pclose@plt+0xb6fc>
   1cc28:	bl	1f084 <pclose@plt+0xdc40>
   1cc2c:	bl	1e440 <pclose@plt+0xcffc>
   1cc30:	bl	13ad8 <pclose@plt+0x2694>
   1cc34:	cmn	r0, #1
   1cc38:	mov	r5, r0
   1cc3c:	beq	1cc00 <pclose@plt+0xb7bc>
   1cc40:	ldr	r3, [sl]
   1cc44:	cmp	r0, #13
   1cc48:	cmpne	r0, #10
   1cc4c:	moveq	r4, #1
   1cc50:	movne	r4, #0
   1cc54:	tst	r3, #3
   1cc58:	bne	1cc00 <pclose@plt+0xb7bc>
   1cc5c:	cmp	r0, #10
   1cc60:	bne	1cc88 <pclose@plt+0xb844>
   1cc64:	b	1cd2c <pclose@plt+0xb8e8>
   1cc68:	bl	13ad8 <pclose@plt+0x2694>
   1cc6c:	ldr	r3, [sl]
   1cc70:	tst	r3, #3
   1cc74:	mov	r5, r0
   1cc78:	bne	1cc00 <pclose@plt+0xb7bc>
   1cc7c:	cmn	r5, #1
   1cc80:	cmpne	r5, #10
   1cc84:	beq	1cd2c <pclose@plt+0xb8e8>
   1cc88:	cmp	r5, #13
   1cc8c:	movne	r4, #0
   1cc90:	bl	13a88 <pclose@plt+0x2644>
   1cc94:	subs	r2, r0, #1
   1cc98:	sbc	r3, r1, #0
   1cc9c:	mov	r0, r5
   1cca0:	bl	1edf0 <pclose@plt+0xd9ac>
   1cca4:	cmp	r0, #0
   1cca8:	ble	1cc68 <pclose@plt+0xb824>
   1ccac:	ldr	r3, [pc, #488]	; 1ce9c <pclose@plt+0xba58>
   1ccb0:	mov	r5, r0
   1ccb4:	ldr	fp, [r3]
   1ccb8:	cmp	fp, #0
   1ccbc:	bne	1ccec <pclose@plt+0xb8a8>
   1ccc0:	ldr	r3, [pc, #472]	; 1cea0 <pclose@plt+0xba5c>
   1ccc4:	ldr	r3, [r3]
   1ccc8:	cmp	r3, #0
   1cccc:	bgt	1ccec <pclose@plt+0xb8a8>
   1ccd0:	b	1cdd4 <pclose@plt+0xb990>
   1ccd4:	bl	13ad8 <pclose@plt+0x2694>
   1ccd8:	cmp	r0, #10
   1ccdc:	cmnne	r0, #1
   1cce0:	movne	r0, #1
   1cce4:	moveq	r0, #0
   1cce8:	beq	1cdb4 <pclose@plt+0xb970>
   1ccec:	ldr	r3, [sl]
   1ccf0:	tst	r3, #3
   1ccf4:	beq	1ccd4 <pclose@plt+0xb890>
   1ccf8:	b	1cc00 <pclose@plt+0xb7bc>
   1ccfc:	bl	13ad8 <pclose@plt+0x2694>
   1cd00:	b	1cb94 <pclose@plt+0xb750>
   1cd04:	mov	fp, r0
   1cd08:	bl	1e440 <pclose@plt+0xcffc>
   1cd0c:	subs	r4, r4, fp
   1cd10:	sbc	r5, r5, fp, asr #31
   1cd14:	sub	fp, fp, #1
   1cd18:	sub	fp, fp, #1
   1cd1c:	bl	13f60 <pclose@plt+0x2b1c>
   1cd20:	cmn	fp, #1
   1cd24:	bne	1cd18 <pclose@plt+0xb8d4>
   1cd28:	b	1cbb8 <pclose@plt+0xb774>
   1cd2c:	bl	1f084 <pclose@plt+0xdc40>
   1cd30:	mov	r5, r0
   1cd34:	bl	13a88 <pclose@plt+0x2644>
   1cd38:	cmp	r5, #0
   1cd3c:	mov	r8, r0
   1cd40:	mov	r9, r1
   1cd44:	ble	1cd58 <pclose@plt+0xb914>
   1cd48:	ldr	r3, [pc, #332]	; 1ce9c <pclose@plt+0xba58>
   1cd4c:	ldr	r3, [r3]
   1cd50:	cmp	r3, #0
   1cd54:	beq	1cd94 <pclose@plt+0xb950>
   1cd58:	mov	fp, #1
   1cd5c:	mov	r0, fp
   1cd60:	mov	r1, #1
   1cd64:	bl	1f0a4 <pclose@plt+0xdc60>
   1cd68:	mov	r0, r6
   1cd6c:	mov	r1, r7
   1cd70:	bl	2518c <error@@Base+0x23e8>
   1cd74:	cmp	r0, #0
   1cd78:	beq	1cde4 <pclose@plt+0xb9a0>
   1cd7c:	mvn	r3, #0
   1cd80:	mvn	r2, #0
   1cd84:	cmp	r9, r3
   1cd88:	cmpeq	r8, r2
   1cd8c:	bne	1cad0 <pclose@plt+0xb68c>
   1cd90:	b	1cc00 <pclose@plt+0xb7bc>
   1cd94:	ldr	r3, [pc, #260]	; 1cea0 <pclose@plt+0xba5c>
   1cd98:	ldr	fp, [r3]
   1cd9c:	cmp	fp, #0
   1cda0:	bne	1cd58 <pclose@plt+0xb914>
   1cda4:	add	r5, r5, #1
   1cda8:	subs	r8, r0, r5
   1cdac:	sbc	r9, r1, r5, asr #31
   1cdb0:	b	1cd5c <pclose@plt+0xb918>
   1cdb4:	mov	r5, r0
   1cdb8:	bl	13a88 <pclose@plt+0x2644>
   1cdbc:	ldr	r3, [pc, #224]	; 1cea4 <pclose@plt+0xba60>
   1cdc0:	mov	fp, #1
   1cdc4:	str	r5, [r3]
   1cdc8:	mov	r8, r0
   1cdcc:	mov	r9, r1
   1cdd0:	b	1cd5c <pclose@plt+0xb918>
   1cdd4:	bl	13a88 <pclose@plt+0x2644>
   1cdd8:	subs	r8, r0, r5
   1cddc:	sbc	r9, r1, r5, asr #31
   1cde0:	b	1cd5c <pclose@plt+0xb918>
   1cde4:	ldr	r3, [pc, #172]	; 1ce98 <pclose@plt+0xba54>
   1cde8:	mov	r5, r0
   1cdec:	ldr	r3, [r3]
   1cdf0:	cmp	r3, #0
   1cdf4:	bne	1ce54 <pclose@plt+0xba10>
   1cdf8:	ldr	r3, [pc, #168]	; 1cea8 <pclose@plt+0xba64>
   1cdfc:	ldr	r3, [r3]
   1ce00:	cmp	r3, #0
   1ce04:	andne	r4, r4, #1
   1ce08:	moveq	r4, #0
   1ce0c:	cmp	r4, #0
   1ce10:	bne	1ce2c <pclose@plt+0xb9e8>
   1ce14:	mov	r0, r8
   1ce18:	mov	r1, r9
   1ce1c:	b	1cc0c <pclose@plt+0xb7c8>
   1ce20:	ldr	r3, [sl]
   1ce24:	tst	r3, #3
   1ce28:	bne	1cc00 <pclose@plt+0xb7bc>
   1ce2c:	bl	13ad8 <pclose@plt+0x2694>
   1ce30:	cmp	r0, #13
   1ce34:	cmpne	r0, #10
   1ce38:	beq	1ce20 <pclose@plt+0xb9dc>
   1ce3c:	cmn	r0, #1
   1ce40:	beq	1ce48 <pclose@plt+0xba04>
   1ce44:	bl	13f60 <pclose@plt+0x2b1c>
   1ce48:	add	sp, sp, #12
   1ce4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ce50:	b	13a88 <pclose@plt+0x2644>
   1ce54:	bl	13a88 <pclose@plt+0x2644>
   1ce58:	mov	r3, #1
   1ce5c:	stm	sp, {r3, r5}
   1ce60:	subs	r2, r0, #1
   1ce64:	sbc	r3, r1, #0
   1ce68:	mov	r0, r6
   1ce6c:	mov	r1, r7
   1ce70:	bl	25754 <error@@Base+0x29b0>
   1ce74:	cmp	r0, #0
   1ce78:	beq	1cdf8 <pclose@plt+0xb9b4>
   1ce7c:	mov	r0, #42	; 0x2a
   1ce80:	bl	1f268 <pclose@plt+0xde24>
   1ce84:	b	1cdf8 <pclose@plt+0xb9b4>
   1ce88:			; <UNDEFINED> instruction: 0x00043ab0
   1ce8c:	andeq	r3, r4, r4, lsl #21
   1ce90:	andeq	r0, r4, r0, ror sl
   1ce94:	ldrdeq	r3, [r4], -r8
   1ce98:	andeq	r3, r4, r8, lsr #20
   1ce9c:	andeq	r3, r4, r8, lsr sl
   1cea0:	andeq	r3, r4, r8, lsl #20
   1cea4:	andeq	r3, r4, ip, lsr #20
   1cea8:	andeq	r3, r4, ip, lsl #20
   1ceac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ceb0:	mov	r3, r1
   1ceb4:	sub	sp, sp, #44	; 0x2c
   1ceb8:	mov	r2, r0
   1cebc:	cmp	r0, #1
   1cec0:	strd	r2, [sp, #8]
   1cec4:	sbcs	r3, r1, #0
   1cec8:	blt	1cf90 <pclose@plt+0xbb4c>
   1cecc:	ldr	fp, [pc, #780]	; 1d1e0 <pclose@plt+0xbd9c>
   1ced0:	ldr	sl, [pc, #780]	; 1d1e4 <pclose@plt+0xbda0>
   1ced4:	ldr	r3, [fp]
   1ced8:	cmp	r3, #2
   1cedc:	beq	1ceec <pclose@plt+0xbaa8>
   1cee0:	bl	2590c <error@@Base+0x2b68>
   1cee4:	cmp	r0, #0
   1cee8:	beq	1cfac <pclose@plt+0xbb68>
   1ceec:	ldr	r3, [pc, #756]	; 1d1e8 <pclose@plt+0xbda4>
   1cef0:	ldr	r0, [r3]
   1cef4:	ldrd	r2, [sp, #8]
   1cef8:	add	r0, r0, r0, lsl #1
   1cefc:	cmp	r2, r0
   1cf00:	asr	r1, r0, #31
   1cf04:	sbcs	r3, r3, r1
   1cf08:	movlt	r0, #0
   1cf0c:	movlt	r1, #0
   1cf10:	blt	1cf28 <pclose@plt+0xbae4>
   1cf14:	ldrd	r2, [sp, #8]
   1cf18:	subs	r2, r2, r0
   1cf1c:	sbc	r3, r3, r1
   1cf20:	mov	r0, r2
   1cf24:	mov	r1, r3
   1cf28:	mvn	r3, #0
   1cf2c:	str	r3, [sp]
   1cf30:	ldrd	r2, [sp, #8]
   1cf34:	bl	25954 <error@@Base+0x2bb0>
   1cf38:	ldrd	r2, [sp, #8]
   1cf3c:	subs	r2, r2, #1
   1cf40:	sbc	r3, r3, #0
   1cf44:	mov	r0, r2
   1cf48:	mov	r1, r3
   1cf4c:	strd	r2, [sp, #32]
   1cf50:	bl	13bf4 <pclose@plt+0x27b0>
   1cf54:	cmp	r0, #0
   1cf58:	bne	1cf90 <pclose@plt+0xbb4c>
   1cf5c:	ldr	r3, [pc, #648]	; 1d1ec <pclose@plt+0xbda8>
   1cf60:	ldr	r3, [r3]
   1cf64:	cmp	r3, #0
   1cf68:	beq	1cf84 <pclose@plt+0xbb40>
   1cf6c:	b	1cfc0 <pclose@plt+0xbb7c>
   1cf70:	bl	13f60 <pclose@plt+0x2b1c>
   1cf74:	cmp	r0, #10
   1cf78:	beq	1d000 <pclose@plt+0xbbbc>
   1cf7c:	cmn	r0, #1
   1cf80:	beq	1d0b4 <pclose@plt+0xbc70>
   1cf84:	ldr	r3, [sl]
   1cf88:	tst	r3, #3
   1cf8c:	beq	1cf70 <pclose@plt+0xbb2c>
   1cf90:	bl	1f2f8 <pclose@plt+0xdeb4>
   1cf94:	mvn	r2, #0
   1cf98:	mvn	r3, #0
   1cf9c:	strd	r2, [sp, #16]
   1cfa0:	ldrd	r0, [sp, #16]
   1cfa4:	add	sp, sp, #44	; 0x2c
   1cfa8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cfac:	ldr	r3, [pc, #572]	; 1d1f0 <pclose@plt+0xbdac>
   1cfb0:	ldr	r3, [r3]
   1cfb4:	cmp	r3, #0
   1cfb8:	bne	1ceec <pclose@plt+0xbaa8>
   1cfbc:	b	1cf38 <pclose@plt+0xbaf4>
   1cfc0:	bl	13ad8 <pclose@plt+0x2694>
   1cfc4:	bl	13ad8 <pclose@plt+0x2694>
   1cfc8:	mov	r4, r0
   1cfcc:	bl	13f60 <pclose@plt+0x2b1c>
   1cfd0:	bl	13f60 <pclose@plt+0x2b1c>
   1cfd4:	cmp	r4, #13
   1cfd8:	cmpne	r4, #10
   1cfdc:	bne	1cf84 <pclose@plt+0xbb40>
   1cfe0:	bl	13f60 <pclose@plt+0x2b1c>
   1cfe4:	cmp	r0, #10
   1cfe8:	cmpne	r0, #13
   1cfec:	bne	1d18c <pclose@plt+0xbd48>
   1cff0:	ldr	r3, [sl]
   1cff4:	tst	r3, #3
   1cff8:	beq	1cfe0 <pclose@plt+0xbb9c>
   1cffc:	b	1cf90 <pclose@plt+0xbb4c>
   1d000:	bl	13a88 <pclose@plt+0x2644>
   1d004:	adds	r2, r0, #1
   1d008:	adc	r3, r1, #0
   1d00c:	strd	r2, [sp, #24]
   1d010:	ldrd	r4, [sp, #24]
   1d014:	mov	r0, r4
   1d018:	mov	r1, r5
   1d01c:	bl	13bf4 <pclose@plt+0x27b0>
   1d020:	cmp	r0, #0
   1d024:	bne	1cf90 <pclose@plt+0xbb4c>
   1d028:	bl	1dd04 <pclose@plt+0xc8c0>
   1d02c:	mov	r0, r4
   1d030:	mov	r1, r5
   1d034:	bl	1dd50 <pclose@plt+0xc90c>
   1d038:	strd	r4, [sp, #16]
   1d03c:	ldrd	r6, [sp, #16]
   1d040:	mov	r0, r6
   1d044:	mov	r1, r7
   1d048:	bl	13bf4 <pclose@plt+0x27b0>
   1d04c:	b	1d0a0 <pclose@plt+0xbc5c>
   1d050:	ldr	r8, [sl]
   1d054:	ands	r8, r8, #3
   1d058:	bne	1cf90 <pclose@plt+0xbb4c>
   1d05c:	adds	r4, r6, #1
   1d060:	adc	r5, r7, #0
   1d064:	cmp	r0, #10
   1d068:	beq	1d104 <pclose@plt+0xbcc0>
   1d06c:	bl	13a88 <pclose@plt+0x2644>
   1d070:	subs	r2, r0, #1
   1d074:	sbc	r3, r1, #0
   1d078:	mov	r0, r9
   1d07c:	bl	1edf0 <pclose@plt+0xd9ac>
   1d080:	cmp	r0, #0
   1d084:	bgt	1d15c <pclose@plt+0xbd18>
   1d088:	ldrd	r2, [sp, #8]
   1d08c:	mov	r6, r4
   1d090:	mov	r7, r5
   1d094:	cmp	r4, r2
   1d098:	sbcs	r3, r5, r3
   1d09c:	bge	1d0d0 <pclose@plt+0xbc8c>
   1d0a0:	bl	13ad8 <pclose@plt+0x2694>
   1d0a4:	cmn	r0, #1
   1d0a8:	mov	r9, r0
   1d0ac:	bne	1d050 <pclose@plt+0xbc0c>
   1d0b0:	b	1cf90 <pclose@plt+0xbb4c>
   1d0b4:	bl	13a88 <pclose@plt+0x2644>
   1d0b8:	strd	r0, [sp, #24]
   1d0bc:	b	1d010 <pclose@plt+0xbbcc>
   1d0c0:	ldr	r3, [pc, #300]	; 1d1f4 <pclose@plt+0xbdb0>
   1d0c4:	mov	r8, #1
   1d0c8:	mov	r2, #0
   1d0cc:	str	r2, [r3]
   1d0d0:	mov	r0, r8
   1d0d4:	mov	r1, #0
   1d0d8:	bl	1f0a4 <pclose@plt+0xdc60>
   1d0dc:	ldrd	r0, [sp, #24]
   1d0e0:	bl	2518c <error@@Base+0x23e8>
   1d0e4:	cmp	r0, #0
   1d0e8:	beq	1d1a4 <pclose@plt+0xbd60>
   1d0ec:	ldrd	r2, [sp, #16]
   1d0f0:	cmp	r2, #1
   1d0f4:	strd	r2, [sp, #8]
   1d0f8:	sbcs	r3, r3, #0
   1d0fc:	bge	1ced4 <pclose@plt+0xba90>
   1d100:	b	1cf90 <pclose@plt+0xbb4c>
   1d104:	bl	1f084 <pclose@plt+0xdc40>
   1d108:	subs	r9, r0, #0
   1d10c:	ble	1d19c <pclose@plt+0xbd58>
   1d110:	ldr	r3, [pc, #224]	; 1d1f8 <pclose@plt+0xbdb4>
   1d114:	ldr	r3, [r3]
   1d118:	cmp	r3, #0
   1d11c:	bne	1d19c <pclose@plt+0xbd58>
   1d120:	ldr	r3, [pc, #212]	; 1d1fc <pclose@plt+0xbdb8>
   1d124:	ldr	r3, [r3]
   1d128:	cmp	r3, #0
   1d12c:	bne	1d19c <pclose@plt+0xbd58>
   1d130:	bl	1e440 <pclose@plt+0xcffc>
   1d134:	mov	r5, r9
   1d138:	sub	r5, r5, #1
   1d13c:	bl	13f60 <pclose@plt+0x2b1c>
   1d140:	add	r3, r5, #1
   1d144:	cmp	r3, #0
   1d148:	bgt	1d138 <pclose@plt+0xbcf4>
   1d14c:	subs	r2, r6, r9
   1d150:	sbc	r3, r7, r9, asr #31
   1d154:	strd	r2, [sp, #16]
   1d158:	b	1d03c <pclose@plt+0xbbf8>
   1d15c:	ldr	r3, [pc, #148]	; 1d1f8 <pclose@plt+0xbdb4>
   1d160:	mov	r9, r0
   1d164:	ldr	r3, [r3]
   1d168:	cmp	r3, #0
   1d16c:	bne	1d0c0 <pclose@plt+0xbc7c>
   1d170:	ldr	r3, [pc, #132]	; 1d1fc <pclose@plt+0xbdb8>
   1d174:	ldr	r3, [r3]
   1d178:	cmp	r3, #0
   1d17c:	bgt	1d0c0 <pclose@plt+0xbc7c>
   1d180:	bl	1e440 <pclose@plt+0xcffc>
   1d184:	sub	r9, r9, #1
   1d188:	b	1d134 <pclose@plt+0xbcf0>
   1d18c:	cmn	r0, #1
   1d190:	beq	1cf90 <pclose@plt+0xbb4c>
   1d194:	bl	13ad8 <pclose@plt+0x2694>
   1d198:	b	1cf84 <pclose@plt+0xbb40>
   1d19c:	mov	r8, #1
   1d1a0:	b	1d0d0 <pclose@plt+0xbc8c>
   1d1a4:	ldr	r3, [pc, #68]	; 1d1f0 <pclose@plt+0xbdac>
   1d1a8:	ldr	r3, [r3]
   1d1ac:	cmp	r3, #0
   1d1b0:	beq	1cfa0 <pclose@plt+0xbb5c>
   1d1b4:	mov	ip, #1
   1d1b8:	str	r0, [sp, #4]
   1d1bc:	ldrd	r2, [sp, #32]
   1d1c0:	ldrd	r0, [sp, #24]
   1d1c4:	str	ip, [sp]
   1d1c8:	bl	25754 <error@@Base+0x29b0>
   1d1cc:	cmp	r0, #0
   1d1d0:	beq	1cfa0 <pclose@plt+0xbb5c>
   1d1d4:	mov	r0, #42	; 0x2a
   1d1d8:	bl	1f268 <pclose@plt+0xde24>
   1d1dc:	b	1cfa0 <pclose@plt+0xbb5c>
   1d1e0:	andeq	r3, r4, r4, lsl #21
   1d1e4:			; <UNDEFINED> instruction: 0x00043ab0
   1d1e8:	andeq	r0, r4, r0, ror sl
   1d1ec:	andeq	r3, r4, ip, lsl #20
   1d1f0:	andeq	r3, r4, r8, lsr #20
   1d1f4:	andeq	r3, r4, ip, lsr #20
   1d1f8:	andeq	r3, r4, r8, lsr sl
   1d1fc:	andeq	r3, r4, r8, lsl #20
   1d200:	mvn	r3, #0
   1d204:	mvn	r2, #0
   1d208:	cmp	r1, r3
   1d20c:	cmpeq	r0, r2
   1d210:	push	{r4, r5, r6, lr}
   1d214:	mov	r4, r0
   1d218:	mov	r5, r1
   1d21c:	bne	1d22c <pclose@plt+0xbde8>
   1d220:	ldr	r3, [pc, #124]	; 1d2a4 <pclose@plt+0xbe60>
   1d224:	strd	r4, [r3]
   1d228:	pop	{r4, r5, r6, pc}
   1d22c:	bl	13bf4 <pclose@plt+0x27b0>
   1d230:	cmp	r0, #0
   1d234:	beq	1d250 <pclose@plt+0xbe0c>
   1d238:	pop	{r4, r5, r6, pc}
   1d23c:	cmp	r0, #13
   1d240:	cmpne	r0, #10
   1d244:	beq	1d29c <pclose@plt+0xbe58>
   1d248:	adds	r4, r4, #1
   1d24c:	adc	r5, r5, #0
   1d250:	bl	13ad8 <pclose@plt+0x2694>
   1d254:	cmn	r0, #1
   1d258:	bne	1d23c <pclose@plt+0xbdf8>
   1d25c:	ldr	r3, [pc, #68]	; 1d2a8 <pclose@plt+0xbe64>
   1d260:	strd	r4, [r3]
   1d264:	b	1d270 <pclose@plt+0xbe2c>
   1d268:	subs	r4, r4, #1
   1d26c:	sbc	r5, r5, #0
   1d270:	bl	13f60 <pclose@plt+0x2b1c>
   1d274:	cmn	r0, #1
   1d278:	cmpne	r0, #10
   1d27c:	moveq	r3, #1
   1d280:	movne	r3, #0
   1d284:	cmp	r0, #13
   1d288:	movne	r0, r3
   1d28c:	orreq	r0, r3, #1
   1d290:	cmp	r0, #0
   1d294:	beq	1d268 <pclose@plt+0xbe24>
   1d298:	b	1d220 <pclose@plt+0xbddc>
   1d29c:	bl	13f60 <pclose@plt+0x2b1c>
   1d2a0:	b	1d25c <pclose@plt+0xbe18>
   1d2a4:	andeq	lr, r3, r8, lsl r0
   1d2a8:	andeq	lr, r3, r0, lsl r0
   1d2ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d2b0:	mov	r4, r0
   1d2b4:	sub	sp, sp, #20
   1d2b8:	mov	r0, r2
   1d2bc:	mov	r5, r1
   1d2c0:	bl	237f0 <error@@Base+0xa4c>
   1d2c4:	mov	r1, r5
   1d2c8:	mov	sl, r0
   1d2cc:	mov	r0, r4
   1d2d0:	bl	235c0 <error@@Base+0x81c>
   1d2d4:	cmp	r0, #0
   1d2d8:	blt	1d36c <pclose@plt+0xbf28>
   1d2dc:	sub	sl, r0, sl
   1d2e0:	cmp	sl, #0
   1d2e4:	ble	1d328 <pclose@plt+0xbee4>
   1d2e8:	mvn	r0, #1
   1d2ec:	bl	23360 <error@@Base+0x5bc>
   1d2f0:	mov	r3, #0
   1d2f4:	mov	r2, #1
   1d2f8:	str	r3, [sp, #8]
   1d2fc:	strd	r2, [sp]
   1d300:	mov	r2, r0
   1d304:	mov	r3, r1
   1d308:	mov	r0, sl
   1d30c:	bl	1bf30 <pclose@plt+0xaaec>
   1d310:	ldr	r3, [pc, #696]	; 1d5d0 <pclose@plt+0xc18c>
   1d314:	ldr	r3, [r3]
   1d318:	cmp	r3, #0
   1d31c:	bne	1d35c <pclose@plt+0xbf18>
   1d320:	add	sp, sp, #20
   1d324:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d328:	mov	r0, #0
   1d32c:	bl	23360 <error@@Base+0x5bc>
   1d330:	mov	r2, #1
   1d334:	mov	r3, #0
   1d338:	strd	r2, [sp]
   1d33c:	mov	r2, r0
   1d340:	mov	r3, r1
   1d344:	rsb	r0, sl, #0
   1d348:	bl	1c344 <pclose@plt+0xaf00>
   1d34c:	ldr	r3, [pc, #636]	; 1d5d0 <pclose@plt+0xc18c>
   1d350:	ldr	r3, [r3]
   1d354:	cmp	r3, #0
   1d358:	beq	1d320 <pclose@plt+0xbedc>
   1d35c:	mov	r0, #1
   1d360:	add	sp, sp, #20
   1d364:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d368:	b	24d38 <error@@Base+0x1f94>
   1d36c:	mov	r0, r4
   1d370:	mov	r1, r5
   1d374:	bl	13bf4 <pclose@plt+0x27b0>
   1d378:	subs	fp, r0, #0
   1d37c:	bne	1d480 <pclose@plt+0xc03c>
   1d380:	bl	23360 <error@@Base+0x5bc>
   1d384:	mov	r6, r0
   1d388:	mvn	r0, #1
   1d38c:	mov	r7, r1
   1d390:	bl	23360 <error@@Base+0x5bc>
   1d394:	and	r3, r6, r7
   1d398:	cmn	r3, #1
   1d39c:	movne	r3, #0
   1d3a0:	moveq	r3, #1
   1d3a4:	cmp	r4, r6
   1d3a8:	sbcs	r2, r5, r7
   1d3ac:	orrge	r3, r3, #1
   1d3b0:	cmp	r3, #0
   1d3b4:	mov	r8, r0
   1d3b8:	mov	r9, r1
   1d3bc:	bne	1d494 <pclose@plt+0xc050>
   1d3c0:	ldr	fp, [pc, #524]	; 1d5d4 <pclose@plt+0xc190>
   1d3c4:	ldr	r3, [fp]
   1d3c8:	sub	r3, r3, #1
   1d3cc:	cmp	sl, r3
   1d3d0:	bge	1d42c <pclose@plt+0xbfe8>
   1d3d4:	mvn	r8, #0
   1d3d8:	mvn	r9, #0
   1d3dc:	b	1d40c <pclose@plt+0xbfc8>
   1d3e0:	bl	25654 <error@@Base+0x28b0>
   1d3e4:	add	sl, sl, #1
   1d3e8:	cmp	r0, r6
   1d3ec:	sbcs	r3, r1, r7
   1d3f0:	mov	r4, r0
   1d3f4:	mov	r5, r1
   1d3f8:	bge	1d5ac <pclose@plt+0xc168>
   1d3fc:	ldr	r3, [fp]
   1d400:	sub	r3, r3, #1
   1d404:	cmp	r3, sl
   1d408:	ble	1d42c <pclose@plt+0xbfe8>
   1d40c:	mov	r0, r4
   1d410:	mov	r1, r5
   1d414:	bl	1caa8 <pclose@plt+0xb664>
   1d418:	cmp	r1, r9
   1d41c:	cmpeq	r0, r8
   1d420:	mov	r4, r0
   1d424:	mov	r5, r1
   1d428:	bne	1d3e0 <pclose@plt+0xbf9c>
   1d42c:	bl	20558 <pclose@plt+0xf114>
   1d430:	ldr	r3, [pc, #416]	; 1d5d8 <pclose@plt+0xc194>
   1d434:	ldr	r3, [r3]
   1d438:	cmp	r3, #0
   1d43c:	bne	1d55c <pclose@plt+0xc118>
   1d440:	bl	12d84 <pclose@plt+0x1940>
   1d444:	ldr	r3, [pc, #400]	; 1d5dc <pclose@plt+0xc198>
   1d448:	mov	r6, #0
   1d44c:	mov	r0, r4
   1d450:	mov	r1, r5
   1d454:	str	r6, [r3]
   1d458:	bl	23424 <error@@Base+0x680>
   1d45c:	ldr	r0, [fp]
   1d460:	mov	r1, #1
   1d464:	str	r6, [sp, #4]
   1d468:	sub	r0, r0, #1
   1d46c:	mov	r2, r4
   1d470:	mov	r3, r5
   1d474:	str	r1, [sp]
   1d478:	bl	1c344 <pclose@plt+0xaf00>
   1d47c:	b	1d320 <pclose@plt+0xbedc>
   1d480:	mov	r1, #0
   1d484:	ldr	r0, [pc, #340]	; 1d5e0 <pclose@plt+0xc19c>
   1d488:	add	sp, sp, #20
   1d48c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d490:	b	22da4 <error@@Base>
   1d494:	cmp	sl, #0
   1d498:	ble	1d5c8 <pclose@plt+0xc184>
   1d49c:	and	r7, r0, r1
   1d4a0:	adds	r7, r7, #1
   1d4a4:	movne	r7, #1
   1d4a8:	cmp	r0, r4
   1d4ac:	sbcs	r3, r1, r5
   1d4b0:	movlt	r3, #0
   1d4b4:	andge	r3, r7, #1
   1d4b8:	cmp	r3, #0
   1d4bc:	mov	r6, fp
   1d4c0:	beq	1d4ec <pclose@plt+0xc0a8>
   1d4c4:	b	1d564 <pclose@plt+0xc120>
   1d4c8:	add	r6, r6, #1
   1d4cc:	cmp	sl, r6
   1d4d0:	beq	1d518 <pclose@plt+0xc0d4>
   1d4d4:	cmp	r8, r4
   1d4d8:	sbcs	r3, r9, r5
   1d4dc:	movlt	r3, #0
   1d4e0:	andge	r3, r7, #1
   1d4e4:	cmp	r3, #0
   1d4e8:	bne	1d564 <pclose@plt+0xc120>
   1d4ec:	mov	r0, r4
   1d4f0:	mov	r1, r5
   1d4f4:	bl	1ceac <pclose@plt+0xba68>
   1d4f8:	mvn	r3, #0
   1d4fc:	mvn	r2, #0
   1d500:	cmp	r1, r3
   1d504:	cmpeq	r0, r2
   1d508:	mov	r4, r0
   1d50c:	mov	r5, r1
   1d510:	bne	1d4c8 <pclose@plt+0xc084>
   1d514:	sub	fp, sl, r6
   1d518:	bl	20558 <pclose@plt+0xf114>
   1d51c:	ldr	r3, [pc, #176]	; 1d5d4 <pclose@plt+0xc190>
   1d520:	ldr	lr, [pc, #188]	; 1d5e4 <pclose@plt+0xc1a0>
   1d524:	ldr	ip, [pc, #176]	; 1d5dc <pclose@plt+0xc198>
   1d528:	ldr	r0, [r3]
   1d52c:	mov	r1, #0
   1d530:	str	fp, [sp, #8]
   1d534:	str	r1, [sp, #4]
   1d538:	str	r1, [lr]
   1d53c:	mov	lr, #1
   1d540:	str	lr, [sp]
   1d544:	mov	r2, r4
   1d548:	mov	r3, r5
   1d54c:	sub	r0, r0, #1
   1d550:	str	r1, [ip]
   1d554:	bl	1bf30 <pclose@plt+0xaaec>
   1d558:	b	1d320 <pclose@plt+0xbedc>
   1d55c:	bl	12c88 <pclose@plt+0x1844>
   1d560:	b	1d444 <pclose@plt+0xc000>
   1d564:	ldr	r0, [pc, #104]	; 1d5d4 <pclose@plt+0xc190>
   1d568:	mov	r1, #0
   1d56c:	mov	ip, #1
   1d570:	ldr	r0, [r0]
   1d574:	mov	r3, r9
   1d578:	sub	r0, r0, sl
   1d57c:	add	r0, r0, r6
   1d580:	mov	r2, r8
   1d584:	str	r1, [sp, #8]
   1d588:	sub	r0, r0, #1
   1d58c:	str	r1, [sp, #4]
   1d590:	str	ip, [sp]
   1d594:	bl	1bf30 <pclose@plt+0xaaec>
   1d598:	ldr	r3, [pc, #48]	; 1d5d0 <pclose@plt+0xc18c>
   1d59c:	ldr	r3, [r3]
   1d5a0:	cmp	r3, #0
   1d5a4:	beq	1d320 <pclose@plt+0xbedc>
   1d5a8:	b	1d35c <pclose@plt+0xbf18>
   1d5ac:	mov	ip, #0
   1d5b0:	mov	r1, #1
   1d5b4:	mov	r2, r6
   1d5b8:	mov	r3, r7
   1d5bc:	mov	r0, sl
   1d5c0:	stm	sp, {r1, ip}
   1d5c4:	b	1d348 <pclose@plt+0xbf04>
   1d5c8:	mov	fp, sl
   1d5cc:	b	1d518 <pclose@plt+0xc0d4>
   1d5d0:	andeq	r3, r4, r4, asr sl
   1d5d4:	muleq	r4, ip, r9
   1d5d8:	andeq	r3, r4, r4, lsr #20
   1d5dc:	strdeq	r3, [r4], -r4
   1d5e0:	andeq	fp, r2, r4, asr r9
   1d5e4:	strdeq	r3, [r4], -r0
   1d5e8:	push	{r4, r5, r6, r7, r8, r9, lr}
   1d5ec:	sub	sp, sp, #20
   1d5f0:	ldr	r4, [pc, #212]	; 1d6cc <pclose@plt+0xc288>
   1d5f4:	mov	r6, r0
   1d5f8:	mov	r7, r1
   1d5fc:	ldr	r3, [r4]
   1d600:	str	r3, [sp, #12]
   1d604:	bl	1fb4c <pclose@plt+0xe708>
   1d608:	mvn	r3, #0
   1d60c:	mvn	r2, #0
   1d610:	cmp	r1, r3
   1d614:	cmpeq	r0, r2
   1d618:	bne	1d67c <pclose@plt+0xc238>
   1d61c:	cmp	r6, #2
   1d620:	sbcs	r3, r7, #0
   1d624:	blt	1d650 <pclose@plt+0xc20c>
   1d628:	add	r1, sp, #16
   1d62c:	ldr	r0, [pc, #156]	; 1d6d0 <pclose@plt+0xc28c>
   1d630:	strd	r6, [r1, #-16]!
   1d634:	bl	22da4 <error@@Base>
   1d638:	ldr	r2, [sp, #12]
   1d63c:	ldr	r3, [r4]
   1d640:	cmp	r2, r3
   1d644:	bne	1d6c8 <pclose@plt+0xc284>
   1d648:	add	sp, sp, #20
   1d64c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1d650:	bl	13d7c <pclose@plt+0x2938>
   1d654:	subs	r5, r0, #0
   1d658:	bne	1d628 <pclose@plt+0xc1e4>
   1d65c:	bl	13a88 <pclose@plt+0x2644>
   1d660:	ldr	r3, [pc, #108]	; 1d6d4 <pclose@plt+0xc290>
   1d664:	ldr	r2, [r3]
   1d668:	bl	1d2ac <pclose@plt+0xbe68>
   1d66c:	mov	r1, r5
   1d670:	ldr	r0, [pc, #96]	; 1d6d8 <pclose@plt+0xc294>
   1d674:	bl	22da4 <error@@Base>
   1d678:	b	1d638 <pclose@plt+0xc1f4>
   1d67c:	mov	r8, r0
   1d680:	mov	r9, r1
   1d684:	bl	13bf4 <pclose@plt+0x27b0>
   1d688:	cmp	r0, #0
   1d68c:	bne	1d61c <pclose@plt+0xc1d8>
   1d690:	ldr	r3, [pc, #68]	; 1d6dc <pclose@plt+0xc298>
   1d694:	ldr	r3, [r3]
   1d698:	cmp	r3, #0
   1d69c:	bne	1d6b8 <pclose@plt+0xc274>
   1d6a0:	ldr	r3, [pc, #44]	; 1d6d4 <pclose@plt+0xc290>
   1d6a4:	mov	r0, r8
   1d6a8:	mov	r1, r9
   1d6ac:	ldr	r2, [r3]
   1d6b0:	bl	1d2ac <pclose@plt+0xbe68>
   1d6b4:	b	1d638 <pclose@plt+0xc1f4>
   1d6b8:	mov	r0, r8
   1d6bc:	mov	r1, r9
   1d6c0:	bl	1d200 <pclose@plt+0xbdbc>
   1d6c4:	b	1d6a0 <pclose@plt+0xc25c>
   1d6c8:	bl	111bc <__stack_chk_fail@plt>
   1d6cc:			; <UNDEFINED> instruction: 0x0003ddb0
   1d6d0:	muleq	r2, ip, r9
   1d6d4:	andeq	r3, r4, r4, asr #20
   1d6d8:	andeq	fp, r2, r8, ror r9
   1d6dc:	andeq	r3, r4, r4, asr sl
   1d6e0:	push	{r4, lr}
   1d6e4:	sub	sp, sp, #24
   1d6e8:	ldr	r4, [pc, #92]	; 1d74c <pclose@plt+0xc308>
   1d6ec:	mov	r0, sp
   1d6f0:	ldr	r3, [r4]
   1d6f4:	str	r3, [sp, #20]
   1d6f8:	bl	23744 <error@@Base+0x9a0>
   1d6fc:	bl	23474 <error@@Base+0x6d0>
   1d700:	ldrd	r0, [sp]
   1d704:	mvn	r3, #0
   1d708:	mvn	r2, #0
   1d70c:	cmp	r1, r3
   1d710:	cmpeq	r0, r2
   1d714:	beq	1d738 <pclose@plt+0xc2f4>
   1d718:	ldr	r2, [sp, #8]
   1d71c:	bl	1d2ac <pclose@plt+0xbe68>
   1d720:	ldr	r2, [sp, #20]
   1d724:	ldr	r3, [r4]
   1d728:	cmp	r2, r3
   1d72c:	bne	1d748 <pclose@plt+0xc304>
   1d730:	add	sp, sp, #24
   1d734:	pop	{r4, pc}
   1d738:	mov	r1, #0
   1d73c:	mov	r0, r1
   1d740:	bl	1d2ac <pclose@plt+0xbe68>
   1d744:	b	1d720 <pclose@plt+0xc2dc>
   1d748:	bl	111bc <__stack_chk_fail@plt>
   1d74c:			; <UNDEFINED> instruction: 0x0003ddb0
   1d750:	push	{r4, r6, r7, lr}
   1d754:	bl	13df0 <pclose@plt+0x29ac>
   1d758:	cmp	r0, #0
   1d75c:	bne	1d7bc <pclose@plt+0xc378>
   1d760:	bl	20558 <pclose@plt+0xf114>
   1d764:	bl	23474 <error@@Base+0x6d0>
   1d768:	bl	13a88 <pclose@plt+0x2644>
   1d76c:	mov	r6, r0
   1d770:	mov	r7, r1
   1d774:	bl	1ceac <pclose@plt+0xba68>
   1d778:	mvn	r3, #0
   1d77c:	mvn	r2, #0
   1d780:	cmp	r1, r3
   1d784:	cmpeq	r0, r2
   1d788:	beq	1d7cc <pclose@plt+0xc388>
   1d78c:	ldr	r4, [pc, #84]	; 1d7e8 <pclose@plt+0xc3a4>
   1d790:	ldr	r2, [r4]
   1d794:	sub	r2, r2, #1
   1d798:	bl	1d2ac <pclose@plt+0xbe68>
   1d79c:	ldr	r0, [r4]
   1d7a0:	sub	r0, r0, #1
   1d7a4:	bl	23360 <error@@Base+0x5bc>
   1d7a8:	cmp	r1, r7
   1d7ac:	cmpeq	r0, r6
   1d7b0:	popeq	{r4, r6, r7, pc}
   1d7b4:	pop	{r4, r6, r7, lr}
   1d7b8:	b	1d6e0 <pclose@plt+0xc29c>
   1d7bc:	mov	r1, #0
   1d7c0:	ldr	r0, [pc, #36]	; 1d7ec <pclose@plt+0xc3a8>
   1d7c4:	pop	{r4, r6, r7, lr}
   1d7c8:	b	22da4 <error@@Base>
   1d7cc:	ldr	r3, [pc, #20]	; 1d7e8 <pclose@plt+0xc3a4>
   1d7d0:	mov	r0, #0
   1d7d4:	mov	r1, #0
   1d7d8:	ldr	r2, [r3]
   1d7dc:	pop	{r4, r6, r7, lr}
   1d7e0:	sub	r2, r2, #1
   1d7e4:	b	1d2ac <pclose@plt+0xbe68>
   1d7e8:	muleq	r4, ip, r9
   1d7ec:			; <UNDEFINED> instruction: 0x0002b9bc
   1d7f0:	push	{r4, r5, r6, lr}
   1d7f4:	mov	r6, r2
   1d7f8:	mov	r4, r0
   1d7fc:	mov	r5, r1
   1d800:	bl	13bf4 <pclose@plt+0x27b0>
   1d804:	cmp	r0, #0
   1d808:	beq	1d844 <pclose@plt+0xc400>
   1d80c:	ldr	r3, [pc, #80]	; 1d864 <pclose@plt+0xc420>
   1d810:	ldr	r3, [r3]
   1d814:	cmp	r3, #0
   1d818:	beq	1d828 <pclose@plt+0xc3e4>
   1d81c:	mov	r0, r4
   1d820:	mov	r1, r5
   1d824:	bl	1d200 <pclose@plt+0xbdbc>
   1d828:	mov	r2, r6
   1d82c:	mov	r0, r4
   1d830:	mov	r1, r5
   1d834:	pop	{r4, r5, r6, lr}
   1d838:	b	1d2ac <pclose@plt+0xbe68>
   1d83c:	cmn	r0, #1
   1d840:	beq	1d854 <pclose@plt+0xc410>
   1d844:	bl	13f60 <pclose@plt+0x2b1c>
   1d848:	cmp	r0, #10
   1d84c:	bne	1d83c <pclose@plt+0xc3f8>
   1d850:	bl	13ad8 <pclose@plt+0x2694>
   1d854:	bl	13a88 <pclose@plt+0x2644>
   1d858:	mov	r4, r0
   1d85c:	mov	r5, r1
   1d860:	b	1d80c <pclose@plt+0xc3c8>
   1d864:	andeq	r3, r4, r4, asr sl
   1d868:	push	{r4, r5, r6, lr}
   1d86c:	bl	13ed4 <pclose@plt+0x2a90>
   1d870:	cmp	r0, #0
   1d874:	bne	1d8ac <pclose@plt+0xc468>
   1d878:	bl	13a88 <pclose@plt+0x2644>
   1d87c:	cmp	r0, #1
   1d880:	sbcs	r3, r1, #0
   1d884:	mov	r4, r0
   1d888:	mov	r5, r1
   1d88c:	poplt	{r4, r5, r6, pc}
   1d890:	ldr	r3, [pc, #36]	; 1d8bc <pclose@plt+0xc478>
   1d894:	subs	r0, r0, #1
   1d898:	sbc	r1, r1, #0
   1d89c:	ldr	r2, [r3]
   1d8a0:	pop	{r4, r5, r6, lr}
   1d8a4:	sub	r2, r2, #1
   1d8a8:	b	1d7f0 <pclose@plt+0xc3ac>
   1d8ac:	mov	r1, #0
   1d8b0:	ldr	r0, [pc, #8]	; 1d8c0 <pclose@plt+0xc47c>
   1d8b4:	pop	{r4, r5, r6, lr}
   1d8b8:	b	22da4 <error@@Base>
   1d8bc:	muleq	r4, ip, r9
   1d8c0:	ldrdeq	fp, [r2], -r8
   1d8c4:	push	{r4, r5, r6, r7, r8, lr}
   1d8c8:	mov	r6, r0
   1d8cc:	mov	r7, r1
   1d8d0:	bl	13a14 <pclose@plt+0x25d0>
   1d8d4:	mvn	r3, #0
   1d8d8:	mvn	r2, #0
   1d8dc:	cmp	r1, r3
   1d8e0:	cmpeq	r0, r2
   1d8e4:	beq	1d948 <pclose@plt+0xc504>
   1d8e8:	bl	13a14 <pclose@plt+0x25d0>
   1d8ec:	mvn	r3, #0
   1d8f0:	mvn	r2, #0
   1d8f4:	cmp	r1, r3
   1d8f8:	cmpeq	r0, r2
   1d8fc:	mov	r4, r0
   1d900:	mov	r5, r1
   1d904:	beq	1d938 <pclose@plt+0xc4f4>
   1d908:	mov	r3, r7
   1d90c:	mov	r2, r6
   1d910:	bl	228a8 <pclose@plt+0x11464>
   1d914:	cmp	r0, r4
   1d918:	sbcs	r3, r1, r5
   1d91c:	blt	1d928 <pclose@plt+0xc4e4>
   1d920:	subs	r0, r4, #1
   1d924:	sbc	r1, r5, #0
   1d928:	ldr	r3, [pc, #44]	; 1d95c <pclose@plt+0xc518>
   1d92c:	pop	{r4, r5, r6, r7, r8, lr}
   1d930:	ldr	r2, [r3]
   1d934:	b	1d7f0 <pclose@plt+0xc3ac>
   1d938:	mov	r1, #0
   1d93c:	ldr	r0, [pc, #28]	; 1d960 <pclose@plt+0xc51c>
   1d940:	pop	{r4, r5, r6, r7, r8, lr}
   1d944:	b	22da4 <error@@Base>
   1d948:	mov	r1, #0
   1d94c:	ldr	r0, [pc, #16]	; 1d964 <pclose@plt+0xc520>
   1d950:	bl	22eec <error@@Base+0x148>
   1d954:	bl	13df0 <pclose@plt+0x29ac>
   1d958:	b	1d8e8 <pclose@plt+0xc4a4>
   1d95c:	andeq	r3, r4, r4, asr #20
   1d960:	andeq	fp, r2, r4, lsl sl
   1d964:	strdeq	fp, [r2], -r8
   1d968:	push	{r4, lr}
   1d96c:	bl	13008 <pclose@plt+0x1bc4>
   1d970:	mov	r3, r0
   1d974:	ands	r0, r0, #1
   1d978:	ldrne	r2, [pc, #52]	; 1d9b4 <pclose@plt+0xc570>
   1d97c:	ldrne	r0, [r2]
   1d980:	tst	r3, #2
   1d984:	ldrne	r2, [pc, #44]	; 1d9b8 <pclose@plt+0xc574>
   1d988:	ldrne	r2, [r2]
   1d98c:	addne	r0, r0, r2
   1d990:	tst	r3, #4
   1d994:	ldrne	r2, [pc, #32]	; 1d9bc <pclose@plt+0xc578>
   1d998:	ldrne	r2, [r2]
   1d99c:	addne	r0, r0, r2
   1d9a0:	tst	r3, #8
   1d9a4:	ldrne	r3, [pc, #20]	; 1d9c0 <pclose@plt+0xc57c>
   1d9a8:	ldrne	r3, [r3]
   1d9ac:	addne	r0, r0, r3
   1d9b0:	pop	{r4, pc}
   1d9b4:	andeq	r3, r4, r4, asr #19
   1d9b8:	andeq	r3, r4, r0, lsr #19
   1d9bc:	andeq	r3, r4, r4, lsr #19
   1d9c0:	andeq	r3, r4, ip, lsr #19
   1d9c4:	push	{r4, lr}
   1d9c8:	bl	13008 <pclose@plt+0x1bc4>
   1d9cc:	mov	r3, r0
   1d9d0:	ands	r0, r0, #1
   1d9d4:	ldrne	r2, [pc, #52]	; 1da10 <pclose@plt+0xc5cc>
   1d9d8:	ldrne	r0, [r2]
   1d9dc:	tst	r3, #2
   1d9e0:	ldrne	r2, [pc, #44]	; 1da14 <pclose@plt+0xc5d0>
   1d9e4:	ldrne	r2, [r2]
   1d9e8:	addne	r0, r0, r2
   1d9ec:	tst	r3, #4
   1d9f0:	ldrne	r2, [pc, #32]	; 1da18 <pclose@plt+0xc5d4>
   1d9f4:	ldrne	r2, [r2]
   1d9f8:	addne	r0, r0, r2
   1d9fc:	tst	r3, #8
   1da00:	ldrne	r3, [pc, #20]	; 1da1c <pclose@plt+0xc5d8>
   1da04:	ldrne	r3, [r3]
   1da08:	addne	r0, r0, r3
   1da0c:	pop	{r4, pc}
   1da10:	ldrdeq	r3, [r4], -r0
   1da14:	andeq	r3, r4, ip, asr #19
   1da18:	andeq	r3, r4, r0, asr #19
   1da1c:	muleq	r4, r0, r9
   1da20:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1da24:	mov	r1, #1
   1da28:	ldr	r6, [pc, #176]	; 1dae0 <pclose@plt+0xc69c>
   1da2c:	ldr	r8, [r6]
   1da30:	lsl	r7, r8, r1
   1da34:	mov	r0, r7
   1da38:	bl	110b4 <calloc@plt>
   1da3c:	mov	r1, #1
   1da40:	mov	r5, r0
   1da44:	mov	r0, r7
   1da48:	bl	110b4 <calloc@plt>
   1da4c:	cmp	r5, #0
   1da50:	moveq	r4, #1
   1da54:	clz	r3, r0
   1da58:	lsr	r3, r3, #5
   1da5c:	movne	r4, r3
   1da60:	cmp	r4, #0
   1da64:	mov	r9, r0
   1da68:	beq	1da98 <pclose@plt+0xc654>
   1da6c:	cmp	r0, #0
   1da70:	beq	1da78 <pclose@plt+0xc634>
   1da74:	bl	11144 <free@plt>
   1da78:	cmp	r5, #0
   1da7c:	beq	1da90 <pclose@plt+0xc64c>
   1da80:	mov	r0, r5
   1da84:	bl	11144 <free@plt>
   1da88:	mov	r0, #1
   1da8c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1da90:	mov	r0, #1
   1da94:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1da98:	ldr	sl, [r6, #4]
   1da9c:	mov	r2, r8
   1daa0:	mov	r1, sl
   1daa4:	mov	r0, r5
   1daa8:	bl	1115c <memcpy@plt>
   1daac:	ldr	fp, [r6, #8]
   1dab0:	mov	r2, r8
   1dab4:	mov	r1, fp
   1dab8:	mov	r0, r9
   1dabc:	bl	1115c <memcpy@plt>
   1dac0:	mov	r0, fp
   1dac4:	bl	11144 <free@plt>
   1dac8:	mov	r0, sl
   1dacc:	bl	11144 <free@plt>
   1dad0:	stmib	r6, {r5, r9}
   1dad4:	str	r7, [r6]
   1dad8:	mov	r0, r4
   1dadc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dae0:	andeq	r0, r4, r0, ror sl
   1dae4:	ldr	r3, [pc, #320]	; 1dc2c <pclose@plt+0xc7e8>
   1dae8:	cmp	r0, #8
   1daec:	push	{r4, r5, r6, lr}
   1daf0:	sub	sp, sp, #8
   1daf4:	ldr	r3, [r3]
   1daf8:	beq	1dbcc <pclose@plt+0xc788>
   1dafc:	cmp	r3, #0
   1db00:	cmpne	r0, #127	; 0x7f
   1db04:	mov	r4, r0
   1db08:	mov	r5, r1
   1db0c:	bhi	1db94 <pclose@plt+0xc750>
   1db10:	uxtb	r0, r0
   1db14:	bl	149b4 <pclose@plt+0x3570>
   1db18:	cmp	r0, #0
   1db1c:	bne	1dbbc <pclose@plt+0xc778>
   1db20:	mov	r0, r4
   1db24:	bl	15140 <pclose@plt+0x3cfc>
   1db28:	ldr	r6, [pc, #256]	; 1dc30 <pclose@plt+0xc7ec>
   1db2c:	ldr	r3, [r6, #12]
   1db30:	cmp	r0, #0
   1db34:	movne	r4, #2
   1db38:	moveq	r4, #1
   1db3c:	cmp	r3, #0
   1db40:	bgt	1dbf8 <pclose@plt+0xc7b4>
   1db44:	mov	r0, r5
   1db48:	bl	13008 <pclose@plt+0x1bc4>
   1db4c:	cmp	r0, #0
   1db50:	beq	1dbc0 <pclose@plt+0xc77c>
   1db54:	ldr	r3, [r6, #12]
   1db58:	cmp	r3, #0
   1db5c:	beq	1db7c <pclose@plt+0xc738>
   1db60:	ldr	r2, [r6, #8]
   1db64:	mov	r1, r5
   1db68:	add	r3, r2, r3
   1db6c:	ldrb	r0, [r3, #-1]
   1db70:	bl	12fbc <pclose@plt+0x1b78>
   1db74:	cmp	r0, #0
   1db78:	bne	1dbc0 <pclose@plt+0xc77c>
   1db7c:	mov	r0, r5
   1db80:	bl	1d9c4 <pclose@plt+0xc580>
   1db84:	add	r4, r4, r0
   1db88:	mov	r0, r4
   1db8c:	add	sp, sp, #8
   1db90:	pop	{r4, r5, r6, pc}
   1db94:	str	r2, [sp, #4]
   1db98:	bl	15128 <pclose@plt+0x3ce4>
   1db9c:	ldr	r2, [sp, #4]
   1dba0:	cmp	r0, #0
   1dba4:	bne	1dbbc <pclose@plt+0xc778>
   1dba8:	mov	r0, r2
   1dbac:	mov	r1, r4
   1dbb0:	bl	1514c <pclose@plt+0x3d08>
   1dbb4:	cmp	r0, #0
   1dbb8:	beq	1db20 <pclose@plt+0xc6dc>
   1dbbc:	mov	r4, #0
   1dbc0:	mov	r0, r4
   1dbc4:	add	sp, sp, #8
   1dbc8:	pop	{r4, r5, r6, pc}
   1dbcc:	cmp	r3, #0
   1dbd0:	beq	1dbe8 <pclose@plt+0xc7a4>
   1dbd4:	mov	r0, r2
   1dbd8:	bl	15140 <pclose@plt+0x3cfc>
   1dbdc:	cmp	r0, #0
   1dbe0:	mvnne	r4, #1
   1dbe4:	bne	1dbc0 <pclose@plt+0xc77c>
   1dbe8:	mvn	r4, #0
   1dbec:	mov	r0, r4
   1dbf0:	add	sp, sp, #8
   1dbf4:	pop	{r4, r5, r6, pc}
   1dbf8:	ldr	r2, [r6, #8]
   1dbfc:	mov	r1, r5
   1dc00:	add	r3, r2, r3
   1dc04:	ldrb	r0, [r3, #-1]
   1dc08:	bl	12fbc <pclose@plt+0x1b78>
   1dc0c:	cmp	r0, #0
   1dc10:	bne	1db44 <pclose@plt+0xc700>
   1dc14:	ldrd	r2, [r6, #8]
   1dc18:	add	r3, r3, r2
   1dc1c:	ldrb	r0, [r3, #-1]
   1dc20:	bl	1d968 <pclose@plt+0xc524>
   1dc24:	add	r4, r4, r0
   1dc28:	b	1db44 <pclose@plt+0xc700>
   1dc2c:	andeq	r0, r4, ip, ror #2
   1dc30:	andeq	r0, r4, r0, ror sl
   1dc34:	ldr	r3, [pc, #24]	; 1dc54 <pclose@plt+0xc810>
   1dc38:	uxtb	r1, r0
   1dc3c:	push	{r4, lr}
   1dc40:	ldr	r0, [r3, #16]
   1dc44:	bl	112e8 <strchr@plt>
   1dc48:	adds	r0, r0, #0
   1dc4c:	movne	r0, #1
   1dc50:	pop	{r4, pc}
   1dc54:	andeq	r0, r4, r0, ror sl
   1dc58:	push	{r4, lr}
   1dc5c:	ldr	r0, [pc, #124]	; 1dce0 <pclose@plt+0xc89c>
   1dc60:	bl	19b7c <pclose@plt+0x8738>
   1dc64:	ldr	r4, [pc, #120]	; 1dce4 <pclose@plt+0xc8a0>
   1dc68:	cmp	r0, #0
   1dc6c:	str	r0, [r4, #16]
   1dc70:	beq	1dcd4 <pclose@plt+0xc890>
   1dc74:	ldrb	r3, [r0]
   1dc78:	cmp	r3, #0
   1dc7c:	beq	1dcd4 <pclose@plt+0xc890>
   1dc80:	ldr	r0, [pc, #96]	; 1dce8 <pclose@plt+0xc8a4>
   1dc84:	bl	19b7c <pclose@plt+0x8738>
   1dc88:	cmp	r0, #0
   1dc8c:	str	r0, [r4, #20]
   1dc90:	beq	1dca0 <pclose@plt+0xc85c>
   1dc94:	ldrb	r3, [r0]
   1dc98:	cmp	r3, #0
   1dc9c:	bne	1dca8 <pclose@plt+0xc864>
   1dca0:	ldr	r3, [pc, #68]	; 1dcec <pclose@plt+0xc8a8>
   1dca4:	str	r3, [r4, #20]
   1dca8:	mov	r1, #1
   1dcac:	mov	r0, #1024	; 0x400
   1dcb0:	bl	11b0c <pclose@plt+0x6c8>
   1dcb4:	mov	r1, #1
   1dcb8:	str	r0, [r4, #4]
   1dcbc:	mov	r0, #1024	; 0x400
   1dcc0:	bl	11b0c <pclose@plt+0x6c8>
   1dcc4:	mov	r3, #1024	; 0x400
   1dcc8:	str	r3, [r4]
   1dccc:	str	r0, [r4, #8]
   1dcd0:	pop	{r4, pc}
   1dcd4:	ldr	r3, [pc, #20]	; 1dcf0 <pclose@plt+0xc8ac>
   1dcd8:	str	r3, [r4, #16]
   1dcdc:	b	1dc80 <pclose@plt+0xc83c>
   1dce0:	andeq	fp, r2, r0, lsr sl
   1dce4:	andeq	r0, r4, r0, ror sl
   1dce8:	andeq	fp, r2, r8, asr #20
   1dcec:	andeq	fp, r2, ip, asr sl
   1dcf0:	andeq	fp, r2, r4, asr #20
   1dcf4:	cmp	r0, #127	; 0x7f
   1dcf8:	movhi	r0, #0
   1dcfc:	movls	r0, #1
   1dd00:	bx	lr
   1dd04:	ldr	r1, [pc, #60]	; 1dd48 <pclose@plt+0xc904>
   1dd08:	ldr	r3, [pc, #60]	; 1dd4c <pclose@plt+0xc908>
   1dd0c:	mov	r2, #0
   1dd10:	ldr	r1, [r1]
   1dd14:	str	r2, [r3, #52]	; 0x34
   1dd18:	cmp	r1, r2
   1dd1c:	str	r2, [r3, #12]
   1dd20:	str	r2, [r3, #24]
   1dd24:	str	r2, [r3, #28]
   1dd28:	str	r2, [r3, #32]
   1dd2c:	str	r2, [r3, #36]	; 0x24
   1dd30:	str	r2, [r3, #40]	; 0x28
   1dd34:	str	r2, [r3, #44]	; 0x2c
   1dd38:	str	r2, [r3, #48]	; 0x30
   1dd3c:	movne	r2, #1
   1dd40:	strne	r2, [r3, #52]	; 0x34
   1dd44:	bx	lr
   1dd48:	andeq	r3, r4, r8, lsr #20
   1dd4c:	andeq	r0, r4, r0, ror sl
   1dd50:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1dd54:	sub	sp, sp, #40	; 0x28
   1dd58:	ldr	r8, [pc, #500]	; 1df54 <pclose@plt+0xcb10>
   1dd5c:	ldr	r5, [pc, #500]	; 1df58 <pclose@plt+0xcb14>
   1dd60:	mov	r6, r0
   1dd64:	ldr	r2, [r8]
   1dd68:	ldr	r3, [r5]
   1dd6c:	cmp	r2, #2
   1dd70:	mov	r7, r1
   1dd74:	str	r3, [sp, #36]	; 0x24
   1dd78:	beq	1df10 <pclose@plt+0xcacc>
   1dd7c:	ldr	r3, [pc, #472]	; 1df5c <pclose@plt+0xcb18>
   1dd80:	ldr	r4, [pc, #472]	; 1df60 <pclose@plt+0xcb1c>
   1dd84:	ldr	r3, [r3]
   1dd88:	ldr	ip, [r4, #24]
   1dd8c:	cmp	r3, #0
   1dd90:	beq	1deb0 <pclose@plt+0xca6c>
   1dd94:	mov	r0, #0
   1dd98:	mov	r1, #0
   1dd9c:	ldr	r2, [r4, #4]
   1dda0:	ldr	lr, [r4, #12]
   1dda4:	ldr	r3, [pc, #440]	; 1df64 <pclose@plt+0xcb20>
   1dda8:	mov	r9, #32
   1ddac:	strb	r9, [r2, lr]
   1ddb0:	ldrd	r2, [r3]
   1ddb4:	ldr	r9, [r4, #8]
   1ddb8:	cmp	r6, r2
   1ddbc:	sbcs	sl, r7, r3
   1ddc0:	and	r2, r2, r3
   1ddc4:	movge	r3, #1
   1ddc8:	movlt	r3, #0
   1ddcc:	adds	r2, r2, #1
   1ddd0:	movne	r2, #1
   1ddd4:	tst	r3, r2
   1ddd8:	bne	1df30 <pclose@plt+0xcaec>
   1dddc:	mov	r3, #0
   1dde0:	strb	r3, [r9, lr]
   1dde4:	add	lr, lr, #1
   1dde8:	add	ip, ip, #1
   1ddec:	str	lr, [r4, #12]
   1ddf0:	str	ip, [r4, #24]
   1ddf4:	ldr	r6, [r8]
   1ddf8:	cmp	r6, #2
   1ddfc:	ldrne	ip, [r4, #24]
   1de00:	bne	1deb0 <pclose@plt+0xca6c>
   1de04:	add	r7, sp, #12
   1de08:	mov	r2, r7
   1de0c:	bl	22b9c <pclose@plt+0x11758>
   1de10:	mov	r0, r7
   1de14:	bl	112dc <strlen@plt>
   1de18:	ldr	lr, [r4, #4]
   1de1c:	ldr	ip, [r4, #12]
   1de20:	str	r7, [sp, #4]
   1de24:	ldr	r3, [pc, #316]	; 1df68 <pclose@plt+0xcb24>
   1de28:	mvn	r2, #0
   1de2c:	mov	r1, #1
   1de30:	cmp	r0, #7
   1de34:	movcs	r7, r0
   1de38:	movcc	r7, #7
   1de3c:	add	r0, lr, ip
   1de40:	str	r7, [sp]
   1de44:	bl	11324 <__sprintf_chk@plt>
   1de48:	ldr	r1, [r4, #12]
   1de4c:	ldr	r2, [r4, #8]
   1de50:	sub	r3, r1, #1
   1de54:	add	r2, r2, r3
   1de58:	add	lr, r7, #1
   1de5c:	mov	r3, #0
   1de60:	add	r3, r3, #1
   1de64:	cmp	lr, r3
   1de68:	strb	r6, [r2, #1]!
   1de6c:	bgt	1de60 <pclose@plt+0xca1c>
   1de70:	ldr	ip, [r4, #24]
   1de74:	ldr	r3, [r4, #52]	; 0x34
   1de78:	add	ip, lr, ip
   1de7c:	add	r1, r1, lr
   1de80:	add	lr, lr, r3
   1de84:	cmp	ip, lr
   1de88:	str	r1, [r4, #12]
   1de8c:	str	ip, [r4, #24]
   1de90:	str	lr, [r4, #52]	; 0x34
   1de94:	blt	1debc <pclose@plt+0xca78>
   1de98:	ldr	r2, [sp, #36]	; 0x24
   1de9c:	ldr	r3, [r5]
   1dea0:	cmp	r2, r3
   1dea4:	bne	1df50 <pclose@plt+0xcb0c>
   1dea8:	add	sp, sp, #40	; 0x28
   1deac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1deb0:	ldr	lr, [r4, #52]	; 0x34
   1deb4:	cmp	ip, lr
   1deb8:	bge	1de98 <pclose@plt+0xca54>
   1debc:	ldr	r3, [r4, #4]
   1dec0:	ldr	r6, [r4, #12]
   1dec4:	ldr	r2, [r4, #8]
   1dec8:	add	r1, r3, r6
   1decc:	sub	r1, r1, #1
   1ded0:	sub	r0, r6, #1
   1ded4:	add	r1, r1, lr
   1ded8:	add	r3, r3, r0
   1dedc:	add	r2, r2, r0
   1dee0:	sub	r1, r1, ip
   1dee4:	mov	r7, #32
   1dee8:	mov	r0, #0
   1deec:	strb	r7, [r3, #1]!
   1def0:	cmp	r1, r3
   1def4:	strb	r0, [r2, #1]!
   1def8:	bne	1deec <pclose@plt+0xcaa8>
   1defc:	add	r6, lr, r6
   1df00:	sub	ip, r6, ip
   1df04:	str	ip, [r4, #12]
   1df08:	str	lr, [r4, #24]
   1df0c:	b	1de98 <pclose@plt+0xca54>
   1df10:	bl	1fafc <pclose@plt+0xe6b8>
   1df14:	ldr	r3, [pc, #64]	; 1df5c <pclose@plt+0xcb18>
   1df18:	ldr	r4, [pc, #64]	; 1df60 <pclose@plt+0xcb1c>
   1df1c:	ldr	r3, [r3]
   1df20:	cmp	r3, #0
   1df24:	beq	1ddf4 <pclose@plt+0xc9b0>
   1df28:	ldr	ip, [r4, #24]
   1df2c:	b	1dd9c <pclose@plt+0xc958>
   1df30:	ldr	r3, [pc, #52]	; 1df6c <pclose@plt+0xcb28>
   1df34:	ldrd	r2, [r3]
   1df38:	cmp	r6, r2
   1df3c:	sbcs	r3, r7, r3
   1df40:	movlt	r3, #64	; 0x40
   1df44:	strblt	r3, [r9, lr]
   1df48:	blt	1dde4 <pclose@plt+0xc9a0>
   1df4c:	b	1dddc <pclose@plt+0xc998>
   1df50:	bl	111bc <__stack_chk_fail@plt>
   1df54:	andeq	r3, r4, r8, lsl sl
   1df58:			; <UNDEFINED> instruction: 0x0003ddb0
   1df5c:	andeq	r3, r4, r8, lsr #20
   1df60:	andeq	r0, r4, r0, ror sl
   1df64:	andeq	lr, r3, r8, lsl r0
   1df68:	andeq	fp, r2, r8, ror sl
   1df6c:	andeq	lr, r3, r0, lsl r0
   1df70:	cmp	r0, #127	; 0x7f
   1df74:	bhi	1df7c <pclose@plt+0xcb38>
   1df78:	b	1dc34 <pclose@plt+0xc7f0>
   1df7c:	mov	r0, #0
   1df80:	bx	lr
   1df84:	cmp	r0, #127	; 0x7f
   1df88:	bls	1df94 <pclose@plt+0xcb50>
   1df8c:	mov	r0, #0
   1df90:	bx	lr
   1df94:	push	{r4, lr}
   1df98:	mov	r4, r0
   1df9c:	bl	1dc34 <pclose@plt+0xc7f0>
   1dfa0:	cmp	r0, #0
   1dfa4:	bne	1dfc4 <pclose@plt+0xcb80>
   1dfa8:	ldr	r3, [pc, #28]	; 1dfcc <pclose@plt+0xcb88>
   1dfac:	mov	r1, r4
   1dfb0:	ldr	r0, [r3, #20]
   1dfb4:	bl	112e8 <strchr@plt>
   1dfb8:	adds	r0, r0, #0
   1dfbc:	movne	r0, #1
   1dfc0:	pop	{r4, pc}
   1dfc4:	mov	r0, #0
   1dfc8:	pop	{r4, pc}
   1dfcc:	andeq	r0, r4, r0, ror sl
   1dfd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dfd4:	sub	sp, sp, #28
   1dfd8:	ldr	r5, [pc, #1108]	; 1e434 <pclose@plt+0xcff0>
   1dfdc:	ldr	r4, [r5, #52]	; 0x34
   1dfe0:	ldr	r9, [r5, #24]
   1dfe4:	ldr	ip, [r5, #12]
   1dfe8:	sub	r3, r9, r4
   1dfec:	sub	r2, ip, r4
   1dff0:	cmp	r3, r2
   1dff4:	movge	r3, r2
   1dff8:	cmp	r3, r0
   1dffc:	movge	r3, r0
   1e000:	cmp	r3, #0
   1e004:	str	r3, [sp, #4]
   1e008:	blt	1e41c <pclose@plt+0xcfd8>
   1e00c:	cmp	r4, ip
   1e010:	bge	1e428 <pclose@plt+0xcfe4>
   1e014:	mov	r7, #0
   1e018:	str	r7, [sp, #8]
   1e01c:	mov	r8, r4
   1e020:	mov	fp, r7
   1e024:	b	1e0c8 <pclose@plt+0xcc84>
   1e028:	tst	r0, #128	; 0x80
   1e02c:	bne	1e228 <pclose@plt+0xcde4>
   1e030:	ldr	r3, [sp, #4]
   1e034:	cmp	r0, #8
   1e038:	sub	sl, r3, fp
   1e03c:	add	r6, r4, #1
   1e040:	bne	1e244 <pclose@plt+0xce00>
   1e044:	ldr	r3, [pc, #1004]	; 1e438 <pclose@plt+0xcff4>
   1e048:	ldr	r2, [r3]
   1e04c:	cmp	r2, #0
   1e050:	bne	1e2dc <pclose@plt+0xce98>
   1e054:	ldr	r1, [r5, #8]
   1e058:	str	r2, [sp, #8]
   1e05c:	ldr	ip, [r5, #12]
   1e060:	ldrb	lr, [r1, r4]
   1e064:	mvn	r7, #0
   1e068:	cmp	r8, #0
   1e06c:	addgt	r0, r1, r8
   1e070:	movle	r9, #0
   1e074:	ldrbgt	r9, [r0, #-1]
   1e078:	cmp	r6, ip
   1e07c:	mov	r0, lr
   1e080:	ldrblt	r3, [r1, r6]
   1e084:	mov	r1, r9
   1e088:	strge	r9, [sp, #12]
   1e08c:	strlt	r3, [sp, #12]
   1e090:	bl	12fbc <pclose@plt+0x1b78>
   1e094:	cmp	r0, #0
   1e098:	beq	1e268 <pclose@plt+0xce24>
   1e09c:	ldr	ip, [r5, #12]
   1e0a0:	cmp	r7, sl
   1e0a4:	bgt	1e1b4 <pclose@plt+0xcd70>
   1e0a8:	add	fp, fp, r7
   1e0ac:	mov	r4, r6
   1e0b0:	bic	fp, fp, fp, asr #31
   1e0b4:	ldr	r3, [sp, #4]
   1e0b8:	cmp	fp, r3
   1e0bc:	bgt	1e1b4 <pclose@plt+0xcd70>
   1e0c0:	cmp	r4, ip
   1e0c4:	bge	1e394 <pclose@plt+0xcf50>
   1e0c8:	ldr	r3, [pc, #876]	; 1e43c <pclose@plt+0xcff8>
   1e0cc:	ldr	r6, [r5, #4]
   1e0d0:	mov	r7, r4
   1e0d4:	ldr	r2, [r3]
   1e0d8:	ldrb	r0, [r6, r4]
   1e0dc:	cmp	r2, #2
   1e0e0:	bne	1e028 <pclose@plt+0xcbe4>
   1e0e4:	and	r2, r0, #127	; 0x7f
   1e0e8:	cmp	r2, #27
   1e0ec:	bne	1e028 <pclose@plt+0xcbe4>
   1e0f0:	ldr	r9, [r5, #8]
   1e0f4:	strb	r0, [r6, r8]
   1e0f8:	ldr	r3, [r5, #12]
   1e0fc:	ldrb	r1, [r9, r4]
   1e100:	add	r4, r4, #1
   1e104:	cmp	r4, ip
   1e108:	mov	r2, r8
   1e10c:	strb	r1, [r9, r8]
   1e110:	add	sl, r9, r7
   1e114:	add	r8, r8, #1
   1e118:	str	r3, [sp, #16]
   1e11c:	bge	1e1a4 <pclose@plt+0xcd60>
   1e120:	ldrb	r0, [r6, r4]
   1e124:	add	r1, r6, r4
   1e128:	cmp	r0, #0
   1e12c:	beq	1e1a4 <pclose@plt+0xcd60>
   1e130:	sub	r9, r9, #1
   1e134:	add	r3, r9, ip
   1e138:	add	r6, r6, r8
   1e13c:	str	fp, [sp, #20]
   1e140:	str	r3, [sp, #12]
   1e144:	mov	fp, r7
   1e148:	sub	r9, r1, #1
   1e14c:	mov	r7, r6
   1e150:	mov	r6, r2
   1e154:	b	1e170 <pclose@plt+0xcd2c>
   1e158:	ldr	r3, [sp, #12]
   1e15c:	cmp	sl, r3
   1e160:	beq	1e1a0 <pclose@plt+0xcd5c>
   1e164:	ldrb	r0, [r1, fp]
   1e168:	cmp	r0, #0
   1e16c:	beq	1e1a0 <pclose@plt+0xcd5c>
   1e170:	strb	r0, [r7], #1
   1e174:	ldrb	r0, [sl, #1]!
   1e178:	add	r8, r8, #1
   1e17c:	add	r4, r8, fp
   1e180:	sub	r1, sl, fp
   1e184:	sub	r4, r4, r6
   1e188:	strb	r0, [r1, r6]
   1e18c:	ldrb	r0, [r9, #1]!
   1e190:	bl	1df84 <pclose@plt+0xcb40>
   1e194:	sub	r1, r7, r6
   1e198:	cmp	r0, #0
   1e19c:	bne	1e158 <pclose@plt+0xcd14>
   1e1a0:	ldr	fp, [sp, #20]
   1e1a4:	ldr	r3, [sp, #4]
   1e1a8:	ldr	ip, [sp, #16]
   1e1ac:	cmp	fp, r3
   1e1b0:	ble	1e0c0 <pclose@plt+0xcc7c>
   1e1b4:	ldr	r9, [r5, #24]
   1e1b8:	mov	r7, fp
   1e1bc:	cmp	ip, r4
   1e1c0:	ble	1e208 <pclose@plt+0xcdc4>
   1e1c4:	ldmib	r5, {r1, lr}
   1e1c8:	sub	r2, r4, #1
   1e1cc:	sub	r0, r8, #1
   1e1d0:	sub	r6, r1, #1
   1e1d4:	add	r3, r1, r2
   1e1d8:	add	r6, r6, ip
   1e1dc:	add	r1, r1, r0
   1e1e0:	add	r2, lr, r2
   1e1e4:	add	r0, lr, r0
   1e1e8:	ldrb	lr, [r3, #1]!
   1e1ec:	strb	lr, [r1, #1]!
   1e1f0:	ldrb	lr, [r2, #1]!
   1e1f4:	cmp	r6, r3
   1e1f8:	strb	lr, [r0, #1]!
   1e1fc:	bne	1e1e8 <pclose@plt+0xcda4>
   1e200:	add	r8, r8, ip
   1e204:	sub	r8, r8, r4
   1e208:	ldr	r3, [r5, #28]
   1e20c:	sub	r9, r9, r7
   1e210:	add	r7, r3, r7
   1e214:	str	r9, [r5, #24]
   1e218:	str	r8, [r5, #12]
   1e21c:	str	r7, [r5, #28]
   1e220:	add	sp, sp, #28
   1e224:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e228:	ldr	r3, [pc, #520]	; 1e438 <pclose@plt+0xcff4>
   1e22c:	ldr	r2, [r3]
   1e230:	cmp	r2, #0
   1e234:	bne	1e308 <pclose@plt+0xcec4>
   1e238:	ldr	r3, [sp, #4]
   1e23c:	add	r6, r4, #1
   1e240:	sub	sl, r3, fp
   1e244:	bl	149b4 <pclose@plt+0x3570>
   1e248:	ldr	r1, [r5, #8]
   1e24c:	mov	r3, #0
   1e250:	ldr	ip, [r5, #12]
   1e254:	str	r3, [sp, #8]
   1e258:	ldrb	lr, [r1, r4]
   1e25c:	clz	r7, r0
   1e260:	lsr	r7, r7, #5
   1e264:	b	1e068 <pclose@plt+0xcc24>
   1e268:	ldr	r0, [r5, #8]
   1e26c:	ldr	r1, [sp, #12]
   1e270:	ldrb	r0, [r0, r4]
   1e274:	bl	12fbc <pclose@plt+0x1b78>
   1e278:	cmp	r0, #0
   1e27c:	bne	1e09c <pclose@plt+0xcc58>
   1e280:	ldr	r1, [r5, #8]
   1e284:	ldrb	r0, [r1, r4]
   1e288:	bl	1d9c4 <pclose@plt+0xc580>
   1e28c:	ldr	r1, [r5, #12]
   1e290:	cmp	r1, r6
   1e294:	add	r7, r7, r0
   1e298:	bgt	1e3a0 <pclose@plt+0xcf5c>
   1e29c:	ldr	r1, [sp, #12]
   1e2a0:	mov	r0, r9
   1e2a4:	bl	12fbc <pclose@plt+0x1b78>
   1e2a8:	cmp	r0, #0
   1e2ac:	beq	1e09c <pclose@plt+0xcc58>
   1e2b0:	mov	r0, r9
   1e2b4:	bl	1d968 <pclose@plt+0xc524>
   1e2b8:	ldr	ip, [r5, #12]
   1e2bc:	cmp	ip, r6
   1e2c0:	add	r7, r7, r0
   1e2c4:	ble	1e0a0 <pclose@plt+0xcc5c>
   1e2c8:	ldr	r0, [sp, #12]
   1e2cc:	bl	1d9c4 <pclose@plt+0xc580>
   1e2d0:	ldr	ip, [r5, #12]
   1e2d4:	add	r7, r7, r0
   1e2d8:	b	1e0a0 <pclose@plt+0xcc5c>
   1e2dc:	ldr	r0, [sp, #8]
   1e2e0:	bl	15140 <pclose@plt+0x3cfc>
   1e2e4:	ldr	r1, [r5, #8]
   1e2e8:	cmp	r0, #0
   1e2ec:	beq	1e358 <pclose@plt+0xcf14>
   1e2f0:	mov	r3, #0
   1e2f4:	ldr	ip, [r5, #12]
   1e2f8:	mvn	r7, #1
   1e2fc:	ldrb	lr, [r1, r4]
   1e300:	str	r3, [sp, #8]
   1e304:	b	1e068 <pclose@plt+0xcc24>
   1e308:	bl	14ac4 <pclose@plt+0x3680>
   1e30c:	ldr	ip, [r5, #12]
   1e310:	add	r6, r0, r4
   1e314:	cmp	r6, ip
   1e318:	bgt	1e1b4 <pclose@plt+0xcd70>
   1e31c:	ldr	r0, [r5, #4]
   1e320:	ldr	r3, [sp, #4]
   1e324:	add	r0, r0, r4
   1e328:	sub	sl, r3, fp
   1e32c:	bl	14c80 <pclose@plt+0x383c>
   1e330:	mov	r9, r0
   1e334:	bl	15128 <pclose@plt+0x3ce4>
   1e338:	subs	r7, r0, #0
   1e33c:	beq	1e36c <pclose@plt+0xcf28>
   1e340:	ldr	r1, [r5, #8]
   1e344:	ldr	ip, [r5, #12]
   1e348:	str	r9, [sp, #8]
   1e34c:	ldrb	lr, [r1, r4]
   1e350:	mov	r7, #0
   1e354:	b	1e068 <pclose@plt+0xcc24>
   1e358:	str	r0, [sp, #8]
   1e35c:	ldr	ip, [r5, #12]
   1e360:	ldrb	lr, [r1, r4]
   1e364:	mvn	r7, #0
   1e368:	b	1e068 <pclose@plt+0xcc24>
   1e36c:	ldr	r0, [sp, #8]
   1e370:	mov	r1, r9
   1e374:	bl	1514c <pclose@plt+0x3d08>
   1e378:	cmp	r0, #0
   1e37c:	beq	1e3b4 <pclose@plt+0xcf70>
   1e380:	ldr	r1, [r5, #8]
   1e384:	str	r9, [sp, #8]
   1e388:	ldr	ip, [r5, #12]
   1e38c:	ldrb	lr, [r1, r4]
   1e390:	b	1e068 <pclose@plt+0xcc24>
   1e394:	mov	r7, fp
   1e398:	ldr	r9, [r5, #24]
   1e39c:	b	1e208 <pclose@plt+0xcdc4>
   1e3a0:	ldr	r1, [r5, #8]
   1e3a4:	ldrb	r0, [r1, r4]
   1e3a8:	bl	1d968 <pclose@plt+0xc524>
   1e3ac:	add	r7, r7, r0
   1e3b0:	b	1e29c <pclose@plt+0xce58>
   1e3b4:	mov	r0, r9
   1e3b8:	bl	15140 <pclose@plt+0x3cfc>
   1e3bc:	ldr	r1, [r5, #8]
   1e3c0:	cmp	r0, #0
   1e3c4:	bne	1e3dc <pclose@plt+0xcf98>
   1e3c8:	str	r9, [sp, #8]
   1e3cc:	ldr	ip, [r5, #12]
   1e3d0:	ldrb	lr, [r1, r4]
   1e3d4:	mov	r7, #1
   1e3d8:	b	1e068 <pclose@plt+0xcc24>
   1e3dc:	cmp	sl, #1
   1e3e0:	ldr	ip, [r5, #12]
   1e3e4:	ldrb	lr, [r1, r4]
   1e3e8:	strne	r9, [sp, #8]
   1e3ec:	movne	r7, #2
   1e3f0:	bne	1e068 <pclose@plt+0xcc24>
   1e3f4:	ldr	r0, [r5, #4]
   1e3f8:	mov	r3, #32
   1e3fc:	strb	lr, [r1, r8]
   1e400:	strb	r3, [r0, r8]
   1e404:	mov	r3, #32
   1e408:	add	fp, fp, #1
   1e40c:	mov	r4, r6
   1e410:	add	r8, r8, #1
   1e414:	str	r3, [sp, #8]
   1e418:	b	1e0b4 <pclose@plt+0xcc70>
   1e41c:	mov	r8, r4
   1e420:	mov	r7, #0
   1e424:	b	1e1bc <pclose@plt+0xcd78>
   1e428:	mov	r8, r4
   1e42c:	mov	r7, #0
   1e430:	b	1e208 <pclose@plt+0xcdc4>
   1e434:	andeq	r0, r4, r0, ror sl
   1e438:	andeq	r0, r4, ip, ror #2
   1e43c:	andeq	r3, r4, r4, ror #20
   1e440:	ldr	r3, [pc, #4]	; 1e44c <pclose@plt+0xd008>
   1e444:	ldr	r0, [r3, #24]
   1e448:	b	1dfd0 <pclose@plt+0xcb8c>
   1e44c:	andeq	r0, r4, r0, ror sl
   1e450:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e454:	sub	sp, sp, #20
   1e458:	ldr	sl, [pc, #748]	; 1e74c <pclose@plt+0xd308>
   1e45c:	ldrd	r8, [sp, #56]	; 0x38
   1e460:	ldr	r6, [pc, #744]	; 1e750 <pclose@plt+0xd30c>
   1e464:	ldr	r3, [sl]
   1e468:	mov	r5, r1
   1e46c:	str	r3, [sp, #12]
   1e470:	ands	r1, r1, #3
   1e474:	mov	r3, #0
   1e478:	add	fp, sp, #8
   1e47c:	strne	r1, [r6, #36]	; 0x24
   1e480:	mov	r7, r2
   1e484:	adds	r2, r8, #1
   1e488:	stm	sp, {r3, fp}
   1e48c:	mov	r4, r0
   1e490:	adc	r3, r9, #0
   1e494:	mov	r0, r8
   1e498:	mov	r1, r9
   1e49c:	bl	25754 <error@@Base+0x29b0>
   1e4a0:	cmp	r0, #0
   1e4a4:	beq	1e4e0 <pclose@plt+0xd09c>
   1e4a8:	cmp	r5, #16
   1e4ac:	beq	1e4e0 <pclose@plt+0xd09c>
   1e4b0:	ldr	r2, [pc, #668]	; 1e754 <pclose@plt+0xd310>
   1e4b4:	ldrd	r0, [r2]
   1e4b8:	and	r3, r0, r1
   1e4bc:	adds	r3, r3, #1
   1e4c0:	movne	r3, #1
   1e4c4:	cmp	r0, r8
   1e4c8:	sbcs	r1, r1, r9
   1e4cc:	movge	r3, #0
   1e4d0:	andlt	r3, r3, #1
   1e4d4:	cmp	r3, #0
   1e4d8:	bne	1e6c4 <pclose@plt+0xd280>
   1e4dc:	orr	r5, r5, #64	; 0x40
   1e4e0:	ldr	r9, [pc, #624]	; 1e758 <pclose@plt+0xd314>
   1e4e4:	ldr	r2, [r6, #4]
   1e4e8:	ldr	r3, [r6, #12]
   1e4ec:	ldr	r1, [r9]
   1e4f0:	add	r3, r2, r3
   1e4f4:	cmp	r1, #2
   1e4f8:	streq	r3, [sp, #8]
   1e4fc:	beq	1e5f8 <pclose@plt+0xd1b4>
   1e500:	mvn	r1, #0
   1e504:	mov	r0, fp
   1e508:	str	r3, [sp, #8]
   1e50c:	bl	1504c <pclose@plt+0x3c08>
   1e510:	mov	r1, r5
   1e514:	mov	r2, r0
   1e518:	mov	r0, r4
   1e51c:	bl	1dae4 <pclose@plt+0xc6a0>
   1e520:	mov	r8, r0
   1e524:	ldr	r3, [r9]
   1e528:	cmp	r3, #1
   1e52c:	bne	1e65c <pclose@plt+0xd218>
   1e530:	cmp	r7, #0
   1e534:	beq	1e628 <pclose@plt+0xd1e4>
   1e538:	ldrb	r0, [r7]
   1e53c:	bl	14ac4 <pclose@plt+0x3680>
   1e540:	ldr	r2, [r6, #12]
   1e544:	ldr	r3, [r6]
   1e548:	sub	r3, r3, #6
   1e54c:	add	r2, r0, r2
   1e550:	cmp	r2, r3
   1e554:	mov	r4, r0
   1e558:	bge	1e6a0 <pclose@plt+0xd25c>
   1e55c:	cmp	r4, #0
   1e560:	sub	r0, r4, #1
   1e564:	ble	1e5b8 <pclose@plt+0xd174>
   1e568:	ldr	r3, [r6, #12]
   1e56c:	ldrb	r4, [r7]
   1e570:	add	ip, r3, #1
   1e574:	ldmib	r6, {r1, r2}
   1e578:	sub	r3, r3, #1
   1e57c:	uxtb	r5, r5
   1e580:	add	r1, r1, r3
   1e584:	add	r2, r2, r3
   1e588:	mov	r3, r0
   1e58c:	b	1e598 <pclose@plt+0xd154>
   1e590:	ldrb	r4, [r7, #1]!
   1e594:	sub	r3, r3, #1
   1e598:	cmp	r3, #0
   1e59c:	strb	r4, [r1, #1]!
   1e5a0:	strb	r5, [r2, #1]!
   1e5a4:	bgt	1e590 <pclose@plt+0xd14c>
   1e5a8:	cmp	r0, #0
   1e5ac:	addge	r0, ip, r0
   1e5b0:	addlt	r0, ip, #0
   1e5b4:	str	r0, [r6, #12]
   1e5b8:	ldr	r3, [r6, #24]
   1e5bc:	mov	r5, #0
   1e5c0:	add	r8, r3, r8
   1e5c4:	str	r8, [r6, #24]
   1e5c8:	b	1e684 <pclose@plt+0xd240>
   1e5cc:	mvn	r1, #0
   1e5d0:	mov	r0, fp
   1e5d4:	bl	1504c <pclose@plt+0x3c08>
   1e5d8:	bic	r3, r0, #128	; 0x80
   1e5dc:	cmp	r3, #27
   1e5e0:	beq	1e6cc <pclose@plt+0xd288>
   1e5e4:	bl	1df84 <pclose@plt+0xcb40>
   1e5e8:	cmp	r0, #0
   1e5ec:	beq	1e600 <pclose@plt+0xd1bc>
   1e5f0:	ldr	r2, [r6, #4]
   1e5f4:	ldr	r3, [sp, #8]
   1e5f8:	cmp	r2, r3
   1e5fc:	bcc	1e5cc <pclose@plt+0xd188>
   1e600:	ldr	r3, [r9]
   1e604:	cmp	r3, #2
   1e608:	bne	1e618 <pclose@plt+0xd1d4>
   1e60c:	bic	r3, r4, #128	; 0x80
   1e610:	cmp	r3, #27
   1e614:	beq	1e654 <pclose@plt+0xd210>
   1e618:	ldr	r2, [r6, #4]
   1e61c:	ldr	r3, [r6, #12]
   1e620:	add	r3, r2, r3
   1e624:	b	1e500 <pclose@plt+0xd0bc>
   1e628:	ldr	r3, [r6, #12]
   1e62c:	ldr	r2, [r6]
   1e630:	add	ip, r3, #1
   1e634:	sub	r2, r2, #6
   1e638:	uxtb	r4, r4
   1e63c:	cmp	r2, ip
   1e640:	strb	r4, [sp, #8]
   1e644:	ble	1e6b0 <pclose@plt+0xd26c>
   1e648:	mov	r0, r7
   1e64c:	mov	r7, fp
   1e650:	b	1e574 <pclose@plt+0xd130>
   1e654:	mov	r8, #0
   1e658:	mov	r5, #16
   1e65c:	mov	r0, r5
   1e660:	ldr	r9, [r6, #24]
   1e664:	bl	1d968 <pclose@plt+0xc524>
   1e668:	ldr	r3, [pc, #236]	; 1e75c <pclose@plt+0xd318>
   1e66c:	add	r9, r8, r9
   1e670:	ldr	r3, [r3]
   1e674:	add	r0, r9, r0
   1e678:	cmp	r0, r3
   1e67c:	ble	1e530 <pclose@plt+0xd0ec>
   1e680:	mov	r5, #1
   1e684:	ldr	r2, [sp, #12]
   1e688:	ldr	r3, [sl]
   1e68c:	mov	r0, r5
   1e690:	cmp	r2, r3
   1e694:	bne	1e748 <pclose@plt+0xd304>
   1e698:	add	sp, sp, #20
   1e69c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e6a0:	bl	1da20 <pclose@plt+0xc5dc>
   1e6a4:	cmp	r0, #0
   1e6a8:	beq	1e55c <pclose@plt+0xd118>
   1e6ac:	b	1e680 <pclose@plt+0xd23c>
   1e6b0:	bl	1da20 <pclose@plt+0xc5dc>
   1e6b4:	cmp	r0, #0
   1e6b8:	moveq	r7, fp
   1e6bc:	beq	1e568 <pclose@plt+0xd124>
   1e6c0:	b	1e680 <pclose@plt+0xd23c>
   1e6c4:	strd	r8, [r2]
   1e6c8:	b	1e4dc <pclose@plt+0xd098>
   1e6cc:	cmp	r4, #127	; 0x7f
   1e6d0:	bhi	1e6e4 <pclose@plt+0xd2a0>
   1e6d4:	mov	r0, r4
   1e6d8:	bl	1dc34 <pclose@plt+0xc7f0>
   1e6dc:	cmp	r0, #0
   1e6e0:	bne	1e73c <pclose@plt+0xd2f8>
   1e6e4:	mov	r0, r4
   1e6e8:	bl	1df84 <pclose@plt+0xcb40>
   1e6ec:	subs	r5, r0, #0
   1e6f0:	bne	1e73c <pclose@plt+0xd2f8>
   1e6f4:	ldr	r2, [r6, #4]
   1e6f8:	ldr	r3, [r6, #12]
   1e6fc:	add	r3, r2, r3
   1e700:	str	r3, [sp, #8]
   1e704:	b	1e714 <pclose@plt+0xd2d0>
   1e708:	bic	r0, r0, #128	; 0x80
   1e70c:	cmp	r0, #27
   1e710:	beq	1e730 <pclose@plt+0xd2ec>
   1e714:	mvn	r1, #0
   1e718:	mov	r0, fp
   1e71c:	bl	1504c <pclose@plt+0x3c08>
   1e720:	ldr	r3, [sp, #8]
   1e724:	ldr	r2, [r6, #4]
   1e728:	cmp	r3, r2
   1e72c:	bhi	1e708 <pclose@plt+0xd2c4>
   1e730:	sub	r3, r3, r2
   1e734:	str	r3, [r6, #12]
   1e738:	b	1e684 <pclose@plt+0xd240>
   1e73c:	mov	r8, #0
   1e740:	mov	r5, #16
   1e744:	b	1e524 <pclose@plt+0xd0e0>
   1e748:	bl	111bc <__stack_chk_fail@plt>
   1e74c:			; <UNDEFINED> instruction: 0x0003ddb0
   1e750:	andeq	r0, r4, r0, ror sl
   1e754:	andeq	r3, r4, r0, lsl #20
   1e758:	andeq	r3, r4, r4, ror #20
   1e75c:	andeq	r3, r4, r8, lsr #19
   1e760:	push	{r4, r5, r6, r7, r8, lr}
   1e764:	sub	sp, sp, #8
   1e768:	mov	r6, r2
   1e76c:	mov	r7, r3
   1e770:	bl	149cc <pclose@plt+0x3588>
   1e774:	ldr	r8, [pc, #140]	; 1e808 <pclose@plt+0xd3c4>
   1e778:	mov	r5, r0
   1e77c:	bl	112dc <strlen@plt>
   1e780:	ldr	r3, [pc, #132]	; 1e80c <pclose@plt+0xd3c8>
   1e784:	mov	r2, #0
   1e788:	ldr	r1, [r8]
   1e78c:	ldr	r4, [r3, #24]
   1e790:	add	r4, r0, r4
   1e794:	mov	r0, #32
   1e798:	bl	1dae4 <pclose@plt+0xc6a0>
   1e79c:	sub	r4, r4, #1
   1e7a0:	add	r4, r4, r0
   1e7a4:	ldr	r0, [r8]
   1e7a8:	bl	1d968 <pclose@plt+0xc524>
   1e7ac:	ldr	r3, [pc, #92]	; 1e810 <pclose@plt+0xd3cc>
   1e7b0:	ldr	r3, [r3]
   1e7b4:	add	r4, r4, r0
   1e7b8:	cmp	r4, r3
   1e7bc:	bgt	1e7fc <pclose@plt+0xd3b8>
   1e7c0:	ldrb	r0, [r5]
   1e7c4:	cmp	r0, #0
   1e7c8:	bne	1e7e4 <pclose@plt+0xd3a0>
   1e7cc:	mov	r0, #0
   1e7d0:	add	sp, sp, #8
   1e7d4:	pop	{r4, r5, r6, r7, r8, pc}
   1e7d8:	ldrb	r0, [r5, #1]!
   1e7dc:	cmp	r0, #0
   1e7e0:	beq	1e7cc <pclose@plt+0xd388>
   1e7e4:	strd	r6, [sp]
   1e7e8:	mov	r2, #0
   1e7ec:	mov	r1, #32
   1e7f0:	bl	1e450 <pclose@plt+0xd00c>
   1e7f4:	cmp	r0, #0
   1e7f8:	beq	1e7d8 <pclose@plt+0xd394>
   1e7fc:	mov	r0, #1
   1e800:	add	sp, sp, #8
   1e804:	pop	{r4, r5, r6, r7, r8, pc}
   1e808:	andeq	lr, r3, r8, lsr #32
   1e80c:	andeq	r0, r4, r0, ror sl
   1e810:	andeq	r3, r4, r8, lsr #19
   1e814:	push	{r4, r5, r6, r7, r8, lr}
   1e818:	ldr	r8, [pc, #88]	; 1e878 <pclose@plt+0xd434>
   1e81c:	ldr	r3, [r8, #56]	; 0x38
   1e820:	cmp	r3, #0
   1e824:	ble	1e870 <pclose@plt+0xd42c>
   1e828:	mov	r6, r0
   1e82c:	mov	r7, r1
   1e830:	add	r5, r8, #59	; 0x3b
   1e834:	mov	r4, #0
   1e838:	b	1e84c <pclose@plt+0xd408>
   1e83c:	ldr	r3, [r8, #56]	; 0x38
   1e840:	add	r4, r4, #1
   1e844:	cmp	r3, r4
   1e848:	ble	1e870 <pclose@plt+0xd42c>
   1e84c:	mov	r2, r6
   1e850:	mov	r3, r7
   1e854:	ldrb	r0, [r5, #1]!
   1e858:	bl	1e760 <pclose@plt+0xd31c>
   1e85c:	cmp	r0, #0
   1e860:	beq	1e83c <pclose@plt+0xd3f8>
   1e864:	ldr	r0, [r8, #56]	; 0x38
   1e868:	sub	r0, r0, r4
   1e86c:	pop	{r4, r5, r6, r7, r8, pc}
   1e870:	mov	r0, #0
   1e874:	pop	{r4, r5, r6, r7, r8, pc}
   1e878:	andeq	r0, r4, r0, ror sl
   1e87c:	push	{r4, lr}
   1e880:	ldr	r4, [pc, #16]	; 1e898 <pclose@plt+0xd454>
   1e884:	ldrd	r0, [r4, #72]	; 0x48
   1e888:	bl	1e814 <pclose@plt+0xd3d0>
   1e88c:	mov	r3, #0
   1e890:	str	r3, [r4, #40]	; 0x28
   1e894:	pop	{r4, pc}
   1e898:	andeq	r0, r4, r0, ror sl
   1e89c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e8a0:	sub	sp, sp, #20
   1e8a4:	ldr	r7, [pc, #1308]	; 1edc8 <pclose@plt+0xd984>
   1e8a8:	cmp	r0, #8
   1e8ac:	mov	r5, r0
   1e8b0:	ldr	ip, [r7]
   1e8b4:	mov	sl, r1
   1e8b8:	mov	r8, r2
   1e8bc:	mov	r9, r3
   1e8c0:	str	ip, [sp, #12]
   1e8c4:	beq	1e9bc <pclose@plt+0xd578>
   1e8c8:	ldr	r4, [pc, #1276]	; 1edcc <pclose@plt+0xd988>
   1e8cc:	ldr	r6, [r4, #32]
   1e8d0:	cmp	r6, #0
   1e8d4:	ble	1e9a4 <pclose@plt+0xd560>
   1e8d8:	ldr	fp, [pc, #1264]	; 1edd0 <pclose@plt+0xd98c>
   1e8dc:	ldr	r3, [r4, #12]
   1e8e0:	ldr	r2, [r4, #4]
   1e8e4:	ldr	r1, [fp]
   1e8e8:	add	r0, r2, r3
   1e8ec:	cmp	r1, #0
   1e8f0:	beq	1eb84 <pclose@plt+0xd740>
   1e8f4:	mvn	r3, #0
   1e8f8:	str	r3, [r4, #32]
   1e8fc:	bl	14c80 <pclose@plt+0x383c>
   1e900:	ldr	r3, [r4, #12]
   1e904:	ldr	r2, [r4, #8]
   1e908:	cmp	r0, r5
   1e90c:	ldrb	r6, [r2, r3]
   1e910:	beq	1eb2c <pclose@plt+0xd6e8>
   1e914:	cmp	r5, #95	; 0x5f
   1e918:	beq	1ebc0 <pclose@plt+0xd77c>
   1e91c:	cmp	r0, #95	; 0x5f
   1e920:	orreq	r6, r6, #1
   1e924:	uxtbeq	r6, r6
   1e928:	cmp	r5, #9
   1e92c:	beq	1eac8 <pclose@plt+0xd684>
   1e930:	ldr	fp, [pc, #1176]	; 1edd0 <pclose@plt+0xd98c>
   1e934:	ldr	r3, [fp]
   1e938:	cmp	r3, #0
   1e93c:	uxtbeq	r0, r5
   1e940:	beq	1eb68 <pclose@plt+0xd724>
   1e944:	cmp	r5, #127	; 0x7f
   1e948:	bls	1ebac <pclose@plt+0xd768>
   1e94c:	ldr	r3, [pc, #1152]	; 1edd4 <pclose@plt+0xd990>
   1e950:	ldr	r3, [r3]
   1e954:	cmp	r3, #1
   1e958:	beq	1e96c <pclose@plt+0xd528>
   1e95c:	mov	r0, r5
   1e960:	bl	15134 <pclose@plt+0x3cf0>
   1e964:	cmp	r0, #0
   1e968:	bne	1ed14 <pclose@plt+0xd8d0>
   1e96c:	mov	r1, r6
   1e970:	strd	r8, [sp]
   1e974:	mov	r2, sl
   1e978:	mov	r0, r5
   1e97c:	bl	1e450 <pclose@plt+0xd00c>
   1e980:	adds	r6, r0, #0
   1e984:	movne	r6, #1
   1e988:	ldr	r2, [sp, #12]
   1e98c:	ldr	r3, [r7]
   1e990:	mov	r0, r6
   1e994:	cmp	r2, r3
   1e998:	bne	1edc4 <pclose@plt+0xd980>
   1e99c:	add	sp, sp, #20
   1e9a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e9a4:	beq	1e928 <pclose@plt+0xd4e4>
   1e9a8:	bl	15128 <pclose@plt+0x3ce4>
   1e9ac:	cmp	r0, #0
   1e9b0:	beq	1ecec <pclose@plt+0xd8a8>
   1e9b4:	ldr	r6, [r4, #36]	; 0x24
   1e9b8:	b	1e928 <pclose@plt+0xd4e4>
   1e9bc:	ldr	r3, [pc, #1044]	; 1edd8 <pclose@plt+0xd994>
   1e9c0:	ldr	r6, [r3]
   1e9c4:	cmp	r6, #2
   1e9c8:	beq	1eae8 <pclose@plt+0xd6a4>
   1e9cc:	ldr	r4, [pc, #1016]	; 1edcc <pclose@plt+0xd988>
   1e9d0:	ldr	r1, [r4, #12]
   1e9d4:	ldr	r3, [r4, #52]	; 0x34
   1e9d8:	cmp	r1, r3
   1e9dc:	ble	1ebd8 <pclose@plt+0xd794>
   1e9e0:	ldr	r2, [r4, #24]
   1e9e4:	cmp	r3, r2
   1e9e8:	bge	1ebd8 <pclose@plt+0xd794>
   1e9ec:	ldr	r2, [r4, #8]
   1e9f0:	add	r2, r2, r1
   1e9f4:	ldrb	r2, [r2, #-1]
   1e9f8:	ands	r2, r2, #48	; 0x30
   1e9fc:	bne	1ebd8 <pclose@plt+0xd794>
   1ea00:	cmp	r6, #1
   1ea04:	beq	1eda4 <pclose@plt+0xd960>
   1ea08:	cmp	r6, #0
   1ea0c:	bne	1ebf4 <pclose@plt+0xd7b0>
   1ea10:	ldr	r2, [r4, #4]
   1ea14:	add	r5, sp, #16
   1ea18:	add	r1, r2, r1
   1ea1c:	str	r1, [r5, #-8]!
   1ea20:	add	r2, r2, r3
   1ea24:	mvn	r1, #0
   1ea28:	mov	r0, r5
   1ea2c:	bl	1504c <pclose@plt+0x3c08>
   1ea30:	mov	r8, r0
   1ea34:	b	1eaac <pclose@plt+0xd668>
   1ea38:	ldr	r3, [r4, #24]
   1ea3c:	cmp	r2, r3
   1ea40:	bge	1eabc <pclose@plt+0xd678>
   1ea44:	ldr	r3, [r4, #8]
   1ea48:	add	r3, r3, r1
   1ea4c:	ldrb	r3, [r3, #-1]
   1ea50:	tst	r3, #48	; 0x30
   1ea54:	bne	1eabc <pclose@plt+0xd678>
   1ea58:	ldr	r1, [r4, #4]
   1ea5c:	ldr	r3, [sp, #8]
   1ea60:	add	r2, r1, r2
   1ea64:	sub	r3, r3, r1
   1ea68:	mov	r0, r5
   1ea6c:	mvn	r1, #0
   1ea70:	str	r3, [r4, #12]
   1ea74:	bl	1504c <pclose@plt+0x3c08>
   1ea78:	ldr	r3, [r4, #12]
   1ea7c:	ldr	r1, [r4, #8]
   1ea80:	ldrb	r1, [r1, r3]
   1ea84:	mov	r9, r0
   1ea88:	mov	r2, r9
   1ea8c:	mov	r0, r8
   1ea90:	bl	1dae4 <pclose@plt+0xc6a0>
   1ea94:	ldr	r3, [r4, #24]
   1ea98:	mov	r8, r9
   1ea9c:	cmp	r0, #0
   1eaa0:	sub	r0, r3, r0
   1eaa4:	str	r0, [r4, #24]
   1eaa8:	bgt	1edbc <pclose@plt+0xd978>
   1eaac:	ldr	r1, [r4, #12]
   1eab0:	ldr	r2, [r4, #52]	; 0x34
   1eab4:	cmp	r2, r1
   1eab8:	blt	1ea38 <pclose@plt+0xd5f4>
   1eabc:	mov	r3, #0
   1eac0:	str	r3, [r4, #32]
   1eac4:	b	1e988 <pclose@plt+0xd544>
   1eac8:	ldr	r3, [pc, #776]	; 1edd8 <pclose@plt+0xd994>
   1eacc:	ldr	r3, [r3]
   1ead0:	cmp	r3, #0
   1ead4:	blt	1ebf4 <pclose@plt+0xd7b0>
   1ead8:	cmp	r3, #1
   1eadc:	ble	1ebfc <pclose@plt+0xd7b8>
   1eae0:	cmp	r3, #2
   1eae4:	bne	1ebf4 <pclose@plt+0xd7b0>
   1eae8:	ldr	r3, [pc, #740]	; 1edd4 <pclose@plt+0xd990>
   1eaec:	ldr	r3, [r3]
   1eaf0:	cmp	r3, #1
   1eaf4:	beq	1eb0c <pclose@plt+0xd6c8>
   1eaf8:	cmp	r3, #2
   1eafc:	bne	1eb90 <pclose@plt+0xd74c>
   1eb00:	bic	r3, r5, #128	; 0x80
   1eb04:	cmp	r3, #27
   1eb08:	bne	1eb90 <pclose@plt+0xd74c>
   1eb0c:	strd	r8, [sp]
   1eb10:	mov	r2, sl
   1eb14:	mov	r0, r5
   1eb18:	mov	r1, #0
   1eb1c:	bl	1e450 <pclose@plt+0xd00c>
   1eb20:	adds	r6, r0, #0
   1eb24:	movne	r6, #1
   1eb28:	b	1e988 <pclose@plt+0xd544>
   1eb2c:	cmp	r5, #95	; 0x5f
   1eb30:	orrne	r6, r6, #2
   1eb34:	uxtbne	r6, r6
   1eb38:	bne	1e928 <pclose@plt+0xd4e4>
   1eb3c:	tst	r6, #3
   1eb40:	orrne	r6, r6, #3
   1eb44:	movne	r0, r5
   1eb48:	bne	1eb68 <pclose@plt+0xd724>
   1eb4c:	ldr	r3, [r4, #36]	; 0x24
   1eb50:	cmp	r3, #0
   1eb54:	orreq	r6, r6, #2
   1eb58:	orrne	r6, r6, r3
   1eb5c:	movne	r0, r5
   1eb60:	moveq	r0, r5
   1eb64:	uxtbeq	r6, r6
   1eb68:	bl	149b4 <pclose@plt+0x3570>
   1eb6c:	cmp	r0, #0
   1eb70:	bne	1eae8 <pclose@plt+0xd6a4>
   1eb74:	ldr	r3, [fp]
   1eb78:	cmp	r3, #0
   1eb7c:	beq	1e96c <pclose@plt+0xd528>
   1eb80:	b	1e94c <pclose@plt+0xd508>
   1eb84:	str	r1, [r4, #32]
   1eb88:	ldrb	r0, [r2, r3]
   1eb8c:	b	1e904 <pclose@plt+0xd4c0>
   1eb90:	mov	r2, r8
   1eb94:	mov	r3, r9
   1eb98:	uxtb	r0, r5
   1eb9c:	bl	1e760 <pclose@plt+0xd31c>
   1eba0:	adds	r6, r0, #0
   1eba4:	movne	r6, #1
   1eba8:	b	1e988 <pclose@plt+0xd544>
   1ebac:	mov	r0, r5
   1ebb0:	bl	149b4 <pclose@plt+0x3570>
   1ebb4:	cmp	r0, #0
   1ebb8:	beq	1eb74 <pclose@plt+0xd730>
   1ebbc:	b	1eae8 <pclose@plt+0xd6a4>
   1ebc0:	orr	r6, r6, #1
   1ebc4:	ldr	sl, [r4, #4]
   1ebc8:	uxtb	r6, r6
   1ebcc:	mov	r5, r0
   1ebd0:	add	sl, sl, r3
   1ebd4:	b	1e928 <pclose@plt+0xd4e4>
   1ebd8:	mov	r2, r8
   1ebdc:	mov	r3, r9
   1ebe0:	mov	r0, #8
   1ebe4:	bl	1e760 <pclose@plt+0xd31c>
   1ebe8:	adds	r6, r0, #0
   1ebec:	movne	r6, #1
   1ebf0:	b	1e988 <pclose@plt+0xd544>
   1ebf4:	mov	r6, #0
   1ebf8:	b	1e988 <pclose@plt+0xd544>
   1ebfc:	ldr	r2, [pc, #472]	; 1eddc <pclose@plt+0xd998>
   1ec00:	ldr	r5, [r4, #24]
   1ec04:	ldr	r3, [r4, #28]
   1ec08:	ldr	ip, [r2]
   1ec0c:	ldr	r1, [r4, #52]	; 0x34
   1ec10:	add	r3, r5, r3
   1ec14:	add	r0, r4, ip, lsl #2
   1ec18:	cmp	ip, #1
   1ec1c:	ldr	r0, [r0, #76]	; 0x4c
   1ec20:	sub	r3, r3, r1
   1ec24:	ble	1ec68 <pclose@plt+0xd824>
   1ec28:	cmp	r3, r0
   1ec2c:	bge	1ec68 <pclose@plt+0xd824>
   1ec30:	ldr	r1, [pc, #424]	; 1ede0 <pclose@plt+0xd99c>
   1ec34:	sub	r2, ip, #2
   1ec38:	add	r1, r1, ip, lsl #2
   1ec3c:	sub	r1, r1, #4
   1ec40:	ldr	r0, [r1, #-4]!
   1ec44:	cmp	r3, r0
   1ec48:	bge	1ed9c <pclose@plt+0xd958>
   1ec4c:	subs	r2, r2, #1
   1ec50:	bcs	1ec40 <pclose@plt+0xd7fc>
   1ec54:	mov	r2, #0
   1ec58:	add	r4, r4, r2, lsl #2
   1ec5c:	ldr	r4, [r4, #80]	; 0x50
   1ec60:	sub	r4, r4, r3
   1ec64:	b	1ec7c <pclose@plt+0xd838>
   1ec68:	ldr	r4, [r2, #4]
   1ec6c:	sub	r0, r3, r0
   1ec70:	mov	r1, r4
   1ec74:	bl	27594 <error@@Base+0x47f0>
   1ec78:	sub	r4, r4, r1
   1ec7c:	mov	r2, #0
   1ec80:	mov	r1, r6
   1ec84:	mov	r0, #32
   1ec88:	bl	1dae4 <pclose@plt+0xc6a0>
   1ec8c:	add	r5, r5, r4
   1ec90:	sub	r5, r5, #1
   1ec94:	add	r5, r5, r0
   1ec98:	mov	r0, r6
   1ec9c:	bl	1d968 <pclose@plt+0xc524>
   1eca0:	ldr	r3, [pc, #316]	; 1ede4 <pclose@plt+0xd9a0>
   1eca4:	ldr	r3, [r3]
   1eca8:	add	r0, r5, r0
   1ecac:	cmp	r0, r3
   1ecb0:	bgt	1ece4 <pclose@plt+0xd8a0>
   1ecb4:	ldr	r5, [pc, #300]	; 1ede8 <pclose@plt+0xd9a4>
   1ecb8:	b	1ecc8 <pclose@plt+0xd884>
   1ecbc:	sub	r4, r4, #1
   1ecc0:	cmp	r4, #0
   1ecc4:	ble	1ebf4 <pclose@plt+0xd7b0>
   1ecc8:	strd	r8, [sp]
   1eccc:	mov	r2, r5
   1ecd0:	mov	r1, r6
   1ecd4:	mov	r0, #32
   1ecd8:	bl	1e450 <pclose@plt+0xd00c>
   1ecdc:	cmp	r0, #0
   1ece0:	beq	1ecbc <pclose@plt+0xd878>
   1ece4:	mov	r6, #1
   1ece8:	b	1e988 <pclose@plt+0xd544>
   1ecec:	ldr	r3, [r4, #12]
   1ecf0:	ldr	r0, [r4, #4]
   1ecf4:	add	r0, r0, r3
   1ecf8:	bl	14c80 <pclose@plt+0x383c>
   1ecfc:	mov	r1, r5
   1ed00:	bl	1514c <pclose@plt+0x3d08>
   1ed04:	subs	r6, r0, #0
   1ed08:	bne	1e9b4 <pclose@plt+0xd570>
   1ed0c:	str	r6, [r4, #32]
   1ed10:	b	1e928 <pclose@plt+0xd4e4>
   1ed14:	mov	r0, r5
   1ed18:	bl	14f24 <pclose@plt+0x3ae0>
   1ed1c:	ldr	r6, [pc, #200]	; 1edec <pclose@plt+0xd9a8>
   1ed20:	mov	r5, r0
   1ed24:	bl	112dc <strlen@plt>
   1ed28:	ldr	r4, [r4, #24]
   1ed2c:	mov	r2, #0
   1ed30:	ldr	r1, [r6]
   1ed34:	add	r4, r0, r4
   1ed38:	mov	r0, #32
   1ed3c:	bl	1dae4 <pclose@plt+0xc6a0>
   1ed40:	sub	r4, r4, #1
   1ed44:	add	r4, r4, r0
   1ed48:	ldr	r0, [r6]
   1ed4c:	bl	1d968 <pclose@plt+0xc524>
   1ed50:	ldr	r3, [pc, #140]	; 1ede4 <pclose@plt+0xd9a0>
   1ed54:	ldr	r3, [r3]
   1ed58:	add	r4, r4, r0
   1ed5c:	cmp	r4, r3
   1ed60:	bgt	1ece4 <pclose@plt+0xd8a0>
   1ed64:	ldrb	r0, [r5]
   1ed68:	cmp	r0, #0
   1ed6c:	bne	1ed80 <pclose@plt+0xd93c>
   1ed70:	b	1ebf4 <pclose@plt+0xd7b0>
   1ed74:	ldrb	r0, [r5, #1]!
   1ed78:	cmp	r0, #0
   1ed7c:	beq	1ebf4 <pclose@plt+0xd7b0>
   1ed80:	strd	r8, [sp]
   1ed84:	mov	r2, #0
   1ed88:	mov	r1, #32
   1ed8c:	bl	1e450 <pclose@plt+0xd00c>
   1ed90:	cmp	r0, #0
   1ed94:	beq	1ed74 <pclose@plt+0xd930>
   1ed98:	b	1ece4 <pclose@plt+0xd8a0>
   1ed9c:	add	r2, r2, #1
   1eda0:	b	1ec58 <pclose@plt+0xd814>
   1eda4:	strd	r8, [sp]
   1eda8:	mov	r1, r2
   1edac:	bl	1e450 <pclose@plt+0xd00c>
   1edb0:	adds	r6, r0, #0
   1edb4:	movne	r6, #1
   1edb8:	b	1e988 <pclose@plt+0xd544>
   1edbc:	mov	r3, #1
   1edc0:	b	1eac0 <pclose@plt+0xd67c>
   1edc4:	bl	111bc <__stack_chk_fail@plt>
   1edc8:			; <UNDEFINED> instruction: 0x0003ddb0
   1edcc:	andeq	r0, r4, r0, ror sl
   1edd0:	andeq	r0, r4, ip, ror #2
   1edd4:	andeq	r3, r4, r4, ror #20
   1edd8:	andeq	r3, r4, r0, ror #20
   1eddc:	andeq	pc, r3, r8, ror #6
   1ede0:	andeq	r0, r4, r0, asr #21
   1ede4:	andeq	r3, r4, r8, lsr #19
   1ede8:	andeq	r8, r2, r0, lsr #18
   1edec:	andeq	lr, r3, r8, lsr #32
   1edf0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1edf4:	uxtb	r5, r0
   1edf8:	ldr	r4, [pc, #616]	; 1f068 <pclose@plt+0xdc24>
   1edfc:	mov	r6, r2
   1ee00:	mov	r7, r3
   1ee04:	ldr	r0, [r4, #48]	; 0x30
   1ee08:	cmp	r0, #0
   1ee0c:	beq	1ee3c <pclose@plt+0xd9f8>
   1ee10:	cmp	r0, #13
   1ee14:	cmpeq	r5, #13
   1ee18:	moveq	r1, #1
   1ee1c:	movne	r1, #0
   1ee20:	beq	1ee88 <pclose@plt+0xda44>
   1ee24:	add	r3, r4, #592	; 0x250
   1ee28:	ldrd	r2, [r3]
   1ee2c:	bl	1e89c <pclose@plt+0xd458>
   1ee30:	cmp	r0, #0
   1ee34:	streq	r0, [r4, #48]	; 0x30
   1ee38:	bne	1eee4 <pclose@plt+0xdaa0>
   1ee3c:	cmp	r5, #13
   1ee40:	beq	1ee94 <pclose@plt+0xda50>
   1ee44:	ldr	r8, [pc, #544]	; 1f06c <pclose@plt+0xdc28>
   1ee48:	ldr	r1, [r8]
   1ee4c:	cmp	r1, #0
   1ee50:	beq	1ef54 <pclose@plt+0xdb10>
   1ee54:	ldr	r3, [r4, #40]	; 0x28
   1ee58:	cmp	r3, #0
   1ee5c:	beq	1ef14 <pclose@plt+0xdad0>
   1ee60:	and	r2, r5, #192	; 0xc0
   1ee64:	cmp	r2, #128	; 0x80
   1ee68:	bne	1eef0 <pclose@plt+0xdaac>
   1ee6c:	ldr	r2, [r4, #56]	; 0x38
   1ee70:	add	r1, r2, #1
   1ee74:	add	r2, r4, r2
   1ee78:	cmp	r3, r1
   1ee7c:	str	r1, [r4, #56]	; 0x38
   1ee80:	strb	r5, [r2, #60]	; 0x3c
   1ee84:	ble	1f008 <pclose@plt+0xdbc4>
   1ee88:	mov	r8, #0
   1ee8c:	mov	r0, r8
   1ee90:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ee94:	ldr	r3, [pc, #468]	; 1f070 <pclose@plt+0xdc2c>
   1ee98:	ldr	r8, [r3]
   1ee9c:	cmp	r8, #0
   1eea0:	bne	1ee44 <pclose@plt+0xda00>
   1eea4:	ldr	r3, [r4, #40]	; 0x28
   1eea8:	cmp	r3, #0
   1eeac:	ble	1eed0 <pclose@plt+0xda8c>
   1eeb0:	ldrd	r0, [r4, #72]	; 0x48
   1eeb4:	bl	1e814 <pclose@plt+0xd3d0>
   1eeb8:	str	r8, [r4, #40]	; 0x28
   1eebc:	cmp	r0, #0
   1eec0:	add	r0, r0, #1
   1eec4:	str	r0, [r4, #56]	; 0x38
   1eec8:	movne	r8, r0
   1eecc:	bne	1eee8 <pclose@plt+0xdaa4>
   1eed0:	ldr	r3, [pc, #412]	; 1f074 <pclose@plt+0xdc30>
   1eed4:	mov	r2, #13
   1eed8:	str	r2, [r4, #48]	; 0x30
   1eedc:	strd	r6, [r3]
   1eee0:	b	1eee8 <pclose@plt+0xdaa4>
   1eee4:	mov	r8, #1
   1eee8:	mov	r0, r8
   1eeec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1eef0:	ldrd	r0, [r4, #72]	; 0x48
   1eef4:	bl	1e814 <pclose@plt+0xd3d0>
   1eef8:	mov	r3, #0
   1eefc:	str	r3, [r4, #40]	; 0x28
   1ef00:	add	r2, r0, #1
   1ef04:	cmp	r0, #0
   1ef08:	mov	r9, r0
   1ef0c:	str	r2, [r4, #56]	; 0x38
   1ef10:	bne	1eff0 <pclose@plt+0xdbac>
   1ef14:	mov	r3, #1
   1ef18:	tst	r5, #128	; 0x80
   1ef1c:	strb	r5, [r4, #60]	; 0x3c
   1ef20:	str	r3, [r4, #56]	; 0x38
   1ef24:	beq	1efb4 <pclose@plt+0xdb70>
   1ef28:	and	r3, r5, #192	; 0xc0
   1ef2c:	cmp	r3, #192	; 0xc0
   1ef30:	bne	1ef40 <pclose@plt+0xdafc>
   1ef34:	and	r3, r5, #254	; 0xfe
   1ef38:	cmp	r3, #254	; 0xfe
   1ef3c:	bne	1f03c <pclose@plt+0xdbf8>
   1ef40:	mov	r0, r6
   1ef44:	mov	r1, r7
   1ef48:	bl	1e814 <pclose@plt+0xd3d0>
   1ef4c:	mov	r9, r0
   1ef50:	b	1ef68 <pclose@plt+0xdb24>
   1ef54:	mov	r2, r6
   1ef58:	mov	r3, r7
   1ef5c:	mov	r0, r5
   1ef60:	bl	1e89c <pclose@plt+0xd458>
   1ef64:	mov	r9, r0
   1ef68:	ldr	r1, [pc, #264]	; 1f078 <pclose@plt+0xdc34>
   1ef6c:	ldr	r2, [r4, #28]
   1ef70:	ldr	r3, [r1]
   1ef74:	cmp	r2, r3
   1ef78:	bge	1ef94 <pclose@plt+0xdb50>
   1ef7c:	ldr	r3, [pc, #248]	; 1f07c <pclose@plt+0xdc38>
   1ef80:	ldr	r0, [r4, #24]
   1ef84:	ldr	r3, [r3]
   1ef88:	add	r3, r3, r3, lsr #31
   1ef8c:	cmp	r0, r3, asr #1
   1ef90:	bgt	1efd0 <pclose@plt+0xdb8c>
   1ef94:	cmp	r9, #0
   1ef98:	beq	1ee88 <pclose@plt+0xda44>
   1ef9c:	ldr	r3, [r8]
   1efa0:	cmp	r3, #0
   1efa4:	beq	1eee4 <pclose@plt+0xdaa0>
   1efa8:	ldr	r8, [r4, #56]	; 0x38
   1efac:	mov	r0, r8
   1efb0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1efb4:	mov	r2, r6
   1efb8:	mov	r3, r7
   1efbc:	mov	r0, r5
   1efc0:	mov	r1, #0
   1efc4:	bl	1e89c <pclose@plt+0xd458>
   1efc8:	mov	r9, r0
   1efcc:	b	1ef68 <pclose@plt+0xdb24>
   1efd0:	ldr	r0, [r4, #4]
   1efd4:	ldr	r3, [r4, #12]
   1efd8:	mov	ip, #0
   1efdc:	strb	ip, [r0, r3]
   1efe0:	ldr	r0, [r1]
   1efe4:	sub	r0, r0, r2
   1efe8:	bl	1dfd0 <pclose@plt+0xcb8c>
   1efec:	b	1ef94 <pclose@plt+0xdb50>
   1eff0:	ldr	r1, [pc, #128]	; 1f078 <pclose@plt+0xdc34>
   1eff4:	ldr	r2, [r4, #28]
   1eff8:	ldr	r3, [r1]
   1effc:	cmp	r2, r3
   1f000:	bge	1ef9c <pclose@plt+0xdb58>
   1f004:	b	1ef7c <pclose@plt+0xdb38>
   1f008:	ldr	r0, [pc, #112]	; 1f080 <pclose@plt+0xdc3c>
   1f00c:	bl	14b3c <pclose@plt+0x36f8>
   1f010:	cmp	r0, #0
   1f014:	beq	1f054 <pclose@plt+0xdc10>
   1f018:	ldr	r0, [pc, #96]	; 1f080 <pclose@plt+0xdc3c>
   1f01c:	bl	14c80 <pclose@plt+0x383c>
   1f020:	ldrd	r2, [r4, #72]	; 0x48
   1f024:	ldr	r1, [pc, #84]	; 1f080 <pclose@plt+0xdc3c>
   1f028:	bl	1e89c <pclose@plt+0xd458>
   1f02c:	mov	r9, r0
   1f030:	mov	r3, #0
   1f034:	str	r3, [r4, #40]	; 0x28
   1f038:	b	1ef68 <pclose@plt+0xdb24>
   1f03c:	mov	r0, r5
   1f040:	bl	14ac4 <pclose@plt+0x3680>
   1f044:	mov	r8, #0
   1f048:	strd	r6, [r4, #72]	; 0x48
   1f04c:	str	r0, [r4, #40]	; 0x28
   1f050:	b	1eee8 <pclose@plt+0xdaa4>
   1f054:	ldrd	r0, [r4, #72]	; 0x48
   1f058:	bl	1e814 <pclose@plt+0xd3d0>
   1f05c:	mov	r9, r0
   1f060:	str	r0, [r4, #56]	; 0x38
   1f064:	b	1f030 <pclose@plt+0xdbec>
   1f068:	andeq	r0, r4, r0, ror sl
   1f06c:	andeq	r0, r4, ip, ror #2
   1f070:	andeq	r3, r4, r0, ror #20
   1f074:	andeq	r0, r4, r0, asr #25
   1f078:	andeq	r3, r4, r8, lsl #20
   1f07c:	andeq	r3, r4, r8, lsr #19
   1f080:	andeq	r0, r4, ip, lsr #21
   1f084:	ldr	r3, [pc, #20]	; 1f0a0 <pclose@plt+0xdc5c>
   1f088:	ldr	r3, [r3, #40]	; 0x28
   1f08c:	cmp	r3, #0
   1f090:	ble	1f098 <pclose@plt+0xdc54>
   1f094:	b	1e87c <pclose@plt+0xd438>
   1f098:	mov	r0, #0
   1f09c:	bx	lr
   1f0a0:	andeq	r0, r4, r0, ror sl
   1f0a4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f0a8:	mov	r8, r0
   1f0ac:	ldr	r4, [pc, #404]	; 1f248 <pclose@plt+0xde04>
   1f0b0:	mov	r9, r1
   1f0b4:	ldr	r3, [r4, #40]	; 0x28
   1f0b8:	cmp	r3, #0
   1f0bc:	ble	1f0c4 <pclose@plt+0xdc80>
   1f0c0:	bl	1e87c <pclose@plt+0xd438>
   1f0c4:	ldr	r0, [r4, #48]	; 0x30
   1f0c8:	cmp	r0, #0
   1f0cc:	beq	1f0f8 <pclose@plt+0xdcb4>
   1f0d0:	clz	r3, r8
   1f0d4:	lsr	r3, r3, #5
   1f0d8:	cmp	r0, #13
   1f0dc:	orrne	r3, r3, #1
   1f0e0:	cmp	r3, #0
   1f0e4:	beq	1f0f8 <pclose@plt+0xdcb4>
   1f0e8:	ldr	r3, [pc, #348]	; 1f24c <pclose@plt+0xde08>
   1f0ec:	mov	r1, #0
   1f0f0:	ldrd	r2, [r3]
   1f0f4:	bl	1e89c <pclose@plt+0xd458>
   1f0f8:	ldr	r2, [pc, #336]	; 1f250 <pclose@plt+0xde0c>
   1f0fc:	ldr	r3, [r4, #28]
   1f100:	ldr	r0, [r2]
   1f104:	cmp	r3, r0
   1f108:	blt	1f1a4 <pclose@plt+0xdd60>
   1f10c:	ldr	sl, [pc, #320]	; 1f254 <pclose@plt+0xde10>
   1f110:	ldrd	r6, [r4, #4]
   1f114:	ldr	r5, [r4, #12]
   1f118:	ldr	r3, [sl]
   1f11c:	cmp	r3, #2
   1f120:	beq	1f1b0 <pclose@plt+0xdd6c>
   1f124:	ldr	r2, [pc, #300]	; 1f258 <pclose@plt+0xde14>
   1f128:	ldr	r1, [r4, #24]
   1f12c:	add	r3, r6, r5
   1f130:	ldr	r2, [r2]
   1f134:	cmp	r1, r2
   1f138:	add	r2, r7, r5
   1f13c:	blt	1f174 <pclose@plt+0xdd30>
   1f140:	ldr	r1, [pc, #276]	; 1f25c <pclose@plt+0xde18>
   1f144:	ldr	r1, [r1]
   1f148:	cmp	r1, #0
   1f14c:	beq	1f174 <pclose@plt+0xdd30>
   1f150:	cmp	r8, #0
   1f154:	beq	1f1f8 <pclose@plt+0xddb4>
   1f158:	ldr	r1, [pc, #256]	; 1f260 <pclose@plt+0xde1c>
   1f15c:	ldr	r1, [r1]
   1f160:	cmp	r1, #0
   1f164:	bne	1f174 <pclose@plt+0xdd30>
   1f168:	ldr	r1, [sl]
   1f16c:	cmp	r1, #1
   1f170:	bne	1f194 <pclose@plt+0xdd50>
   1f174:	add	r5, r5, #1
   1f178:	mov	r0, #10
   1f17c:	mov	r1, #0
   1f180:	strb	r0, [r3]
   1f184:	strb	r1, [r2]
   1f188:	add	r3, r6, r5
   1f18c:	add	r2, r7, r5
   1f190:	str	r5, [r4, #12]
   1f194:	mov	r1, #0
   1f198:	strb	r1, [r3]
   1f19c:	strb	r1, [r2]
   1f1a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f1a4:	sub	r0, r0, r3
   1f1a8:	bl	1dfd0 <pclose@plt+0xcb8c>
   1f1ac:	b	1f10c <pclose@plt+0xdcc8>
   1f1b0:	mov	r0, #109	; 0x6d
   1f1b4:	bl	1dc34 <pclose@plt+0xc7f0>
   1f1b8:	cmp	r0, #0
   1f1bc:	beq	1f124 <pclose@plt+0xdce0>
   1f1c0:	sub	r1, r5, #1
   1f1c4:	ldr	r0, [pc, #152]	; 1f264 <pclose@plt+0xde20>
   1f1c8:	add	r1, r7, r1
   1f1cc:	add	r2, r6, r5
   1f1d0:	mov	r3, #27
   1f1d4:	mov	ip, #16
   1f1d8:	strb	r3, [r2], #1
   1f1dc:	ldrb	r3, [r0, #1]!
   1f1e0:	strb	ip, [r1, #1]!
   1f1e4:	sub	r5, r2, r6
   1f1e8:	cmp	r3, #0
   1f1ec:	bne	1f1d8 <pclose@plt+0xdd94>
   1f1f0:	str	r5, [r4, #12]
   1f1f4:	b	1f124 <pclose@plt+0xdce0>
   1f1f8:	ldr	r1, [sl]
   1f1fc:	cmp	r1, #1
   1f200:	beq	1f174 <pclose@plt+0xdd30>
   1f204:	ldr	r1, [pc, #84]	; 1f260 <pclose@plt+0xde1c>
   1f208:	ldr	r1, [r1]
   1f20c:	cmp	r1, #0
   1f210:	cmpne	r9, #0
   1f214:	beq	1f194 <pclose@plt+0xdd50>
   1f218:	add	r1, r5, #2
   1f21c:	mov	r0, #32
   1f220:	add	r5, r5, #1
   1f224:	strb	r0, [r3]
   1f228:	mov	r0, #8
   1f22c:	strb	r8, [r2]
   1f230:	add	r3, r6, r1
   1f234:	strb	r0, [r6, r5]
   1f238:	add	r2, r7, r1
   1f23c:	str	r1, [r4, #12]
   1f240:	strb	r8, [r7, r5]
   1f244:	b	1f194 <pclose@plt+0xdd50>
   1f248:	andeq	r0, r4, r0, ror sl
   1f24c:	andeq	r0, r4, r0, asr #25
   1f250:	andeq	r3, r4, r8, lsl #20
   1f254:	andeq	r3, r4, r4, ror #20
   1f258:	andeq	r3, r4, r8, lsr #19
   1f25c:			; <UNDEFINED> instruction: 0x000439b8
   1f260:	andeq	r3, r4, r8, lsl #19
   1f264:	andeq	fp, r2, r0, lsl #21
   1f268:	ldr	r3, [pc, #16]	; 1f280 <pclose@plt+0xde3c>
   1f26c:	mov	r2, #64	; 0x40
   1f270:	ldmib	r3, {r1, r3}
   1f274:	strb	r0, [r1]
   1f278:	strb	r2, [r3]
   1f27c:	bx	lr
   1f280:	andeq	r0, r4, r0, ror sl
   1f284:	ldr	r3, [pc, #100]	; 1f2f0 <pclose@plt+0xdeac>
   1f288:	ldr	r2, [r3, #44]	; 0x2c
   1f28c:	cmp	r2, #0
   1f290:	beq	1f2c8 <pclose@plt+0xde84>
   1f294:	ldr	r3, [pc, #88]	; 1f2f4 <pclose@plt+0xdeb0>
   1f298:	ldr	r3, [r3]
   1f29c:	cmp	r3, #0
   1f2a0:	beq	1f2b0 <pclose@plt+0xde6c>
   1f2a4:	cmp	r0, #0
   1f2a8:	subne	r0, r0, #1
   1f2ac:	beq	1f2e0 <pclose@plt+0xde9c>
   1f2b0:	cmp	r0, #0
   1f2b4:	mov	r3, #0
   1f2b8:	movne	r0, r3
   1f2bc:	moveq	r0, #10
   1f2c0:	str	r3, [r1]
   1f2c4:	bx	lr
   1f2c8:	ldr	r2, [r3, #8]
   1f2cc:	ldr	r3, [r3, #4]
   1f2d0:	ldrb	r2, [r2, r0]
   1f2d4:	str	r2, [r1]
   1f2d8:	ldrb	r0, [r3, r0]
   1f2dc:	bx	lr
   1f2e0:	mov	r3, #2
   1f2e4:	str	r3, [r1]
   1f2e8:	mov	r0, #126	; 0x7e
   1f2ec:	bx	lr
   1f2f0:	andeq	r0, r4, r0, ror sl
   1f2f4:	andeq	r3, r4, r0, lsl #21
   1f2f8:	ldr	r3, [pc, #16]	; 1f310 <pclose@plt+0xdecc>
   1f2fc:	mov	r1, #1
   1f300:	mov	r2, #0
   1f304:	str	r1, [r3, #44]	; 0x2c
   1f308:	str	r2, [r3, #28]
   1f30c:	bx	lr
   1f310:	andeq	r0, r4, r0, ror sl
   1f314:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f318:	mvn	r5, #0
   1f31c:	mvn	r4, #0
   1f320:	cmp	r1, r5
   1f324:	cmpeq	r0, r4
   1f328:	beq	1f400 <pclose@plt+0xdfbc>
   1f32c:	mov	r7, r3
   1f330:	mov	r8, r2
   1f334:	bl	13bf4 <pclose@plt+0x27b0>
   1f338:	subs	r9, r0, #0
   1f33c:	bne	1f400 <pclose@plt+0xdfbc>
   1f340:	bl	13ad8 <pclose@plt+0x2694>
   1f344:	cmn	r0, #1
   1f348:	mov	r5, r0
   1f34c:	beq	1f400 <pclose@plt+0xdfbc>
   1f350:	cmp	r0, #10
   1f354:	beq	1f414 <pclose@plt+0xdfd0>
   1f358:	ldr	r6, [pc, #212]	; 1f434 <pclose@plt+0xdff0>
   1f35c:	ldr	r4, [r6]
   1f360:	ands	r4, r4, #3
   1f364:	bne	1f424 <pclose@plt+0xdfe0>
   1f368:	ldr	r9, [pc, #200]	; 1f438 <pclose@plt+0xdff4>
   1f36c:	b	1f37c <pclose@plt+0xdf38>
   1f370:	ldr	r3, [r6]
   1f374:	tst	r3, #3
   1f378:	bne	1f3c0 <pclose@plt+0xdf7c>
   1f37c:	ldr	r1, [r9]
   1f380:	sub	r1, r1, #1
   1f384:	cmp	r1, r4
   1f388:	bgt	1f398 <pclose@plt+0xdf54>
   1f38c:	bl	1da20 <pclose@plt+0xc5dc>
   1f390:	cmp	r0, #0
   1f394:	bne	1f3e4 <pclose@plt+0xdfa0>
   1f398:	ldr	r1, [r9, #4]
   1f39c:	add	r4, r4, #1
   1f3a0:	add	r1, r1, r4
   1f3a4:	mov	sl, r4
   1f3a8:	strb	r5, [r1, #-1]
   1f3ac:	bl	13ad8 <pclose@plt+0x2694>
   1f3b0:	cmn	r0, #1
   1f3b4:	cmpne	r0, #10
   1f3b8:	mov	r5, r0
   1f3bc:	bne	1f370 <pclose@plt+0xdf2c>
   1f3c0:	bl	13a88 <pclose@plt+0x2644>
   1f3c4:	ldr	r3, [r9, #4]
   1f3c8:	cmp	r8, #0
   1f3cc:	mov	r2, #0
   1f3d0:	strb	r2, [r3, sl]
   1f3d4:	strne	r3, [r8]
   1f3d8:	cmp	r7, #0
   1f3dc:	strne	r4, [r7]
   1f3e0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f3e4:	bl	13a88 <pclose@plt+0x2644>
   1f3e8:	mov	sl, r4
   1f3ec:	subs	r2, r0, #1
   1f3f0:	sbc	r3, r1, #0
   1f3f4:	mov	r0, r2
   1f3f8:	mov	r1, r3
   1f3fc:	b	1f3c4 <pclose@plt+0xdf80>
   1f400:	mvn	r2, #0
   1f404:	mvn	r3, #0
   1f408:	mov	r0, r2
   1f40c:	mov	r1, r3
   1f410:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f414:	mov	r4, r9
   1f418:	mov	sl, r9
   1f41c:	ldr	r9, [pc, #20]	; 1f438 <pclose@plt+0xdff4>
   1f420:	b	1f3c0 <pclose@plt+0xdf7c>
   1f424:	mov	r4, r9
   1f428:	mov	sl, r4
   1f42c:	ldr	r9, [pc, #4]	; 1f438 <pclose@plt+0xdff4>
   1f430:	b	1f3c0 <pclose@plt+0xdf7c>
   1f434:			; <UNDEFINED> instruction: 0x00043ab0
   1f438:	andeq	r0, r4, r0, ror sl
   1f43c:	cmp	r0, #1
   1f440:	sbcs	ip, r1, #0
   1f444:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f448:	blt	1f550 <pclose@plt+0xe10c>
   1f44c:	subs	r0, r0, #1
   1f450:	sbc	r1, r1, #0
   1f454:	mov	r8, r3
   1f458:	mov	r9, r2
   1f45c:	bl	13bf4 <pclose@plt+0x27b0>
   1f460:	cmp	r0, #0
   1f464:	bne	1f550 <pclose@plt+0xe10c>
   1f468:	ldr	r6, [pc, #236]	; 1f55c <pclose@plt+0xe118>
   1f46c:	ldr	r7, [pc, #236]	; 1f560 <pclose@plt+0xe11c>
   1f470:	ldr	r4, [r6]
   1f474:	ldr	r3, [r6, #4]
   1f478:	sub	r4, r4, #1
   1f47c:	strb	r0, [r3, r4]
   1f480:	b	1f490 <pclose@plt+0xe04c>
   1f484:	ldr	r1, [r6, #4]
   1f488:	sub	r4, r4, #1
   1f48c:	strb	r5, [r1, r4]
   1f490:	bl	13f60 <pclose@plt+0x2b1c>
   1f494:	cmp	r0, #10
   1f498:	mov	r5, r0
   1f49c:	beq	1f508 <pclose@plt+0xe0c4>
   1f4a0:	ldr	r1, [r7]
   1f4a4:	tst	r1, #3
   1f4a8:	bne	1f508 <pclose@plt+0xe0c4>
   1f4ac:	cmn	r0, #1
   1f4b0:	beq	1f544 <pclose@plt+0xe100>
   1f4b4:	cmp	r4, #0
   1f4b8:	bgt	1f484 <pclose@plt+0xe040>
   1f4bc:	ldr	sl, [r6]
   1f4c0:	bl	1da20 <pclose@plt+0xc5dc>
   1f4c4:	cmp	r0, #0
   1f4c8:	bne	1f508 <pclose@plt+0xe0c4>
   1f4cc:	ldr	r1, [r6, #4]
   1f4d0:	ldr	r4, [r6]
   1f4d4:	sub	r3, sl, #1
   1f4d8:	sub	r2, r4, #1
   1f4dc:	cmn	r1, r3
   1f4e0:	add	r2, r1, r2
   1f4e4:	bcs	1f500 <pclose@plt+0xe0bc>
   1f4e8:	add	r3, r1, sl
   1f4ec:	ldrb	r0, [r3, #-1]!
   1f4f0:	cmp	r1, r3
   1f4f4:	strb	r0, [r2], #-1
   1f4f8:	bne	1f4ec <pclose@plt+0xe0a8>
   1f4fc:	ldr	r4, [r6]
   1f500:	sub	r4, r4, sl
   1f504:	b	1f488 <pclose@plt+0xe044>
   1f508:	bl	13a88 <pclose@plt+0x2644>
   1f50c:	adds	sl, r0, #1
   1f510:	adc	fp, r1, #0
   1f514:	cmp	r9, #0
   1f518:	ldrne	r3, [r6, #4]
   1f51c:	addne	r3, r3, r4
   1f520:	strne	r3, [r9]
   1f524:	cmp	r8, #0
   1f528:	ldrne	r3, [r6]
   1f52c:	subne	r3, r3, #1
   1f530:	subne	r4, r3, r4
   1f534:	strne	r4, [r8]
   1f538:	mov	r0, sl
   1f53c:	mov	r1, fp
   1f540:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f544:	mov	sl, #0
   1f548:	mov	fp, #0
   1f54c:	b	1f514 <pclose@plt+0xe0d0>
   1f550:	mvn	sl, #0
   1f554:	mvn	fp, #0
   1f558:	b	1f538 <pclose@plt+0xe0f4>
   1f55c:	andeq	r0, r4, r0, ror sl
   1f560:			; <UNDEFINED> instruction: 0x00043ab0
   1f564:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f568:	mov	r4, #0
   1f56c:	ldr	r2, [pc, #128]	; 1f5f4 <pclose@plt+0xe1b0>
   1f570:	ldr	r6, [pc, #128]	; 1f5f8 <pclose@plt+0xe1b4>
   1f574:	mvn	r3, #-2147483648	; 0x80000000
   1f578:	mov	r0, r4
   1f57c:	str	r4, [r2]
   1f580:	ldr	r7, [r6]
   1f584:	str	r3, [r6]
   1f588:	bl	23360 <error@@Base+0x5bc>
   1f58c:	ldr	r8, [pc, #104]	; 1f5fc <pclose@plt+0xe1b8>
   1f590:	ldr	r3, [r8]
   1f594:	and	r2, r0, r1
   1f598:	cmn	r2, #1
   1f59c:	cmpne	r3, r4
   1f5a0:	movle	r3, #0
   1f5a4:	movgt	r3, #1
   1f5a8:	movle	r4, r3
   1f5ac:	ble	1f5e0 <pclose@plt+0xe19c>
   1f5b0:	ldr	r9, [pc, #72]	; 1f600 <pclose@plt+0xe1bc>
   1f5b4:	mov	r5, r4
   1f5b8:	bl	1caa8 <pclose@plt+0xb664>
   1f5bc:	ldr	r3, [r9, #24]
   1f5c0:	ldr	ip, [r8]
   1f5c4:	cmp	r4, r3
   1f5c8:	add	r5, r5, #1
   1f5cc:	movlt	r4, r3
   1f5d0:	and	r2, r0, r1
   1f5d4:	cmn	r2, #1
   1f5d8:	cmpne	ip, r5
   1f5dc:	bgt	1f5b8 <pclose@plt+0xe174>
   1f5e0:	cmp	r7, r4
   1f5e4:	suble	r0, r4, r7
   1f5e8:	str	r7, [r6]
   1f5ec:	movgt	r0, #0
   1f5f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f5f4:	andeq	r3, r4, r8, lsl #20
   1f5f8:	andeq	r3, r4, r8, lsr #19
   1f5fc:	muleq	r4, ip, r9
   1f600:	andeq	r0, r4, r0, ror sl
   1f604:	push	{r4, r5, r6, lr}
   1f608:	ldr	r4, [pc, #76]	; 1f65c <pclose@plt+0xe218>
   1f60c:	ldr	r3, [r4]
   1f610:	cmp	r3, #0
   1f614:	poplt	{r4, r5, r6, pc}
   1f618:	add	r3, r3, #1
   1f61c:	cmp	r3, #100	; 0x64
   1f620:	bgt	1f62c <pclose@plt+0xe1e8>
   1f624:	str	r3, [r4]
   1f628:	pop	{r4, r5, r6, pc}
   1f62c:	mov	r6, #0
   1f630:	ldr	r5, [r4, #4]
   1f634:	str	r6, [r4]
   1f638:	bl	22798 <pclose@plt+0x11354>
   1f63c:	add	r5, r5, #1
   1f640:	cmp	r5, r0
   1f644:	popge	{r4, r5, r6, pc}
   1f648:	mov	r1, r6
   1f64c:	ldr	r0, [pc, #12]	; 1f660 <pclose@plt+0xe21c>
   1f650:	bl	22eec <error@@Base+0x148>
   1f654:	mvn	r3, #0
   1f658:	b	1f624 <pclose@plt+0xe1e0>
   1f65c:	andeq	r0, r4, r8, asr #25
   1f660:	andeq	fp, r2, r4, lsl #21
   1f664:	ldr	r1, [pc, #100]	; 1f6d0 <pclose@plt+0xe28c>
   1f668:	push	{r4, r5}
   1f66c:	mov	r3, r1
   1f670:	add	r2, r1, #6336	; 0x18c0
   1f674:	add	r3, r3, #32
   1f678:	cmp	r3, r2
   1f67c:	str	r3, [r3, #-32]	; 0xffffffe0
   1f680:	bne	1f674 <pclose@plt+0xe230>
   1f684:	ldr	r2, [pc, #72]	; 1f6d4 <pclose@plt+0xe290>
   1f688:	sub	ip, r3, #2240	; 0x8c0
   1f68c:	add	r3, r3, #32
   1f690:	mov	r4, #1
   1f694:	mov	r5, #0
   1f698:	mov	r0, #0
   1f69c:	str	r1, [r2, #8]
   1f6a0:	str	r3, [r2, #12]
   1f6a4:	mov	r1, #0
   1f6a8:	mov	r3, #0
   1f6ac:	str	r3, [ip, #2240]	; 0x8c0
   1f6b0:	add	r3, r2, #16
   1f6b4:	strd	r4, [r2, #40]	; 0x28
   1f6b8:	str	r3, [r2, #20]
   1f6bc:	str	r3, [r2, #16]
   1f6c0:	strd	r0, [r2, #32]
   1f6c4:	strd	r0, [r2, #24]
   1f6c8:	pop	{r4, r5}
   1f6cc:	bx	lr
   1f6d0:	strdeq	r0, [r4], -r8
   1f6d4:	andeq	r0, r4, r8, asr #25
   1f6d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f6dc:	mov	r4, r0
   1f6e0:	ldr	r6, [pc, #396]	; 1f874 <pclose@plt+0xe430>
   1f6e4:	mov	r5, r1
   1f6e8:	mov	ip, r6
   1f6ec:	mov	sl, r2
   1f6f0:	ldr	lr, [ip, #16]!
   1f6f4:	mov	fp, r3
   1f6f8:	cmp	lr, ip
   1f6fc:	beq	1f750 <pclose@plt+0xe30c>
   1f700:	ldrd	r0, [lr, #8]
   1f704:	cmp	r0, r2
   1f708:	sbcs	r3, r1, fp
   1f70c:	bge	1f750 <pclose@plt+0xe30c>
   1f710:	ldrd	r0, [lr, #24]
   1f714:	cmp	r5, r1
   1f718:	cmpeq	r4, r0
   1f71c:	bne	1f744 <pclose@plt+0xe300>
   1f720:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f724:	ldrd	r0, [lr, #8]
   1f728:	cmp	r0, sl
   1f72c:	sbcs	r3, r1, fp
   1f730:	bge	1f750 <pclose@plt+0xe30c>
   1f734:	ldrd	r0, [lr, #24]
   1f738:	cmp	r1, r5
   1f73c:	cmpeq	r0, r4
   1f740:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f744:	ldr	lr, [lr]
   1f748:	cmp	lr, ip
   1f74c:	bne	1f724 <pclose@plt+0xe2e0>
   1f750:	ldr	r1, [r6, #8]
   1f754:	ldr	r0, [lr, #4]
   1f758:	cmp	r1, #0
   1f75c:	moveq	r7, #0
   1f760:	ldreq	r1, [r6, #12]
   1f764:	ldrne	r7, [r1]
   1f768:	streq	r7, [r6, #12]
   1f76c:	strne	r7, [r6, #8]
   1f770:	cmp	r1, ip
   1f774:	str	lr, [r1]
   1f778:	str	r0, [r1, #4]
   1f77c:	strd	sl, [r1, #8]
   1f780:	strd	r4, [r1, #24]
   1f784:	str	r1, [lr, #4]
   1f788:	str	r1, [r0]
   1f78c:	beq	1f868 <pclose@plt+0xe424>
   1f790:	ldr	r4, [r1]
   1f794:	cmp	r4, ip
   1f798:	beq	1f7b4 <pclose@plt+0xe370>
   1f79c:	ldr	r5, [r1, #4]
   1f7a0:	ldrd	r8, [r4, #8]
   1f7a4:	ldrd	r4, [r5, #8]
   1f7a8:	subs	r2, r8, r4
   1f7ac:	sbc	r3, r9, r5
   1f7b0:	strd	r2, [r1, #16]
   1f7b4:	cmp	lr, ip
   1f7b8:	beq	1f7d8 <pclose@plt+0xe394>
   1f7bc:	ldr	r4, [lr]
   1f7c0:	cmp	r4, ip
   1f7c4:	beq	1f7d8 <pclose@plt+0xe394>
   1f7c8:	ldrd	r4, [r4, #8]
   1f7cc:	subs	r2, r4, sl
   1f7d0:	sbc	r3, r5, fp
   1f7d4:	strd	r2, [lr, #16]
   1f7d8:	cmp	r0, ip
   1f7dc:	cmpne	r1, ip
   1f7e0:	beq	1f7f8 <pclose@plt+0xe3b4>
   1f7e4:	ldr	r1, [r0, #4]
   1f7e8:	ldrd	r4, [r1, #8]
   1f7ec:	subs	r2, sl, r4
   1f7f0:	sbc	r3, fp, r5
   1f7f4:	strd	r2, [r0, #16]
   1f7f8:	ldr	lr, [r6, #12]
   1f7fc:	cmp	lr, #0
   1f800:	popne	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f804:	ldr	r3, [r6, #16]
   1f808:	mov	r8, lr
   1f80c:	mov	r7, lr
   1f810:	ldrd	r4, [r3, #16]
   1f814:	b	1f838 <pclose@plt+0xe3f4>
   1f818:	ldrd	r0, [r3, #16]
   1f81c:	cmp	r4, r0
   1f820:	sbcs	r9, r5, r1
   1f824:	movge	r8, r3
   1f828:	movge	r4, r0
   1f82c:	movge	r5, r1
   1f830:	movge	r7, #1
   1f834:	mov	r3, r2
   1f838:	ldr	r2, [r3]
   1f83c:	cmp	r2, ip
   1f840:	bne	1f818 <pclose@plt+0xe3d4>
   1f844:	cmp	r7, #0
   1f848:	movne	lr, r8
   1f84c:	strne	r8, [r6, #12]
   1f850:	ldr	r3, [lr]
   1f854:	ldr	r2, [lr, #4]
   1f858:	str	r2, [r3, #4]
   1f85c:	ldr	r2, [lr, #4]
   1f860:	str	r3, [r2]
   1f864:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f868:	cmp	lr, r1
   1f86c:	bne	1f7bc <pclose@plt+0xe378>
   1f870:	b	1f7f8 <pclose@plt+0xe3b4>
   1f874:	andeq	r0, r4, r8, asr #25
   1f878:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f87c:	mov	r4, r0
   1f880:	ldr	sl, [pc, #604]	; 1fae4 <pclose@plt+0xe6a0>
   1f884:	sub	sp, sp, #28
   1f888:	mov	r3, sl
   1f88c:	mov	r5, r1
   1f890:	ldr	fp, [r3, #16]!
   1f894:	cmp	fp, r3
   1f898:	beq	1f9d4 <pclose@plt+0xe590>
   1f89c:	ldrd	r0, [fp, #8]
   1f8a0:	cmp	r0, r4
   1f8a4:	sbcs	r2, r1, r5
   1f8a8:	blt	1f9c8 <pclose@plt+0xe584>
   1f8ac:	cmp	r5, r1
   1f8b0:	cmpeq	r4, r0
   1f8b4:	bne	1f8cc <pclose@plt+0xe488>
   1f8b8:	ldrd	r8, [fp, #24]
   1f8bc:	mov	r0, r8
   1f8c0:	mov	r1, r9
   1f8c4:	add	sp, sp, #28
   1f8c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f8cc:	bl	22798 <pclose@plt+0x11354>
   1f8d0:	ldr	r3, [fp, #4]
   1f8d4:	ldrd	r6, [fp, #8]
   1f8d8:	str	r3, [sp, #20]
   1f8dc:	ldrd	r2, [r3, #8]
   1f8e0:	strd	r6, [sp]
   1f8e4:	subs	r6, r6, r4
   1f8e8:	strd	r2, [sp, #8]
   1f8ec:	sbc	r7, r7, r5
   1f8f0:	subs	r2, r4, r2
   1f8f4:	sbc	r3, r5, r3
   1f8f8:	cmp	r2, r6
   1f8fc:	sbcs	r1, r3, r7
   1f900:	str	r0, [sl, #4]
   1f904:	bge	1fa44 <pclose@plt+0xe600>
   1f908:	ldrd	r0, [sp, #8]
   1f90c:	bl	13bf4 <pclose@plt+0x27b0>
   1f910:	cmp	r0, #0
   1f914:	bne	1fa00 <pclose@plt+0xe5bc>
   1f918:	ldr	r3, [sp, #20]
   1f91c:	str	r0, [sl]
   1f920:	ldrd	r6, [r3, #8]
   1f924:	ldrd	r8, [r3, #24]
   1f928:	cmp	r6, r4
   1f92c:	sbcs	r3, r7, r5
   1f930:	bge	1fa18 <pclose@plt+0xe5d4>
   1f934:	ldr	sl, [pc, #428]	; 1fae8 <pclose@plt+0xe6a4>
   1f938:	b	1f968 <pclose@plt+0xe524>
   1f93c:	mvn	r3, #0
   1f940:	mvn	r2, #0
   1f944:	cmp	r1, r3
   1f948:	cmpeq	r0, r2
   1f94c:	beq	1fa00 <pclose@plt+0xe5bc>
   1f950:	bl	1f604 <pclose@plt+0xe1c0>
   1f954:	adds	r8, r8, #1
   1f958:	adc	r9, r9, #0
   1f95c:	cmp	r6, r4
   1f960:	sbcs	r3, r7, r5
   1f964:	bge	1fa18 <pclose@plt+0xe5d4>
   1f968:	mov	r3, #0
   1f96c:	mov	r0, r6
   1f970:	mov	r1, r7
   1f974:	mov	r2, r3
   1f978:	bl	1f314 <pclose@plt+0xded0>
   1f97c:	ldr	r3, [sl]
   1f980:	tst	r3, #3
   1f984:	mov	r6, r0
   1f988:	mov	r7, r1
   1f98c:	beq	1f93c <pclose@plt+0xe4f8>
   1f990:	ldr	r2, [pc, #340]	; 1faec <pclose@plt+0xe6a8>
   1f994:	ldr	r0, [pc, #340]	; 1faf0 <pclose@plt+0xe6ac>
   1f998:	mov	r8, #0
   1f99c:	ldr	r3, [r2]
   1f9a0:	mov	r9, #0
   1f9a4:	cmp	r3, #2
   1f9a8:	moveq	r1, #1
   1f9ac:	ldreq	r3, [pc, #320]	; 1faf4 <pclose@plt+0xe6b0>
   1f9b0:	streq	r1, [r3]
   1f9b4:	mov	r3, #0
   1f9b8:	mov	r1, r3
   1f9bc:	str	r3, [r2]
   1f9c0:	bl	22da4 <error@@Base>
   1f9c4:	b	1f8bc <pclose@plt+0xe478>
   1f9c8:	ldr	fp, [fp]
   1f9cc:	cmp	fp, r3
   1f9d0:	bne	1f89c <pclose@plt+0xe458>
   1f9d4:	ldrd	r2, [sl, #24]
   1f9d8:	cmp	r5, r3
   1f9dc:	cmpeq	r4, r2
   1f9e0:	beq	1fadc <pclose@plt+0xe698>
   1f9e4:	bl	22798 <pclose@plt+0x11354>
   1f9e8:	ldr	r3, [sl, #20]
   1f9ec:	str	r3, [sp, #20]
   1f9f0:	ldrd	r2, [r3, #8]
   1f9f4:	strd	r2, [sp, #8]
   1f9f8:	str	r0, [sl, #4]
   1f9fc:	b	1f908 <pclose@plt+0xe4c4>
   1fa00:	mov	r8, #0
   1fa04:	mov	r9, #0
   1fa08:	mov	r0, r8
   1fa0c:	mov	r1, r9
   1fa10:	add	sp, sp, #28
   1fa14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fa18:	mov	r3, r7
   1fa1c:	mov	r2, r6
   1fa20:	mov	r0, r8
   1fa24:	mov	r1, r9
   1fa28:	bl	1f6d8 <pclose@plt+0xe294>
   1fa2c:	cmp	r4, r6
   1fa30:	sbcs	r3, r5, r7
   1fa34:	bge	1f8bc <pclose@plt+0xe478>
   1fa38:	subs	r8, r8, #1
   1fa3c:	sbc	r9, r9, #0
   1fa40:	b	1f8bc <pclose@plt+0xe478>
   1fa44:	ldrd	r0, [sp]
   1fa48:	bl	13bf4 <pclose@plt+0x27b0>
   1fa4c:	subs	r3, r0, #0
   1fa50:	bne	1fa00 <pclose@plt+0xe5bc>
   1fa54:	ldrd	r0, [fp, #8]
   1fa58:	str	r3, [sl]
   1fa5c:	ldrd	r8, [fp, #24]
   1fa60:	cmp	r4, r0
   1fa64:	sbcs	r3, r5, r1
   1fa68:	bge	1fac4 <pclose@plt+0xe680>
   1fa6c:	ldr	sl, [pc, #116]	; 1fae8 <pclose@plt+0xe6a4>
   1fa70:	mvn	r6, #0
   1fa74:	mvn	r7, #0
   1fa78:	b	1faa8 <pclose@plt+0xe664>
   1fa7c:	cmp	r1, r7
   1fa80:	cmpeq	r0, r6
   1fa84:	strd	r0, [sp]
   1fa88:	beq	1fa00 <pclose@plt+0xe5bc>
   1fa8c:	bl	1f604 <pclose@plt+0xe1c0>
   1fa90:	ldrd	r0, [sp]
   1fa94:	subs	r8, r8, #1
   1fa98:	sbc	r9, r9, #0
   1fa9c:	cmp	r4, r0
   1faa0:	sbcs	r3, r5, r1
   1faa4:	bge	1fac4 <pclose@plt+0xe680>
   1faa8:	mov	r3, #0
   1faac:	mov	r2, r3
   1fab0:	bl	1f43c <pclose@plt+0xdff8>
   1fab4:	ldr	r3, [sl]
   1fab8:	tst	r3, #3
   1fabc:	beq	1fa7c <pclose@plt+0xe638>
   1fac0:	b	1f990 <pclose@plt+0xe54c>
   1fac4:	mov	r2, r0
   1fac8:	mov	r3, r1
   1facc:	mov	r0, r8
   1fad0:	mov	r1, r9
   1fad4:	bl	1f6d8 <pclose@plt+0xe294>
   1fad8:	b	1f8bc <pclose@plt+0xe478>
   1fadc:	ldr	fp, [pc, #20]	; 1faf8 <pclose@plt+0xe6b4>
   1fae0:	b	1f8b8 <pclose@plt+0xe474>
   1fae4:	andeq	r0, r4, r8, asr #25
   1fae8:			; <UNDEFINED> instruction: 0x00043ab0
   1faec:	andeq	r3, r4, r8, lsl sl
   1faf0:	andeq	fp, r2, r0, lsr #21
   1faf4:	strdeq	r3, [r4], -r4
   1faf8:	ldrdeq	r0, [r4], -r8
   1fafc:	push	{lr}		; (str lr, [sp, #-4]!)
   1fb00:	and	ip, r0, r1
   1fb04:	ldr	lr, [pc, #60]	; 1fb48 <pclose@plt+0xe704>
   1fb08:	ldr	lr, [lr]
   1fb0c:	cmn	ip, #1
   1fb10:	cmpne	lr, #0
   1fb14:	bne	1fb24 <pclose@plt+0xe6e0>
   1fb18:	mov	r0, #0
   1fb1c:	mov	r1, #0
   1fb20:	pop	{pc}		; (ldr pc, [sp], #4)
   1fb24:	mov	r3, r1
   1fb28:	cmp	r0, #1
   1fb2c:	sbcs	r3, r3, #0
   1fb30:	blt	1fb3c <pclose@plt+0xe6f8>
   1fb34:	pop	{lr}		; (ldr lr, [sp], #4)
   1fb38:	b	1f878 <pclose@plt+0xe434>
   1fb3c:	mov	r0, #1
   1fb40:	mov	r1, #0
   1fb44:	pop	{pc}		; (ldr pc, [sp], #4)
   1fb48:	andeq	r3, r4, r8, lsl sl
   1fb4c:	cmp	r0, #2
   1fb50:	sbcs	r3, r1, #0
   1fb54:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1fb58:	blt	1fc58 <pclose@plt+0xe814>
   1fb5c:	mov	r6, r0
   1fb60:	ldr	r0, [pc, #452]	; 1fd2c <pclose@plt+0xe8e8>
   1fb64:	mov	r7, r1
   1fb68:	mov	r1, r0
   1fb6c:	ldr	r5, [r1, #16]!
   1fb70:	cmp	r5, r1
   1fb74:	beq	1fc70 <pclose@plt+0xe82c>
   1fb78:	ldrd	r8, [r5, #24]
   1fb7c:	cmp	r8, r6
   1fb80:	sbcs	r3, r9, r7
   1fb84:	blt	1fc64 <pclose@plt+0xe820>
   1fb88:	cmp	r7, r9
   1fb8c:	cmpeq	r6, r8
   1fb90:	beq	1fc50 <pclose@plt+0xe80c>
   1fb94:	ldr	sl, [r5, #4]
   1fb98:	subs	r2, r8, r6
   1fb9c:	sbc	r3, r9, r7
   1fba0:	ldrd	r0, [sl, #24]
   1fba4:	subs	r8, r6, r0
   1fba8:	sbc	r9, r7, r1
   1fbac:	cmp	r8, r2
   1fbb0:	sbcs	r3, r9, r3
   1fbb4:	bge	1fca8 <pclose@plt+0xe864>
   1fbb8:	ldrd	r0, [sl, #8]
   1fbbc:	bl	13bf4 <pclose@plt+0x27b0>
   1fbc0:	cmp	r0, #0
   1fbc4:	bne	1fc38 <pclose@plt+0xe7f4>
   1fbc8:	ldrd	r8, [sl, #24]
   1fbcc:	ldrd	r4, [sl, #8]
   1fbd0:	cmp	r8, r6
   1fbd4:	sbcs	r3, r9, r7
   1fbd8:	bge	1fc88 <pclose@plt+0xe844>
   1fbdc:	ldr	sl, [pc, #332]	; 1fd30 <pclose@plt+0xe8ec>
   1fbe0:	b	1fbf8 <pclose@plt+0xe7b4>
   1fbe4:	adds	r8, r8, #1
   1fbe8:	adc	r9, r9, #0
   1fbec:	cmp	r7, r9
   1fbf0:	cmpeq	r6, r8
   1fbf4:	beq	1fc90 <pclose@plt+0xe84c>
   1fbf8:	mov	r3, #0
   1fbfc:	mov	r2, r3
   1fc00:	mov	r0, r4
   1fc04:	mov	r1, r5
   1fc08:	bl	1f314 <pclose@plt+0xded0>
   1fc0c:	ldr	r3, [sl]
   1fc10:	ands	r3, r3, #3
   1fc14:	movne	r3, #1
   1fc18:	and	r2, r0, r1
   1fc1c:	cmn	r2, #1
   1fc20:	movne	r2, #0
   1fc24:	moveq	r2, #1
   1fc28:	orrs	r3, r3, r2
   1fc2c:	mov	r4, r0
   1fc30:	mov	r5, r1
   1fc34:	beq	1fbe4 <pclose@plt+0xe7a0>
   1fc38:	mvn	r4, #0
   1fc3c:	mov	r5, r4
   1fc40:	mov	r0, r4
   1fc44:	mov	r1, r5
   1fc48:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fc4c:	ldr	r5, [pc, #224]	; 1fd34 <pclose@plt+0xe8f0>
   1fc50:	ldrd	r4, [r5, #8]
   1fc54:	b	1fc40 <pclose@plt+0xe7fc>
   1fc58:	mov	r4, #0
   1fc5c:	mov	r5, r4
   1fc60:	b	1fc40 <pclose@plt+0xe7fc>
   1fc64:	ldr	r5, [r5]
   1fc68:	cmp	r5, r1
   1fc6c:	bne	1fb78 <pclose@plt+0xe734>
   1fc70:	ldrd	r2, [r0, #40]	; 0x28
   1fc74:	cmp	r7, r3
   1fc78:	cmpeq	r6, r2
   1fc7c:	beq	1fc4c <pclose@plt+0xe808>
   1fc80:	ldr	sl, [r0, #20]
   1fc84:	b	1fbb8 <pclose@plt+0xe774>
   1fc88:	mov	r6, r8
   1fc8c:	mov	r7, r9
   1fc90:	mov	r0, r6
   1fc94:	mov	r1, r7
   1fc98:	mov	r2, r4
   1fc9c:	mov	r3, r5
   1fca0:	bl	1f6d8 <pclose@plt+0xe294>
   1fca4:	b	1fc40 <pclose@plt+0xe7fc>
   1fca8:	ldrd	r0, [r5, #8]
   1fcac:	bl	13bf4 <pclose@plt+0x27b0>
   1fcb0:	cmp	r0, #0
   1fcb4:	bne	1fc38 <pclose@plt+0xe7f4>
   1fcb8:	ldrd	r8, [r5, #24]
   1fcbc:	ldrd	r4, [r5, #8]
   1fcc0:	cmp	r6, r8
   1fcc4:	sbcs	r3, r7, r9
   1fcc8:	bge	1fc88 <pclose@plt+0xe844>
   1fccc:	ldr	sl, [pc, #92]	; 1fd30 <pclose@plt+0xe8ec>
   1fcd0:	b	1fce8 <pclose@plt+0xe8a4>
   1fcd4:	subs	r8, r8, #1
   1fcd8:	sbc	r9, r9, #0
   1fcdc:	cmp	r7, r9
   1fce0:	cmpeq	r6, r8
   1fce4:	beq	1fc90 <pclose@plt+0xe84c>
   1fce8:	mov	r3, #0
   1fcec:	mov	r2, r3
   1fcf0:	mov	r0, r4
   1fcf4:	mov	r1, r5
   1fcf8:	bl	1f43c <pclose@plt+0xdff8>
   1fcfc:	ldr	r3, [sl]
   1fd00:	ands	r3, r3, #3
   1fd04:	movne	r3, #1
   1fd08:	and	r2, r0, r1
   1fd0c:	cmn	r2, #1
   1fd10:	movne	r2, #0
   1fd14:	moveq	r2, #1
   1fd18:	orrs	r3, r3, r2
   1fd1c:	mov	r4, r0
   1fd20:	mov	r5, r1
   1fd24:	beq	1fcd4 <pclose@plt+0xe890>
   1fd28:	b	1fc38 <pclose@plt+0xe7f4>
   1fd2c:	andeq	r0, r4, r8, asr #25
   1fd30:			; <UNDEFINED> instruction: 0x00043ab0
   1fd34:	ldrdeq	r0, [r4], -r8
   1fd38:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1fd3c:	mov	r4, r0
   1fd40:	bl	23360 <error@@Base+0x5bc>
   1fd44:	mov	r6, r0
   1fd48:	mov	r7, r1
   1fd4c:	bl	13a14 <pclose@plt+0x25d0>
   1fd50:	and	r3, r6, r7
   1fd54:	cmp	r4, #0
   1fd58:	cmnge	r3, #1
   1fd5c:	mov	r8, r0
   1fd60:	mov	r9, r1
   1fd64:	bne	1fdac <pclose@plt+0xe968>
   1fd68:	ldr	r5, [pc, #256]	; 1fe70 <pclose@plt+0xea2c>
   1fd6c:	ldr	r3, [r5]
   1fd70:	cmp	r4, r3
   1fd74:	blt	1fd88 <pclose@plt+0xe944>
   1fd78:	b	1fe14 <pclose@plt+0xe9d0>
   1fd7c:	ldr	r3, [r5]
   1fd80:	cmp	r3, r4
   1fd84:	ble	1fe14 <pclose@plt+0xe9d0>
   1fd88:	add	r4, r4, #1
   1fd8c:	mov	r0, r4
   1fd90:	bl	23360 <error@@Base+0x5bc>
   1fd94:	and	r3, r0, r1
   1fd98:	cmp	r4, #0
   1fd9c:	cmnge	r3, #1
   1fda0:	mov	r6, r0
   1fda4:	mov	r7, r1
   1fda8:	beq	1fd7c <pclose@plt+0xe938>
   1fdac:	ldr	r3, [pc, #192]	; 1fe74 <pclose@plt+0xea30>
   1fdb0:	mvn	r1, #0
   1fdb4:	mvn	r0, #0
   1fdb8:	cmp	r7, r1
   1fdbc:	cmpeq	r6, r0
   1fdc0:	ldr	r2, [r3]
   1fdc4:	beq	1fe18 <pclose@plt+0xe9d4>
   1fdc8:	cmp	r2, #0
   1fdcc:	moveq	r0, #0
   1fdd0:	moveq	r1, #0
   1fdd4:	bne	1fdf0 <pclose@plt+0xe9ac>
   1fdd8:	cmp	r9, r7
   1fddc:	cmpeq	r8, r6
   1fde0:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fde4:	subs	r0, r0, #1
   1fde8:	sbc	r1, r1, #0
   1fdec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fdf0:	cmp	r6, #1
   1fdf4:	sbcs	r3, r7, #0
   1fdf8:	movlt	r0, #1
   1fdfc:	movlt	r1, #0
   1fe00:	blt	1fdd8 <pclose@plt+0xe994>
   1fe04:	mov	r0, r6
   1fe08:	mov	r1, r7
   1fe0c:	bl	1f878 <pclose@plt+0xe434>
   1fe10:	b	1fdd8 <pclose@plt+0xe994>
   1fe14:	ldr	r3, [pc, #88]	; 1fe74 <pclose@plt+0xea30>
   1fe18:	ldr	r3, [r3]
   1fe1c:	cmp	r3, #0
   1fe20:	bne	1fe30 <pclose@plt+0xe9ec>
   1fe24:	mvn	r0, #0
   1fe28:	mvn	r1, #0
   1fe2c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fe30:	mvn	r3, #0
   1fe34:	mvn	r2, #0
   1fe38:	cmp	r9, r3
   1fe3c:	cmpeq	r8, r2
   1fe40:	bne	1fe50 <pclose@plt+0xea0c>
   1fe44:	mov	r0, r8
   1fe48:	mov	r1, r9
   1fe4c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fe50:	cmp	r8, #1
   1fe54:	sbcs	r3, r9, #0
   1fe58:	movge	r6, r8
   1fe5c:	movge	r7, r9
   1fe60:	bge	1fe04 <pclose@plt+0xe9c0>
   1fe64:	mov	r0, #0
   1fe68:	mov	r1, #0
   1fe6c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fe70:	muleq	r4, ip, r9
   1fe74:	andeq	r3, r4, r8, lsl sl
   1fe78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fe7c:	mov	r4, r0
   1fe80:	ldrb	r3, [r0]
   1fe84:	sub	sp, sp, #20
   1fe88:	mov	r7, r1
   1fe8c:	cmp	r3, #45	; 0x2d
   1fe90:	addeq	r4, r0, #1
   1fe94:	beq	1feb4 <pclose@plt+0xea70>
   1fe98:	bl	12f0c <pclose@plt+0x1ac8>
   1fe9c:	ldr	r0, [pc, #440]	; 2005c <pclose@plt+0xec18>
   1fea0:	bl	22aa8 <pclose@plt+0x11664>
   1fea4:	mov	r0, r4
   1fea8:	bl	22aa8 <pclose@plt+0x11664>
   1feac:	ldr	r0, [pc, #428]	; 20060 <pclose@plt+0xec1c>
   1feb0:	bl	22aa8 <pclose@plt+0x11664>
   1feb4:	bl	1a194 <pclose@plt+0x8d50>
   1feb8:	mov	r8, r0
   1febc:	mov	r0, #0
   1fec0:	bl	1a8c4 <pclose@plt+0x9480>
   1fec4:	bl	12bf4 <pclose@plt+0x17b0>
   1fec8:	bl	22924 <pclose@plt+0x114e0>
   1fecc:	mov	r0, #0
   1fed0:	bl	11e90 <pclose@plt+0xa4c>
   1fed4:	mov	r0, #0
   1fed8:	bl	264ac <error@@Base+0x3708>
   1fedc:	mov	r0, #0
   1fee0:	bl	111c8 <dup@plt>
   1fee4:	mov	r6, r0
   1fee8:	mov	r0, #0
   1feec:	bl	11414 <close@plt>
   1fef0:	mov	r1, #0
   1fef4:	ldr	r0, [pc, #360]	; 20064 <pclose@plt+0xec20>
   1fef8:	bl	11258 <open64@plt>
   1fefc:	cmp	r0, #0
   1ff00:	blt	20044 <pclose@plt+0xec00>
   1ff04:	ldr	r0, [pc, #348]	; 20068 <pclose@plt+0xec24>
   1ff08:	bl	19b7c <pclose@plt+0x8738>
   1ff0c:	subs	r9, r0, #0
   1ff10:	beq	2003c <pclose@plt+0xebf8>
   1ff14:	ldrb	r2, [r9]
   1ff18:	ldrb	r3, [r4]
   1ff1c:	cmp	r2, #0
   1ff20:	bne	1ffc0 <pclose@plt+0xeb7c>
   1ff24:	cmp	r3, #0
   1ff28:	movne	r0, r4
   1ff2c:	ldreq	r0, [pc, #312]	; 2006c <pclose@plt+0xec28>
   1ff30:	bl	11b20 <pclose@plt+0x6dc>
   1ff34:	mov	r5, r0
   1ff38:	mov	r0, r5
   1ff3c:	bl	11288 <system@plt>
   1ff40:	mov	r0, r5
   1ff44:	bl	11144 <free@plt>
   1ff48:	mov	r0, #0
   1ff4c:	bl	11414 <close@plt>
   1ff50:	mov	r0, r6
   1ff54:	bl	111c8 <dup@plt>
   1ff58:	mov	r0, r6
   1ff5c:	bl	11414 <close@plt>
   1ff60:	mov	r0, #1
   1ff64:	bl	264ac <error@@Base+0x3708>
   1ff68:	mov	r0, #1
   1ff6c:	bl	11e90 <pclose@plt+0xa4c>
   1ff70:	cmp	r7, #0
   1ff74:	beq	1ff98 <pclose@plt+0xeb54>
   1ff78:	mov	r0, r7
   1ff7c:	bl	22aa8 <pclose@plt+0x11664>
   1ff80:	ldr	r0, [pc, #232]	; 20070 <pclose@plt+0xec2c>
   1ff84:	bl	22aa8 <pclose@plt+0x11664>
   1ff88:	bl	22d7c <pclose@plt+0x11938>
   1ff8c:	mov	r0, #10
   1ff90:	bl	22984 <pclose@plt+0x11540>
   1ff94:	bl	22924 <pclose@plt+0x114e0>
   1ff98:	bl	12b0c <pclose@plt+0x16c8>
   1ff9c:	ldr	r3, [pc, #208]	; 20074 <pclose@plt+0xec30>
   1ffa0:	mov	r0, r8
   1ffa4:	mov	r2, #1
   1ffa8:	str	r2, [r3]
   1ffac:	bl	1aac8 <pclose@plt+0x9684>
   1ffb0:	mov	r0, #0
   1ffb4:	add	sp, sp, #20
   1ffb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ffbc:	b	263dc <error@@Base+0x3638>
   1ffc0:	cmp	r3, #0
   1ffc4:	beq	20050 <pclose@plt+0xec0c>
   1ffc8:	mov	r0, r4
   1ffcc:	bl	1af34 <pclose@plt+0x9af0>
   1ffd0:	subs	fp, r0, #0
   1ffd4:	beq	2003c <pclose@plt+0xebf8>
   1ffd8:	mov	r0, r9
   1ffdc:	bl	112dc <strlen@plt>
   1ffe0:	mov	sl, r0
   1ffe4:	mov	r0, fp
   1ffe8:	bl	112dc <strlen@plt>
   1ffec:	mov	r1, #1
   1fff0:	add	sl, sl, r0
   1fff4:	add	sl, sl, #5
   1fff8:	mov	r0, sl
   1fffc:	bl	11b0c <pclose@plt+0x6c8>
   20000:	mov	r5, r0
   20004:	bl	1bdf0 <pclose@plt+0xa9ac>
   20008:	ldr	r3, [pc, #104]	; 20078 <pclose@plt+0xec34>
   2000c:	mov	r1, sl
   20010:	str	fp, [sp, #12]
   20014:	stm	sp, {r3, r9}
   20018:	mov	r2, #1
   2001c:	mvn	r3, #0
   20020:	str	r0, [sp, #8]
   20024:	mov	r0, r5
   20028:	bl	11420 <__snprintf_chk@plt>
   2002c:	mov	r0, fp
   20030:	bl	11144 <free@plt>
   20034:	cmp	r5, #0
   20038:	bne	1ff38 <pclose@plt+0xeaf4>
   2003c:	ldrb	r3, [r4]
   20040:	b	1ff24 <pclose@plt+0xeae0>
   20044:	mov	r0, r6
   20048:	bl	111c8 <dup@plt>
   2004c:	b	1ff04 <pclose@plt+0xeac0>
   20050:	bl	11b20 <pclose@plt+0x6dc>
   20054:	mov	r5, r0
   20058:	b	20034 <pclose@plt+0xebf0>
   2005c:	andeq	r8, r2, r4, asr #12
   20060:	andeq	fp, r2, r0, lsl sp
   20064:			; <UNDEFINED> instruction: 0x0002bab8
   20068:	strdeq	r8, [r2], -r4
   2006c:	andeq	fp, r2, r4, asr #21
   20070:	andeq	fp, r2, r8, asr #21
   20074:	strdeq	r3, [r4], -r4
   20078:	andeq	r8, r2, r0, lsl #20
   2007c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20080:	sub	sp, sp, #12
   20084:	mov	r1, r3
   20088:	mov	r8, r0
   2008c:	mov	r0, r2
   20090:	mov	r5, r3
   20094:	mov	r4, r2
   20098:	ldrd	r6, [sp, #48]	; 0x30
   2009c:	bl	13bf4 <pclose@plt+0x27b0>
   200a0:	subs	r3, r0, #0
   200a4:	str	r3, [sp, #4]
   200a8:	bne	201d4 <pclose@plt+0xed90>
   200ac:	ldr	r1, [pc, #336]	; 20204 <pclose@plt+0xedc0>
   200b0:	mov	r0, r8
   200b4:	bl	113a8 <popen@plt>
   200b8:	subs	sl, r0, #0
   200bc:	beq	201ec <pclose@plt+0xeda8>
   200c0:	bl	12f0c <pclose@plt+0x1ac8>
   200c4:	ldr	r0, [pc, #316]	; 20208 <pclose@plt+0xedc4>
   200c8:	bl	22aa8 <pclose@plt+0x11664>
   200cc:	mov	r0, r8
   200d0:	bl	22aa8 <pclose@plt+0x11664>
   200d4:	ldr	r0, [pc, #304]	; 2020c <pclose@plt+0xedc8>
   200d8:	bl	22aa8 <pclose@plt+0x11664>
   200dc:	bl	12bf4 <pclose@plt+0x17b0>
   200e0:	bl	22924 <pclose@plt+0x114e0>
   200e4:	ldr	r8, [sp, #4]
   200e8:	mvn	fp, #0
   200ec:	mov	r0, r8
   200f0:	bl	11e90 <pclose@plt+0xa4c>
   200f4:	mov	r0, r8
   200f8:	bl	264ac <error@@Base+0x3708>
   200fc:	mov	r1, #1
   20100:	mov	r0, #13
   20104:	bl	11174 <signal@plt>
   20108:	mvn	r8, #0
   2010c:	mvn	r9, #0
   20110:	b	20120 <pclose@plt+0xecdc>
   20114:	bl	111ec <_IO_putc@plt>
   20118:	cmn	r0, #1
   2011c:	beq	201b0 <pclose@plt+0xed6c>
   20120:	cmp	r7, r9
   20124:	cmpeq	r6, r8
   20128:	beq	20148 <pclose@plt+0xed04>
   2012c:	adds	r0, r4, #1
   20130:	adc	r1, r5, #0
   20134:	cmp	r6, r4
   20138:	sbcs	r3, r7, r5
   2013c:	mov	r4, r0
   20140:	mov	r5, r1
   20144:	blt	201b0 <pclose@plt+0xed6c>
   20148:	bl	13ad8 <pclose@plt+0x2694>
   2014c:	mov	r1, sl
   20150:	cmn	r0, #1
   20154:	mov	fp, r0
   20158:	bne	20114 <pclose@plt+0xecd0>
   2015c:	mov	r0, sl
   20160:	bl	11444 <pclose@plt>
   20164:	mov	r1, #0
   20168:	mov	r0, #13
   2016c:	bl	11174 <signal@plt>
   20170:	mov	r0, #1
   20174:	bl	264ac <error@@Base+0x3708>
   20178:	mov	r0, #1
   2017c:	bl	11e90 <pclose@plt+0xa4c>
   20180:	bl	12b0c <pclose@plt+0x16c8>
   20184:	ldr	r3, [pc, #132]	; 20210 <pclose@plt+0xedcc>
   20188:	mov	r2, #1
   2018c:	mov	r0, #0
   20190:	str	r2, [r3]
   20194:	bl	263dc <error@@Base+0x3638>
   20198:	ldr	r0, [sp, #4]
   2019c:	add	sp, sp, #12
   201a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   201a4:	bl	111ec <_IO_putc@plt>
   201a8:	cmn	r0, #1
   201ac:	beq	2015c <pclose@plt+0xed18>
   201b0:	cmp	fp, #10
   201b4:	cmnne	fp, #1
   201b8:	beq	2015c <pclose@plt+0xed18>
   201bc:	bl	13ad8 <pclose@plt+0x2694>
   201c0:	mov	r1, sl
   201c4:	cmn	r0, #1
   201c8:	mov	fp, r0
   201cc:	bne	201a4 <pclose@plt+0xed60>
   201d0:	b	2015c <pclose@plt+0xed18>
   201d4:	mov	r1, #0
   201d8:	ldr	r0, [pc, #52]	; 20214 <pclose@plt+0xedd0>
   201dc:	bl	22da4 <error@@Base>
   201e0:	mvn	r3, #0
   201e4:	str	r3, [sp, #4]
   201e8:	b	20198 <pclose@plt+0xed54>
   201ec:	ldr	r1, [sp, #4]
   201f0:	ldr	r0, [pc, #32]	; 20218 <pclose@plt+0xedd4>
   201f4:	bl	22da4 <error@@Base>
   201f8:	mvn	r3, #0
   201fc:	str	r3, [sp, #4]
   20200:	b	20198 <pclose@plt+0xed54>
   20204:	andeq	r8, r2, r4, ror #11
   20208:	andeq	r8, r2, r4, asr #12
   2020c:	andeq	fp, r2, r0, lsl sp
   20210:	strdeq	r3, [r4], -r4
   20214:	ldrdeq	fp, [r2], -ip
   20218:	strdeq	fp, [r2], -ip
   2021c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20220:	sub	sp, sp, #12
   20224:	mov	sl, r1
   20228:	mov	fp, r0
   2022c:	bl	2068c <pclose@plt+0xf248>
   20230:	mvn	r9, #0
   20234:	mvn	r8, #0
   20238:	cmp	r1, r9
   2023c:	cmpeq	r0, r8
   20240:	beq	202f0 <pclose@plt+0xeeac>
   20244:	mov	r6, r0
   20248:	mov	r0, #0
   2024c:	mov	r7, r1
   20250:	bl	23360 <error@@Base+0x5bc>
   20254:	cmp	r1, r9
   20258:	cmpeq	r0, r8
   2025c:	mov	r4, r0
   20260:	mvn	r0, #0
   20264:	mov	r5, r1
   20268:	moveq	r4, #0
   2026c:	moveq	r5, #0
   20270:	bl	23360 <error@@Base+0x5bc>
   20274:	cmp	fp, #46	; 0x2e
   20278:	beq	202b8 <pclose@plt+0xee74>
   2027c:	cmp	r4, r6
   20280:	sbcs	r3, r5, r7
   20284:	bge	202d4 <pclose@plt+0xee90>
   20288:	mvn	r3, #0
   2028c:	mvn	r2, #0
   20290:	cmp	r1, r3
   20294:	cmpeq	r0, r2
   20298:	beq	202b8 <pclose@plt+0xee74>
   2029c:	strd	r6, [sp]
   202a0:	mov	r2, r4
   202a4:	mov	r3, r5
   202a8:	mov	r0, sl
   202ac:	bl	2007c <pclose@plt+0xec38>
   202b0:	add	sp, sp, #12
   202b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   202b8:	strd	r0, [sp]
   202bc:	mov	r2, r4
   202c0:	mov	r3, r5
   202c4:	mov	r0, sl
   202c8:	bl	2007c <pclose@plt+0xec38>
   202cc:	add	sp, sp, #12
   202d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   202d4:	strd	r0, [sp]
   202d8:	mov	r2, r6
   202dc:	mov	r3, r7
   202e0:	mov	r0, sl
   202e4:	bl	2007c <pclose@plt+0xec38>
   202e8:	add	sp, sp, #12
   202ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   202f0:	mvn	r0, #0
   202f4:	b	202b0 <pclose@plt+0xee6c>
   202f8:	cmp	r0, #39	; 0x27
   202fc:	beq	20408 <pclose@plt+0xefc4>
   20300:	push	{r4, r5, r6, lr}
   20304:	ble	2036c <pclose@plt+0xef28>
   20308:	cmp	r0, #46	; 0x2e
   2030c:	beq	20348 <pclose@plt+0xef04>
   20310:	cmp	r0, #94	; 0x5e
   20314:	bne	203b4 <pclose@plt+0xef70>
   20318:	ldr	r3, [pc, #300]	; 2044c <pclose@plt+0xf008>
   2031c:	ldr	r0, [pc, #300]	; 20450 <pclose@plt+0xf00c>
   20320:	mov	r4, #0
   20324:	ldr	r2, [r3]
   20328:	mov	r3, #0
   2032c:	mov	r5, #0
   20330:	str	r3, [r0, #16]
   20334:	mov	r3, r0
   20338:	str	r2, [r0]
   2033c:	strd	r4, [r0, #8]
   20340:	mov	r0, r3
   20344:	pop	{r4, r5, r6, pc}
   20348:	ldr	r4, [pc, #256]	; 20450 <pclose@plt+0xf00c>
   2034c:	add	r0, r4, #8
   20350:	bl	23744 <error@@Base+0x9a0>
   20354:	ldr	r2, [pc, #240]	; 2044c <pclose@plt+0xf008>
   20358:	mov	r3, r4
   2035c:	mov	r0, r3
   20360:	ldr	r2, [r2]
   20364:	str	r2, [r4]
   20368:	pop	{r4, r5, r6, pc}
   2036c:	cmp	r0, #36	; 0x24
   20370:	bne	203b4 <pclose@plt+0xef70>
   20374:	bl	13df0 <pclose@plt+0x29ac>
   20378:	cmp	r0, #0
   2037c:	bne	20424 <pclose@plt+0xefe0>
   20380:	bl	13a88 <pclose@plt+0x2644>
   20384:	ldr	r3, [pc, #200]	; 20454 <pclose@plt+0xf010>
   20388:	ldr	ip, [pc, #188]	; 2044c <pclose@plt+0xf008>
   2038c:	ldr	r2, [pc, #188]	; 20450 <pclose@plt+0xf00c>
   20390:	ldr	r3, [r3]
   20394:	ldr	ip, [ip]
   20398:	sub	r3, r3, #1
   2039c:	str	r3, [r2, #16]
   203a0:	mov	r3, r2
   203a4:	str	ip, [r2]
   203a8:	strd	r0, [r2, #8]
   203ac:	mov	r0, r3
   203b0:	pop	{r4, r5, r6, pc}
   203b4:	sub	r3, r0, #97	; 0x61
   203b8:	cmp	r3, #25
   203bc:	bls	20414 <pclose@plt+0xefd0>
   203c0:	sub	r3, r0, #65	; 0x41
   203c4:	cmp	r3, #25
   203c8:	bhi	20438 <pclose@plt+0xeff4>
   203cc:	sub	r0, r0, #39	; 0x27
   203d0:	ldr	r3, [pc, #128]	; 20458 <pclose@plt+0xf014>
   203d4:	add	r0, r0, r0, lsl #1
   203d8:	add	r3, r3, r0, lsl #3
   203dc:	ldrd	r4, [r3, #8]
   203e0:	mvn	r1, #0
   203e4:	mvn	r0, #0
   203e8:	cmp	r5, r1
   203ec:	cmpeq	r4, r0
   203f0:	bne	20340 <pclose@plt+0xeefc>
   203f4:	mov	r1, #0
   203f8:	ldr	r0, [pc, #92]	; 2045c <pclose@plt+0xf018>
   203fc:	bl	22da4 <error@@Base>
   20400:	mov	r3, #0
   20404:	b	20340 <pclose@plt+0xeefc>
   20408:	ldr	r3, [pc, #80]	; 20460 <pclose@plt+0xf01c>
   2040c:	mov	r0, r3
   20410:	bx	lr
   20414:	add	r3, r3, r3, lsl #1
   20418:	ldr	r0, [pc, #56]	; 20458 <pclose@plt+0xf014>
   2041c:	add	r3, r0, r3, lsl #3
   20420:	b	203dc <pclose@plt+0xef98>
   20424:	mov	r1, #0
   20428:	ldr	r0, [pc, #52]	; 20464 <pclose@plt+0xf020>
   2042c:	bl	22da4 <error@@Base>
   20430:	mov	r3, #0
   20434:	b	20340 <pclose@plt+0xeefc>
   20438:	mov	r1, #0
   2043c:	ldr	r0, [pc, #36]	; 20468 <pclose@plt+0xf024>
   20440:	bl	22da4 <error@@Base>
   20444:	mov	r3, #0
   20448:	b	20340 <pclose@plt+0xeefc>
   2044c:	andeq	pc, r3, r0, lsl #23
   20450:	strdeq	r2, [r4], -r8
   20454:	muleq	r4, ip, r9
   20458:	andeq	r2, r4, r0, lsl r6
   2045c:	andeq	fp, r2, r4, lsr #22
   20460:	strdeq	r2, [r4], -r0
   20464:			; <UNDEFINED> instruction: 0x0002b9bc
   20468:	andeq	fp, r2, r0, lsl fp
   2046c:	ldr	r3, [pc, #32]	; 20494 <pclose@plt+0xf050>
   20470:	mvn	r0, #0
   20474:	add	r2, r3, #1264	; 0x4f0
   20478:	mvn	r1, #0
   2047c:	add	r2, r2, #8
   20480:	strd	r0, [r3, #8]
   20484:	add	r3, r3, #24
   20488:	cmp	r3, r2
   2048c:	bne	20480 <pclose@plt+0xf03c>
   20490:	bx	lr
   20494:	andeq	r2, r4, r0, lsl r6
   20498:	push	{r4, lr}
   2049c:	bl	202f8 <pclose@plt+0xeeb4>
   204a0:	clz	r0, r0
   204a4:	lsr	r0, r0, #5
   204a8:	pop	{r4, pc}
   204ac:	push	{r4, r5, r6, lr}
   204b0:	sub	r5, r0, #97	; 0x61
   204b4:	ldr	r6, [pc, #140]	; 20548 <pclose@plt+0xf104>
   204b8:	sub	sp, sp, #24
   204bc:	cmp	r5, #25
   204c0:	ldr	r3, [r6]
   204c4:	str	r3, [sp, #20]
   204c8:	bhi	20514 <pclose@plt+0xf0d0>
   204cc:	add	r5, r5, r5, lsl #1
   204d0:	ldr	r0, [pc, #116]	; 2054c <pclose@plt+0xf108>
   204d4:	add	r5, r0, r5, lsl #3
   204d8:	mov	r4, sp
   204dc:	mov	r0, r4
   204e0:	bl	23744 <error@@Base+0x9a0>
   204e4:	ldr	lr, [pc, #100]	; 20550 <pclose@plt+0xf10c>
   204e8:	ldm	r4, {r0, r1, r2, r3}
   204ec:	add	ip, r5, #8
   204f0:	ldr	lr, [lr]
   204f4:	stm	ip, {r0, r1, r2, r3}
   204f8:	str	lr, [r5]
   204fc:	ldr	r2, [sp, #20]
   20500:	ldr	r3, [r6]
   20504:	cmp	r2, r3
   20508:	bne	20544 <pclose@plt+0xf100>
   2050c:	add	sp, sp, #24
   20510:	pop	{r4, r5, r6, pc}
   20514:	sub	r3, r0, #65	; 0x41
   20518:	cmp	r3, #25
   2051c:	bhi	20534 <pclose@plt+0xf0f0>
   20520:	sub	r0, r0, #39	; 0x27
   20524:	ldr	r5, [pc, #32]	; 2054c <pclose@plt+0xf108>
   20528:	add	r0, r0, r0, lsl #1
   2052c:	add	r5, r5, r0, lsl #3
   20530:	b	204d8 <pclose@plt+0xf094>
   20534:	mov	r1, #0
   20538:	ldr	r0, [pc, #20]	; 20554 <pclose@plt+0xf110>
   2053c:	bl	22da4 <error@@Base>
   20540:	b	204fc <pclose@plt+0xf0b8>
   20544:	bl	111bc <__stack_chk_fail@plt>
   20548:			; <UNDEFINED> instruction: 0x0003ddb0
   2054c:	andeq	r2, r4, r0, lsl r6
   20550:	andeq	pc, r3, r0, lsl #23
   20554:	andeq	fp, r2, r0, lsl fp
   20558:	push	{r4, r5, r6, lr}
   2055c:	sub	sp, sp, #24
   20560:	ldr	r4, [pc, #112]	; 205d8 <pclose@plt+0xf194>
   20564:	ldr	r3, [r4]
   20568:	str	r3, [sp, #20]
   2056c:	bl	143c0 <pclose@plt+0x2f7c>
   20570:	tst	r0, #8
   20574:	beq	20590 <pclose@plt+0xf14c>
   20578:	ldr	r2, [sp, #20]
   2057c:	ldr	r3, [r4]
   20580:	cmp	r2, r3
   20584:	bne	205d4 <pclose@plt+0xf190>
   20588:	add	sp, sp, #24
   2058c:	pop	{r4, r5, r6, pc}
   20590:	mov	r5, sp
   20594:	mov	r0, r5
   20598:	bl	23744 <error@@Base+0x9a0>
   2059c:	ldrd	r2, [sp]
   205a0:	mvn	r1, #0
   205a4:	mvn	r0, #0
   205a8:	cmp	r3, r1
   205ac:	cmpeq	r2, r0
   205b0:	beq	20578 <pclose@plt+0xf134>
   205b4:	ldr	r6, [pc, #32]	; 205dc <pclose@plt+0xf198>
   205b8:	ldr	lr, [pc, #32]	; 205e0 <pclose@plt+0xf19c>
   205bc:	ldm	r5, {r0, r1, r2, r3}
   205c0:	add	ip, lr, #1280	; 0x500
   205c4:	ldr	r5, [r6]
   205c8:	stm	ip, {r0, r1, r2, r3}
   205cc:	str	r5, [lr, #1272]	; 0x4f8
   205d0:	b	20578 <pclose@plt+0xf134>
   205d4:	bl	111bc <__stack_chk_fail@plt>
   205d8:			; <UNDEFINED> instruction: 0x0003ddb0
   205dc:	andeq	pc, r3, r0, lsl #23
   205e0:	strdeq	r2, [r4], -r8
   205e4:	push	{r4, r5, r6, r7, r8, lr}
   205e8:	bl	202f8 <pclose@plt+0xeeb4>
   205ec:	subs	r3, r0, #0
   205f0:	popeq	{r4, r5, r6, r7, r8, pc}
   205f4:	ldr	r1, [pc, #132]	; 20680 <pclose@plt+0xf23c>
   205f8:	ldr	r0, [pc, #132]	; 20684 <pclose@plt+0xf240>
   205fc:	add	r2, r1, #1264	; 0x4f0
   20600:	add	r2, r2, #8
   20604:	cmp	r3, r2
   20608:	ldr	r2, [r0]
   2060c:	beq	20644 <pclose@plt+0xf200>
   20610:	ldr	r0, [r3]
   20614:	ldrd	r4, [r3, #8]
   20618:	cmp	r0, r2
   2061c:	ldr	r6, [r3, #16]
   20620:	beq	20630 <pclose@plt+0xf1ec>
   20624:	bl	1a8c4 <pclose@plt+0x9480>
   20628:	cmp	r0, #0
   2062c:	popne	{r4, r5, r6, r7, r8, pc}
   20630:	mov	r2, r6
   20634:	mov	r0, r4
   20638:	mov	r1, r5
   2063c:	pop	{r4, r5, r6, r7, r8, lr}
   20640:	b	1d2ac <pclose@plt+0xbe68>
   20644:	add	r0, r1, #1280	; 0x500
   20648:	mvn	r7, #0
   2064c:	ldrd	r4, [r0]
   20650:	mvn	r6, #0
   20654:	cmp	r5, r7
   20658:	cmpeq	r4, r6
   2065c:	bne	20610 <pclose@plt+0xf1cc>
   20660:	ldr	ip, [pc, #32]	; 20688 <pclose@plt+0xf244>
   20664:	mov	r4, #0
   20668:	mov	r5, #0
   2066c:	ldr	ip, [ip]
   20670:	str	r2, [r1, #1272]	; 0x4f8
   20674:	strd	r4, [r0]
   20678:	str	ip, [r1, #1288]	; 0x508
   2067c:	b	20610 <pclose@plt+0xf1cc>
   20680:	strdeq	r2, [r4], -r8
   20684:	andeq	pc, r3, r0, lsl #23
   20688:	andeq	r3, r4, r4, asr #20
   2068c:	push	{r4, lr}
   20690:	bl	202f8 <pclose@plt+0xeeb4>
   20694:	cmp	r0, #0
   20698:	beq	206d0 <pclose@plt+0xf28c>
   2069c:	ldr	r3, [pc, #56]	; 206dc <pclose@plt+0xf298>
   206a0:	ldr	r2, [r0]
   206a4:	ldr	r3, [r3]
   206a8:	cmp	r2, r3
   206ac:	bne	206b8 <pclose@plt+0xf274>
   206b0:	ldrd	r0, [r0, #8]
   206b4:	pop	{r4, pc}
   206b8:	mov	r1, #0
   206bc:	ldr	r0, [pc, #28]	; 206e0 <pclose@plt+0xf29c>
   206c0:	bl	22da4 <error@@Base>
   206c4:	mvn	r0, #0
   206c8:	mvn	r1, #0
   206cc:	pop	{r4, pc}
   206d0:	mvn	r0, #0
   206d4:	mvn	r1, #0
   206d8:	pop	{r4, pc}
   206dc:	andeq	pc, r3, r0, lsl #23
   206e0:	andeq	fp, r2, r4, lsr fp
   206e4:	ldr	r3, [pc, #68]	; 20730 <pclose@plt+0xf2ec>
   206e8:	push	{r4, r5}
   206ec:	add	r1, r3, #1264	; 0x4f0
   206f0:	add	r1, r1, #8
   206f4:	mvn	r4, #0
   206f8:	mvn	r5, #0
   206fc:	b	2070c <pclose@plt+0xf2c8>
   20700:	add	r3, r3, #24
   20704:	cmp	r3, r1
   20708:	beq	20728 <pclose@plt+0xf2e4>
   2070c:	ldr	r2, [r3, #-8]
   20710:	cmp	r2, r0
   20714:	bne	20700 <pclose@plt+0xf2bc>
   20718:	strd	r4, [r3]
   2071c:	add	r3, r3, #24
   20720:	cmp	r3, r1
   20724:	bne	2070c <pclose@plt+0xf2c8>
   20728:	pop	{r4, r5}
   2072c:	bx	lr
   20730:	andeq	r2, r4, r8, lsl r6
   20734:	ldr	r3, [pc, #284]	; 20858 <pclose@plt+0xf414>
   20738:	push	{r4, r5, r6, lr}
   2073c:	sub	sp, sp, #24
   20740:	ldr	r4, [pc, #276]	; 2085c <pclose@plt+0xf418>
   20744:	ldr	r5, [r3]
   20748:	ldr	r3, [r4]
   2074c:	cmp	r5, #0
   20750:	str	r3, [sp, #20]
   20754:	bne	20798 <pclose@plt+0xf354>
   20758:	cmp	r0, #1
   2075c:	beq	207dc <pclose@plt+0xf398>
   20760:	cmp	r0, #2
   20764:	beq	207a8 <pclose@plt+0xf364>
   20768:	cmp	r0, #0
   2076c:	bne	20780 <pclose@plt+0xf33c>
   20770:	mov	r0, r1
   20774:	bl	11b20 <pclose@plt+0x6dc>
   20778:	ldr	r3, [pc, #224]	; 20860 <pclose@plt+0xf41c>
   2077c:	str	r0, [r3]
   20780:	ldr	r2, [sp, #20]
   20784:	ldr	r3, [r4]
   20788:	cmp	r2, r3
   2078c:	bne	20854 <pclose@plt+0xf410>
   20790:	add	sp, sp, #24
   20794:	pop	{r4, r5, r6, pc}
   20798:	mov	r1, #0
   2079c:	ldr	r0, [pc, #192]	; 20864 <pclose@plt+0xf420>
   207a0:	bl	22da4 <error@@Base>
   207a4:	b	20780 <pclose@plt+0xf33c>
   207a8:	str	r1, [sp, #4]
   207ac:	bl	143c0 <pclose@plt+0x2f7c>
   207b0:	ldr	r1, [sp, #4]
   207b4:	ands	r0, r0, #1
   207b8:	bne	2080c <pclose@plt+0xf3c8>
   207bc:	ldr	r3, [pc, #164]	; 20868 <pclose@plt+0xf424>
   207c0:	ldr	r3, [r3]
   207c4:	cmp	r3, #0
   207c8:	blt	2081c <pclose@plt+0xf3d8>
   207cc:	mov	r1, r0
   207d0:	ldr	r0, [pc, #148]	; 2086c <pclose@plt+0xf428>
   207d4:	bl	22da4 <error@@Base>
   207d8:	b	20780 <pclose@plt+0xf33c>
   207dc:	ldr	r3, [pc, #132]	; 20868 <pclose@plt+0xf424>
   207e0:	ldr	r3, [r3]
   207e4:	cmp	r3, #0
   207e8:	addge	r1, sp, #24
   207ec:	ldrge	r3, [pc, #108]	; 20860 <pclose@plt+0xf41c>
   207f0:	movlt	r1, r5
   207f4:	ldrlt	r0, [pc, #116]	; 20870 <pclose@plt+0xf42c>
   207f8:	ldrge	r3, [r3]
   207fc:	ldrge	r0, [pc, #112]	; 20874 <pclose@plt+0xf430>
   20800:	strge	r3, [r1, #-16]!
   20804:	bl	22da4 <error@@Base>
   20808:	b	20780 <pclose@plt+0xf33c>
   2080c:	mov	r1, r5
   20810:	ldr	r0, [pc, #96]	; 20878 <pclose@plt+0xf434>
   20814:	bl	22da4 <error@@Base>
   20818:	b	20780 <pclose@plt+0xf33c>
   2081c:	mov	r0, r1
   20820:	bl	119c0 <pclose@plt+0x57c>
   20824:	ldr	r5, [pc, #52]	; 20860 <pclose@plt+0xf41c>
   20828:	mov	r6, r0
   2082c:	ldr	r0, [r5]
   20830:	cmp	r0, #0
   20834:	beq	2083c <pclose@plt+0xf3f8>
   20838:	bl	11144 <free@plt>
   2083c:	mov	r0, r6
   20840:	bl	1b584 <pclose@plt+0xa140>
   20844:	str	r0, [r5]
   20848:	bl	1a1ec <pclose@plt+0x8da8>
   2084c:	bl	13918 <pclose@plt+0x24d4>
   20850:	b	20780 <pclose@plt+0xf33c>
   20854:	bl	111bc <__stack_chk_fail@plt>
   20858:	andeq	r3, r4, r8, ror r9
   2085c:			; <UNDEFINED> instruction: 0x0003ddb0
   20860:	andeq	pc, r3, r4, ror fp	; <UNPREDICTABLE>
   20864:	andeq	fp, r2, r0, asr fp
   20868:	andeq	lr, r3, r8
   2086c:	andeq	fp, r2, r8, lsl #23
   20870:	andeq	fp, r2, r4, lsr #23
   20874:			; <UNDEFINED> instruction: 0x0002bbb0
   20878:	andeq	fp, r2, r4, ror fp
   2087c:	ldr	r3, [pc, #8]	; 2088c <pclose@plt+0xf448>
   20880:	mov	r2, #1
   20884:	str	r2, [r3]
   20888:	b	20734 <pclose@plt+0xf2f0>
   2088c:	andeq	pc, r3, r8, ror fp	; <UNPREDICTABLE>
   20890:	push	{r4, r5, lr}
   20894:	sub	sp, sp, #52	; 0x34
   20898:	ldr	r4, [pc, #440]	; 20a58 <pclose@plt+0xf614>
   2089c:	cmp	r0, #1
   208a0:	str	r1, [sp, #12]
   208a4:	ldr	r3, [r4]
   208a8:	str	r3, [sp, #44]	; 0x2c
   208ac:	beq	2091c <pclose@plt+0xf4d8>
   208b0:	cmp	r0, #2
   208b4:	beq	208d8 <pclose@plt+0xf494>
   208b8:	cmp	r0, #0
   208bc:	beq	208d8 <pclose@plt+0xf494>
   208c0:	ldr	r2, [sp, #44]	; 0x2c
   208c4:	ldr	r3, [r4]
   208c8:	cmp	r2, r3
   208cc:	bne	20a54 <pclose@plt+0xf610>
   208d0:	add	sp, sp, #52	; 0x34
   208d4:	pop	{r4, r5, pc}
   208d8:	ldr	r3, [sp, #12]
   208dc:	ldrb	r2, [r3]
   208e0:	cmp	r2, #46	; 0x2e
   208e4:	beq	209c4 <pclose@plt+0xf580>
   208e8:	add	r2, sp, #16
   208ec:	ldr	r1, [pc, #360]	; 20a5c <pclose@plt+0xf618>
   208f0:	add	r0, sp, #12
   208f4:	bl	21878 <pclose@plt+0x10434>
   208f8:	ldr	r3, [sp, #16]
   208fc:	cmp	r3, #0
   20900:	bne	209b4 <pclose@plt+0xf570>
   20904:	ldr	r1, [pc, #340]	; 20a60 <pclose@plt+0xf61c>
   20908:	ldr	r3, [pc, #340]	; 20a64 <pclose@plt+0xf620>
   2090c:	mvn	r2, #0
   20910:	str	r0, [r1]
   20914:	str	r2, [r3]
   20918:	b	208c0 <pclose@plt+0xf47c>
   2091c:	ldr	r3, [pc, #320]	; 20a64 <pclose@plt+0xf620>
   20920:	ldr	r3, [r3]
   20924:	cmp	r3, #0
   20928:	blt	20a20 <pclose@plt+0xf5dc>
   2092c:	add	r5, sp, #28
   20930:	mov	r1, r0
   20934:	str	r3, [sp]
   20938:	mov	r2, #16
   2093c:	ldr	r3, [pc, #292]	; 20a68 <pclose@plt+0xf624>
   20940:	mov	r0, r5
   20944:	bl	11324 <__sprintf_chk@plt>
   20948:	mov	r0, r5
   2094c:	bl	112dc <strlen@plt>
   20950:	cmp	r0, #2
   20954:	bls	20a3c <pclose@plt+0xf5f8>
   20958:	sub	r3, r0, #1
   2095c:	add	r2, sp, #48	; 0x30
   20960:	add	r2, r2, r3
   20964:	ldrb	r2, [r2, #-20]	; 0xffffffec
   20968:	cmp	r2, #48	; 0x30
   2096c:	bne	20a3c <pclose@plt+0xf5f8>
   20970:	add	r2, r5, r3
   20974:	b	2098c <pclose@plt+0xf548>
   20978:	ldrb	r1, [r2, #-1]!
   2097c:	sub	r0, r3, #1
   20980:	cmp	r1, #48	; 0x30
   20984:	bne	20994 <pclose@plt+0xf550>
   20988:	mov	r3, r0
   2098c:	cmp	r3, #2
   20990:	bne	20978 <pclose@plt+0xf534>
   20994:	add	r1, sp, #48	; 0x30
   20998:	add	r3, r1, r3
   2099c:	mov	r2, #0
   209a0:	str	r5, [r1, #-32]!	; 0xffffffe0
   209a4:	ldr	r0, [pc, #192]	; 20a6c <pclose@plt+0xf628>
   209a8:	strb	r2, [r3, #-20]	; 0xffffffec
   209ac:	bl	22da4 <error@@Base>
   209b0:	b	208c0 <pclose@plt+0xf47c>
   209b4:	mov	r1, #0
   209b8:	ldr	r0, [pc, #176]	; 20a70 <pclose@plt+0xf62c>
   209bc:	bl	22da4 <error@@Base>
   209c0:	b	208c0 <pclose@plt+0xf47c>
   209c4:	add	r3, r3, #1
   209c8:	add	r2, sp, #16
   209cc:	ldr	r1, [pc, #136]	; 20a5c <pclose@plt+0xf618>
   209d0:	add	r0, sp, #12
   209d4:	str	r3, [sp, #12]
   209d8:	bl	22268 <pclose@plt+0x10e24>
   209dc:	ldr	r3, [pc, #128]	; 20a64 <pclose@plt+0xf620>
   209e0:	ldr	r2, [sp, #16]
   209e4:	cmp	r2, #0
   209e8:	str	r0, [r3]
   209ec:	bne	20a44 <pclose@plt+0xf600>
   209f0:	cmp	r0, #0
   209f4:	blt	208c0 <pclose@plt+0xf47c>
   209f8:	ldr	r3, [pc, #116]	; 20a74 <pclose@plt+0xf630>
   209fc:	ldr	r2, [pc, #116]	; 20a78 <pclose@plt+0xf634>
   20a00:	ldr	r1, [pc, #88]	; 20a60 <pclose@plt+0xf61c>
   20a04:	ldr	r3, [r3]
   20a08:	mul	r0, r3, r0
   20a0c:	smull	r2, r3, r0, r2
   20a10:	asr	r0, r0, #31
   20a14:	rsb	r0, r0, r3, asr #18
   20a18:	str	r0, [r1]
   20a1c:	b	208c0 <pclose@plt+0xf47c>
   20a20:	ldr	r3, [pc, #56]	; 20a60 <pclose@plt+0xf61c>
   20a24:	add	r1, sp, #48	; 0x30
   20a28:	ldr	r0, [pc, #76]	; 20a7c <pclose@plt+0xf638>
   20a2c:	ldr	r3, [r3]
   20a30:	str	r3, [r1, #-32]!	; 0xffffffe0
   20a34:	bl	22da4 <error@@Base>
   20a38:	b	208c0 <pclose@plt+0xf47c>
   20a3c:	mov	r3, r0
   20a40:	b	20994 <pclose@plt+0xf550>
   20a44:	mov	r1, #0
   20a48:	ldr	r0, [pc, #48]	; 20a80 <pclose@plt+0xf63c>
   20a4c:	bl	22da4 <error@@Base>
   20a50:	b	208c0 <pclose@plt+0xf47c>
   20a54:	bl	111bc <__stack_chk_fail@plt>
   20a58:			; <UNDEFINED> instruction: 0x0003ddb0
   20a5c:	andeq	fp, r2, r0, asr #23
   20a60:	andeq	r3, r4, r4, asr #20
   20a64:	andeq	pc, r3, r4, lsl #22
   20a68:	andeq	fp, r2, r4, lsl ip
   20a6c:	andeq	fp, r2, ip, lsl ip
   20a70:	ldrdeq	fp, [r2], -ip
   20a74:	muleq	r4, ip, r9
   20a78:	tstmi	fp, #2096	; 0x830
   20a7c:	strdeq	fp, [r2], -r0
   20a80:	andeq	fp, r2, r4, asr #23
   20a84:	ldr	r3, [pc, #48]	; 20abc <pclose@plt+0xf678>
   20a88:	ldr	r2, [r3]
   20a8c:	cmp	r2, #0
   20a90:	bxlt	lr
   20a94:	ldr	r3, [pc, #36]	; 20ac0 <pclose@plt+0xf67c>
   20a98:	ldr	r0, [pc, #36]	; 20ac4 <pclose@plt+0xf680>
   20a9c:	ldr	ip, [pc, #36]	; 20ac8 <pclose@plt+0xf684>
   20aa0:	ldr	r3, [r3]
   20aa4:	mul	r3, r3, r2
   20aa8:	smull	r0, r1, r3, r0
   20aac:	asr	r3, r3, #31
   20ab0:	rsb	r3, r3, r1, asr #18
   20ab4:	str	r3, [ip]
   20ab8:	bx	lr
   20abc:	andeq	pc, r3, r4, lsl #22
   20ac0:	muleq	r4, ip, r9
   20ac4:	tstmi	fp, #2096	; 0x830
   20ac8:	andeq	r3, r4, r4, asr #20
   20acc:	push	{r4, r5, lr}
   20ad0:	sub	sp, sp, #52	; 0x34
   20ad4:	ldr	r4, [pc, #440]	; 20c94 <pclose@plt+0xf850>
   20ad8:	cmp	r0, #1
   20adc:	str	r1, [sp, #12]
   20ae0:	ldr	r3, [r4]
   20ae4:	str	r3, [sp, #44]	; 0x2c
   20ae8:	beq	20b58 <pclose@plt+0xf714>
   20aec:	cmp	r0, #2
   20af0:	beq	20b14 <pclose@plt+0xf6d0>
   20af4:	cmp	r0, #0
   20af8:	beq	20b14 <pclose@plt+0xf6d0>
   20afc:	ldr	r2, [sp, #44]	; 0x2c
   20b00:	ldr	r3, [r4]
   20b04:	cmp	r2, r3
   20b08:	bne	20c90 <pclose@plt+0xf84c>
   20b0c:	add	sp, sp, #52	; 0x34
   20b10:	pop	{r4, r5, pc}
   20b14:	ldr	r3, [sp, #12]
   20b18:	ldrb	r2, [r3]
   20b1c:	cmp	r2, #46	; 0x2e
   20b20:	beq	20c00 <pclose@plt+0xf7bc>
   20b24:	add	r2, sp, #16
   20b28:	ldr	r1, [pc, #360]	; 20c98 <pclose@plt+0xf854>
   20b2c:	add	r0, sp, #12
   20b30:	bl	21878 <pclose@plt+0x10434>
   20b34:	ldr	r3, [sp, #16]
   20b38:	cmp	r3, #0
   20b3c:	bne	20bf0 <pclose@plt+0xf7ac>
   20b40:	ldr	r1, [pc, #340]	; 20c9c <pclose@plt+0xf858>
   20b44:	ldr	r3, [pc, #340]	; 20ca0 <pclose@plt+0xf85c>
   20b48:	mvn	r2, #0
   20b4c:	str	r0, [r1]
   20b50:	str	r2, [r3]
   20b54:	b	20afc <pclose@plt+0xf6b8>
   20b58:	ldr	r3, [pc, #320]	; 20ca0 <pclose@plt+0xf85c>
   20b5c:	ldr	r3, [r3]
   20b60:	cmp	r3, #0
   20b64:	blt	20c5c <pclose@plt+0xf818>
   20b68:	add	r5, sp, #28
   20b6c:	mov	r1, r0
   20b70:	str	r3, [sp]
   20b74:	mov	r2, #16
   20b78:	ldr	r3, [pc, #292]	; 20ca4 <pclose@plt+0xf860>
   20b7c:	mov	r0, r5
   20b80:	bl	11324 <__sprintf_chk@plt>
   20b84:	mov	r0, r5
   20b88:	bl	112dc <strlen@plt>
   20b8c:	cmp	r0, #2
   20b90:	bls	20c78 <pclose@plt+0xf834>
   20b94:	sub	r3, r0, #1
   20b98:	add	r2, sp, #48	; 0x30
   20b9c:	add	r2, r2, r3
   20ba0:	ldrb	r2, [r2, #-20]	; 0xffffffec
   20ba4:	cmp	r2, #48	; 0x30
   20ba8:	bne	20c78 <pclose@plt+0xf834>
   20bac:	add	r2, r5, r3
   20bb0:	b	20bc8 <pclose@plt+0xf784>
   20bb4:	ldrb	r1, [r2, #-1]!
   20bb8:	sub	r0, r3, #1
   20bbc:	cmp	r1, #48	; 0x30
   20bc0:	bne	20bd0 <pclose@plt+0xf78c>
   20bc4:	mov	r3, r0
   20bc8:	cmp	r3, #2
   20bcc:	bne	20bb4 <pclose@plt+0xf770>
   20bd0:	add	r1, sp, #48	; 0x30
   20bd4:	add	r3, r1, r3
   20bd8:	mov	r2, #0
   20bdc:	str	r5, [r1, #-32]!	; 0xffffffe0
   20be0:	ldr	r0, [pc, #192]	; 20ca8 <pclose@plt+0xf864>
   20be4:	strb	r2, [r3, #-20]	; 0xffffffec
   20be8:	bl	22da4 <error@@Base>
   20bec:	b	20afc <pclose@plt+0xf6b8>
   20bf0:	mov	r1, #0
   20bf4:	ldr	r0, [pc, #176]	; 20cac <pclose@plt+0xf868>
   20bf8:	bl	22da4 <error@@Base>
   20bfc:	b	20afc <pclose@plt+0xf6b8>
   20c00:	add	r3, r3, #1
   20c04:	add	r2, sp, #16
   20c08:	ldr	r1, [pc, #136]	; 20c98 <pclose@plt+0xf854>
   20c0c:	add	r0, sp, #12
   20c10:	str	r3, [sp, #12]
   20c14:	bl	22268 <pclose@plt+0x10e24>
   20c18:	ldr	r3, [pc, #128]	; 20ca0 <pclose@plt+0xf85c>
   20c1c:	ldr	r2, [sp, #16]
   20c20:	cmp	r2, #0
   20c24:	str	r0, [r3]
   20c28:	bne	20c80 <pclose@plt+0xf83c>
   20c2c:	cmp	r0, #0
   20c30:	blt	20afc <pclose@plt+0xf6b8>
   20c34:	ldr	r3, [pc, #116]	; 20cb0 <pclose@plt+0xf86c>
   20c38:	ldr	r2, [pc, #116]	; 20cb4 <pclose@plt+0xf870>
   20c3c:	ldr	r1, [pc, #88]	; 20c9c <pclose@plt+0xf858>
   20c40:	ldr	r3, [r3]
   20c44:	mul	r0, r3, r0
   20c48:	smull	r2, r3, r0, r2
   20c4c:	asr	r0, r0, #31
   20c50:	rsb	r0, r0, r3, asr #18
   20c54:	str	r0, [r1]
   20c58:	b	20afc <pclose@plt+0xf6b8>
   20c5c:	ldr	r3, [pc, #56]	; 20c9c <pclose@plt+0xf858>
   20c60:	add	r1, sp, #48	; 0x30
   20c64:	ldr	r0, [pc, #76]	; 20cb8 <pclose@plt+0xf874>
   20c68:	ldr	r3, [r3]
   20c6c:	str	r3, [r1, #-32]!	; 0xffffffe0
   20c70:	bl	22da4 <error@@Base>
   20c74:	b	20afc <pclose@plt+0xf6b8>
   20c78:	mov	r3, r0
   20c7c:	b	20bd0 <pclose@plt+0xf78c>
   20c80:	mov	r1, #0
   20c84:	ldr	r0, [pc, #48]	; 20cbc <pclose@plt+0xf878>
   20c88:	bl	22da4 <error@@Base>
   20c8c:	b	20afc <pclose@plt+0xf6b8>
   20c90:	bl	111bc <__stack_chk_fail@plt>
   20c94:			; <UNDEFINED> instruction: 0x0003ddb0
   20c98:	andeq	fp, r2, r4, asr #24
   20c9c:	andeq	r3, r4, r4, lsr sl
   20ca0:	andeq	pc, r3, r0, lsl #22
   20ca4:	andeq	fp, r2, r4, lsl ip
   20ca8:	muleq	r2, r4, ip
   20cac:	andeq	fp, r2, r0, ror #24
   20cb0:	andeq	r3, r4, r8, lsr #19
   20cb4:	tstmi	fp, #2096	; 0x830
   20cb8:	andeq	fp, r2, r8, ror ip
   20cbc:	andeq	fp, r2, r8, asr #24
   20cc0:	ldr	r3, [pc, #48]	; 20cf8 <pclose@plt+0xf8b4>
   20cc4:	ldr	r2, [r3]
   20cc8:	cmp	r2, #0
   20ccc:	bxlt	lr
   20cd0:	ldr	r3, [pc, #36]	; 20cfc <pclose@plt+0xf8b8>
   20cd4:	ldr	r0, [pc, #36]	; 20d00 <pclose@plt+0xf8bc>
   20cd8:	ldr	ip, [pc, #36]	; 20d04 <pclose@plt+0xf8c0>
   20cdc:	ldr	r3, [r3]
   20ce0:	mul	r3, r3, r2
   20ce4:	smull	r0, r1, r3, r0
   20ce8:	asr	r3, r3, #31
   20cec:	rsb	r3, r3, r1, asr #18
   20cf0:	str	r3, [ip]
   20cf4:	bx	lr
   20cf8:	andeq	pc, r3, r0, lsl #22
   20cfc:	andeq	r3, r4, r8, lsr #19
   20d00:	tstmi	fp, #2096	; 0x830
   20d04:	andeq	r3, r4, r4, lsr sl
   20d08:	push	{r4, r5, lr}
   20d0c:	sub	sp, sp, #20
   20d10:	ldr	r4, [pc, #84]	; 20d6c <pclose@plt+0xf928>
   20d14:	cmp	r0, #0
   20d18:	ldr	r3, [r4]
   20d1c:	str	r3, [sp, #12]
   20d20:	beq	20d3c <pclose@plt+0xf8f8>
   20d24:	ldr	r2, [sp, #12]
   20d28:	ldr	r3, [r4]
   20d2c:	cmp	r2, r3
   20d30:	bne	20d68 <pclose@plt+0xf924>
   20d34:	add	sp, sp, #20
   20d38:	pop	{r4, r5, pc}
   20d3c:	mov	r5, r1
   20d40:	mov	r1, r0
   20d44:	mov	r0, r5
   20d48:	bl	19c14 <pclose@plt+0x87d0>
   20d4c:	cmp	r0, #0
   20d50:	beq	20d24 <pclose@plt+0xf8e0>
   20d54:	add	r1, sp, #16
   20d58:	ldr	r0, [pc, #16]	; 20d70 <pclose@plt+0xf92c>
   20d5c:	str	r5, [r1, #-16]!
   20d60:	bl	22da4 <error@@Base>
   20d64:	b	20d24 <pclose@plt+0xf8e0>
   20d68:	bl	111bc <__stack_chk_fail@plt>
   20d6c:			; <UNDEFINED> instruction: 0x0003ddb0
   20d70:	andeq	r8, r2, r8, asr #16
   20d74:	cmp	r0, #0
   20d78:	push	{r4, r6, r7, lr}
   20d7c:	beq	20df8 <pclose@plt+0xf9b4>
   20d80:	cmp	r0, #2
   20d84:	popne	{r4, r6, r7, pc}
   20d88:	ldr	r3, [pc, #152]	; 20e28 <pclose@plt+0xf9e4>
   20d8c:	ldr	r3, [r3]
   20d90:	cmp	r3, #0
   20d94:	bne	20e0c <pclose@plt+0xf9c8>
   20d98:	mov	r0, r1
   20d9c:	bl	119c0 <pclose@plt+0x57c>
   20da0:	bl	26f68 <error@@Base+0x41c4>
   20da4:	bl	1a194 <pclose@plt+0x8d50>
   20da8:	mov	r4, r0
   20dac:	bl	2728c <error@@Base+0x44e8>
   20db0:	cmp	r0, #0
   20db4:	bne	20e1c <pclose@plt+0xf9d8>
   20db8:	bl	26fe4 <error@@Base+0x4240>
   20dbc:	mvn	r3, #0
   20dc0:	mvn	r2, #0
   20dc4:	cmp	r1, r3
   20dc8:	cmpeq	r0, r2
   20dcc:	mov	r6, r0
   20dd0:	mov	r7, r1
   20dd4:	beq	20e1c <pclose@plt+0xf9d8>
   20dd8:	mov	r0, r4
   20ddc:	bl	1a1bc <pclose@plt+0x8d78>
   20de0:	ldr	r3, [pc, #68]	; 20e2c <pclose@plt+0xf9e8>
   20de4:	mov	r0, r6
   20de8:	mov	r1, r7
   20dec:	ldr	r2, [r3]
   20df0:	pop	{r4, r6, r7, lr}
   20df4:	b	1d2ac <pclose@plt+0xbe68>
   20df8:	mov	r0, r1
   20dfc:	bl	11b20 <pclose@plt+0x6dc>
   20e00:	ldr	r3, [pc, #40]	; 20e30 <pclose@plt+0xf9ec>
   20e04:	str	r0, [r3]
   20e08:	pop	{r4, r6, r7, pc}
   20e0c:	mov	r1, #0
   20e10:	ldr	r0, [pc, #28]	; 20e34 <pclose@plt+0xf9f0>
   20e14:	pop	{r4, r6, r7, lr}
   20e18:	b	22da4 <error@@Base>
   20e1c:	mov	r0, r4
   20e20:	pop	{r4, r6, r7, lr}
   20e24:	b	1aac8 <pclose@plt+0x9684>
   20e28:	andeq	r3, r4, r8, ror r9
   20e2c:	andeq	r3, r4, r4, asr #20
   20e30:	andeq	r2, r4, r8, lsl #22
   20e34:			; <UNDEFINED> instruction: 0x0002bcb8
   20e38:	push	{r4, r5, r6, lr}
   20e3c:	sub	sp, sp, #16
   20e40:	ldr	r4, [pc, #176]	; 20ef8 <pclose@plt+0xfab4>
   20e44:	cmp	r0, #1
   20e48:	ldr	r3, [r4]
   20e4c:	str	r3, [sp, #12]
   20e50:	beq	20ec4 <pclose@plt+0xfa80>
   20e54:	cmp	r0, #2
   20e58:	beq	20e90 <pclose@plt+0xfa4c>
   20e5c:	cmp	r0, #0
   20e60:	beq	20e7c <pclose@plt+0xfa38>
   20e64:	ldr	r2, [sp, #12]
   20e68:	ldr	r3, [r4]
   20e6c:	cmp	r2, r3
   20e70:	bne	20ef4 <pclose@plt+0xfab0>
   20e74:	add	sp, sp, #16
   20e78:	pop	{r4, r5, r6, pc}
   20e7c:	mov	r0, r1
   20e80:	bl	11b20 <pclose@plt+0x6dc>
   20e84:	ldr	r3, [pc, #112]	; 20efc <pclose@plt+0xfab8>
   20e88:	str	r0, [r3]
   20e8c:	b	20e64 <pclose@plt+0xfa20>
   20e90:	mov	r0, r1
   20e94:	bl	119c0 <pclose@plt+0x57c>
   20e98:	ldr	r5, [pc, #92]	; 20efc <pclose@plt+0xfab8>
   20e9c:	ldr	r3, [pc, #92]	; 20f00 <pclose@plt+0xfabc>
   20ea0:	mov	r6, r0
   20ea4:	ldr	r0, [r5]
   20ea8:	cmp	r0, #0
   20eac:	cmpne	r0, r3
   20eb0:	bne	20ee0 <pclose@plt+0xfa9c>
   20eb4:	mov	r0, r6
   20eb8:	bl	1b584 <pclose@plt+0xa140>
   20ebc:	str	r0, [r5]
   20ec0:	b	20e64 <pclose@plt+0xfa20>
   20ec4:	ldr	r3, [pc, #48]	; 20efc <pclose@plt+0xfab8>
   20ec8:	add	r1, sp, #16
   20ecc:	ldr	r0, [pc, #48]	; 20f04 <pclose@plt+0xfac0>
   20ed0:	ldr	r3, [r3]
   20ed4:	str	r3, [r1, #-16]!
   20ed8:	bl	22da4 <error@@Base>
   20edc:	b	20e64 <pclose@plt+0xfa20>
   20ee0:	bl	11144 <free@plt>
   20ee4:	mov	r0, r6
   20ee8:	bl	1b584 <pclose@plt+0xa140>
   20eec:	str	r0, [r5]
   20ef0:	b	20e64 <pclose@plt+0xfa20>
   20ef4:	bl	111bc <__stack_chk_fail@plt>
   20ef8:			; <UNDEFINED> instruction: 0x0003ddb0
   20efc:	andeq	pc, r3, r0, asr fp	; <UNPREDICTABLE>
   20f00:	andeq	pc, r3, r4, asr fp	; <UNPREDICTABLE>
   20f04:	ldrdeq	fp, [r2], -r8
   20f08:	cmp	r0, #0
   20f0c:	bxne	lr
   20f10:	ldr	r3, [pc, #76]	; 20f64 <pclose@plt+0xfb20>
   20f14:	push	{r4, lr}
   20f18:	mov	r4, r1
   20f1c:	ldr	r3, [r3]
   20f20:	cmp	r3, #0
   20f24:	bne	20f50 <pclose@plt+0xfb0c>
   20f28:	ldr	r3, [pc, #56]	; 20f68 <pclose@plt+0xfb24>
   20f2c:	mov	r2, #1
   20f30:	mov	r0, #1073741824	; 0x40000000
   20f34:	str	r2, [r3]
   20f38:	bl	1770c <pclose@plt+0x62c8>
   20f3c:	mov	r0, r4
   20f40:	bl	1774c <pclose@plt+0x6308>
   20f44:	ldr	r0, [pc, #32]	; 20f6c <pclose@plt+0xfb28>
   20f48:	pop	{r4, lr}
   20f4c:	b	1774c <pclose@plt+0x6308>
   20f50:	mov	r0, r1
   20f54:	bl	11b20 <pclose@plt+0x6dc>
   20f58:	ldr	r3, [pc, #16]	; 20f70 <pclose@plt+0xfb2c>
   20f5c:	str	r0, [r3]
   20f60:	pop	{r4, pc}
   20f64:	andeq	r2, r4, r8, asr #22
   20f68:	andeq	r2, r4, r4, asr #22
   20f6c:	ldrdeq	r8, [r2], -r0
   20f70:	andeq	pc, r3, r4, lsl #23
   20f74:	push	{r4, r5, r6, lr}
   20f78:	sub	sp, sp, #16
   20f7c:	ldr	r4, [pc, #496]	; 21174 <pclose@plt+0xfd30>
   20f80:	cmp	r0, #1
   20f84:	ldr	r3, [r4]
   20f88:	str	r3, [sp, #12]
   20f8c:	beq	210bc <pclose@plt+0xfc78>
   20f90:	cmp	r0, #2
   20f94:	mov	r5, r1
   20f98:	beq	20fbc <pclose@plt+0xfb78>
   20f9c:	cmp	r0, #0
   20fa0:	beq	20fbc <pclose@plt+0xfb78>
   20fa4:	ldr	r2, [sp, #12]
   20fa8:	ldr	r3, [r4]
   20fac:	cmp	r2, r3
   20fb0:	bne	21170 <pclose@plt+0xfd2c>
   20fb4:	add	sp, sp, #16
   20fb8:	pop	{r4, r5, r6, pc}
   20fbc:	ldrb	r3, [r5]
   20fc0:	sub	r3, r3, #61	; 0x3d
   20fc4:	cmp	r3, #58	; 0x3a
   20fc8:	ldrls	pc, [pc, r3, lsl #2]
   20fcc:	b	21160 <pclose@plt+0xfd1c>
   20fd0:	andeq	r1, r2, r4, lsl #2
   20fd4:	andeq	r1, r2, r0, ror #2
   20fd8:	andeq	r1, r2, r0, ror #2
   20fdc:	andeq	r1, r2, r0, ror #2
   20fe0:	andeq	r1, r2, r0, ror #2
   20fe4:	andeq	r1, r2, r0, ror #2
   20fe8:	andeq	r1, r2, r0, ror #2
   20fec:	andeq	r1, r2, r0, ror #2
   20ff0:	andeq	r1, r2, r0, ror #2
   20ff4:	andeq	r1, r2, r0, ror #2
   20ff8:	andeq	r1, r2, r0, ror #2
   20ffc:	andeq	r1, r2, r0, ror #2
   21000:	andeq	r1, r2, r0, ror #2
   21004:	andeq	r1, r2, r0, ror #2
   21008:	andeq	r1, r2, r0, ror #2
   2100c:	andeq	r1, r2, r0, ror #2
   21010:	andeq	r1, r2, r8, lsl r1
   21014:	andeq	r1, r2, r0, ror #2
   21018:	andeq	r1, r2, r0, ror #2
   2101c:	andeq	r1, r2, r0, ror #2
   21020:	andeq	r1, r2, r0, ror #2
   21024:	andeq	r1, r2, r0, ror #2
   21028:	andeq	r1, r2, r0, ror #2
   2102c:	andeq	r1, r2, r0, ror #2
   21030:	andeq	r1, r2, r0, ror #2
   21034:	andeq	r1, r2, r0, ror #2
   21038:	andeq	r1, r2, r0, ror #2
   2103c:	andeq	r1, r2, r0, ror #2
   21040:	andeq	r1, r2, r0, ror #2
   21044:	andeq	r1, r2, r0, ror #2
   21048:	andeq	r1, r2, r0, ror #2
   2104c:	andeq	r1, r2, r0, ror #2
   21050:	andeq	r1, r2, r0, ror #2
   21054:	andeq	r1, r2, r0, ror #2
   21058:	andeq	r1, r2, r0, ror #2
   2105c:	andeq	r1, r2, r0, ror #2
   21060:	andeq	r1, r2, r0, ror #2
   21064:	andeq	r1, r2, r0, ror #2
   21068:	andeq	r1, r2, r0, ror #2
   2106c:	andeq	r1, r2, r0, ror #2
   21070:	andeq	r1, r2, r0, ror #2
   21074:	andeq	r1, r2, r0, ror #2
   21078:	andeq	r1, r2, r0, ror #2
   2107c:	andeq	r1, r2, r8, lsr #2
   21080:	andeq	r1, r2, r0, ror #2
   21084:	andeq	r1, r2, r0, ror #2
   21088:	andeq	r1, r2, r0, ror #2
   2108c:	andeq	r1, r2, r0, ror #2
   21090:	andeq	r1, r2, ip, lsr r1
   21094:	andeq	r1, r2, r0, ror #2
   21098:	andeq	r1, r2, r0, ror #2
   2109c:	andeq	r1, r2, r0, ror #2
   210a0:	andeq	r1, r2, r0, ror #2
   210a4:	andeq	r1, r2, r0, ror #2
   210a8:	andeq	r1, r2, ip, asr #2
   210ac:	andeq	r1, r2, r0, ror #2
   210b0:	andeq	r1, r2, r0, ror #2
   210b4:	andeq	r1, r2, r0, ror #2
   210b8:	andeq	r1, r2, r0, ror #1
   210bc:	ldr	r2, [pc, #180]	; 21178 <pclose@plt+0xfd34>
   210c0:	ldr	r3, [pc, #180]	; 2117c <pclose@plt+0xfd38>
   210c4:	add	r1, sp, #16
   210c8:	ldr	r2, [r2]
   210cc:	ldr	r0, [pc, #172]	; 21180 <pclose@plt+0xfd3c>
   210d0:	ldr	r3, [r3, r2, lsl #2]
   210d4:	str	r3, [r1, #-16]!
   210d8:	bl	22da4 <error@@Base>
   210dc:	b	20fa4 <pclose@plt+0xfb60>
   210e0:	ldr	r3, [pc, #156]	; 21184 <pclose@plt+0xfd40>
   210e4:	add	r5, r5, #1
   210e8:	mov	r6, r3
   210ec:	ldr	r0, [r3]
   210f0:	bl	11144 <free@plt>
   210f4:	mov	r0, r5
   210f8:	bl	11b20 <pclose@plt+0x6dc>
   210fc:	str	r0, [r6]
   21100:	b	20fa4 <pclose@plt+0xfb60>
   21104:	ldr	r3, [pc, #124]	; 21188 <pclose@plt+0xfd44>
   21108:	add	r5, r5, #1
   2110c:	mov	r6, r3
   21110:	ldr	r0, [r3]
   21114:	b	210f0 <pclose@plt+0xfcac>
   21118:	ldr	r6, [pc, #92]	; 2117c <pclose@plt+0xfd38>
   2111c:	add	r5, r5, #1
   21120:	ldr	r0, [r6, #8]!
   21124:	b	210f0 <pclose@plt+0xfcac>
   21128:	ldr	r3, [pc, #92]	; 2118c <pclose@plt+0xfd48>
   2112c:	add	r5, r5, #1
   21130:	mov	r6, r3
   21134:	ldr	r0, [r3]
   21138:	b	210f0 <pclose@plt+0xfcac>
   2113c:	ldr	r6, [pc, #56]	; 2117c <pclose@plt+0xfd38>
   21140:	add	r5, r5, #1
   21144:	ldr	r0, [r6, #4]!
   21148:	b	210f0 <pclose@plt+0xfcac>
   2114c:	ldr	r3, [pc, #40]	; 2117c <pclose@plt+0xfd38>
   21150:	add	r5, r5, #1
   21154:	mov	r6, r3
   21158:	ldr	r0, [r3]
   2115c:	b	210f0 <pclose@plt+0xfcac>
   21160:	ldr	r3, [pc, #20]	; 2117c <pclose@plt+0xfd38>
   21164:	mov	r6, r3
   21168:	ldr	r0, [r3]
   2116c:	b	210f0 <pclose@plt+0xfcac>
   21170:	bl	111bc <__stack_chk_fail@plt>
   21174:			; <UNDEFINED> instruction: 0x0003ddb0
   21178:	andeq	r3, r4, r8, ror #20
   2117c:	andeq	r3, r4, r4, lsr #21
   21180:	andeq	ip, r2, r0, asr #23
   21184:	andeq	pc, r3, r4, asr #22
   21188:	andeq	pc, r3, ip, lsr fp	; <UNPREDICTABLE>
   2118c:	andeq	pc, r3, r0, asr #22
   21190:	cmp	r0, #0
   21194:	beq	211a0 <pclose@plt+0xfd5c>
   21198:	cmp	r0, #2
   2119c:	bxne	lr
   211a0:	ldr	r3, [pc, #4]	; 211ac <pclose@plt+0xfd68>
   211a4:	ldr	r0, [r3]
   211a8:	b	14020 <pclose@plt+0x2bdc>
   211ac:	andeq	r3, r4, r4, ror sl
   211b0:	cmp	r0, #2
   211b4:	bxne	lr
   211b8:	b	25fa4 <error@@Base+0x3200>
   211bc:	push	{r4, lr}
   211c0:	subs	r4, r0, #0
   211c4:	beq	211dc <pclose@plt+0xfd98>
   211c8:	poplt	{r4, pc}
   211cc:	cmp	r4, #2
   211d0:	popgt	{r4, pc}
   211d4:	pop	{r4, lr}
   211d8:	b	17648 <pclose@plt+0x6204>
   211dc:	ldr	r3, [pc, #96]	; 21244 <pclose@plt+0xfe00>
   211e0:	mov	r2, #1
   211e4:	ldr	r0, [pc, #92]	; 21248 <pclose@plt+0xfe04>
   211e8:	str	r2, [r3]
   211ec:	bl	22aa8 <pclose@plt+0x11664>
   211f0:	ldr	r0, [pc, #84]	; 2124c <pclose@plt+0xfe08>
   211f4:	bl	22aa8 <pclose@plt+0x11664>
   211f8:	ldr	r0, [pc, #80]	; 21250 <pclose@plt+0xfe0c>
   211fc:	bl	22aa8 <pclose@plt+0x11664>
   21200:	ldr	r0, [pc, #76]	; 21254 <pclose@plt+0xfe10>
   21204:	bl	22aa8 <pclose@plt+0x11664>
   21208:	ldr	r0, [pc, #72]	; 21258 <pclose@plt+0xfe14>
   2120c:	bl	22aa8 <pclose@plt+0x11664>
   21210:	ldr	r0, [pc, #68]	; 2125c <pclose@plt+0xfe18>
   21214:	bl	22aa8 <pclose@plt+0x11664>
   21218:	ldr	r0, [pc, #64]	; 21260 <pclose@plt+0xfe1c>
   2121c:	bl	22aa8 <pclose@plt+0x11664>
   21220:	ldr	r0, [pc, #60]	; 21264 <pclose@plt+0xfe20>
   21224:	bl	22aa8 <pclose@plt+0x11664>
   21228:	ldr	r0, [pc, #56]	; 21268 <pclose@plt+0xfe24>
   2122c:	bl	22aa8 <pclose@plt+0x11664>
   21230:	ldr	r0, [pc, #52]	; 2126c <pclose@plt+0xfe28>
   21234:	bl	22aa8 <pclose@plt+0x11664>
   21238:	mov	r0, r4
   2123c:	pop	{r4, lr}
   21240:	b	11a94 <pclose@plt+0x650>
   21244:	andeq	pc, r3, r0, ror fp	; <UNPREDICTABLE>
   21248:	andeq	fp, r2, r8, ror #25
   2124c:	andeq	pc, r3, ip, asr fp	; <UNPREDICTABLE>
   21250:	strdeq	fp, [r2], -r0
   21254:	strdeq	fp, [r2], -r4
   21258:	strdeq	fp, [r2], -ip
   2125c:	andeq	fp, r2, r4, lsl sp
   21260:	andeq	fp, r2, r0, asr #26
   21264:	andeq	fp, r2, r0, lsl #27
   21268:			; <UNDEFINED> instruction: 0x0002bdb4
   2126c:	andeq	fp, r2, ip, ror #27
   21270:	push	{r4, r5, r6, r7, r8, r9, lr}
   21274:	sub	sp, sp, #596	; 0x254
   21278:	ldr	r6, [pc, #492]	; 2146c <pclose@plt+0x10028>
   2127c:	cmp	r0, #1
   21280:	mov	r4, r0
   21284:	ldr	r3, [r6]
   21288:	str	r3, [sp, #588]	; 0x24c
   2128c:	beq	21358 <pclose@plt+0xff14>
   21290:	cmp	r4, #2
   21294:	mov	r0, r1
   21298:	beq	212bc <pclose@plt+0xfe78>
   2129c:	cmp	r4, #0
   212a0:	beq	212bc <pclose@plt+0xfe78>
   212a4:	ldr	r2, [sp, #588]	; 0x24c
   212a8:	ldr	r3, [r6]
   212ac:	cmp	r2, r3
   212b0:	bne	21468 <pclose@plt+0x10024>
   212b4:	add	sp, sp, #596	; 0x254
   212b8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   212bc:	ldr	r5, [pc, #428]	; 21470 <pclose@plt+0x1002c>
   212c0:	mov	r4, #1
   212c4:	bl	119c0 <pclose@plt+0x57c>
   212c8:	ldrb	r1, [r0]
   212cc:	sub	r2, r1, #48	; 0x30
   212d0:	uxtb	r3, r2
   212d4:	cmp	r3, #9
   212d8:	mov	r3, #0
   212dc:	bhi	212fc <pclose@plt+0xfeb8>
   212e0:	ldrb	r1, [r0, #1]!
   212e4:	add	r3, r3, r3, lsl #2
   212e8:	add	r3, r2, r3, lsl #1
   212ec:	sub	r2, r1, #48	; 0x30
   212f0:	uxtb	r1, r2
   212f4:	cmp	r1, #9
   212f8:	bls	212e0 <pclose@plt+0xfe9c>
   212fc:	sub	r2, r4, #1
   21300:	ldr	r2, [r5, r2, lsl #2]
   21304:	cmp	r2, r3
   21308:	strlt	r3, [r5, r4, lsl #2]
   2130c:	addlt	r4, r4, #1
   21310:	bl	119c0 <pclose@plt+0x57c>
   21314:	mov	r3, r0
   21318:	add	r0, r0, #1
   2131c:	ldrb	r3, [r3]
   21320:	cmp	r3, #44	; 0x2c
   21324:	bne	21458 <pclose@plt+0x10014>
   21328:	cmp	r4, #128	; 0x80
   2132c:	bne	212c4 <pclose@plt+0xfe80>
   21330:	mov	r3, #127	; 0x7f
   21334:	sub	r2, r4, #2
   21338:	ldr	r3, [r5, r3, lsl #2]
   2133c:	ldr	r0, [r5, r2, lsl #2]
   21340:	ldr	r1, [pc, #300]	; 21474 <pclose@plt+0x10030>
   21344:	ldr	r2, [pc, #300]	; 21478 <pclose@plt+0x10034>
   21348:	sub	r3, r3, r0
   2134c:	str	r3, [r1]
   21350:	str	r4, [r2]
   21354:	b	212a4 <pclose@plt+0xfe60>
   21358:	ldr	r3, [pc, #284]	; 2147c <pclose@plt+0x10038>
   2135c:	ldr	r7, [pc, #276]	; 21478 <pclose@plt+0x10034>
   21360:	ldm	r3, {r0, r1, r2}
   21364:	add	r3, sp, #16
   21368:	ldr	ip, [r7]
   2136c:	stmia	r3!, {r0, r1}
   21370:	cmp	ip, #2
   21374:	lsr	r1, r2, #16
   21378:	strh	r2, [r3], #2
   2137c:	strb	r1, [r3]
   21380:	ble	21414 <pclose@plt+0xffd0>
   21384:	ldr	r5, [pc, #244]	; 21480 <pclose@plt+0x1003c>
   21388:	ldr	r8, [pc, #244]	; 21484 <pclose@plt+0x10040>
   2138c:	ldr	r9, [pc, #244]	; 21488 <pclose@plt+0x10044>
   21390:	b	213a4 <pclose@plt+0xff60>
   21394:	mov	r2, #572	; 0x23c
   21398:	mov	r1, r9
   2139c:	add	r0, sp, #16
   213a0:	bl	11318 <__strcat_chk@plt>
   213a4:	add	r0, sp, #16
   213a8:	bl	112dc <strlen@plt>
   213ac:	ldr	r2, [r5], #4
   213b0:	add	ip, sp, #16
   213b4:	mov	r3, r8
   213b8:	str	r2, [sp]
   213bc:	mov	r1, #1
   213c0:	mvn	r2, #0
   213c4:	add	r4, r4, r1
   213c8:	add	r0, ip, r0
   213cc:	bl	11324 <__sprintf_chk@plt>
   213d0:	ldr	r3, [r7]
   213d4:	cmp	r3, r4
   213d8:	bgt	21394 <pclose@plt+0xff50>
   213dc:	add	r0, sp, #16
   213e0:	bl	112dc <strlen@plt>
   213e4:	ldr	r3, [pc, #160]	; 2148c <pclose@plt+0x10048>
   213e8:	add	r2, sp, #16
   213ec:	add	r4, sp, #16
   213f0:	add	r2, r2, r0
   213f4:	mov	ip, r0
   213f8:	ldm	r3!, {r0, r1}
   213fc:	ldrh	lr, [r3]
   21400:	ldrb	r3, [r3, #2]
   21404:	str	r0, [r4, ip]
   21408:	str	r1, [r2, #4]
   2140c:	strh	lr, [r2, #8]
   21410:	strb	r3, [r2, #10]
   21414:	add	r0, sp, #16
   21418:	bl	112dc <strlen@plt>
   2141c:	ldr	r1, [pc, #80]	; 21474 <pclose@plt+0x10030>
   21420:	ldr	r3, [pc, #104]	; 21490 <pclose@plt+0x1004c>
   21424:	mvn	r2, #0
   21428:	ldr	ip, [r1]
   2142c:	mov	r1, #1
   21430:	str	ip, [sp]
   21434:	add	ip, sp, #16
   21438:	add	r0, ip, r0
   2143c:	bl	11324 <__sprintf_chk@plt>
   21440:	add	r3, sp, #16
   21444:	add	r1, sp, #8
   21448:	ldr	r0, [pc, #68]	; 21494 <pclose@plt+0x10050>
   2144c:	str	r3, [sp, #8]
   21450:	bl	22da4 <error@@Base>
   21454:	b	212a4 <pclose@plt+0xfe60>
   21458:	cmp	r4, #1
   2145c:	beq	212a4 <pclose@plt+0xfe60>
   21460:	sub	r3, r4, #1
   21464:	b	21334 <pclose@plt+0xfef0>
   21468:	bl	111bc <__stack_chk_fail@plt>
   2146c:			; <UNDEFINED> instruction: 0x0003ddb0
   21470:	andeq	r0, r4, r0, asr #21
   21474:	andeq	pc, r3, ip, ror #6
   21478:	andeq	pc, r3, r8, ror #6
   2147c:	andeq	fp, r2, r0, lsr #28
   21480:	andeq	r0, r4, r4, asr #21
   21484:	andeq	fp, r2, ip, lsr lr
   21488:	andeq	fp, r2, r8, lsr lr
   2148c:	andeq	fp, r2, ip, lsr #28
   21490:	andeq	fp, r2, r0, asr #28
   21494:	andeq	ip, r2, r0, asr #23
   21498:	push	{r4, lr}
   2149c:	sub	sp, sp, #16
   214a0:	ldr	r4, [pc, #224]	; 21588 <pclose@plt+0x10144>
   214a4:	cmp	r0, #1
   214a8:	ldr	r3, [r4]
   214ac:	str	r3, [sp, #12]
   214b0:	beq	21514 <pclose@plt+0x100d0>
   214b4:	cmp	r0, #2
   214b8:	beq	214dc <pclose@plt+0x10098>
   214bc:	cmp	r0, #0
   214c0:	beq	214dc <pclose@plt+0x10098>
   214c4:	ldr	r2, [sp, #12]
   214c8:	ldr	r3, [r4]
   214cc:	cmp	r2, r3
   214d0:	bne	21584 <pclose@plt+0x10140>
   214d4:	add	sp, sp, #16
   214d8:	pop	{r4, pc}
   214dc:	ldrb	r3, [r1]
   214e0:	cmp	r3, #0
   214e4:	beq	2154c <pclose@plt+0x10108>
   214e8:	ldrb	r2, [r1, #1]
   214ec:	cmp	r2, #0
   214f0:	beq	21560 <pclose@plt+0x1011c>
   214f4:	ldrb	r1, [r1, #2]
   214f8:	cmp	r1, #0
   214fc:	bne	21574 <pclose@plt+0x10130>
   21500:	ldr	r0, [pc, #132]	; 2158c <pclose@plt+0x10148>
   21504:	ldr	r1, [pc, #132]	; 21590 <pclose@plt+0x1014c>
   21508:	strb	r3, [r0]
   2150c:	strb	r2, [r1]
   21510:	b	214c4 <pclose@plt+0x10080>
   21514:	ldr	r2, [pc, #112]	; 2158c <pclose@plt+0x10148>
   21518:	ldr	r3, [pc, #112]	; 21590 <pclose@plt+0x1014c>
   2151c:	add	r1, sp, #16
   21520:	ldrb	ip, [r2]
   21524:	ldrb	r2, [r3]
   21528:	add	r3, sp, #8
   2152c:	str	r3, [r1, #-16]!
   21530:	ldr	r0, [pc, #92]	; 21594 <pclose@plt+0x10150>
   21534:	mov	r3, #0
   21538:	strb	ip, [sp, #8]
   2153c:	strb	r2, [sp, #9]
   21540:	strb	r3, [sp, #10]
   21544:	bl	22da4 <error@@Base>
   21548:	b	214c4 <pclose@plt+0x10080>
   2154c:	ldr	r1, [pc, #60]	; 21590 <pclose@plt+0x1014c>
   21550:	ldr	r2, [pc, #52]	; 2158c <pclose@plt+0x10148>
   21554:	strb	r3, [r1]
   21558:	strb	r3, [r2]
   2155c:	b	214c4 <pclose@plt+0x10080>
   21560:	ldr	r1, [pc, #36]	; 2158c <pclose@plt+0x10148>
   21564:	ldr	r2, [pc, #36]	; 21590 <pclose@plt+0x1014c>
   21568:	strb	r3, [r1]
   2156c:	strb	r3, [r2]
   21570:	b	214c4 <pclose@plt+0x10080>
   21574:	mov	r1, #0
   21578:	ldr	r0, [pc, #24]	; 21598 <pclose@plt+0x10154>
   2157c:	bl	22da4 <error@@Base>
   21580:	b	214c4 <pclose@plt+0x10080>
   21584:	bl	111bc <__stack_chk_fail@plt>
   21588:			; <UNDEFINED> instruction: 0x0003ddb0
   2158c:	andeq	pc, r3, ip, lsr #32
   21590:	andeq	pc, r3, sp, lsr #32
   21594:	andeq	fp, r2, r4, ror lr
   21598:	andeq	fp, r2, r0, asr lr
   2159c:	cmp	r0, #0
   215a0:	beq	215bc <pclose@plt+0x10178>
   215a4:	bxlt	lr
   215a8:	cmp	r0, #2
   215ac:	bxgt	lr
   215b0:	mov	r1, #0
   215b4:	ldr	r0, [pc, #16]	; 215cc <pclose@plt+0x10188>
   215b8:	b	22da4 <error@@Base>
   215bc:	ldr	r3, [pc, #12]	; 215d0 <pclose@plt+0x1018c>
   215c0:	mov	r2, #1
   215c4:	str	r2, [r3]
   215c8:	bx	lr
   215cc:	andeq	fp, r2, r0, lsl #29
   215d0:	andeq	r3, r4, r8, ror #18
   215d4:	ldr	r3, [pc, #20]	; 215f0 <pclose@plt+0x101ac>
   215d8:	ldr	r0, [r3]
   215dc:	cmp	r0, #0
   215e0:	ldrle	r3, [pc, #12]	; 215f4 <pclose@plt+0x101b0>
   215e4:	ldrle	r3, [r3]
   215e8:	addle	r0, r0, r3
   215ec:	bx	lr
   215f0:	andeq	r3, r4, r0, lsl sl
   215f4:	muleq	r4, ip, r9
   215f8:	push	{r4, r5, r6, r7, r8, lr}
   215fc:	mov	r8, r1
   21600:	ldr	r6, [pc, #244]	; 216fc <pclose@plt+0x102b8>
   21604:	ldrb	r5, [r0]
   21608:	sub	sp, sp, #16
   2160c:	ldr	r1, [r6]
   21610:	cmp	r5, #0
   21614:	str	r1, [sp, #12]
   21618:	beq	216e0 <pclose@plt+0x1029c>
   2161c:	mov	r4, r0
   21620:	mov	r7, r3
   21624:	bl	112dc <strlen@plt>
   21628:	mov	r1, #1
   2162c:	add	r0, r0, r1
   21630:	bl	11b0c <pclose@plt+0x6c8>
   21634:	str	r0, [r8]
   21638:	ldrb	r1, [r4]
   2163c:	mov	r5, r0
   21640:	cmp	r1, #0
   21644:	beq	216bc <pclose@plt+0x10278>
   21648:	ldr	r8, [pc, #176]	; 21700 <pclose@plt+0x102bc>
   2164c:	b	21688 <pclose@plt+0x10244>
   21650:	cmp	r1, #36	; 0x24
   21654:	beq	216bc <pclose@plt+0x10278>
   21658:	cmp	r7, #0
   2165c:	beq	21670 <pclose@plt+0x1022c>
   21660:	mov	r0, r7
   21664:	bl	112e8 <strchr@plt>
   21668:	cmp	r0, #0
   2166c:	beq	216bc <pclose@plt+0x10278>
   21670:	ldrb	r2, [r4]
   21674:	strb	r2, [r5], #1
   21678:	ldrb	r1, [r4, #1]
   2167c:	add	r4, r4, #1
   21680:	cmp	r1, #0
   21684:	beq	216bc <pclose@plt+0x10278>
   21688:	ldr	r3, [r8]
   2168c:	sub	r2, r1, #92	; 0x5c
   21690:	cmp	r3, #0
   21694:	clz	r2, r2
   21698:	lsr	r2, r2, #5
   2169c:	moveq	r2, #0
   216a0:	cmp	r2, #0
   216a4:	beq	21650 <pclose@plt+0x1020c>
   216a8:	ldrb	r2, [r4, #1]
   216ac:	cmp	r2, #0
   216b0:	addne	r4, r4, #1
   216b4:	bne	21674 <pclose@plt+0x10230>
   216b8:	b	21658 <pclose@plt+0x10214>
   216bc:	mov	r0, r4
   216c0:	mov	r3, #0
   216c4:	strb	r3, [r5]
   216c8:	ldr	r2, [sp, #12]
   216cc:	ldr	r3, [r6]
   216d0:	cmp	r2, r3
   216d4:	bne	216f8 <pclose@plt+0x102b4>
   216d8:	add	sp, sp, #16
   216dc:	pop	{r4, r5, r6, r7, r8, pc}
   216e0:	add	r1, sp, #16
   216e4:	ldr	r0, [pc, #24]	; 21704 <pclose@plt+0x102c0>
   216e8:	str	r2, [r1, #-16]!
   216ec:	bl	22da4 <error@@Base>
   216f0:	mov	r0, r5
   216f4:	b	216c8 <pclose@plt+0x10284>
   216f8:	bl	111bc <__stack_chk_fail@plt>
   216fc:			; <UNDEFINED> instruction: 0x0003ddb0
   21700:	andeq	r3, r4, r0, asr sl
   21704:	muleq	r2, r4, lr
   21708:	cmp	r0, #1
   2170c:	push	{lr}		; (str lr, [sp, #-4]!)
   21710:	sub	sp, sp, #20
   21714:	ldr	r2, [r1]
   21718:	beq	21748 <pclose@plt+0x10304>
   2171c:	ldr	r1, [pc, #80]	; 21774 <pclose@plt+0x10330>
   21720:	mov	r3, #42	; 0x2a
   21724:	stmib	sp, {r0, r2}
   21728:	str	r1, [sp]
   2172c:	mov	r2, #1
   21730:	mov	r1, r3
   21734:	ldr	r0, [pc, #60]	; 21778 <pclose@plt+0x10334>
   21738:	bl	11420 <__snprintf_chk@plt>
   2173c:	ldr	r0, [pc, #52]	; 21778 <pclose@plt+0x10334>
   21740:	add	sp, sp, #20
   21744:	pop	{pc}		; (ldr pc, [sp], #4)
   21748:	ldr	r1, [pc, #44]	; 2177c <pclose@plt+0x10338>
   2174c:	mov	r3, #42	; 0x2a
   21750:	str	r2, [sp, #4]
   21754:	str	r1, [sp]
   21758:	mov	r2, r0
   2175c:	mov	r1, r3
   21760:	ldr	r0, [pc, #16]	; 21778 <pclose@plt+0x10334>
   21764:	bl	11420 <__snprintf_chk@plt>
   21768:	ldr	r0, [pc, #8]	; 21778 <pclose@plt+0x10334>
   2176c:	add	sp, sp, #20
   21770:	pop	{pc}		; (ldr pc, [sp], #4)
   21774:			; <UNDEFINED> instruction: 0x0002beb8
   21778:	andeq	r2, r4, ip, lsl #22
   2177c:			; <UNDEFINED> instruction: 0x0002beb0
   21780:	push	{r4, lr}
   21784:	sub	sp, sp, #8
   21788:	bl	149cc <pclose@plt+0x3588>
   2178c:	ldr	r4, [pc, #32]	; 217b4 <pclose@plt+0x10370>
   21790:	ldr	r3, [pc, #32]	; 217b8 <pclose@plt+0x10374>
   21794:	mov	r2, #8
   21798:	mov	r1, #1
   2179c:	str	r0, [sp]
   217a0:	mov	r0, r4
   217a4:	bl	11324 <__sprintf_chk@plt>
   217a8:	mov	r0, r4
   217ac:	add	sp, sp, #8
   217b0:	pop	{r4, pc}
   217b4:	andeq	r2, r4, r8, lsr fp
   217b8:	andeq	fp, r2, r4, asr #29
   217bc:	cmp	r0, #0
   217c0:	bxeq	lr
   217c4:	ldr	r3, [r0, #8]
   217c8:	tst	r3, #83	; 0x53
   217cc:	moveq	r0, #1
   217d0:	movne	r0, #0
   217d4:	bx	lr
   217d8:	cmp	r0, #0
   217dc:	beq	217f4 <pclose@plt+0x103b0>
   217e0:	ldr	r3, [r0, #8]
   217e4:	tst	r3, #12
   217e8:	beq	217f4 <pclose@plt+0x103b0>
   217ec:	ldr	r0, [r0, #24]
   217f0:	bx	lr
   217f4:	ldr	r0, [pc]	; 217fc <pclose@plt+0x103b8>
   217f8:	bx	lr
   217fc:	andeq	r8, r2, r8, asr #11
   21800:	ldr	r3, [pc, #12]	; 21814 <pclose@plt+0x103d0>
   21804:	ldr	r0, [r3, #52]	; 0x34
   21808:	adds	r0, r0, #0
   2180c:	movne	r0, #1
   21810:	bx	lr
   21814:	andeq	r2, r4, ip, lsl #22
   21818:	ldr	r3, [pc, #76]	; 2186c <pclose@plt+0x10428>
   2181c:	push	{r4, lr}
   21820:	sub	sp, sp, #16
   21824:	ldr	r4, [pc, #68]	; 21870 <pclose@plt+0x1042c>
   21828:	ldr	r3, [r3, #52]	; 0x34
   2182c:	ldr	r2, [r4]
   21830:	ldr	r1, [r3, #4]
   21834:	ldrb	r0, [r3]
   21838:	str	r2, [sp, #12]
   2183c:	bl	21708 <pclose@plt+0x102c4>
   21840:	add	r1, sp, #16
   21844:	str	r0, [r1, #-16]!
   21848:	ldr	r0, [pc, #36]	; 21874 <pclose@plt+0x10430>
   2184c:	bl	22da4 <error@@Base>
   21850:	ldr	r2, [sp, #12]
   21854:	ldr	r3, [r4]
   21858:	cmp	r2, r3
   2185c:	bne	21868 <pclose@plt+0x10424>
   21860:	add	sp, sp, #16
   21864:	pop	{r4, pc}
   21868:	bl	111bc <__stack_chk_fail@plt>
   2186c:	andeq	r2, r4, ip, lsl #22
   21870:			; <UNDEFINED> instruction: 0x0003ddb0
   21874:	muleq	r2, r4, lr
   21878:	push	{r4, r5, r6, r7, lr}
   2187c:	sub	sp, sp, #20
   21880:	ldr	r4, [pc, #204]	; 21954 <pclose@plt+0x10510>
   21884:	mov	r5, r0
   21888:	ldr	r0, [r0]
   2188c:	ldr	r3, [r4]
   21890:	mov	r6, r2
   21894:	str	r3, [sp, #12]
   21898:	mov	r7, r1
   2189c:	bl	119c0 <pclose@plt+0x57c>
   218a0:	ldrb	ip, [r0]
   218a4:	cmp	ip, #45	; 0x2d
   218a8:	moveq	r2, #1
   218ac:	ldrbeq	ip, [r0, #1]
   218b0:	movne	r2, #0
   218b4:	addeq	r0, r0, r2
   218b8:	sub	r3, ip, #48	; 0x30
   218bc:	cmp	r3, #9
   218c0:	bls	21914 <pclose@plt+0x104d0>
   218c4:	cmp	r6, #0
   218c8:	movne	r3, #1
   218cc:	strne	r3, [r6]
   218d0:	mvnne	r3, #0
   218d4:	bne	218f8 <pclose@plt+0x104b4>
   218d8:	cmp	r7, #0
   218dc:	mvneq	r3, #0
   218e0:	beq	218f8 <pclose@plt+0x104b4>
   218e4:	add	r1, sp, #16
   218e8:	ldr	r0, [pc, #104]	; 21958 <pclose@plt+0x10514>
   218ec:	str	r7, [r1, #-16]!
   218f0:	bl	22da4 <error@@Base>
   218f4:	mvn	r3, #0
   218f8:	ldr	r1, [sp, #12]
   218fc:	ldr	r2, [r4]
   21900:	mov	r0, r3
   21904:	cmp	r1, r2
   21908:	bne	21950 <pclose@plt+0x1050c>
   2190c:	add	sp, sp, #20
   21910:	pop	{r4, r5, r6, r7, pc}
   21914:	mov	r3, #0
   21918:	add	r3, r3, r3, lsl #2
   2191c:	add	r1, ip, r3, lsl #1
   21920:	ldrb	ip, [r0, #1]!
   21924:	sub	r3, r1, #48	; 0x30
   21928:	sub	lr, ip, #48	; 0x30
   2192c:	cmp	lr, #9
   21930:	bls	21918 <pclose@plt+0x104d4>
   21934:	cmp	r6, #0
   21938:	str	r0, [r5]
   2193c:	movne	r0, #0
   21940:	strne	r0, [r6]
   21944:	cmp	r2, #0
   21948:	rsbne	r3, r1, #48	; 0x30
   2194c:	b	218f8 <pclose@plt+0x104b4>
   21950:	bl	111bc <__stack_chk_fail@plt>
   21954:			; <UNDEFINED> instruction: 0x0003ddb0
   21958:	andeq	fp, r2, r8, asr #29
   2195c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21960:	sub	sp, sp, #44	; 0x2c
   21964:	ldr	r7, [pc, #1096]	; 21db4 <pclose@plt+0x10970>
   21968:	subs	r1, r0, #0
   2196c:	str	r0, [sp, #4]
   21970:	ldr	r3, [r7]
   21974:	str	r3, [sp, #36]	; 0x24
   21978:	beq	219b8 <pclose@plt+0x10574>
   2197c:	ldr	r8, [pc, #1076]	; 21db8 <pclose@plt+0x10974>
   21980:	ldr	r6, [r8, #52]	; 0x34
   21984:	cmp	r6, #0
   21988:	beq	219d0 <pclose@plt+0x1058c>
   2198c:	ldr	r3, [r6, #8]
   21990:	and	r3, r3, #31
   21994:	cmp	r3, #4
   21998:	beq	21d20 <pclose@plt+0x108dc>
   2199c:	cmp	r3, #8
   219a0:	bne	219b0 <pclose@plt+0x1056c>
   219a4:	ldr	r3, [r6, #20]
   219a8:	mov	r0, #0
   219ac:	blx	r3
   219b0:	mov	r3, #0
   219b4:	str	r3, [r8, #52]	; 0x34
   219b8:	ldr	r2, [sp, #36]	; 0x24
   219bc:	ldr	r3, [r7]
   219c0:	cmp	r2, r3
   219c4:	bne	21db0 <pclose@plt+0x1096c>
   219c8:	add	sp, sp, #44	; 0x2c
   219cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   219d0:	str	r6, [sp, #12]
   219d4:	ldrb	r3, [r1]
   219d8:	ldr	r9, [pc, #988]	; 21dbc <pclose@plt+0x10978>
   219dc:	mov	sl, #1
   219e0:	cmp	r3, #0
   219e4:	beq	219b8 <pclose@plt+0x10574>
   219e8:	add	r4, r1, #1
   219ec:	str	r4, [sp, #4]
   219f0:	ldrb	r0, [r1]
   219f4:	cmp	r0, #43	; 0x2b
   219f8:	beq	21bf8 <pclose@plt+0x107b4>
   219fc:	bls	21a3c <pclose@plt+0x105f8>
   21a00:	cmp	r0, #57	; 0x39
   21a04:	bhi	21b90 <pclose@plt+0x1074c>
   21a08:	cmp	r0, #48	; 0x30
   21a0c:	bcs	21be8 <pclose@plt+0x107a4>
   21a10:	cmp	r0, #45	; 0x2d
   21a14:	bne	21a54 <pclose@plt+0x10610>
   21a18:	ldrb	r3, [r1, #1]
   21a1c:	cmp	r3, #45	; 0x2d
   21a20:	bne	21cf8 <pclose@plt+0x108b4>
   21a24:	add	fp, r1, #2
   21a28:	mov	r2, #0
   21a2c:	str	fp, [sp, #4]
   21a30:	str	fp, [sp, #12]
   21a34:	str	r2, [sp, #20]
   21a38:	b	21a6c <pclose@plt+0x10628>
   21a3c:	cmp	r0, #32
   21a40:	beq	21b84 <pclose@plt+0x10740>
   21a44:	cmp	r0, #36	; 0x24
   21a48:	beq	21b84 <pclose@plt+0x10740>
   21a4c:	cmp	r0, #9
   21a50:	beq	21b84 <pclose@plt+0x10740>
   21a54:	ldr	fp, [sp, #12]
   21a58:	mov	r4, r0
   21a5c:	mov	r2, #0
   21a60:	cmp	fp, #0
   21a64:	str	r2, [sp, #20]
   21a68:	beq	21bbc <pclose@plt+0x10778>
   21a6c:	ldrb	r5, [fp]
   21a70:	add	r2, sp, #20
   21a74:	mov	r1, #0
   21a78:	sub	r5, r5, #97	; 0x61
   21a7c:	cmp	r5, #25
   21a80:	add	r0, sp, #12
   21a84:	movhi	r5, #0
   21a88:	movls	r5, #1
   21a8c:	bl	224c8 <pclose@plt+0x11084>
   21a90:	ldr	r2, [sp, #12]
   21a94:	mov	r1, #0
   21a98:	str	r2, [sp, #4]
   21a9c:	str	r1, [sp, #12]
   21aa0:	ldrb	r1, [r2]
   21aa4:	tst	r1, #223	; 0xdf
   21aa8:	mov	r4, r0
   21aac:	beq	21adc <pclose@plt+0x10698>
   21ab0:	cmp	r1, #61	; 0x3d
   21ab4:	bne	21d74 <pclose@plt+0x10930>
   21ab8:	cmp	r0, #0
   21abc:	beq	21ad4 <pclose@plt+0x10690>
   21ac0:	ldr	r1, [r0, #8]
   21ac4:	and	r1, r1, #31
   21ac8:	sub	r1, r1, #4
   21acc:	bics	r3, r1, #4
   21ad0:	bne	21d9c <pclose@plt+0x10958>
   21ad4:	add	r2, r2, #1
   21ad8:	str	r2, [sp, #4]
   21adc:	cmp	r4, #0
   21ae0:	beq	21d74 <pclose@plt+0x10930>
   21ae4:	ldr	r2, [r4, #8]
   21ae8:	mov	r0, #0
   21aec:	and	r2, r2, #31
   21af0:	sub	r1, r2, #1
   21af4:	str	r0, [sp, #16]
   21af8:	cmp	r1, #7
   21afc:	ldrls	pc, [pc, r1, lsl #2]
   21b00:	b	21b4c <pclose@plt+0x10708>
   21b04:	ldrdeq	r1, [r2], -ip
   21b08:	andeq	r1, r2, r4, lsr #22
   21b0c:	andeq	r1, r2, ip, asr #22
   21b10:	andeq	r1, r2, r0, lsr #25
   21b14:	andeq	r1, r2, ip, asr #22
   21b18:	andeq	r1, r2, ip, asr #22
   21b1c:	andeq	r1, r2, ip, asr #22
   21b20:	andeq	r1, r2, r4, asr ip
   21b24:	ldr	r3, [r4, #16]
   21b28:	ldr	r1, [r4, #12]
   21b2c:	cmp	r6, #0
   21b30:	strne	r1, [r3]
   21b34:	bne	21b4c <pclose@plt+0x10708>
   21b38:	cmp	r5, #0
   21b3c:	bne	21d68 <pclose@plt+0x10924>
   21b40:	cmp	r1, #2
   21b44:	moveq	r2, #0
   21b48:	str	r2, [r3]
   21b4c:	ldr	r3, [r4, #20]
   21b50:	cmp	r3, #0
   21b54:	movne	r1, #0
   21b58:	beq	21b78 <pclose@plt+0x10734>
   21b5c:	mov	r0, #0
   21b60:	blx	r3
   21b64:	ldr	r1, [sp, #16]
   21b68:	cmp	r1, #0
   21b6c:	beq	21b78 <pclose@plt+0x10734>
   21b70:	mov	r0, r1
   21b74:	bl	11144 <free@plt>
   21b78:	ldr	r1, [sp, #4]
   21b7c:	ldrb	r3, [r1]
   21b80:	b	219e0 <pclose@plt+0x1059c>
   21b84:	ldrb	r3, [r1, #1]
   21b88:	mov	r1, r4
   21b8c:	b	219e0 <pclose@plt+0x1059c>
   21b90:	cmp	r0, #110	; 0x6e
   21b94:	bne	21a54 <pclose@plt+0x10610>
   21b98:	ldr	r2, [r9]
   21b9c:	ldr	fp, [sp, #12]
   21ba0:	cmp	r2, #0
   21ba4:	movne	r4, #122	; 0x7a
   21ba8:	moveq	r4, #110	; 0x6e
   21bac:	mov	r2, #0
   21bb0:	cmp	fp, #0
   21bb4:	str	r2, [sp, #20]
   21bb8:	bne	21a6c <pclose@plt+0x10628>
   21bbc:	mov	r0, r4
   21bc0:	bl	21780 <pclose@plt+0x1033c>
   21bc4:	sub	r5, r4, #97	; 0x61
   21bc8:	cmp	r5, #25
   21bcc:	movhi	r5, #0
   21bd0:	movls	r5, #1
   21bd4:	mov	fp, r0
   21bd8:	mov	r0, r4
   21bdc:	bl	22464 <pclose@plt+0x11020>
   21be0:	mov	r4, r0
   21be4:	b	21adc <pclose@plt+0x10698>
   21be8:	str	r1, [sp, #4]
   21bec:	ldr	fp, [sp, #12]
   21bf0:	mov	r4, #122	; 0x7a
   21bf4:	b	21a5c <pclose@plt+0x10618>
   21bf8:	str	sl, [r8, #56]	; 0x38
   21bfc:	bl	21780 <pclose@plt+0x1033c>
   21c00:	mov	r3, #0
   21c04:	add	r1, sp, #16
   21c08:	mov	r2, r0
   21c0c:	mov	r0, r4
   21c10:	bl	215f8 <pclose@plt+0x101b4>
   21c14:	cmp	r0, #0
   21c18:	str	r0, [sp, #4]
   21c1c:	beq	219b8 <pclose@plt+0x10574>
   21c20:	ldr	r0, [sp, #16]
   21c24:	ldrb	r3, [r0]
   21c28:	cmp	r3, #43	; 0x2b
   21c2c:	beq	21d54 <pclose@plt+0x10910>
   21c30:	mov	r0, #1073741824	; 0x40000000
   21c34:	bl	1770c <pclose@plt+0x62c8>
   21c38:	ldr	r0, [sp, #16]
   21c3c:	bl	1774c <pclose@plt+0x6308>
   21c40:	ldr	r0, [sp, #16]
   21c44:	bl	11144 <free@plt>
   21c48:	ldr	r1, [sp, #4]
   21c4c:	ldrb	r3, [r1]
   21c50:	b	219e0 <pclose@plt+0x1059c>
   21c54:	ldr	r0, [sp, #4]
   21c58:	ldrb	r2, [r0]
   21c5c:	cmp	r2, #0
   21c60:	bne	21c74 <pclose@plt+0x10830>
   21c64:	b	21d94 <pclose@plt+0x10950>
   21c68:	add	r0, r0, #1
   21c6c:	str	r0, [sp, #4]
   21c70:	ldrb	r2, [r0]
   21c74:	cmp	r2, #32
   21c78:	beq	21c68 <pclose@plt+0x10824>
   21c7c:	mov	r2, fp
   21c80:	ldr	r3, [r4, #28]
   21c84:	add	r1, sp, #16
   21c88:	bl	215f8 <pclose@plt+0x101b4>
   21c8c:	cmp	r0, #0
   21c90:	str	r0, [sp, #4]
   21c94:	beq	219b8 <pclose@plt+0x10574>
   21c98:	ldr	r1, [sp, #16]
   21c9c:	b	21ccc <pclose@plt+0x10888>
   21ca0:	ldr	r2, [sp, #4]
   21ca4:	ldrb	r2, [r2]
   21ca8:	cmp	r2, #0
   21cac:	beq	21d94 <pclose@plt+0x10950>
   21cb0:	mov	r1, fp
   21cb4:	mov	r2, #0
   21cb8:	add	r0, sp, #4
   21cbc:	ldr	r5, [r4, #16]
   21cc0:	bl	21878 <pclose@plt+0x10434>
   21cc4:	ldr	r1, [sp, #16]
   21cc8:	str	r0, [r5]
   21ccc:	ldr	r3, [r4, #20]
   21cd0:	cmp	r3, #0
   21cd4:	bne	21b5c <pclose@plt+0x10718>
   21cd8:	b	21b68 <pclose@plt+0x10724>
   21cdc:	ldr	r3, [r4, #12]
   21ce0:	ldr	r2, [r4, #16]
   21ce4:	cmp	r6, #0
   21ce8:	clzeq	r3, r3
   21cec:	lsreq	r3, r3, #5
   21cf0:	str	r3, [r2]
   21cf4:	b	21b4c <pclose@plt+0x10708>
   21cf8:	cmp	r3, #43	; 0x2b
   21cfc:	movne	r1, r4
   21d00:	movne	r6, #0
   21d04:	bne	219e0 <pclose@plt+0x1059c>
   21d08:	add	r2, r1, #2
   21d0c:	str	r2, [sp, #4]
   21d10:	mov	r6, #1
   21d14:	ldrb	r3, [r1, #2]
   21d18:	mov	r1, r2
   21d1c:	b	219e0 <pclose@plt+0x1059c>
   21d20:	ldr	r1, [r6, #4]
   21d24:	ldrb	r0, [r6]
   21d28:	bl	21708 <pclose@plt+0x102c4>
   21d2c:	ldr	r3, [r8, #52]	; 0x34
   21d30:	mov	r2, #0
   21d34:	ldr	r4, [r3, #16]
   21d38:	mov	r1, r0
   21d3c:	add	r0, sp, #4
   21d40:	bl	21878 <pclose@plt+0x10434>
   21d44:	mov	r3, #0
   21d48:	str	r3, [r8, #52]	; 0x34
   21d4c:	str	r0, [r4]
   21d50:	b	219b8 <pclose@plt+0x10574>
   21d54:	add	r0, r0, #1
   21d58:	bl	11b20 <pclose@plt+0x6dc>
   21d5c:	ldr	r3, [pc, #92]	; 21dc0 <pclose@plt+0x1097c>
   21d60:	str	r0, [r3]
   21d64:	b	21c40 <pclose@plt+0x107fc>
   21d68:	subs	r2, r1, #1
   21d6c:	movne	r2, #1
   21d70:	b	21b48 <pclose@plt+0x10704>
   21d74:	ldr	r2, [sp, #20]
   21d78:	add	r1, sp, #24
   21d7c:	cmp	r2, #1
   21d80:	str	fp, [sp, #24]
   21d84:	ldreq	r0, [pc, #56]	; 21dc4 <pclose@plt+0x10980>
   21d88:	ldrne	r0, [pc, #56]	; 21dc8 <pclose@plt+0x10984>
   21d8c:	bl	22da4 <error@@Base>
   21d90:	b	219b8 <pclose@plt+0x10574>
   21d94:	str	r4, [r8, #52]	; 0x34
   21d98:	b	219b8 <pclose@plt+0x10574>
   21d9c:	add	r1, sp, #40	; 0x28
   21da0:	ldr	r0, [pc, #36]	; 21dcc <pclose@plt+0x10988>
   21da4:	str	fp, [r1, #-16]!
   21da8:	bl	22da4 <error@@Base>
   21dac:	b	219b8 <pclose@plt+0x10574>
   21db0:	bl	111bc <__stack_chk_fail@plt>
   21db4:			; <UNDEFINED> instruction: 0x0003ddb0
   21db8:	andeq	r2, r4, ip, lsl #22
   21dbc:	andeq	r2, r4, r8, asr #22
   21dc0:	andeq	pc, r3, r4, lsl #23
   21dc4:	andeq	fp, r2, r0, lsl pc
   21dc8:	andeq	fp, r2, ip, asr #30
   21dcc:	andeq	fp, r2, r4, ror #29
   21dd0:	push	{r4, r5, r6, r7, lr}
   21dd4:	subs	r5, r0, #0
   21dd8:	ldr	r6, [pc, #1132]	; 2224c <pclose@plt+0x10e08>
   21ddc:	sub	sp, sp, #36	; 0x24
   21de0:	ldr	r0, [r6]
   21de4:	str	r2, [sp, #4]
   21de8:	str	r0, [sp, #28]
   21dec:	beq	220bc <pclose@plt+0x10c78>
   21df0:	bic	r4, r3, #64	; 0x40
   21df4:	cmp	r4, #1
   21df8:	and	r7, r3, #64	; 0x40
   21dfc:	ldr	r3, [r5, #8]
   21e00:	beq	21e80 <pclose@plt+0x10a3c>
   21e04:	cmp	r4, #0
   21e08:	bne	21e9c <pclose@plt+0x10a58>
   21e0c:	tst	r3, #256	; 0x100
   21e10:	bne	220cc <pclose@plt+0x10c88>
   21e14:	ldr	r3, [r5, #20]
   21e18:	cmp	r3, #0
   21e1c:	beq	21e2c <pclose@plt+0x109e8>
   21e20:	ldr	r1, [sp, #4]
   21e24:	mov	r0, #1
   21e28:	blx	r3
   21e2c:	cmp	r7, #0
   21e30:	bne	21e68 <pclose@plt+0x10a24>
   21e34:	ldr	r3, [r5, #8]
   21e38:	ands	r3, r3, #31
   21e3c:	beq	21e68 <pclose@plt+0x10a24>
   21e40:	cmp	r3, #2
   21e44:	ble	22100 <pclose@plt+0x10cbc>
   21e48:	cmp	r3, #4
   21e4c:	bne	21e68 <pclose@plt+0x10a24>
   21e50:	ldr	r3, [r5, #16]
   21e54:	add	r1, sp, #32
   21e58:	ldr	r0, [r5, #28]
   21e5c:	ldr	r3, [r3]
   21e60:	str	r3, [r1, #-16]!
   21e64:	bl	22da4 <error@@Base>
   21e68:	ldr	r2, [sp, #28]
   21e6c:	ldr	r3, [r6]
   21e70:	cmp	r2, r3
   21e74:	bne	22248 <pclose@plt+0x10e04>
   21e78:	add	sp, sp, #36	; 0x24
   21e7c:	pop	{r4, r5, r6, r7, pc}
   21e80:	tst	r3, #64	; 0x40
   21e84:	bne	21ed8 <pclose@plt+0x10a94>
   21e88:	and	r2, r3, #31
   21e8c:	cmp	r2, #4
   21e90:	beq	220a8 <pclose@plt+0x10c64>
   21e94:	cmp	r2, #8
   21e98:	beq	220a8 <pclose@plt+0x10c64>
   21e9c:	tst	r3, #128	; 0x80
   21ea0:	bne	21ef8 <pclose@plt+0x10ab4>
   21ea4:	and	r0, r3, #31
   21ea8:	sub	r2, r0, #1
   21eac:	cmp	r2, #7
   21eb0:	ldrls	pc, [pc, r2, lsl #2]
   21eb4:	b	22084 <pclose@plt+0x10c40>
   21eb8:			; <UNDEFINED> instruction: 0x00021fb0
   21ebc:	andeq	r1, r2, r0, lsl pc
   21ec0:	andeq	r2, r2, r4, lsl #1
   21ec4:	andeq	r2, r2, r8, lsr r0
   21ec8:	andeq	r2, r2, r4, lsl #1
   21ecc:	andeq	r2, r2, r4, lsl #1
   21ed0:	andeq	r2, r2, r4, lsl #1
   21ed4:	ldrdeq	r1, [r2], -r8
   21ed8:	ldr	r1, [r5, #4]
   21edc:	ldrb	r0, [r5]
   21ee0:	bl	21708 <pclose@plt+0x102c4>
   21ee4:	add	r1, sp, #32
   21ee8:	str	r0, [r1, #-16]!
   21eec:	ldr	r0, [pc, #860]	; 22250 <pclose@plt+0x10e0c>
   21ef0:	bl	22da4 <error@@Base>
   21ef4:	b	21e68 <pclose@plt+0x10a24>
   21ef8:	mov	r0, #0
   21efc:	str	r1, [sp]
   21f00:	bl	24d38 <error@@Base+0x1f94>
   21f04:	ldr	r3, [r5, #8]
   21f08:	ldr	r1, [sp]
   21f0c:	b	21ea4 <pclose@plt+0x10a60>
   21f10:	cmp	r4, #2
   21f14:	ldr	r2, [r5, #20]
   21f18:	beq	221ac <pclose@plt+0x10d68>
   21f1c:	cmp	r4, #3
   21f20:	beq	221bc <pclose@plt+0x10d78>
   21f24:	cmp	r4, #1
   21f28:	bne	21fcc <pclose@plt+0x10b88>
   21f2c:	ldr	ip, [r5, #16]
   21f30:	cmp	r1, #0
   21f34:	ldr	r3, [ip]
   21f38:	beq	22228 <pclose@plt+0x10de4>
   21f3c:	subs	r0, r3, #1
   21f40:	movne	r0, #1
   21f44:	cmp	r2, #0
   21f48:	str	r0, [ip]
   21f4c:	bne	22170 <pclose@plt+0x10d2c>
   21f50:	ldr	r3, [r5, #8]
   21f54:	tst	r3, #128	; 0x80
   21f58:	bne	220ec <pclose@plt+0x10ca8>
   21f5c:	cmp	r7, #0
   21f60:	bne	21f9c <pclose@plt+0x10b58>
   21f64:	ands	r2, r3, #31
   21f68:	beq	21f9c <pclose@plt+0x10b58>
   21f6c:	cmp	r2, #2
   21f70:	ble	22120 <pclose@plt+0x10cdc>
   21f74:	cmp	r2, #4
   21f78:	bne	21f9c <pclose@plt+0x10b58>
   21f7c:	ldr	r3, [ip]
   21f80:	add	r1, sp, #32
   21f84:	ldr	r0, [r5, #28]
   21f88:	str	r3, [r1, #-16]!
   21f8c:	bl	22da4 <error@@Base>
   21f90:	cmp	r4, #0
   21f94:	beq	21e68 <pclose@plt+0x10a24>
   21f98:	ldr	r3, [r5, #8]
   21f9c:	tst	r3, #32
   21fa0:	ldrne	r3, [pc, #684]	; 22254 <pclose@plt+0x10e10>
   21fa4:	movne	r2, #1
   21fa8:	strne	r2, [r3]
   21fac:	b	21e68 <pclose@plt+0x10a24>
   21fb0:	cmp	r4, #2
   21fb4:	ldr	r2, [r5, #20]
   21fb8:	beq	2215c <pclose@plt+0x10d18>
   21fbc:	cmp	r4, #3
   21fc0:	beq	22208 <pclose@plt+0x10dc4>
   21fc4:	cmp	r4, #1
   21fc8:	beq	221e8 <pclose@plt+0x10da4>
   21fcc:	cmp	r2, #0
   21fd0:	beq	22008 <pclose@plt+0x10bc4>
   21fd4:	b	22090 <pclose@plt+0x10c4c>
   21fd8:	sub	r3, r4, #2
   21fdc:	cmp	r3, #1
   21fe0:	bls	22138 <pclose@plt+0x10cf4>
   21fe4:	ldr	r2, [r5, #20]
   21fe8:	cmp	r2, #0
   21fec:	beq	21ffc <pclose@plt+0x10bb8>
   21ff0:	ldr	r1, [sp, #4]
   21ff4:	mov	r0, #2
   21ff8:	blx	r2
   21ffc:	cmp	r4, #0
   22000:	beq	21e2c <pclose@plt+0x109e8>
   22004:	ldr	r3, [r5, #8]
   22008:	tst	r3, #128	; 0x80
   2200c:	bne	220ec <pclose@plt+0x10ca8>
   22010:	cmp	r7, #0
   22014:	bne	21f90 <pclose@plt+0x10b4c>
   22018:	ands	r3, r3, #31
   2201c:	beq	21f90 <pclose@plt+0x10b4c>
   22020:	cmp	r3, #2
   22024:	ble	2211c <pclose@plt+0x10cd8>
   22028:	cmp	r3, #4
   2202c:	bne	21f90 <pclose@plt+0x10b4c>
   22030:	ldr	ip, [r5, #16]
   22034:	b	21f7c <pclose@plt+0x10b38>
   22038:	cmp	r4, #2
   2203c:	beq	22148 <pclose@plt+0x10d04>
   22040:	cmp	r4, #3
   22044:	beq	221d8 <pclose@plt+0x10d94>
   22048:	cmp	r4, #1
   2204c:	bne	21fe4 <pclose@plt+0x10ba0>
   22050:	add	r2, sp, #12
   22054:	mov	r1, #0
   22058:	add	r0, sp, #4
   2205c:	bl	21878 <pclose@plt+0x10434>
   22060:	ldr	r3, [sp, #12]
   22064:	cmp	r3, #0
   22068:	bne	22234 <pclose@plt+0x10df0>
   2206c:	ldr	ip, [r5, #16]
   22070:	ldr	r2, [r5, #20]
   22074:	str	r0, [ip]
   22078:	cmp	r2, #0
   2207c:	bne	21ff0 <pclose@plt+0x10bac>
   22080:	b	22004 <pclose@plt+0x10bc0>
   22084:	ldr	r2, [r5, #20]
   22088:	cmp	r2, #0
   2208c:	beq	21ffc <pclose@plt+0x10bb8>
   22090:	cmp	r4, #0
   22094:	bne	21ff0 <pclose@plt+0x10bac>
   22098:	ldr	r1, [sp, #4]
   2209c:	mov	r0, #1
   220a0:	blx	r2
   220a4:	b	21e2c <pclose@plt+0x109e8>
   220a8:	ldr	r2, [sp, #4]
   220ac:	ldrb	r2, [r2]
   220b0:	cmp	r2, #0
   220b4:	beq	21e14 <pclose@plt+0x109d0>
   220b8:	b	21e9c <pclose@plt+0x10a58>
   220bc:	mov	r1, r5
   220c0:	ldr	r0, [pc, #400]	; 22258 <pclose@plt+0x10e14>
   220c4:	bl	22da4 <error@@Base>
   220c8:	b	21e68 <pclose@plt+0x10a24>
   220cc:	ldr	r1, [r5, #4]
   220d0:	ldrb	r0, [r5]
   220d4:	bl	21708 <pclose@plt+0x102c4>
   220d8:	add	r1, sp, #32
   220dc:	str	r0, [r1, #-16]!
   220e0:	ldr	r0, [pc, #372]	; 2225c <pclose@plt+0x10e18>
   220e4:	bl	22da4 <error@@Base>
   220e8:	b	21e68 <pclose@plt+0x10a24>
   220ec:	bl	25eec <error@@Base+0x3148>
   220f0:	cmp	r7, #0
   220f4:	ldr	r3, [r5, #8]
   220f8:	bne	21f9c <pclose@plt+0x10b58>
   220fc:	b	22018 <pclose@plt+0x10bd4>
   22100:	ldr	r3, [r5, #16]
   22104:	mov	r1, r7
   22108:	ldr	r3, [r3]
   2210c:	add	r3, r3, #6
   22110:	ldr	r0, [r5, r3, lsl #2]
   22114:	bl	22da4 <error@@Base>
   22118:	b	21e68 <pclose@plt+0x10a24>
   2211c:	ldr	ip, [r5, #16]
   22120:	ldr	r3, [ip]
   22124:	mov	r1, #0
   22128:	add	r3, r3, #6
   2212c:	ldr	r0, [r5, r3, lsl #2]
   22130:	bl	22da4 <error@@Base>
   22134:	b	21f90 <pclose@plt+0x10b4c>
   22138:	mov	r1, #0
   2213c:	ldr	r0, [pc, #284]	; 22260 <pclose@plt+0x10e1c>
   22140:	bl	22da4 <error@@Base>
   22144:	b	21e68 <pclose@plt+0x10a24>
   22148:	ldr	ip, [r5, #16]
   2214c:	ldr	r3, [r5, #12]
   22150:	ldr	r2, [r5, #20]
   22154:	str	r3, [ip]
   22158:	b	22078 <pclose@plt+0x10c34>
   2215c:	ldr	ip, [r5, #16]
   22160:	ldr	r3, [r5, #12]
   22164:	cmp	r2, #0
   22168:	str	r3, [ip]
   2216c:	beq	21f50 <pclose@plt+0x10b0c>
   22170:	ldr	r1, [sp, #4]
   22174:	mov	r0, #2
   22178:	blx	r2
   2217c:	ldr	r3, [r5, #8]
   22180:	tst	r3, #128	; 0x80
   22184:	bne	220ec <pclose@plt+0x10ca8>
   22188:	cmp	r7, #0
   2218c:	bne	21f9c <pclose@plt+0x10b58>
   22190:	ands	r2, r3, #31
   22194:	beq	21f9c <pclose@plt+0x10b58>
   22198:	cmp	r2, #2
   2219c:	ble	2211c <pclose@plt+0x10cd8>
   221a0:	cmp	r2, #4
   221a4:	beq	22030 <pclose@plt+0x10bec>
   221a8:	b	21f9c <pclose@plt+0x10b58>
   221ac:	ldr	ip, [r5, #16]
   221b0:	ldr	r3, [r5, #12]
   221b4:	str	r3, [ip]
   221b8:	b	22078 <pclose@plt+0x10c34>
   221bc:	cmp	r1, #0
   221c0:	ldr	r3, [r5, #12]
   221c4:	ldr	ip, [r5, #16]
   221c8:	beq	2223c <pclose@plt+0x10df8>
   221cc:	subs	r0, r3, #1
   221d0:	movne	r0, #1
   221d4:	b	22074 <pclose@plt+0x10c30>
   221d8:	mov	r1, #0
   221dc:	ldr	r0, [pc, #128]	; 22264 <pclose@plt+0x10e20>
   221e0:	bl	22da4 <error@@Base>
   221e4:	b	21e68 <pclose@plt+0x10a24>
   221e8:	ldr	ip, [r5, #16]
   221ec:	cmp	r2, #0
   221f0:	ldr	r3, [ip]
   221f4:	clz	r3, r3
   221f8:	lsr	r3, r3, #5
   221fc:	str	r3, [ip]
   22200:	beq	21f50 <pclose@plt+0x10b0c>
   22204:	b	22170 <pclose@plt+0x10d2c>
   22208:	ldr	ip, [r5, #16]
   2220c:	ldr	r3, [r5, #12]
   22210:	cmp	r2, #0
   22214:	clz	r3, r3
   22218:	lsr	r3, r3, #5
   2221c:	str	r3, [ip]
   22220:	beq	21f50 <pclose@plt+0x10b0c>
   22224:	b	22170 <pclose@plt+0x10d2c>
   22228:	cmp	r3, #2
   2222c:	moveq	r0, #0
   22230:	b	21f44 <pclose@plt+0x10b00>
   22234:	ldr	r2, [r5, #20]
   22238:	b	22078 <pclose@plt+0x10c34>
   2223c:	cmp	r3, #2
   22240:	moveq	r0, #0
   22244:	b	22074 <pclose@plt+0x10c30>
   22248:	bl	111bc <__stack_chk_fail@plt>
   2224c:			; <UNDEFINED> instruction: 0x0003ddb0
   22250:	andeq	fp, r2, ip, lsl #31
   22254:	strdeq	r3, [r4], -r4
   22258:	andeq	fp, r2, ip, ror pc
   2225c:	andeq	fp, r2, r8, lsr #31
   22260:	andeq	fp, r2, r4, asr #31
   22264:	strdeq	fp, [r2], -r0
   22268:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2226c:	sub	sp, sp, #20
   22270:	ldr	r5, [pc, #288]	; 22398 <pclose@plt+0x10f54>
   22274:	mov	r6, r0
   22278:	ldr	r0, [r0]
   2227c:	ldr	r3, [r5]
   22280:	mov	r4, r1
   22284:	str	r3, [sp, #12]
   22288:	mov	r7, r2
   2228c:	bl	119c0 <pclose@plt+0x57c>
   22290:	ldrb	lr, [r0]
   22294:	sub	ip, lr, #48	; 0x30
   22298:	uxtb	r3, ip
   2229c:	cmp	r3, #9
   222a0:	bls	222f0 <pclose@plt+0x10eac>
   222a4:	cmp	r7, #0
   222a8:	movne	r3, #1
   222ac:	strne	r3, [r7]
   222b0:	mvnne	r0, #0
   222b4:	bne	222d8 <pclose@plt+0x10e94>
   222b8:	cmp	r4, #0
   222bc:	mvneq	r0, #0
   222c0:	beq	222d8 <pclose@plt+0x10e94>
   222c4:	add	r1, sp, #16
   222c8:	ldr	r0, [pc, #204]	; 2239c <pclose@plt+0x10f58>
   222cc:	str	r4, [r1, #-16]!
   222d0:	bl	22da4 <error@@Base>
   222d4:	mvn	r0, #0
   222d8:	ldr	r2, [sp, #12]
   222dc:	ldr	r3, [r5]
   222e0:	cmp	r2, r3
   222e4:	bne	22394 <pclose@plt+0x10f50>
   222e8:	add	sp, sp, #20
   222ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   222f0:	mov	r9, #0
   222f4:	mov	r8, r0
   222f8:	mov	r0, r9
   222fc:	b	22304 <pclose@plt+0x10ec0>
   22300:	mov	r9, r4
   22304:	ldrb	lr, [r8, #1]!
   22308:	add	r1, r0, r0, lsl #2
   2230c:	add	r4, r9, #1
   22310:	add	r0, ip, r1, lsl #1
   22314:	sub	ip, lr, #48	; 0x30
   22318:	uxtb	r1, ip
   2231c:	cmp	r1, #9
   22320:	bls	22300 <pclose@plt+0x10ebc>
   22324:	cmp	r4, #6
   22328:	ble	22360 <pclose@plt+0x10f1c>
   2232c:	ldr	r1, [pc, #108]	; 223a0 <pclose@plt+0x10f5c>
   22330:	smull	sl, fp, r0, r1
   22334:	sub	r9, r9, #1
   22338:	add	r2, r9, #1
   2233c:	cmp	r2, #6
   22340:	asr	r2, r0, #31
   22344:	rsb	r0, r2, fp, asr #2
   22348:	bgt	22330 <pclose@plt+0x10eec>
   2234c:	cmp	r7, #0
   22350:	movne	r3, #0
   22354:	str	r8, [r6]
   22358:	strne	r3, [r7]
   2235c:	b	222d8 <pclose@plt+0x10e94>
   22360:	add	r3, r9, #2
   22364:	beq	2234c <pclose@plt+0x10f08>
   22368:	add	r3, r3, #1
   2236c:	add	r1, r0, r0, lsl #2
   22370:	sub	r2, r3, #1
   22374:	cmp	r2, #5
   22378:	lsl	r0, r1, #1
   2237c:	bls	22368 <pclose@plt+0x10f24>
   22380:	cmp	r7, #0
   22384:	movne	r3, #0
   22388:	str	r8, [r6]
   2238c:	strne	r3, [r7]
   22390:	b	222d8 <pclose@plt+0x10e94>
   22394:	bl	111bc <__stack_chk_fail@plt>
   22398:			; <UNDEFINED> instruction: 0x0003ddb0
   2239c:	andeq	fp, r2, r8, asr #29
   223a0:	strbtvs	r6, [r6], -r7, ror #12
   223a4:	ldr	r3, [pc, #32]	; 223cc <pclose@plt+0x10f88>
   223a8:	ldr	r2, [pc, #32]	; 223d0 <pclose@plt+0x10f8c>
   223ac:	ldr	r3, [r3]
   223b0:	ldr	r0, [r2]
   223b4:	cmp	r3, #0
   223b8:	bxeq	lr
   223bc:	cmp	r0, #0
   223c0:	movne	r0, #2
   223c4:	moveq	r0, #1
   223c8:	bx	lr
   223cc:	andeq	r2, r4, r8, asr #22
   223d0:	andeq	r3, r4, r0, asr #20
   223d4:	push	{r4, lr}
   223d8:	ldr	r0, [pc, #120]	; 22458 <pclose@plt+0x11014>
   223dc:	bl	19b7c <pclose@plt+0x8738>
   223e0:	cmp	r0, #0
   223e4:	beq	223f4 <pclose@plt+0x10fb0>
   223e8:	ldrb	r3, [r0]
   223ec:	cmp	r3, #49	; 0x31
   223f0:	beq	22440 <pclose@plt+0x10ffc>
   223f4:	ldr	r4, [pc, #96]	; 2245c <pclose@plt+0x11018>
   223f8:	ldrb	r3, [r4]
   223fc:	cmp	r3, #0
   22400:	popeq	{r4, pc}
   22404:	ldr	r3, [r4, #16]
   22408:	mov	r1, #0
   2240c:	cmp	r3, r1
   22410:	mov	r0, r1
   22414:	ldrne	r2, [r4, #12]
   22418:	strne	r2, [r3]
   2241c:	ldr	r3, [r4, #8]
   22420:	tst	r3, #512	; 0x200
   22424:	beq	22430 <pclose@plt+0x10fec>
   22428:	ldr	r3, [r4, #20]
   2242c:	blx	r3
   22430:	ldrb	r3, [r4, #36]!	; 0x24
   22434:	cmp	r3, #0
   22438:	bne	22404 <pclose@plt+0x10fc0>
   2243c:	pop	{r4, pc}
   22440:	ldrb	r3, [r0, #1]
   22444:	cmp	r3, #0
   22448:	moveq	r2, #1
   2244c:	ldreq	r3, [pc, #12]	; 22460 <pclose@plt+0x1101c>
   22450:	streq	r2, [r3]
   22454:	b	223f4 <pclose@plt+0x10fb0>
   22458:	andeq	r7, r2, ip, lsl #26
   2245c:	andeq	pc, r3, r0, ror r3	; <UNPREDICTABLE>
   22460:	andeq	r2, r4, r8, asr #22
   22464:	ldr	r2, [pc, #88]	; 224c4 <pclose@plt+0x11080>
   22468:	mov	r1, r0
   2246c:	ldrb	r3, [r2]
   22470:	cmp	r3, #0
   22474:	beq	224bc <pclose@plt+0x11078>
   22478:	cmp	r1, r3
   2247c:	mov	r0, r2
   22480:	bne	22490 <pclose@plt+0x1104c>
   22484:	bx	lr
   22488:	cmp	r3, r1
   2248c:	bxeq	lr
   22490:	ldr	r2, [r0, #8]
   22494:	sub	r3, r3, #32
   22498:	tst	r2, #2
   2249c:	beq	224a8 <pclose@plt+0x11064>
   224a0:	cmp	r3, r1
   224a4:	bxeq	lr
   224a8:	ldrb	r2, [r0, #36]!	; 0x24
   224ac:	subs	r3, r2, #0
   224b0:	bne	22488 <pclose@plt+0x11044>
   224b4:	mov	r0, r2
   224b8:	bx	lr
   224bc:	mov	r0, r3
   224c0:	bx	lr
   224c4:	andeq	pc, r3, r0, ror r3	; <UNPREDICTABLE>
   224c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   224cc:	sub	sp, sp, #28
   224d0:	ldr	r7, [pc, #388]	; 2265c <pclose@plt+0x11218>
   224d4:	str	r0, [sp, #20]
   224d8:	str	r1, [sp, #12]
   224dc:	ldrb	sl, [r7]
   224e0:	str	r2, [sp, #16]
   224e4:	ldr	r5, [r0]
   224e8:	cmp	sl, #0
   224ec:	beq	22634 <pclose@plt+0x111f0>
   224f0:	mov	r6, #0
   224f4:	mov	r9, r6
   224f8:	mov	r8, r6
   224fc:	str	r6, [sp, #8]
   22500:	str	r6, [sp, #4]
   22504:	ldr	sl, [r7, #4]
   22508:	cmp	sl, #0
   2250c:	beq	225bc <pclose@plt+0x11178>
   22510:	mov	r4, #0
   22514:	mov	r2, r4
   22518:	ldr	r1, [sl]
   2251c:	mov	r0, r5
   22520:	bl	119e4 <pclose@plt+0x5a0>
   22524:	subs	fp, r0, #0
   22528:	ble	225a4 <pclose@plt+0x11160>
   2252c:	ldrb	r2, [r5, fp]
   22530:	bic	r3, r2, #32
   22534:	sub	r3, r3, #65	; 0x41
   22538:	cmp	r3, #25
   2253c:	bls	225a4 <pclose@plt+0x11160>
   22540:	cmp	r2, #45	; 0x2d
   22544:	eor	r3, r6, #1
   22548:	beq	225a4 <pclose@plt+0x11160>
   2254c:	cmp	fp, r8
   22550:	movne	r3, #0
   22554:	andeq	r3, r3, #1
   22558:	cmp	r3, #0
   2255c:	str	r3, [sp]
   22560:	movne	r6, #0
   22564:	movne	r9, #1
   22568:	bne	22598 <pclose@plt+0x11154>
   2256c:	cmp	fp, r8
   22570:	ble	22598 <pclose@plt+0x11154>
   22574:	ldr	r0, [sl]
   22578:	bl	112dc <strlen@plt>
   2257c:	ldr	r3, [sp]
   22580:	mov	r8, fp
   22584:	mov	r9, r3
   22588:	stmib	sp, {r7, sl}
   2258c:	sub	r6, r0, fp
   22590:	clz	r6, r6
   22594:	lsr	r6, r6, #5
   22598:	ldr	r3, [r7, #8]
   2259c:	tst	r3, #2
   225a0:	beq	225b0 <pclose@plt+0x1116c>
   225a4:	cmp	r4, #1
   225a8:	mov	r4, #1
   225ac:	bne	22514 <pclose@plt+0x110d0>
   225b0:	ldr	sl, [sl, #4]
   225b4:	cmp	sl, #0
   225b8:	bne	22510 <pclose@plt+0x110cc>
   225bc:	ldrb	r3, [r7, #36]!	; 0x24
   225c0:	cmp	r3, #0
   225c4:	bne	22504 <pclose@plt+0x110c0>
   225c8:	cmp	r9, #0
   225cc:	beq	225f8 <pclose@plt+0x111b4>
   225d0:	ldr	r2, [sp, #16]
   225d4:	cmp	r2, #0
   225d8:	beq	22648 <pclose@plt+0x11204>
   225dc:	str	r3, [sp, #4]
   225e0:	ldr	r3, [sp, #16]
   225e4:	mov	r2, #1
   225e8:	str	r2, [r3]
   225ec:	ldr	r0, [sp, #4]
   225f0:	add	sp, sp, #28
   225f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   225f8:	ldr	r3, [sp, #12]
   225fc:	add	r5, r5, r8
   22600:	cmp	r3, #0
   22604:	ldr	r3, [sp, #20]
   22608:	str	r5, [r3]
   2260c:	beq	225ec <pclose@plt+0x111a8>
   22610:	ldr	r3, [sp, #8]
   22614:	cmp	r3, #0
   22618:	ldrne	fp, [r3]
   2261c:	ldreq	fp, [sp, #8]
   22620:	ldr	r3, [sp, #12]
   22624:	ldr	r0, [sp, #4]
   22628:	str	fp, [r3]
   2262c:	add	sp, sp, #28
   22630:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22634:	ldr	r3, [sp, #12]
   22638:	cmp	r3, #0
   2263c:	strne	sl, [sp, #4]
   22640:	movne	fp, sl
   22644:	bne	22620 <pclose@plt+0x111dc>
   22648:	mov	r3, #0
   2264c:	str	r3, [sp, #4]
   22650:	ldr	r0, [sp, #4]
   22654:	add	sp, sp, #28
   22658:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2265c:	andeq	pc, r3, r0, ror r3	; <UNPREDICTABLE>
   22660:	ldr	r3, [pc, #268]	; 22774 <pclose@plt+0x11330>
   22664:	push	{r4, r5, lr}
   22668:	sub	sp, sp, #156	; 0x9c
   2266c:	ldr	r3, [r3]
   22670:	strd	r0, [sp, #4]
   22674:	str	r2, [sp, #12]
   22678:	str	r3, [sp, #148]	; 0x94
   2267c:	b	226c4 <pclose@plt+0x11280>
   22680:	ldr	r3, [r2, #392]	; 0x188
   22684:	add	r3, r3, r5
   22688:	cmp	r3, #20
   2268c:	str	r3, [r2, #392]	; 0x188
   22690:	ble	2275c <pclose@plt+0x11318>
   22694:	mov	r0, r5
   22698:	bl	11a94 <pclose@plt+0x650>
   2269c:	ldr	r2, [pc, #212]	; 22778 <pclose@plt+0x11334>
   226a0:	mov	r3, #0
   226a4:	cmp	r4, #0
   226a8:	str	r3, [r2]
   226ac:	bge	2273c <pclose@plt+0x112f8>
   226b0:	bl	1130c <__errno_location@plt>
   226b4:	ldr	r3, [r0]
   226b8:	cmp	r3, #11
   226bc:	cmpne	r3, #4
   226c0:	bne	22768 <pclose@plt+0x11324>
   226c4:	ldr	r0, [pc, #176]	; 2277c <pclose@plt+0x11338>
   226c8:	bl	11138 <_setjmp@plt>
   226cc:	cmp	r0, #0
   226d0:	bne	22714 <pclose@plt+0x112d0>
   226d4:	bl	22924 <pclose@plt+0x114e0>
   226d8:	ldr	r3, [pc, #152]	; 22778 <pclose@plt+0x11334>
   226dc:	mov	r5, #1
   226e0:	ldmib	sp, {r0, r1, r2}
   226e4:	str	r5, [r3]
   226e8:	bl	11120 <read@plt>
   226ec:	ldr	r3, [pc, #140]	; 22780 <pclose@plt+0x1133c>
   226f0:	ldr	r3, [r3]
   226f4:	cmp	r3, #0
   226f8:	mov	r4, r0
   226fc:	bne	2269c <pclose@plt+0x11258>
   22700:	cmp	r0, #0
   22704:	ldr	r2, [pc, #112]	; 2277c <pclose@plt+0x11338>
   22708:	beq	22680 <pclose@plt+0x1123c>
   2270c:	str	r3, [r2, #392]	; 0x188
   22710:	b	2269c <pclose@plt+0x11258>
   22714:	ldr	r3, [pc, #92]	; 22778 <pclose@plt+0x11334>
   22718:	mov	r4, #0
   2271c:	add	r0, sp, #20
   22720:	str	r4, [r3]
   22724:	bl	1139c <sigemptyset@plt>
   22728:	mov	r2, r4
   2272c:	add	r1, sp, #20
   22730:	mov	r0, #2
   22734:	bl	1112c <sigprocmask@plt>
   22738:	mvn	r4, #1
   2273c:	ldr	r3, [pc, #48]	; 22774 <pclose@plt+0x11330>
   22740:	ldr	r2, [sp, #148]	; 0x94
   22744:	mov	r0, r4
   22748:	ldr	r3, [r3]
   2274c:	cmp	r2, r3
   22750:	bne	22770 <pclose@plt+0x1132c>
   22754:	add	sp, sp, #156	; 0x9c
   22758:	pop	{r4, r5, pc}
   2275c:	ldr	r3, [pc, #20]	; 22778 <pclose@plt+0x11334>
   22760:	str	r0, [r3]
   22764:	b	2273c <pclose@plt+0x112f8>
   22768:	mvn	r4, #0
   2276c:	b	2273c <pclose@plt+0x112f8>
   22770:	bl	111bc <__stack_chk_fail@plt>
   22774:			; <UNDEFINED> instruction: 0x0003ddb0
   22778:	muleq	r4, r0, sl
   2277c:	andeq	r2, r4, r0, asr fp
   22780:	ldrdeq	r3, [r4], -r8
   22784:	push	{r4, lr}
   22788:	mov	r1, #1
   2278c:	ldr	r0, [pc]	; 22794 <pclose@plt+0x11350>
   22790:	bl	11384 <__longjmp_chk@plt>
   22794:	andeq	r2, r4, r0, asr fp
   22798:	push	{r4, lr}
   2279c:	sub	sp, sp, #8
   227a0:	ldr	r4, [pc, #44]	; 227d4 <pclose@plt+0x11390>
   227a4:	mov	r0, sp
   227a8:	ldr	r3, [r4]
   227ac:	str	r3, [sp, #4]
   227b0:	bl	11180 <time@plt>
   227b4:	ldr	r2, [sp, #4]
   227b8:	ldr	r3, [r4]
   227bc:	ldr	r0, [sp]
   227c0:	cmp	r2, r3
   227c4:	bne	227d0 <pclose@plt+0x1138c>
   227c8:	add	sp, sp, #8
   227cc:	pop	{r4, pc}
   227d0:	bl	111bc <__stack_chk_fail@plt>
   227d4:			; <UNDEFINED> instruction: 0x0003ddb0
   227d8:	push	{r4, r5, r6, r7, lr}
   227dc:	sub	sp, sp, #20
   227e0:	mov	r5, r0
   227e4:	bl	1130c <__errno_location@plt>
   227e8:	ldr	r0, [r0]
   227ec:	bl	1127c <strerror@plt>
   227f0:	mov	r6, r0
   227f4:	mov	r0, r5
   227f8:	bl	112dc <strlen@plt>
   227fc:	mov	r4, r0
   22800:	mov	r0, r6
   22804:	bl	112dc <strlen@plt>
   22808:	mov	r1, #1
   2280c:	add	r4, r4, r0
   22810:	add	r4, r4, #3
   22814:	mov	r0, r4
   22818:	bl	11b0c <pclose@plt+0x6c8>
   2281c:	ldr	r3, [pc, #36]	; 22848 <pclose@plt+0x11404>
   22820:	str	r6, [sp, #8]
   22824:	mov	r1, r4
   22828:	stm	sp, {r3, r5}
   2282c:	mov	r2, #1
   22830:	mvn	r3, #0
   22834:	mov	r7, r0
   22838:	bl	11420 <__snprintf_chk@plt>
   2283c:	mov	r0, r7
   22840:	add	sp, sp, #20
   22844:	pop	{r4, r5, r6, r7, pc}
   22848:			; <UNDEFINED> instruction: 0x0002cbbc
   2284c:	push	{r4, r5, r6, lr}
   22850:	vpush	{d8}
   22854:	mov	r4, r2
   22858:	mov	r5, r3
   2285c:	bl	27914 <error@@Base+0x4b70>
   22860:	vldr	d8, [pc, #48]	; 22898 <pclose@plt+0x11454>
   22864:	vmov	d7, r0, r1
   22868:	mov	r0, r4
   2286c:	mov	r1, r5
   22870:	vmul.f64	d8, d7, d8
   22874:	bl	27914 <error@@Base+0x4b70>
   22878:	vldr	d7, [pc, #32]	; 228a0 <pclose@plt+0x1145c>
   2287c:	vmov	d6, r0, r1
   22880:	vdiv.f64	d6, d8, d6
   22884:	vadd.f64	d7, d6, d7
   22888:	vmov	r0, r1, d7
   2288c:	bl	27a94 <error@@Base+0x4cf0>
   22890:	vpop	{d8}
   22894:	pop	{r4, r5, r6, pc}
   22898:	andeq	r0, r0, r0
   2289c:	subsmi	r0, r9, r0
   228a0:	andeq	r0, r0, r0
   228a4:	svccc	0x00e00000
   228a8:	push	{r4, r6, r7, lr}
   228ac:	rsb	r4, r2, r2, lsl #5
   228b0:	ldr	r6, [pc, #104]	; 22920 <pclose@plt+0x114dc>
   228b4:	add	r4, r2, r4, lsl #2
   228b8:	smull	r6, r7, r3, r6
   228bc:	add	r4, r4, r4, lsl #2
   228c0:	asr	r3, r3, #31
   228c4:	rsb	r3, r3, r7, asr #5
   228c8:	adds	r4, r3, r4, lsl #4
   228cc:	beq	22900 <pclose@plt+0x114bc>
   228d0:	bl	27914 <error@@Base+0x4b70>
   228d4:	vmov	s15, r4
   228d8:	vldr	d4, [pc, #48]	; 22910 <pclose@plt+0x114cc>
   228dc:	vldr	d6, [pc, #52]	; 22918 <pclose@plt+0x114d4>
   228e0:	vcvt.f64.s32	d7, s15
   228e4:	vmov	d5, r0, r1
   228e8:	vmul.f64	d7, d5, d7
   228ec:	vdiv.f64	d5, d7, d4
   228f0:	vadd.f64	d7, d5, d6
   228f4:	vmov	r0, r1, d7
   228f8:	bl	27a94 <error@@Base+0x4cf0>
   228fc:	pop	{r4, r6, r7, pc}
   22900:	mov	r0, #0
   22904:	mov	r1, #0
   22908:	pop	{r4, r6, r7, pc}
   2290c:	nop			; (mov r0, r0)
   22910:	andeq	r0, r0, r0
   22914:	smlawbmi	lr, r0, r4, r8
   22918:	andeq	r0, r0, r0
   2291c:	svccc	0x00e00000
   22920:	mvnpl	r8, pc, lsl r5
   22924:	push	{r4, r5, r6, lr}
   22928:	ldr	r6, [pc, #68]	; 22974 <pclose@plt+0x11530>
   2292c:	ldr	r5, [pc, #68]	; 22978 <pclose@plt+0x11534>
   22930:	ldr	r2, [r6]
   22934:	subs	r4, r2, r5
   22938:	popeq	{r4, r5, r6, pc}
   2293c:	ldr	r3, [pc, #56]	; 2297c <pclose@plt+0x11538>
   22940:	mov	r2, r4
   22944:	mov	r1, r5
   22948:	ldr	r3, [r3]
   2294c:	cmp	r3, #0
   22950:	movne	r0, #1
   22954:	moveq	r0, #2
   22958:	bl	11354 <write@plt>
   2295c:	str	r5, [r6]
   22960:	cmp	r0, r4
   22964:	movne	r2, #1
   22968:	ldrne	r3, [pc, #16]	; 22980 <pclose@plt+0x1153c>
   2296c:	strne	r2, [r3]
   22970:	pop	{r4, r5, r6, pc}
   22974:	andeq	pc, r3, r8, lsl #22
   22978:	ldrdeq	r2, [r4], -ip
   2297c:	andeq	pc, r3, r0, ror fp	; <UNPREDICTABLE>
   22980:	strdeq	r3, [r4], -r4
   22984:	ldr	r3, [pc, #92]	; 229e8 <pclose@plt+0x115a4>
   22988:	push	{r4, r5, r6, lr}
   2298c:	mov	r5, r0
   22990:	ldr	r2, [r3]
   22994:	cmp	r2, #0
   22998:	bne	229d8 <pclose@plt+0x11594>
   2299c:	ldr	r4, [pc, #72]	; 229ec <pclose@plt+0x115a8>
   229a0:	ldr	r2, [pc, #72]	; 229f0 <pclose@plt+0x115ac>
   229a4:	ldr	r3, [r4]
   229a8:	cmp	r3, r2
   229ac:	bcc	229b8 <pclose@plt+0x11574>
   229b0:	bl	22924 <pclose@plt+0x114e0>
   229b4:	ldr	r3, [r4]
   229b8:	ldr	r2, [pc, #52]	; 229f4 <pclose@plt+0x115b0>
   229bc:	add	r0, r3, #1
   229c0:	mov	r1, #0
   229c4:	strb	r5, [r3]
   229c8:	str	r0, [r4]
   229cc:	str	r1, [r2]
   229d0:	mov	r0, r5
   229d4:	pop	{r4, r5, r6, pc}
   229d8:	mov	r2, #0
   229dc:	str	r2, [r3]
   229e0:	bl	12f0c <pclose@plt+0x1ac8>
   229e4:	b	2299c <pclose@plt+0x11558>
   229e8:	muleq	r4, r8, sl
   229ec:	andeq	pc, r3, r8, lsl #22
   229f0:	ldrdeq	r3, [r4], -fp
   229f4:	andeq	r3, r4, r0, lsr #21
   229f8:	ldr	r3, [pc, #152]	; 22a98 <pclose@plt+0x11654>
   229fc:	push	{r4, r5, r6, r7, lr}
   22a00:	sub	sp, sp, #12
   22a04:	ldr	r7, [pc, #144]	; 22a9c <pclose@plt+0x11658>
   22a08:	ldr	r4, [r3]
   22a0c:	ldr	r3, [r7]
   22a10:	ands	r4, r4, #3
   22a14:	str	r3, [sp, #4]
   22a18:	bne	22a84 <pclose@plt+0x11640>
   22a1c:	ldr	r6, [pc, #124]	; 22aa0 <pclose@plt+0x1165c>
   22a20:	str	r4, [r6]
   22a24:	b	22a34 <pclose@plt+0x115f0>
   22a28:	mov	r0, r5
   22a2c:	bl	22984 <pclose@plt+0x11540>
   22a30:	add	r4, r4, #1
   22a34:	mov	r1, sp
   22a38:	mov	r0, r4
   22a3c:	bl	1f284 <pclose@plt+0xde40>
   22a40:	subs	r5, r0, #0
   22a44:	beq	22a68 <pclose@plt+0x11624>
   22a48:	ldr	r0, [sp]
   22a4c:	bl	12f68 <pclose@plt+0x1b24>
   22a50:	ldr	r3, [sp]
   22a54:	cmp	r5, #8
   22a58:	str	r3, [r6]
   22a5c:	bne	22a28 <pclose@plt+0x115e4>
   22a60:	bl	1302c <pclose@plt+0x1be8>
   22a64:	b	22a30 <pclose@plt+0x115ec>
   22a68:	bl	12e74 <pclose@plt+0x1a30>
   22a6c:	ldr	r2, [sp, #4]
   22a70:	ldr	r3, [r7]
   22a74:	cmp	r2, r3
   22a78:	bne	22a94 <pclose@plt+0x11650>
   22a7c:	add	sp, sp, #12
   22a80:	pop	{r4, r5, r6, r7, pc}
   22a84:	ldr	r3, [pc, #24]	; 22aa4 <pclose@plt+0x11660>
   22a88:	mov	r2, #1
   22a8c:	str	r2, [r3]
   22a90:	b	22a6c <pclose@plt+0x11628>
   22a94:	bl	111bc <__stack_chk_fail@plt>
   22a98:			; <UNDEFINED> instruction: 0x00043ab0
   22a9c:			; <UNDEFINED> instruction: 0x0003ddb0
   22aa0:	muleq	r4, ip, sl
   22aa4:	strdeq	r3, [r4], -r4
   22aa8:	push	{r4, lr}
   22aac:	mov	r4, r0
   22ab0:	ldrb	r0, [r0]
   22ab4:	cmp	r0, #0
   22ab8:	popeq	{r4, pc}
   22abc:	bl	22984 <pclose@plt+0x11540>
   22ac0:	ldrb	r0, [r4, #1]!
   22ac4:	cmp	r0, #0
   22ac8:	bne	22abc <pclose@plt+0x11678>
   22acc:	pop	{r4, pc}
   22ad0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22ad4:	mov	r8, r0
   22ad8:	ldr	sl, [pc, #184]	; 22b98 <pclose@plt+0x11754>
   22adc:	asr	r0, r1, #31
   22ae0:	sub	sp, sp, #36	; 0x24
   22ae4:	ldr	ip, [sl]
   22ae8:	eor	r4, r0, r8
   22aec:	add	r6, sp, #32
   22af0:	eor	r5, r0, r1
   22af4:	subs	r4, r4, r0
   22af8:	mov	r3, #0
   22afc:	mov	r9, r1
   22b00:	mov	fp, r2
   22b04:	sbc	r5, r5, r0
   22b08:	str	ip, [sp, #28]
   22b0c:	strb	r3, [r6, #-6]!
   22b10:	b	22b18 <pclose@plt+0x116d4>
   22b14:	mov	r6, r7
   22b18:	mov	r0, r4
   22b1c:	mov	r1, r5
   22b20:	mov	r2, #10
   22b24:	mov	r3, #0
   22b28:	bl	27974 <error@@Base+0x4bd0>
   22b2c:	mov	r0, r4
   22b30:	mov	r1, r5
   22b34:	mov	r3, #0
   22b38:	sub	r7, r6, #1
   22b3c:	add	r2, r2, #48	; 0x30
   22b40:	strb	r2, [r6, #-1]
   22b44:	mov	r2, #10
   22b48:	bl	27974 <error@@Base+0x4bd0>
   22b4c:	mov	r4, r0
   22b50:	mov	r5, r1
   22b54:	orrs	r3, r4, r5
   22b58:	bne	22b14 <pclose@plt+0x116d0>
   22b5c:	cmp	r8, #0
   22b60:	sbcs	r3, r9, #0
   22b64:	movlt	r3, #45	; 0x2d
   22b68:	strblt	r3, [r7, #-1]
   22b6c:	sublt	r7, r6, #2
   22b70:	mov	r1, r7
   22b74:	mov	r0, fp
   22b78:	bl	11228 <strcpy@plt>
   22b7c:	ldr	r2, [sp, #28]
   22b80:	ldr	r3, [sl]
   22b84:	cmp	r2, r3
   22b88:	bne	22b94 <pclose@plt+0x11750>
   22b8c:	add	sp, sp, #36	; 0x24
   22b90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22b94:	bl	111bc <__stack_chk_fail@plt>
   22b98:			; <UNDEFINED> instruction: 0x0003ddb0
   22b9c:	b	22ad0 <pclose@plt+0x1168c>
   22ba0:	push	{r4, r5, r6, r7, r8, lr}
   22ba4:	sub	sp, sp, #24
   22ba8:	ldr	r4, [pc, #132]	; 22c34 <pclose@plt+0x117f0>
   22bac:	add	ip, sp, #24
   22bb0:	mov	r3, #0
   22bb4:	ldr	r2, [r4]
   22bb8:	mov	r5, r1
   22bbc:	str	r2, [sp, #20]
   22bc0:	eor	r2, r0, r0, asr #31
   22bc4:	sub	r2, r2, r0, asr #31
   22bc8:	strb	r3, [ip, #-8]!
   22bcc:	ldr	r8, [pc, #100]	; 22c38 <pclose@plt+0x117f4>
   22bd0:	b	22bd8 <pclose@plt+0x11794>
   22bd4:	mov	ip, r1
   22bd8:	smull	r6, r7, r2, r8
   22bdc:	asr	r3, r2, #31
   22be0:	rsb	r3, r3, r7, asr #2
   22be4:	sub	r1, ip, #1
   22be8:	add	lr, r3, r3, lsl #2
   22bec:	sub	r2, r2, lr, lsl #1
   22bf0:	add	lr, r2, #48	; 0x30
   22bf4:	subs	r2, r3, #0
   22bf8:	strb	lr, [ip, #-1]
   22bfc:	bne	22bd4 <pclose@plt+0x11790>
   22c00:	cmp	r0, #0
   22c04:	movlt	r3, #45	; 0x2d
   22c08:	strblt	r3, [r1, #-1]
   22c0c:	mov	r0, r5
   22c10:	sublt	r1, ip, #2
   22c14:	bl	11228 <strcpy@plt>
   22c18:	ldr	r2, [sp, #20]
   22c1c:	ldr	r3, [r4]
   22c20:	cmp	r2, r3
   22c24:	bne	22c30 <pclose@plt+0x117ec>
   22c28:	add	sp, sp, #24
   22c2c:	pop	{r4, r5, r6, r7, r8, pc}
   22c30:	bl	111bc <__stack_chk_fail@plt>
   22c34:			; <UNDEFINED> instruction: 0x0003ddb0
   22c38:	strbtvs	r6, [r6], -r7, ror #12
   22c3c:	push	{r4, r5, r6, r7, r8, r9, lr}
   22c40:	mov	r4, r0
   22c44:	ldr	r8, [pc, #300]	; 22d78 <pclose@plt+0x11934>
   22c48:	sub	sp, sp, #36	; 0x24
   22c4c:	mov	r7, r1
   22c50:	ldr	r3, [r8]
   22c54:	mov	r5, #0
   22c58:	str	r3, [sp, #28]
   22c5c:	ldrb	r0, [r4]
   22c60:	cmp	r0, #0
   22c64:	beq	22c88 <pclose@plt+0x11844>
   22c68:	cmp	r0, #37	; 0x25
   22c6c:	beq	22ca4 <pclose@plt+0x11860>
   22c70:	add	r4, r4, #1
   22c74:	bl	22984 <pclose@plt+0x11540>
   22c78:	ldrb	r0, [r4]
   22c7c:	add	r5, r5, #1
   22c80:	cmp	r0, #0
   22c84:	bne	22c68 <pclose@plt+0x11824>
   22c88:	ldr	r2, [sp, #28]
   22c8c:	ldr	r3, [r8]
   22c90:	mov	r0, r5
   22c94:	cmp	r2, r3
   22c98:	bne	22d74 <pclose@plt+0x11930>
   22c9c:	add	sp, sp, #36	; 0x24
   22ca0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   22ca4:	ldrb	r3, [r4, #1]
   22ca8:	add	r4, r4, #2
   22cac:	cmp	r3, #110	; 0x6e
   22cb0:	beq	22d34 <pclose@plt+0x118f0>
   22cb4:	cmp	r3, #115	; 0x73
   22cb8:	beq	22d04 <pclose@plt+0x118c0>
   22cbc:	cmp	r3, #100	; 0x64
   22cc0:	bne	22c5c <pclose@plt+0x11818>
   22cc4:	ldr	r0, [r7]
   22cc8:	add	r1, sp, #4
   22ccc:	bl	22ba0 <pclose@plt+0x1175c>
   22cd0:	ldrb	r0, [sp, #4]
   22cd4:	cmp	r0, #0
   22cd8:	beq	22cf0 <pclose@plt+0x118ac>
   22cdc:	add	r6, sp, #4
   22ce0:	bl	22984 <pclose@plt+0x11540>
   22ce4:	ldrb	r0, [r6, #1]!
   22ce8:	cmp	r0, #0
   22cec:	bne	22ce0 <pclose@plt+0x1189c>
   22cf0:	add	r0, sp, #4
   22cf4:	bl	112dc <strlen@plt>
   22cf8:	add	r7, r7, #8
   22cfc:	add	r5, r5, r0
   22d00:	b	22c5c <pclose@plt+0x11818>
   22d04:	ldr	r6, [r7], #8
   22d08:	ldrb	r0, [r6]
   22d0c:	cmp	r0, #0
   22d10:	beq	22c5c <pclose@plt+0x11818>
   22d14:	sub	r9, r5, r6
   22d18:	add	r6, r6, #1
   22d1c:	bl	22984 <pclose@plt+0x11540>
   22d20:	add	r5, r9, r6
   22d24:	ldrb	r0, [r6], #1
   22d28:	cmp	r0, #0
   22d2c:	bne	22d1c <pclose@plt+0x118d8>
   22d30:	b	22c5c <pclose@plt+0x11818>
   22d34:	ldrd	r0, [r7]
   22d38:	add	r2, sp, #4
   22d3c:	bl	22ad0 <pclose@plt+0x1168c>
   22d40:	ldrb	r0, [sp, #4]
   22d44:	cmp	r0, #0
   22d48:	beq	22cf0 <pclose@plt+0x118ac>
   22d4c:	add	r6, sp, #4
   22d50:	bl	22984 <pclose@plt+0x11540>
   22d54:	ldrb	r0, [r6, #1]!
   22d58:	cmp	r0, #0
   22d5c:	bne	22d50 <pclose@plt+0x1190c>
   22d60:	add	r0, sp, #4
   22d64:	bl	112dc <strlen@plt>
   22d68:	add	r7, r7, #8
   22d6c:	add	r5, r5, r0
   22d70:	b	22c5c <pclose@plt+0x11818>
   22d74:	bl	111bc <__stack_chk_fail@plt>
   22d78:			; <UNDEFINED> instruction: 0x0003ddb0
   22d7c:	push	{r4, lr}
   22d80:	bl	272e4 <error@@Base+0x4540>
   22d84:	cmp	r0, #10
   22d88:	cmpne	r0, #13
   22d8c:	popeq	{r4, pc}
   22d90:	cmp	r0, #32
   22d94:	cmnne	r0, #2
   22d98:	popeq	{r4, pc}
   22d9c:	pop	{r4, lr}
   22da0:	b	1770c <pclose@plt+0x62c8>

00022da4 <error@@Base>:
   22da4:	push	{r4, r5, r6, lr}
   22da8:	mov	r6, r0
   22dac:	ldr	r2, [pc, #276]	; 22ec8 <error@@Base+0x124>
   22db0:	ldr	r4, [pc, #276]	; 22ecc <error@@Base+0x128>
   22db4:	sub	sp, sp, #8
   22db8:	ldr	r3, [r2]
   22dbc:	ldr	r5, [r4]
   22dc0:	add	r3, r3, #1
   22dc4:	cmp	r5, #0
   22dc8:	str	r3, [r2]
   22dcc:	beq	22de0 <error@@Base+0x3c>
   22dd0:	ldr	r3, [pc, #248]	; 22ed0 <error@@Base+0x12c>
   22dd4:	ldr	r5, [r3]
   22dd8:	cmp	r5, #0
   22ddc:	bne	22e84 <error@@Base+0xe0>
   22de0:	mov	r0, r6
   22de4:	bl	22c3c <pclose@plt+0x117f8>
   22de8:	ldr	r3, [r4]
   22dec:	cmp	r3, #0
   22df0:	mov	r6, r0
   22df4:	beq	22e74 <error@@Base+0xd0>
   22df8:	ldr	r3, [pc, #208]	; 22ed0 <error@@Base+0x12c>
   22dfc:	ldr	r3, [r3]
   22e00:	cmp	r3, #0
   22e04:	beq	22e74 <error@@Base+0xd0>
   22e08:	ldr	r4, [pc, #196]	; 22ed4 <error@@Base+0x130>
   22e0c:	ldrb	r0, [r4, #4]
   22e10:	cmp	r0, #0
   22e14:	addne	r4, r4, #4
   22e18:	beq	22e2c <error@@Base+0x88>
   22e1c:	bl	22984 <pclose@plt+0x11540>
   22e20:	ldrb	r0, [r4, #1]!
   22e24:	cmp	r0, #0
   22e28:	bne	22e1c <error@@Base+0x78>
   22e2c:	bl	12e74 <pclose@plt+0x1a30>
   22e30:	ldr	r3, [pc, #160]	; 22ed8 <error@@Base+0x134>
   22e34:	add	r5, r5, r6
   22e38:	ldr	r3, [r3]
   22e3c:	add	r3, r3, #17
   22e40:	add	r5, r3, r5
   22e44:	bl	22d7c <pclose@plt+0x11938>
   22e48:	bl	12cc8 <pclose@plt+0x1884>
   22e4c:	bl	12da8 <pclose@plt+0x1964>
   22e50:	ldr	r3, [pc, #132]	; 22edc <error@@Base+0x138>
   22e54:	ldr	r3, [r3]
   22e58:	cmp	r3, r5
   22e5c:	movle	r2, #1
   22e60:	ldrle	r3, [pc, #120]	; 22ee0 <error@@Base+0x13c>
   22e64:	strle	r2, [r3]
   22e68:	add	sp, sp, #8
   22e6c:	pop	{r4, r5, r6, lr}
   22e70:	b	22924 <pclose@plt+0x114e0>
   22e74:	mov	r0, #10
   22e78:	add	sp, sp, #8
   22e7c:	pop	{r4, r5, r6, lr}
   22e80:	b	22984 <pclose@plt+0x11540>
   22e84:	ldr	r3, [pc, #88]	; 22ee4 <error@@Base+0x140>
   22e88:	ldr	r3, [r3]
   22e8c:	cmp	r3, #0
   22e90:	beq	22eb8 <error@@Base+0x114>
   22e94:	str	r1, [sp, #4]
   22e98:	bl	12e74 <pclose@plt+0x1a30>
   22e9c:	bl	12f0c <pclose@plt+0x1ac8>
   22ea0:	mov	r0, #8
   22ea4:	bl	12dc4 <pclose@plt+0x1980>
   22ea8:	ldr	r3, [pc, #56]	; 22ee8 <error@@Base+0x144>
   22eac:	ldr	r1, [sp, #4]
   22eb0:	ldr	r5, [r3]
   22eb4:	b	22de0 <error@@Base+0x3c>
   22eb8:	str	r1, [sp, #4]
   22ebc:	bl	1bf10 <pclose@plt+0xaacc>
   22ec0:	ldr	r1, [sp, #4]
   22ec4:	b	22e94 <error@@Base+0xf0>
   22ec8:	muleq	r4, r4, sl
   22ecc:	andeq	pc, r3, r0, ror fp	; <UNPREDICTABLE>
   22ed0:	andeq	r3, r4, ip, ror #18
   22ed4:	andeq	pc, r3, r8, lsl #22
   22ed8:	andeq	r3, r4, ip, lsr #19
   22edc:	andeq	r3, r4, r8, lsr #19
   22ee0:	strdeq	r3, [r4], -r4
   22ee4:	andeq	r3, r4, r8, ror sl
   22ee8:	muleq	r4, r0, r9
   22eec:	push	{r4, r5, r6, lr}
   22ef0:	mov	r4, r0
   22ef4:	mov	r5, r1
   22ef8:	bl	12e74 <pclose@plt+0x1a30>
   22efc:	bl	12f0c <pclose@plt+0x1ac8>
   22f00:	mov	r0, #8
   22f04:	bl	12dc4 <pclose@plt+0x1980>
   22f08:	mov	r0, r4
   22f0c:	ldr	r4, [pc, #60]	; 22f50 <error@@Base+0x1ac>
   22f10:	mov	r1, r5
   22f14:	bl	22c3c <pclose@plt+0x117f8>
   22f18:	ldrb	r0, [r4, #24]
   22f1c:	cmp	r0, #0
   22f20:	beq	22f38 <error@@Base+0x194>
   22f24:	add	r4, r4, #24
   22f28:	bl	22984 <pclose@plt+0x11540>
   22f2c:	ldrb	r0, [r4, #1]!
   22f30:	cmp	r0, #0
   22f34:	bne	22f28 <error@@Base+0x184>
   22f38:	bl	12e74 <pclose@plt+0x1a30>
   22f3c:	bl	22924 <pclose@plt+0x114e0>
   22f40:	ldr	r3, [pc, #12]	; 22f54 <error@@Base+0x1b0>
   22f44:	mov	r2, #1
   22f48:	str	r2, [r3]
   22f4c:	pop	{r4, r5, r6, pc}
   22f50:	andeq	pc, r3, r8, lsl #22
   22f54:	muleq	r4, r8, sl
   22f58:	push	{r4, r5, lr}
   22f5c:	sub	sp, sp, #12
   22f60:	ldr	r4, [pc, #144]	; 22ff8 <error@@Base+0x254>
   22f64:	ldr	r3, [r4]
   22f68:	cmp	r3, #0
   22f6c:	beq	22f80 <error@@Base+0x1dc>
   22f70:	ldr	r3, [pc, #132]	; 22ffc <error@@Base+0x258>
   22f74:	ldr	r3, [r3]
   22f78:	cmp	r3, #0
   22f7c:	bne	22fe8 <error@@Base+0x244>
   22f80:	bl	22c3c <pclose@plt+0x117f8>
   22f84:	bl	272e4 <error@@Base+0x4540>
   22f88:	ldr	r3, [r4]
   22f8c:	cmp	r3, #0
   22f90:	mov	r5, r0
   22f94:	beq	22fa8 <error@@Base+0x204>
   22f98:	ldr	r3, [pc, #92]	; 22ffc <error@@Base+0x258>
   22f9c:	ldr	r3, [r3]
   22fa0:	cmp	r3, #0
   22fa4:	bne	22fbc <error@@Base+0x218>
   22fa8:	mov	r0, #10
   22fac:	bl	22984 <pclose@plt+0x11540>
   22fb0:	mov	r0, r5
   22fb4:	add	sp, sp, #12
   22fb8:	pop	{r4, r5, pc}
   22fbc:	bl	12cc8 <pclose@plt+0x1884>
   22fc0:	ldr	r3, [pc, #56]	; 23000 <error@@Base+0x25c>
   22fc4:	ldr	r3, [r3]
   22fc8:	cmp	r3, #0
   22fcc:	movle	r2, #1
   22fd0:	ldrle	r3, [pc, #44]	; 23004 <error@@Base+0x260>
   22fd4:	strle	r2, [r3]
   22fd8:	bl	22924 <pclose@plt+0x114e0>
   22fdc:	mov	r0, r5
   22fe0:	add	sp, sp, #12
   22fe4:	pop	{r4, r5, pc}
   22fe8:	strd	r0, [sp]
   22fec:	bl	12f0c <pclose@plt+0x1ac8>
   22ff0:	ldrd	r0, [sp]
   22ff4:	b	22f80 <error@@Base+0x1dc>
   22ff8:	andeq	pc, r3, r0, ror fp	; <UNPREDICTABLE>
   22ffc:	andeq	r3, r4, ip, ror #18
   23000:	andeq	r3, r4, r8, lsr #19
   23004:	strdeq	r3, [r4], -r4
   23008:	push	{r4, r5, r6, r7, r8, lr}
   2300c:	ands	r4, r1, #4096	; 0x1000
   23010:	movne	r4, #0
   23014:	beq	23020 <error@@Base+0x27c>
   23018:	mov	r0, r4
   2301c:	pop	{r4, r5, r6, r7, r8, pc}
   23020:	mov	r1, #32
   23024:	mov	r5, r0
   23028:	mov	r0, #1
   2302c:	mov	r7, r3
   23030:	mov	r6, r2
   23034:	bl	11b0c <pclose@plt+0x6c8>
   23038:	mov	r8, r0
   2303c:	ldr	r0, [pc, #100]	; 230a8 <error@@Base+0x304>
   23040:	bl	113fc <re_set_syntax@plt>
   23044:	mov	r0, r5
   23048:	bl	112dc <strlen@plt>
   2304c:	mov	r2, r8
   23050:	mov	r1, r0
   23054:	mov	r0, r5
   23058:	bl	113e4 <re_compile_pattern@plt>
   2305c:	cmp	r0, #0
   23060:	beq	2308c <error@@Base+0x2e8>
   23064:	mov	r0, r8
   23068:	bl	11144 <free@plt>
   2306c:	cmp	r7, #0
   23070:	mvneq	r4, #0
   23074:	beq	23018 <error@@Base+0x274>
   23078:	mov	r1, r4
   2307c:	ldr	r0, [pc, #40]	; 230ac <error@@Base+0x308>
   23080:	bl	22da4 <error@@Base>
   23084:	mvn	r4, #0
   23088:	b	23018 <error@@Base+0x274>
   2308c:	ldr	r0, [r6]
   23090:	cmp	r0, #0
   23094:	beq	2309c <error@@Base+0x2f8>
   23098:	bl	11210 <regfree@plt>
   2309c:	str	r8, [r6]
   230a0:	mov	r0, r4
   230a4:	pop	{r4, r5, r6, r7, r8, pc}
   230a8:	strdeq	fp, [r3], -ip
   230ac:	andeq	ip, r2, r4, asr #23
   230b0:	ldr	r3, [pc, #140]	; 23144 <error@@Base+0x3a0>
   230b4:	ldr	r3, [r3]
   230b8:	cmp	r3, #2
   230bc:	beq	230c8 <error@@Base+0x324>
   230c0:	mov	r3, #1
   230c4:	b	23008 <error@@Base+0x264>
   230c8:	push	{r4, r5, r6, r7, r8, lr}
   230cc:	sub	sp, sp, #8
   230d0:	mov	r6, r2
   230d4:	mov	r5, r1
   230d8:	mov	r4, r0
   230dc:	bl	112dc <strlen@plt>
   230e0:	mov	r1, #1
   230e4:	bl	19324 <pclose@plt+0x7ee0>
   230e8:	mov	r8, #1
   230ec:	mov	r1, r0
   230f0:	mov	r0, #1
   230f4:	bl	11b0c <pclose@plt+0x6c8>
   230f8:	mov	r3, #0
   230fc:	mov	r2, r3
   23100:	mov	r1, r4
   23104:	str	r8, [sp]
   23108:	mov	r7, r0
   2310c:	bl	1937c <pclose@plt+0x7f38>
   23110:	mov	r1, r5
   23114:	mov	r3, r8
   23118:	mov	r2, r6
   2311c:	mov	r0, r7
   23120:	bl	23008 <error@@Base+0x264>
   23124:	cmp	r4, r7
   23128:	mov	r5, r0
   2312c:	beq	23138 <error@@Base+0x394>
   23130:	mov	r0, r7
   23134:	bl	11144 <free@plt>
   23138:	mov	r0, r5
   2313c:	add	sp, sp, #8
   23140:	pop	{r4, r5, r6, r7, r8, pc}
   23144:	andeq	r3, r4, r4, lsl sl
   23148:	push	{r4, lr}
   2314c:	mov	r4, r0
   23150:	ldr	r0, [r0]
   23154:	cmp	r0, #0
   23158:	beq	23160 <error@@Base+0x3bc>
   2315c:	bl	11210 <regfree@plt>
   23160:	mov	r3, #0
   23164:	str	r3, [r4]
   23168:	pop	{r4, pc}
   2316c:	push	{r4, r5, lr}
   23170:	sub	sp, sp, #12
   23174:	ldr	r5, [pc, #92]	; 231d8 <error@@Base+0x434>
   23178:	add	r2, sp, #8
   2317c:	mov	r4, #0
   23180:	ldr	ip, [r5]
   23184:	str	r4, [r2, #-8]!
   23188:	mov	r3, r4
   2318c:	mov	r1, r4
   23190:	str	ip, [sp, #4]
   23194:	bl	23008 <error@@Base+0x264>
   23198:	cmp	r0, r4
   2319c:	movne	r0, r4
   231a0:	bne	231bc <error@@Base+0x418>
   231a4:	ldr	r0, [sp]
   231a8:	cmp	r0, r4
   231ac:	moveq	r0, #1
   231b0:	beq	231bc <error@@Base+0x418>
   231b4:	bl	11210 <regfree@plt>
   231b8:	mov	r0, #1
   231bc:	ldr	r2, [sp, #4]
   231c0:	ldr	r3, [r5]
   231c4:	cmp	r2, r3
   231c8:	bne	231d4 <error@@Base+0x430>
   231cc:	add	sp, sp, #12
   231d0:	pop	{r4, r5, pc}
   231d4:	bl	111bc <__stack_chk_fail@plt>
   231d8:			; <UNDEFINED> instruction: 0x0003ddb0
   231dc:	clz	r0, r0
   231e0:	lsr	r0, r0, #5
   231e4:	bx	lr
   231e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   231ec:	sub	sp, sp, #28
   231f0:	ldr	r6, [pc, #352]	; 23358 <error@@Base+0x5b4>
   231f4:	ldr	r7, [sp, #68]	; 0x44
   231f8:	ldr	r8, [sp, #64]	; 0x40
   231fc:	ldr	r5, [sp, #76]	; 0x4c
   23200:	ldr	fp, [r6]
   23204:	mov	lr, #0
   23208:	ands	ip, r5, #4096	; 0x1000
   2320c:	str	lr, [r7]
   23210:	mov	r4, r2
   23214:	mov	sl, r3
   23218:	str	fp, [sp, #20]
   2321c:	str	lr, [r8]
   23220:	beq	232b0 <error@@Base+0x50c>
   23224:	mov	r0, r1
   23228:	mov	r9, r1
   2322c:	bl	112dc <strlen@plt>
   23230:	add	lr, r4, sl
   23234:	cmp	r4, lr
   23238:	add	r0, r9, r0
   2323c:	bcs	232a4 <error@@Base+0x500>
   23240:	ldr	r3, [pc, #276]	; 2335c <error@@Base+0x5b8>
   23244:	ldr	sl, [r3]
   23248:	mov	r2, r4
   2324c:	mov	r3, r9
   23250:	b	23268 <error@@Base+0x4c4>
   23254:	cmp	lr, r2
   23258:	cmpne	r0, r3
   2325c:	beq	23290 <error@@Base+0x4ec>
   23260:	add	r3, r3, #1
   23264:	add	r2, r2, #1
   23268:	cmp	sl, #2
   2326c:	ldrb	ip, [r3]
   23270:	ldrb	r1, [r2]
   23274:	bne	23288 <error@@Base+0x4e4>
   23278:	sub	fp, ip, #65	; 0x41
   2327c:	cmp	fp, #25
   23280:	addls	ip, ip, #32
   23284:	uxtbls	ip, ip
   23288:	cmp	r1, ip
   2328c:	beq	23254 <error@@Base+0x4b0>
   23290:	cmp	r0, r3
   23294:	beq	2333c <error@@Base+0x598>
   23298:	add	r4, r4, #1
   2329c:	cmp	lr, r4
   232a0:	bne	23248 <error@@Base+0x4a4>
   232a4:	ands	r0, r5, #256	; 0x100
   232a8:	movne	r0, #1
   232ac:	b	23324 <error@@Base+0x580>
   232b0:	ldrb	r1, [r0, #28]
   232b4:	ldr	r3, [sp, #72]	; 0x48
   232b8:	add	r9, sp, #8
   232bc:	and	r3, r3, #1
   232c0:	bic	r1, r1, #32
   232c4:	orr	r1, r1, r3, lsl #5
   232c8:	bic	r1, r1, #6
   232cc:	str	sl, [sp]
   232d0:	mov	r3, ip
   232d4:	strb	r1, [r0, #28]
   232d8:	mov	r2, sl
   232dc:	str	r9, [sp, #4]
   232e0:	mov	r1, r4
   232e4:	bl	112f4 <re_search@plt>
   232e8:	mvn	r3, r0
   232ec:	cmp	r0, #0
   232f0:	lsr	r3, r3, #31
   232f4:	blt	23318 <error@@Base+0x574>
   232f8:	ldr	r2, [sp, #12]
   232fc:	ldr	r1, [sp, #16]
   23300:	ldr	r2, [r2]
   23304:	ldr	r1, [r1]
   23308:	add	r2, r4, r2
   2330c:	add	r4, r4, r1
   23310:	str	r2, [r8]
   23314:	str	r4, [r7]
   23318:	tst	r5, #256	; 0x100
   2331c:	lsrne	r0, r0, #31
   23320:	moveq	r0, r3
   23324:	ldr	r2, [sp, #20]
   23328:	ldr	r3, [r6]
   2332c:	cmp	r2, r3
   23330:	bne	23354 <error@@Base+0x5b0>
   23334:	add	sp, sp, #28
   23338:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2333c:	tst	r5, #256	; 0x100
   23340:	str	r4, [r8]
   23344:	moveq	r0, #1
   23348:	movne	r0, #0
   2334c:	str	r2, [r7]
   23350:	b	23324 <error@@Base+0x580>
   23354:	bl	111bc <__stack_chk_fail@plt>
   23358:			; <UNDEFINED> instruction: 0x0003ddb0
   2335c:	andeq	r3, r4, r4, lsl sl
   23360:	cmn	r0, #2
   23364:	beq	233b4 <error@@Base+0x610>
   23368:	cmn	r0, #1
   2336c:	beq	233a4 <error@@Base+0x600>
   23370:	cmn	r0, #3
   23374:	beq	2338c <error@@Base+0x5e8>
   23378:	ldr	r3, [pc, #68]	; 233c4 <error@@Base+0x620>
   2337c:	lsl	r0, r0, #3
   23380:	ldr	r3, [r3]
   23384:	ldrd	r0, [r0, r3]
   23388:	bx	lr
   2338c:	ldr	r3, [pc, #52]	; 233c8 <error@@Base+0x624>
   23390:	ldr	r0, [r3]
   23394:	sub	r0, r0, #1
   23398:	add	r0, r0, r0, lsr #31
   2339c:	asr	r0, r0, #1
   233a0:	b	23378 <error@@Base+0x5d4>
   233a4:	ldr	r3, [pc, #28]	; 233c8 <error@@Base+0x624>
   233a8:	ldr	r0, [r3]
   233ac:	sub	r0, r0, #2
   233b0:	b	23378 <error@@Base+0x5d4>
   233b4:	ldr	r3, [pc, #12]	; 233c8 <error@@Base+0x624>
   233b8:	ldr	r0, [r3]
   233bc:	sub	r0, r0, #1
   233c0:	b	23378 <error@@Base+0x5d4>
   233c4:	ldrdeq	r3, [r4], -ip
   233c8:	muleq	r4, ip, r9
   233cc:	ldr	r2, [pc, #72]	; 2341c <error@@Base+0x678>
   233d0:	push	{r4, r5, r6, r7}
   233d4:	mov	r6, r0
   233d8:	ldr	r3, [pc, #64]	; 23420 <error@@Base+0x67c>
   233dc:	ldr	r0, [r2]
   233e0:	mov	r7, r1
   233e4:	cmp	r0, #1
   233e8:	ldr	r1, [r3]
   233ec:	ble	2340c <error@@Base+0x668>
   233f0:	sub	r2, r1, #8
   233f4:	add	r2, r2, r0, lsl #3
   233f8:	mov	r3, r1
   233fc:	ldrd	r4, [r3, #8]
   23400:	strd	r4, [r3], #8
   23404:	cmp	r3, r2
   23408:	bne	233fc <error@@Base+0x658>
   2340c:	add	r1, r1, r0, lsl #3
   23410:	strd	r6, [r1, #-8]
   23414:	pop	{r4, r5, r6, r7}
   23418:	bx	lr
   2341c:	muleq	r4, ip, r9
   23420:	ldrdeq	r3, [r4], -ip
   23424:	ldr	r3, [pc, #64]	; 2346c <error@@Base+0x6c8>
   23428:	ldr	r2, [pc, #64]	; 23470 <error@@Base+0x6cc>
   2342c:	ldr	r3, [r3]
   23430:	ldr	r2, [r2]
   23434:	cmp	r3, #1
   23438:	ble	23464 <error@@Base+0x6c0>
   2343c:	sub	r3, r3, #-536870911	; 0xe0000001
   23440:	push	{r4, r5}
   23444:	add	r3, r2, r3, lsl #3
   23448:	ldrd	r4, [r3, #-8]!
   2344c:	cmp	r2, r3
   23450:	strd	r4, [r3, #8]
   23454:	bne	23448 <error@@Base+0x6a4>
   23458:	strd	r0, [r2]
   2345c:	pop	{r4, r5}
   23460:	bx	lr
   23464:	strd	r0, [r2]
   23468:	bx	lr
   2346c:	muleq	r4, ip, r9
   23470:	ldrdeq	r3, [r4], -ip
   23474:	ldr	r3, [pc, #48]	; 234ac <error@@Base+0x708>
   23478:	ldr	r2, [r3]
   2347c:	cmp	r2, #0
   23480:	bxle	lr
   23484:	ldr	r3, [pc, #36]	; 234b0 <error@@Base+0x70c>
   23488:	mvn	r0, #0
   2348c:	mvn	r1, #0
   23490:	ldr	r3, [r3]
   23494:	sub	r3, r3, #8
   23498:	add	r2, r3, r2, lsl #3
   2349c:	strd	r0, [r3, #8]!
   234a0:	cmp	r3, r2
   234a4:	bne	2349c <error@@Base+0x6f8>
   234a8:	bx	lr
   234ac:	muleq	r4, ip, r9
   234b0:	ldrdeq	r3, [r4], -ip
   234b4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   234b8:	ldr	sl, [pc, #248]	; 235b8 <error@@Base+0x814>
   234bc:	ldr	r7, [pc, #248]	; 235bc <error@@Base+0x818>
   234c0:	ldr	r0, [sl]
   234c4:	ldr	r3, [r7, #4]
   234c8:	cmp	r0, r3
   234cc:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   234d0:	ldr	ip, [r7]
   234d4:	cmp	ip, #0
   234d8:	beq	2359c <error@@Base+0x7f8>
   234dc:	cmp	r0, #0
   234e0:	ble	23530 <error@@Base+0x78c>
   234e4:	ldrd	r4, [ip]
   234e8:	mvn	r3, #0
   234ec:	mvn	r2, #0
   234f0:	cmp	r5, r3
   234f4:	cmpeq	r4, r2
   234f8:	moveq	r8, r4
   234fc:	moveq	r9, r5
   23500:	moveq	r1, ip
   23504:	moveq	r2, #0
   23508:	beq	23524 <error@@Base+0x780>
   2350c:	b	235b0 <error@@Base+0x80c>
   23510:	ldrd	r4, [r1, #8]!
   23514:	cmp	r5, r9
   23518:	cmpeq	r4, r8
   2351c:	bne	235a8 <error@@Base+0x804>
   23520:	mov	r2, r3
   23524:	add	r3, r2, #1
   23528:	cmp	r0, r3
   2352c:	bne	23510 <error@@Base+0x76c>
   23530:	mvn	r4, #0
   23534:	mvn	r5, #0
   23538:	mov	r0, ip
   2353c:	bl	11144 <free@plt>
   23540:	ldr	r0, [sl]
   23544:	mov	r1, #8
   23548:	bl	11b0c <pclose@plt+0x6c8>
   2354c:	ldr	r2, [sl]
   23550:	cmp	r2, #0
   23554:	str	r2, [r7, #4]
   23558:	str	r0, [r7]
   2355c:	ble	23580 <error@@Base+0x7dc>
   23560:	add	r2, r0, r2, lsl #3
   23564:	sub	r2, r2, #8
   23568:	sub	r3, r0, #8
   2356c:	mvn	r8, #0
   23570:	mvn	r9, #0
   23574:	strd	r8, [r3, #8]!
   23578:	cmp	r3, r2
   2357c:	bne	23574 <error@@Base+0x7d0>
   23580:	mvn	r3, #0
   23584:	mvn	r2, #0
   23588:	cmp	r5, r3
   2358c:	cmpeq	r4, r2
   23590:	addne	r0, r0, r6, lsl #3
   23594:	strdne	r4, [r0, #-8]
   23598:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2359c:	mvn	r4, #0
   235a0:	mvn	r5, #0
   235a4:	b	23544 <error@@Base+0x7a0>
   235a8:	add	r6, r2, #2
   235ac:	b	23538 <error@@Base+0x794>
   235b0:	mov	r6, #1
   235b4:	b	23538 <error@@Base+0x794>
   235b8:	muleq	r4, ip, r9
   235bc:	ldrdeq	r3, [r4], -ip
   235c0:	ldr	r3, [pc, #124]	; 23644 <error@@Base+0x8a0>
   235c4:	push	{r4, r5, r6, r7}
   235c8:	mov	r6, r0
   235cc:	ldr	r2, [r3]
   235d0:	mov	r7, r1
   235d4:	ldrd	r0, [r2]
   235d8:	cmp	r6, r0
   235dc:	sbcs	r3, r7, r1
   235e0:	blt	23630 <error@@Base+0x88c>
   235e4:	ldr	r3, [pc, #92]	; 23648 <error@@Base+0x8a4>
   235e8:	ldr	ip, [r3]
   235ec:	cmp	ip, #1
   235f0:	ble	23630 <error@@Base+0x88c>
   235f4:	ldrd	r0, [r2, #8]
   235f8:	cmp	r6, r0
   235fc:	sbcs	r3, r7, r1
   23600:	addge	r2, r2, #8
   23604:	movge	r0, #1
   23608:	bge	23624 <error@@Base+0x880>
   2360c:	b	2363c <error@@Base+0x898>
   23610:	ldrd	r4, [r2, #8]!
   23614:	cmp	r6, r4
   23618:	sbcs	r1, r7, r5
   2361c:	blt	23634 <error@@Base+0x890>
   23620:	mov	r0, r3
   23624:	add	r3, r0, #1
   23628:	cmp	r3, ip
   2362c:	bne	23610 <error@@Base+0x86c>
   23630:	mvn	r0, #0
   23634:	pop	{r4, r5, r6, r7}
   23638:	bx	lr
   2363c:	mov	r0, #0
   23640:	b	23634 <error@@Base+0x890>
   23644:	ldrdeq	r3, [r4], -ip
   23648:	muleq	r4, ip, r9
   2364c:	ldr	r3, [pc, #120]	; 236cc <error@@Base+0x928>
   23650:	ldr	ip, [r3]
   23654:	cmp	ip, #0
   23658:	ble	236c4 <error@@Base+0x920>
   2365c:	ldr	r3, [pc, #108]	; 236d0 <error@@Base+0x92c>
   23660:	push	{r4, r5}
   23664:	ldr	r0, [r3]
   23668:	ldrd	r2, [r0]
   2366c:	adds	r4, r2, #1
   23670:	adc	r5, r3, #0
   23674:	cmp	r5, #0
   23678:	cmpeq	r4, #1
   2367c:	bhi	236b8 <error@@Base+0x914>
   23680:	mov	r1, #0
   23684:	b	236a0 <error@@Base+0x8fc>
   23688:	ldrd	r2, [r0, #8]!
   2368c:	adds	r4, r2, #1
   23690:	adc	r5, r3, #0
   23694:	cmp	r5, #0
   23698:	cmpeq	r4, #1
   2369c:	bhi	236b8 <error@@Base+0x914>
   236a0:	add	r1, r1, #1
   236a4:	cmp	ip, r1
   236a8:	bne	23688 <error@@Base+0x8e4>
   236ac:	mov	r0, #1
   236b0:	pop	{r4, r5}
   236b4:	bx	lr
   236b8:	mov	r0, #0
   236bc:	pop	{r4, r5}
   236c0:	bx	lr
   236c4:	mov	r0, #1
   236c8:	bx	lr
   236cc:	muleq	r4, ip, r9
   236d0:	ldrdeq	r3, [r4], -ip
   236d4:	cmp	r0, r1
   236d8:	bgt	23738 <error@@Base+0x994>
   236dc:	ldr	r2, [pc, #92]	; 23740 <error@@Base+0x99c>
   236e0:	lsl	r3, r0, #3
   236e4:	push	{r4, r5}
   236e8:	ldr	r2, [r2]
   236ec:	add	ip, r2, r3
   236f0:	add	r2, r2, r3
   236f4:	ldrd	r2, [r2]
   236f8:	b	2370c <error@@Base+0x968>
   236fc:	add	r0, r0, #1
   23700:	cmp	r1, r0
   23704:	blt	2372c <error@@Base+0x988>
   23708:	ldrd	r2, [ip, #8]!
   2370c:	adds	r4, r2, #1
   23710:	adc	r5, r3, #0
   23714:	cmp	r5, #0
   23718:	cmpeq	r4, #1
   2371c:	bls	236fc <error@@Base+0x958>
   23720:	mov	r0, #0
   23724:	pop	{r4, r5}
   23728:	bx	lr
   2372c:	mov	r0, #1
   23730:	pop	{r4, r5}
   23734:	bx	lr
   23738:	mov	r0, #1
   2373c:	bx	lr
   23740:	ldrdeq	r3, [r4], -ip
   23744:	ldr	r3, [pc, #156]	; 237e8 <error@@Base+0xa44>
   23748:	ldr	ip, [r3]
   2374c:	cmp	ip, #0
   23750:	ble	237d8 <error@@Base+0xa34>
   23754:	ldr	r3, [pc, #144]	; 237ec <error@@Base+0xa48>
   23758:	push	{r4, r5, r6, r7}
   2375c:	mvn	r7, #0
   23760:	ldr	r2, [r3]
   23764:	mvn	r6, #0
   23768:	ldrd	r4, [r2]
   2376c:	cmp	r5, r7
   23770:	cmpeq	r4, r6
   23774:	moveq	r6, r4
   23778:	moveq	r7, r5
   2377c:	moveq	r1, #0
   23780:	beq	2379c <error@@Base+0x9f8>
   23784:	b	237d0 <error@@Base+0xa2c>
   23788:	ldrd	r4, [r2, #8]!
   2378c:	cmp	r5, r7
   23790:	cmpeq	r4, r6
   23794:	bne	237bc <error@@Base+0xa18>
   23798:	mov	r1, r3
   2379c:	add	r3, r1, #1
   237a0:	cmp	ip, r3
   237a4:	bne	23788 <error@@Base+0x9e4>
   237a8:	mvn	r2, #0
   237ac:	mvn	r3, #0
   237b0:	pop	{r4, r5, r6, r7}
   237b4:	strd	r2, [r0]
   237b8:	bx	lr
   237bc:	add	r1, r1, #2
   237c0:	strd	r4, [r0]
   237c4:	str	r1, [r0, #8]
   237c8:	pop	{r4, r5, r6, r7}
   237cc:	bx	lr
   237d0:	mov	r1, #1
   237d4:	b	237c0 <error@@Base+0xa1c>
   237d8:	mvn	r2, #0
   237dc:	mvn	r3, #0
   237e0:	strd	r2, [r0]
   237e4:	bx	lr
   237e8:	muleq	r4, ip, r9
   237ec:	ldrdeq	r3, [r4], -ip
   237f0:	ldr	r3, [pc, #32]	; 23818 <error@@Base+0xa74>
   237f4:	cmp	r0, #0
   237f8:	ldr	r3, [r3]
   237fc:	addlt	r0, r0, r3
   23800:	cmp	r0, #1
   23804:	movlt	r0, #1
   23808:	cmp	r3, r0
   2380c:	suble	r0, r3, #1
   23810:	sub	r0, r0, #1
   23814:	bx	lr
   23818:	muleq	r4, ip, r9
   2381c:	mov	r1, #1
   23820:	b	23840 <error@@Base+0xa9c>
   23824:	cmp	r3, #0
   23828:	bxeq	lr
   2382c:	cmp	r3, #46	; 0x2e
   23830:	bne	2383c <error@@Base+0xa98>
   23834:	subs	r1, r1, #1
   23838:	beq	23874 <error@@Base+0xad0>
   2383c:	mov	r0, r2
   23840:	ldrb	r3, [r0, #1]
   23844:	add	r2, r0, #1
   23848:	cmp	r3, #58	; 0x3a
   2384c:	beq	2386c <error@@Base+0xac8>
   23850:	bls	23824 <error@@Base+0xa80>
   23854:	cmp	r3, #63	; 0x3f
   23858:	addeq	r1, r1, #1
   2385c:	beq	2383c <error@@Base+0xa98>
   23860:	cmp	r3, #92	; 0x5c
   23864:	addeq	r2, r0, #2
   23868:	b	2383c <error@@Base+0xa98>
   2386c:	cmp	r1, #1
   23870:	bne	2383c <error@@Base+0xa98>
   23874:	mov	r0, r2
   23878:	bx	lr
   2387c:	push	{r4, r5, r6, r7, r8, lr}
   23880:	mov	r7, r0
   23884:	bl	112dc <strlen@plt>
   23888:	ldr	r6, [pc, #64]	; 238d0 <error@@Base+0xb2c>
   2388c:	mov	r1, r7
   23890:	mov	r3, r6
   23894:	ldr	r5, [r3], #4
   23898:	add	r3, r3, #2048	; 0x800
   2389c:	add	r2, r5, r0
   238a0:	cmp	r2, r3
   238a4:	subcs	r3, r3, #1
   238a8:	movcc	r4, r0
   238ac:	subcs	r4, r3, r5
   238b0:	mov	r2, r4
   238b4:	mov	r0, r5
   238b8:	bl	1133c <strncpy@plt>
   238bc:	add	r2, r5, r4
   238c0:	mov	r3, #0
   238c4:	str	r2, [r6]
   238c8:	strb	r3, [r5, r4]
   238cc:	pop	{r4, r5, r6, r7, r8, pc}
   238d0:	andeq	r3, r4, r4, ror #1
   238d4:	push	{r4, r5, r6, lr}
   238d8:	mov	r4, r0
   238dc:	bl	23360 <error@@Base+0x5bc>
   238e0:	and	r3, r0, r1
   238e4:	cmp	r4, #0
   238e8:	cmnge	r3, #1
   238ec:	bne	23934 <error@@Base+0xb90>
   238f0:	ldr	r5, [pc, #88]	; 23950 <error@@Base+0xbac>
   238f4:	ldr	r3, [r5]
   238f8:	sub	r3, r3, #1
   238fc:	cmp	r4, r3
   23900:	blt	23918 <error@@Base+0xb74>
   23904:	b	23948 <error@@Base+0xba4>
   23908:	ldr	r3, [r5]
   2390c:	sub	r3, r3, #1
   23910:	cmp	r3, r4
   23914:	ble	23948 <error@@Base+0xba4>
   23918:	add	r4, r4, #1
   2391c:	mov	r0, r4
   23920:	bl	23360 <error@@Base+0x5bc>
   23924:	and	r3, r0, r1
   23928:	cmp	r4, #0
   2392c:	cmnge	r3, #1
   23930:	beq	23908 <error@@Base+0xb64>
   23934:	mvn	r3, #0
   23938:	mvn	r2, #0
   2393c:	cmp	r1, r3
   23940:	cmpeq	r0, r2
   23944:	popne	{r4, r5, r6, pc}
   23948:	pop	{r4, r5, r6, lr}
   2394c:	b	13a14 <pclose@plt+0x25d0>
   23950:	muleq	r4, ip, r9
   23954:	push	{r4, r5, r6, r7, lr}
   23958:	sub	sp, sp, #36	; 0x24
   2395c:	ldr	r4, [pc, #1116]	; 23dc0 <error@@Base+0x101c>
   23960:	sub	r0, r0, #66	; 0x42
   23964:	ldr	r2, [r4]
   23968:	str	r2, [sp, #28]
   2396c:	cmp	r0, #54	; 0x36
   23970:	ldrls	pc, [pc, r0, lsl #2]
   23974:	b	23ac8 <error@@Base+0xd24>
   23978:	andeq	r3, r2, r0, lsl #22
   2397c:	andeq	r3, r2, r8, asr #21
   23980:	andeq	r3, r2, r4, asr sl
   23984:	andeq	r3, r2, ip, lsl #26
   23988:	andeq	r3, r2, r0, asr ip
   2398c:	andeq	r3, r2, r8, asr #21
   23990:	andeq	r3, r2, r8, asr #21
   23994:	andeq	r3, r2, r8, asr #21
   23998:	andeq	r3, r2, r8, asr #21
   2399c:	andeq	r3, r2, r8, asr #21
   239a0:	andeq	r3, r2, r8, ror #24
   239a4:	andeq	r3, r2, r8, asr #21
   239a8:	andeq	r3, r2, r8, asr #21
   239ac:	andeq	r3, r2, r8, asr #21
   239b0:	muleq	r2, ip, ip
   239b4:	andeq	r3, r2, r8, asr #21
   239b8:	andeq	r3, r2, r8, asr #21
   239bc:	andeq	r3, r2, r8, asr #21
   239c0:	strdeq	r3, [r2], -r4
   239c4:	andeq	r3, r2, r8, asr #21
   239c8:	andeq	r3, r2, r8, asr #21
   239cc:	andeq	r3, r2, r8, asr #21
   239d0:	andeq	r3, r2, r8, asr #21
   239d4:	andeq	r3, r2, r8, asr #21
   239d8:	andeq	r3, r2, r8, asr #21
   239dc:	andeq	r3, r2, r8, asr #21
   239e0:	andeq	r3, r2, r8, asr #21
   239e4:	andeq	r3, r2, r8, asr #21
   239e8:	andeq	r3, r2, r8, asr #21
   239ec:	andeq	r3, r2, r8, asr #21
   239f0:	andeq	r3, r2, r8, asr #21
   239f4:	andeq	r3, r2, r8, asr #21
   239f8:	andeq	r3, r2, ip, lsr #22
   239fc:	andeq	r3, r2, r8, lsr fp
   23a00:	andeq	r3, r2, r4, asr fp
   23a04:	andeq	r3, r2, r8, asr #21
   23a08:	andeq	r3, r2, r8, lsl #23
   23a0c:	andeq	r3, r2, r8, asr #21
   23a10:	andeq	r3, r2, r8, asr #21
   23a14:	muleq	r2, ip, fp
   23a18:	andeq	r3, r2, r8, asr #21
   23a1c:	andeq	r3, r2, r8, asr #21
   23a20:	andeq	r3, r2, r0, asr #23
   23a24:	andeq	r3, r2, r4, ror #23
   23a28:	andeq	r3, r2, r8, asr #21
   23a2c:	andeq	r3, r2, r8, asr #21
   23a30:	andeq	r3, r2, r4, lsl #24
   23a34:	andeq	r3, r2, r8, asr #21
   23a38:	andeq	r3, r2, r8, asr #21
   23a3c:	andeq	r3, r2, r0, lsl #22
   23a40:	andeq	r3, r2, ip, lsl sp
   23a44:	andeq	r3, r2, r8, asr #21
   23a48:	andeq	r3, r2, r8, asr #21
   23a4c:	andeq	r3, r2, r8, asr #21
   23a50:	andeq	r3, r2, r0, ror #21
   23a54:	bl	13a14 <pclose@plt+0x25d0>
   23a58:	mvn	r7, #0
   23a5c:	mvn	r6, #0
   23a60:	cmp	r1, r7
   23a64:	cmpeq	r0, r6
   23a68:	mov	r2, r0
   23a6c:	mov	r3, r1
   23a70:	beq	23d70 <error@@Base+0xfcc>
   23a74:	orrs	ip, r2, r3
   23a78:	beq	23bd0 <error@@Base+0xe2c>
   23a7c:	subs	r0, r0, #1
   23a80:	sbc	r1, r1, #0
   23a84:	bl	1fafc <pclose@plt+0xe6b8>
   23a88:	cmp	r0, #1
   23a8c:	sbcs	r3, r1, #0
   23a90:	blt	23d70 <error@@Base+0xfcc>
   23a94:	ldr	r3, [pc, #808]	; 23dc4 <error@@Base+0x1020>
   23a98:	subs	r0, r0, #1
   23a9c:	sbc	r1, r1, #0
   23aa0:	ldr	r2, [r3]
   23aa4:	sub	r2, r2, #1
   23aa8:	asr	r3, r2, #31
   23aac:	bl	27974 <error@@Base+0x4bd0>
   23ab0:	add	r2, sp, #4
   23ab4:	adds	r0, r0, #1
   23ab8:	adc	r1, r1, #0
   23abc:	bl	22b9c <pclose@plt+0x11758>
   23ac0:	add	r0, sp, #4
   23ac4:	bl	2387c <error@@Base+0xad8>
   23ac8:	ldr	r2, [sp, #28]
   23acc:	ldr	r3, [r4]
   23ad0:	cmp	r2, r3
   23ad4:	bne	23dbc <error@@Base+0x1018>
   23ad8:	add	sp, sp, #36	; 0x24
   23adc:	pop	{r4, r5, r6, r7, pc}
   23ae0:	ldr	r3, [pc, #736]	; 23dc8 <error@@Base+0x1024>
   23ae4:	ldr	r0, [r3]
   23ae8:	bl	1c8bc <pclose@plt+0xb478>
   23aec:	cmp	r0, #0
   23af0:	beq	23d70 <error@@Base+0xfcc>
   23af4:	bl	1ca34 <pclose@plt+0xb5f0>
   23af8:	bl	2387c <error@@Base+0xad8>
   23afc:	b	23ac8 <error@@Base+0xd24>
   23b00:	bl	13a14 <pclose@plt+0x25d0>
   23b04:	mvn	r3, #0
   23b08:	mvn	r2, #0
   23b0c:	cmp	r1, r3
   23b10:	cmpeq	r0, r2
   23b14:	beq	23d70 <error@@Base+0xfcc>
   23b18:	add	r2, sp, #4
   23b1c:	bl	22ad0 <pclose@plt+0x1168c>
   23b20:	add	r0, sp, #4
   23b24:	bl	2387c <error@@Base+0xad8>
   23b28:	b	23ac8 <error@@Base+0xd24>
   23b2c:	mov	r0, r1
   23b30:	bl	238d4 <error@@Base+0xb30>
   23b34:	b	23b04 <error@@Base+0xd60>
   23b38:	ldr	r3, [pc, #652]	; 23dcc <error@@Base+0x1028>
   23b3c:	add	r1, sp, #4
   23b40:	ldr	r0, [r3]
   23b44:	bl	22ba0 <pclose@plt+0x1175c>
   23b48:	add	r0, sp, #4
   23b4c:	bl	2387c <error@@Base+0xad8>
   23b50:	b	23ac8 <error@@Base+0xd24>
   23b54:	mov	r0, r1
   23b58:	bl	1fd38 <pclose@plt+0xe8f4>
   23b5c:	cmp	r0, #1
   23b60:	sbcs	r3, r1, #0
   23b64:	blt	23d70 <error@@Base+0xfcc>
   23b68:	ldr	r3, [pc, #596]	; 23dc4 <error@@Base+0x1020>
   23b6c:	ldr	r2, [r3]
   23b70:	cmp	r2, #1
   23b74:	ble	23d70 <error@@Base+0xfcc>
   23b78:	subs	r0, r0, #1
   23b7c:	sub	r2, r2, #1
   23b80:	sbc	r1, r1, #0
   23b84:	b	23aa8 <error@@Base+0xd04>
   23b88:	ldr	r3, [pc, #568]	; 23dc8 <error@@Base+0x1024>
   23b8c:	ldr	r0, [r3]
   23b90:	bl	1ca34 <pclose@plt+0xb5f0>
   23b94:	bl	2387c <error@@Base+0xad8>
   23b98:	b	23ac8 <error@@Base+0xd24>
   23b9c:	bl	2726c <error@@Base+0x44c8>
   23ba0:	cmp	r0, #0
   23ba4:	beq	23d94 <error@@Base+0xff0>
   23ba8:	bl	2727c <error@@Base+0x44d8>
   23bac:	add	r1, sp, #4
   23bb0:	bl	22ba0 <pclose@plt+0x1175c>
   23bb4:	add	r0, sp, #4
   23bb8:	bl	2387c <error@@Base+0xad8>
   23bbc:	b	23ac8 <error@@Base+0xd24>
   23bc0:	mov	r0, r1
   23bc4:	bl	1fd38 <pclose@plt+0xe8f4>
   23bc8:	orrs	r3, r0, r1
   23bcc:	beq	23d70 <error@@Base+0xfcc>
   23bd0:	add	r2, sp, #4
   23bd4:	bl	22b9c <pclose@plt+0x11758>
   23bd8:	add	r0, sp, #4
   23bdc:	bl	2387c <error@@Base+0xad8>
   23be0:	b	23ac8 <error@@Base+0xd24>
   23be4:	bl	2726c <error@@Base+0x44c8>
   23be8:	cmp	r0, #0
   23bec:	beq	23d7c <error@@Base+0xfd8>
   23bf0:	add	r1, sp, #4
   23bf4:	bl	22ba0 <pclose@plt+0x1175c>
   23bf8:	add	r0, sp, #4
   23bfc:	bl	2387c <error@@Base+0xad8>
   23c00:	b	23ac8 <error@@Base+0xd24>
   23c04:	mov	r0, r1
   23c08:	bl	238d4 <error@@Base+0xb30>
   23c0c:	mov	r6, r0
   23c10:	mov	r5, r1
   23c14:	bl	13a14 <pclose@plt+0x25d0>
   23c18:	and	r3, r6, r5
   23c1c:	adds	r3, r3, #1
   23c20:	movne	r3, #1
   23c24:	cmp	r0, #1
   23c28:	sbcs	r2, r1, #0
   23c2c:	movlt	r3, #0
   23c30:	andge	r3, r3, #1
   23c34:	cmp	r3, #0
   23c38:	beq	23d70 <error@@Base+0xfcc>
   23c3c:	mov	r2, r0
   23c40:	mov	r3, r1
   23c44:	mov	r0, r6
   23c48:	mov	r1, r5
   23c4c:	b	23cec <error@@Base+0xf48>
   23c50:	ldr	r3, [pc, #368]	; 23dc8 <error@@Base+0x1024>
   23c54:	ldr	r0, [r3]
   23c58:	bl	1ca34 <pclose@plt+0xb5f0>
   23c5c:	bl	1bdfc <pclose@plt+0xa9b8>
   23c60:	bl	2387c <error@@Base+0xad8>
   23c64:	b	23ac8 <error@@Base+0xd24>
   23c68:	bl	13a14 <pclose@plt+0x25d0>
   23c6c:	adds	r2, r0, #1
   23c70:	adc	r3, r1, #0
   23c74:	cmp	r3, #0
   23c78:	cmpeq	r2, #1
   23c7c:	bls	23d70 <error@@Base+0xfcc>
   23c80:	bl	1fafc <pclose@plt+0xe6b8>
   23c84:	cmp	r0, #1
   23c88:	sbcs	r3, r1, #0
   23c8c:	blt	23d70 <error@@Base+0xfcc>
   23c90:	subs	r0, r0, #1
   23c94:	sbc	r1, r1, #0
   23c98:	b	23bd0 <error@@Base+0xe2c>
   23c9c:	mov	r0, r1
   23ca0:	bl	1fd38 <pclose@plt+0xe8f4>
   23ca4:	mov	r6, r0
   23ca8:	mov	r7, r1
   23cac:	orrs	r3, r6, r7
   23cb0:	beq	23d70 <error@@Base+0xfcc>
   23cb4:	bl	13a14 <pclose@plt+0x25d0>
   23cb8:	adds	r2, r0, #1
   23cbc:	adc	r3, r1, #0
   23cc0:	cmp	r3, #0
   23cc4:	cmpeq	r2, #1
   23cc8:	bls	23d70 <error@@Base+0xfcc>
   23ccc:	bl	1fafc <pclose@plt+0xe6b8>
   23cd0:	cmp	r0, #1
   23cd4:	sbcs	r3, r1, #0
   23cd8:	blt	23d70 <error@@Base+0xfcc>
   23cdc:	mov	r2, r0
   23ce0:	mov	r3, r1
   23ce4:	mov	r0, r6
   23ce8:	mov	r1, r7
   23cec:	bl	2284c <pclose@plt+0x11408>
   23cf0:	b	23bf0 <error@@Base+0xe4c>
   23cf4:	bl	2726c <error@@Base+0x44c8>
   23cf8:	cmp	r0, #0
   23cfc:	ldrne	r0, [pc, #204]	; 23dd0 <error@@Base+0x102c>
   23d00:	ldreq	r0, [pc, #204]	; 23dd4 <error@@Base+0x1030>
   23d04:	bl	2387c <error@@Base+0xad8>
   23d08:	b	23ac8 <error@@Base+0xd24>
   23d0c:	ldr	r3, [pc, #196]	; 23dd8 <error@@Base+0x1034>
   23d10:	ldr	r0, [r3]
   23d14:	bl	2387c <error@@Base+0xad8>
   23d18:	b	23ac8 <error@@Base+0xd24>
   23d1c:	ldr	ip, [pc, #184]	; 23ddc <error@@Base+0x1038>
   23d20:	mov	r0, ip
   23d24:	ldr	r3, [r0], #4
   23d28:	cmp	r3, r0
   23d2c:	bls	23d40 <error@@Base+0xf9c>
   23d30:	ldrb	r2, [r3, #-1]
   23d34:	cmp	r2, #32
   23d38:	subeq	r2, r3, #1
   23d3c:	beq	23d5c <error@@Base+0xfb8>
   23d40:	mov	r2, #0
   23d44:	strb	r2, [r3]
   23d48:	b	23ac8 <error@@Base+0xd24>
   23d4c:	ldrb	r1, [r2, #-1]
   23d50:	sub	r2, r2, #1
   23d54:	cmp	r1, #32
   23d58:	bne	23db4 <error@@Base+0x1010>
   23d5c:	cmp	r2, r0
   23d60:	mov	r3, r2
   23d64:	bne	23d4c <error@@Base+0xfa8>
   23d68:	str	r0, [ip]
   23d6c:	b	23d40 <error@@Base+0xf9c>
   23d70:	ldr	r0, [pc, #104]	; 23de0 <error@@Base+0x103c>
   23d74:	bl	2387c <error@@Base+0xad8>
   23d78:	b	23ac8 <error@@Base+0xd24>
   23d7c:	bl	1c930 <pclose@plt+0xb4ec>
   23d80:	add	r1, sp, #4
   23d84:	bl	22ba0 <pclose@plt+0x1175c>
   23d88:	add	r0, sp, #4
   23d8c:	bl	2387c <error@@Base+0xad8>
   23d90:	b	23ac8 <error@@Base+0xd24>
   23d94:	ldr	r3, [pc, #44]	; 23dc8 <error@@Base+0x1024>
   23d98:	ldr	r0, [r3]
   23d9c:	bl	1ca40 <pclose@plt+0xb5fc>
   23da0:	add	r1, sp, #4
   23da4:	bl	22ba0 <pclose@plt+0x1175c>
   23da8:	add	r0, sp, #4
   23dac:	bl	2387c <error@@Base+0xad8>
   23db0:	b	23ac8 <error@@Base+0xd24>
   23db4:	str	r3, [ip]
   23db8:	b	23d40 <error@@Base+0xf9c>
   23dbc:	bl	111bc <__stack_chk_fail@plt>
   23dc0:			; <UNDEFINED> instruction: 0x0003ddb0
   23dc4:	muleq	r4, ip, r9
   23dc8:	andeq	pc, r3, r0, lsl #23
   23dcc:	andeq	r3, r4, r8, lsl #20
   23dd0:	andeq	r8, r2, r0, lsl #15
   23dd4:	muleq	r2, r4, r9
   23dd8:	andeq	r3, r4, r0, lsl #19
   23ddc:	andeq	r3, r4, r4, ror #1
   23de0:	andeq	r8, r2, r8, asr #11
   23de4:	ldrb	r3, [r0]
   23de8:	mov	r2, r0
   23dec:	sub	r3, r3, #80	; 0x50
   23df0:	cmp	r3, #32
   23df4:	ldrls	pc, [pc, r3, lsl #2]
   23df8:	b	23f6c <error@@Base+0x11c8>
   23dfc:	andeq	r3, r2, r0, lsl #29
   23e00:	andeq	r3, r2, ip, ror #30
   23e04:	andeq	r3, r2, ip, ror #30
   23e08:	andeq	r3, r2, ip, ror #30
   23e0c:	andeq	r3, r2, ip, ror #30
   23e10:	andeq	r3, r2, ip, ror #30
   23e14:	andeq	r3, r2, ip, ror #30
   23e18:	andeq	r3, r2, ip, ror #30
   23e1c:	andeq	r3, r2, ip, ror #30
   23e20:	andeq	r3, r2, ip, ror #30
   23e24:	andeq	r3, r2, ip, ror #30
   23e28:	andeq	r3, r2, ip, ror #30
   23e2c:	andeq	r3, r2, ip, ror #30
   23e30:	andeq	r3, r2, ip, ror #30
   23e34:	andeq	r3, r2, ip, ror #30
   23e38:	andeq	r3, r2, ip, ror #30
   23e3c:	andeq	r3, r2, ip, ror #30
   23e40:	andeq	r3, r2, ip, ror #30
   23e44:	andeq	r3, r2, r0, lsl #29
   23e48:	andeq	r3, r2, ip, ror #30
   23e4c:	andeq	r3, r2, r0, lsl #29
   23e50:	andeq	r3, r2, ip, ror #30
   23e54:	andeq	r3, r2, ip, ror #30
   23e58:	andeq	r3, r2, ip, ror #30
   23e5c:	andeq	r3, r2, ip, ror #30
   23e60:	andeq	r3, r2, ip, ror #30
   23e64:	andeq	r3, r2, ip, ror #30
   23e68:	andeq	r3, r2, ip, ror #30
   23e6c:	andeq	r3, r2, r0, lsl #29
   23e70:	andeq	r3, r2, ip, ror #30
   23e74:	andeq	r3, r2, ip, ror #30
   23e78:	andeq	r3, r2, ip, ror #30
   23e7c:	andeq	r3, r2, r0, lsl #29
   23e80:	push	{r4, lr}
   23e84:	add	r4, r0, #1
   23e88:	ldrb	r3, [r0, #1]
   23e8c:	sub	sp, sp, #8
   23e90:	sub	r3, r3, #66	; 0x42
   23e94:	cmp	r3, #50	; 0x32
   23e98:	ldrls	pc, [pc, r3, lsl #2]
   23e9c:	b	23fd8 <error@@Base+0x1234>
   23ea0:	andeq	r3, r2, r8, lsl #31
   23ea4:	ldrdeq	r3, [r2], -r8
   23ea8:	ldrdeq	r3, [r2], -r8
   23eac:	ldrdeq	r3, [r2], -r8
   23eb0:	ldrdeq	r3, [r2], -r8
   23eb4:	ldrdeq	r3, [r2], -r8
   23eb8:	ldrdeq	r3, [r2], -r8
   23ebc:	ldrdeq	r3, [r2], -r8
   23ec0:	ldrdeq	r3, [r2], -r8
   23ec4:	ldrdeq	r3, [r2], -r8
   23ec8:	ldrdeq	r3, [r2], -r8
   23ecc:	ldrdeq	r3, [r2], -r8
   23ed0:	ldrdeq	r3, [r2], -r8
   23ed4:	ldrdeq	r3, [r2], -r8
   23ed8:	ldrdeq	r3, [r2], -r8
   23edc:	ldrdeq	r3, [r2], -r8
   23ee0:	ldrdeq	r3, [r2], -r8
   23ee4:	ldrdeq	r3, [r2], -r8
   23ee8:	ldrdeq	r3, [r2], -r8
   23eec:	ldrdeq	r3, [r2], -r8
   23ef0:	ldrdeq	r3, [r2], -r8
   23ef4:	ldrdeq	r3, [r2], -r8
   23ef8:	ldrdeq	r3, [r2], -r8
   23efc:	ldrdeq	r3, [r2], -r8
   23f00:	ldrdeq	r3, [r2], -r8
   23f04:	ldrdeq	r3, [r2], -r8
   23f08:	ldrdeq	r3, [r2], -r8
   23f0c:	ldrdeq	r3, [r2], -r8
   23f10:	ldrdeq	r3, [r2], -r8
   23f14:	ldrdeq	r3, [r2], -r8
   23f18:	ldrdeq	r3, [r2], -r8
   23f1c:	ldrdeq	r3, [r2], -r8
   23f20:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   23f24:	ldrdeq	r3, [r2], -r8
   23f28:	ldrdeq	r3, [r2], -r8
   23f2c:	ldrdeq	r3, [r2], -r8
   23f30:	ldrdeq	r3, [r2], -r8
   23f34:	ldrdeq	r3, [r2], -r8
   23f38:	ldrdeq	r3, [r2], -r8
   23f3c:	ldrdeq	r3, [r2], -r8
   23f40:	andeq	r3, r2, r8, lsr #31
   23f44:	ldrdeq	r3, [r2], -r8
   23f48:	ldrdeq	r3, [r2], -r8
   23f4c:	andeq	r3, r2, r8, asr #31
   23f50:	ldrdeq	r3, [r2], -r8
   23f54:	ldrdeq	r3, [r2], -r8
   23f58:	ldrdeq	r3, [r2], -r8
   23f5c:	ldrdeq	r3, [r2], -r8
   23f60:	ldrdeq	r3, [r2], -r8
   23f64:	ldrdeq	r3, [r2], -r8
   23f68:	andeq	r3, r2, r0, ror pc
   23f6c:	bx	lr
   23f70:	mov	r2, r4
   23f74:	mov	r3, #0
   23f78:	str	r3, [r1]
   23f7c:	mov	r0, r2
   23f80:	add	sp, sp, #8
   23f84:	pop	{r4, pc}
   23f88:	mvn	r3, #1
   23f8c:	mov	r2, r4
   23f90:	str	r3, [r1]
   23f94:	b	23f7c <error@@Base+0x11d8>
   23f98:	mvn	r3, #0
   23f9c:	mov	r2, r4
   23fa0:	str	r3, [r1]
   23fa4:	b	23f7c <error@@Base+0x11d8>
   23fa8:	ldr	r3, [pc, #52]	; 23fe4 <error@@Base+0x1240>
   23fac:	str	r1, [sp, #4]
   23fb0:	ldr	r0, [r3]
   23fb4:	bl	237f0 <error@@Base+0xa4c>
   23fb8:	ldr	r1, [sp, #4]
   23fbc:	mov	r2, r4
   23fc0:	str	r0, [r1]
   23fc4:	b	23f7c <error@@Base+0x11d8>
   23fc8:	mvn	r3, #2
   23fcc:	mov	r2, r4
   23fd0:	str	r3, [r1]
   23fd4:	b	23f7c <error@@Base+0x11d8>
   23fd8:	mov	r3, #0
   23fdc:	str	r3, [r1]
   23fe0:	b	23f7c <error@@Base+0x11d8>
   23fe4:	andeq	r3, r4, r4, asr #20
   23fe8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23fec:	mov	r8, r1
   23ff0:	ldr	r7, [pc, #976]	; 243c8 <error@@Base+0x1624>
   23ff4:	ldrb	r3, [r0]
   23ff8:	sub	sp, sp, #28
   23ffc:	ldr	r1, [r7]
   24000:	cmp	r3, #0
   24004:	str	r1, [sp, #20]
   24008:	beq	24268 <error@@Base+0x14c4>
   2400c:	ldr	r6, [pc, #952]	; 243cc <error@@Base+0x1628>
   24010:	ldr	r9, [pc, #952]	; 243d0 <error@@Base+0x162c>
   24014:	ldr	fp, [pc, #952]	; 243d4 <error@@Base+0x1630>
   24018:	mov	sl, r0
   2401c:	add	r4, r6, #4
   24020:	mov	r5, #0
   24024:	cmp	r3, #58	; 0x3a
   24028:	beq	240dc <error@@Base+0x1338>
   2402c:	bhi	24088 <error@@Base+0x12e4>
   24030:	cmp	r3, #37	; 0x25
   24034:	beq	24220 <error@@Base+0x147c>
   24038:	cmp	r3, #46	; 0x2e
   2403c:	bne	24208 <error@@Base+0x1464>
   24040:	ldrb	r3, [sl, #1]!
   24044:	cmp	r3, #0
   24048:	bne	24024 <error@@Base+0x1280>
   2404c:	ldr	r0, [r6]
   24050:	cmp	r0, r4
   24054:	beq	24260 <error@@Base+0x14bc>
   24058:	cmp	r8, #0
   2405c:	ble	24258 <error@@Base+0x14b4>
   24060:	add	r4, r4, r8
   24064:	cmp	r0, r4
   24068:	subcs	r0, r0, r8
   2406c:	bcc	24258 <error@@Base+0x14b4>
   24070:	ldr	r2, [sp, #20]
   24074:	ldr	r3, [r7]
   24078:	cmp	r2, r3
   2407c:	bne	243c4 <error@@Base+0x1620>
   24080:	add	sp, sp, #28
   24084:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24088:	cmp	r3, #63	; 0x3f
   2408c:	beq	240f0 <error@@Base+0x134c>
   24090:	cmp	r3, #92	; 0x5c
   24094:	bne	24208 <error@@Base+0x1464>
   24098:	ldrb	r3, [sl, #1]
   2409c:	add	r0, sp, #16
   240a0:	strb	r5, [sp, #17]
   240a4:	strb	r3, [sp, #16]
   240a8:	bl	2387c <error@@Base+0xad8>
   240ac:	ldrb	r3, [sl, #2]!
   240b0:	b	24044 <error@@Base+0x12a0>
   240b4:	bl	1fd38 <pclose@plt+0xe8f4>
   240b8:	orrs	r3, r0, r1
   240bc:	beq	240dc <error@@Base+0x1338>
   240c0:	bl	13a14 <pclose@plt+0x25d0>
   240c4:	cmp	r0, #1
   240c8:	sbcs	r3, r1, #0
   240cc:	blt	240dc <error@@Base+0x1338>
   240d0:	bl	1fafc <pclose@plt+0xe6b8>
   240d4:	orrs	r3, r0, r1
   240d8:	bne	24040 <error@@Base+0x129c>
   240dc:	mov	r0, sl
   240e0:	bl	2381c <error@@Base+0xa78>
   240e4:	mov	sl, r0
   240e8:	ldrb	r3, [sl, #1]!
   240ec:	b	24044 <error@@Base+0x12a0>
   240f0:	ldrb	r3, [sl, #1]
   240f4:	add	r0, sl, #1
   240f8:	cmp	r3, #0
   240fc:	beq	2404c <error@@Base+0x12a8>
   24100:	add	r1, sp, #24
   24104:	str	r3, [sp, #4]
   24108:	str	r5, [r1, #-12]!
   2410c:	bl	23de4 <error@@Base+0x1040>
   24110:	ldr	r3, [sp, #4]
   24114:	sub	r3, r3, #66	; 0x42
   24118:	mov	sl, r0
   2411c:	ldr	r0, [sp, #12]
   24120:	cmp	r3, #54	; 0x36
   24124:	ldrls	pc, [pc, r3, lsl #2]
   24128:	b	240dc <error@@Base+0x1338>
   2412c:	andeq	r4, r2, r0, lsr #5
   24130:	ldrdeq	r4, [r2], -ip
   24134:			; <UNDEFINED> instruction: 0x000242b4
   24138:	ldrdeq	r4, [r2], -ip
   2413c:	ldrdeq	r4, [r2], -ip
   24140:	ldrdeq	r4, [r2], -ip
   24144:	ldrdeq	r4, [r2], -ip
   24148:	ldrdeq	r4, [r2], -ip
   2414c:	ldrdeq	r4, [r2], -ip
   24150:	ldrdeq	r4, [r2], -ip
   24154:			; <UNDEFINED> instruction: 0x000242b4
   24158:	ldrdeq	r4, [r2], -ip
   2415c:	ldrdeq	r4, [r2], -ip
   24160:	ldrdeq	r4, [r2], -ip
   24164:	strheq	r4, [r2], -r4	; <UNPREDICTABLE>
   24168:	ldrdeq	r4, [r2], -ip
   2416c:	ldrdeq	r4, [r2], -ip
   24170:	ldrdeq	r4, [r2], -ip
   24174:	ldrdeq	r4, [r2], -ip
   24178:	ldrdeq	r4, [r2], -ip
   2417c:	ldrdeq	r4, [r2], -ip
   24180:	ldrdeq	r4, [r2], -ip
   24184:	ldrdeq	r4, [r2], -ip
   24188:	ldrdeq	r4, [r2], -ip
   2418c:	ldrdeq	r4, [r2], -ip
   24190:	ldrdeq	r4, [r2], -ip
   24194:	ldrdeq	r4, [r2], -ip
   24198:	ldrdeq	r4, [r2], -ip
   2419c:	ldrdeq	r4, [r2], -ip
   241a0:	ldrdeq	r4, [r2], -ip
   241a4:	ldrdeq	r4, [r2], -ip
   241a8:	ldrdeq	r4, [r2], -ip
   241ac:	strdeq	r4, [r2], -r0
   241b0:	andeq	r4, r2, r4, lsl #6
   241b4:	andeq	r4, r2, r4, lsl r3
   241b8:	andeq	r4, r2, ip, lsl r3
   241bc:	andeq	r4, r2, r4, lsr #6
   241c0:	ldrdeq	r4, [r2], -ip
   241c4:	ldrdeq	r4, [r2], -ip
   241c8:	ldrdeq	r4, [r2], -ip
   241cc:	ldrdeq	r4, [r2], -ip
   241d0:	ldrdeq	r4, [r2], -ip
   241d4:	andeq	r4, r2, r4, lsl r3
   241d8:	andeq	r4, r2, ip, asr #6
   241dc:	andeq	r4, r2, ip, ror #6
   241e0:	ldrdeq	r4, [r2], -ip
   241e4:	andeq	r4, r2, r4, lsl #7
   241e8:	ldrdeq	r4, [r2], -ip
   241ec:	ldrdeq	r4, [r2], -ip
   241f0:	andeq	r4, r2, r0, lsr #5
   241f4:	ldrdeq	r4, [r2], -ip
   241f8:	ldrdeq	r4, [r2], -ip
   241fc:	ldrdeq	r4, [r2], -ip
   24200:	ldrdeq	r4, [r2], -ip
   24204:	andeq	r4, r2, r4, ror r2
   24208:	add	r0, sp, #16
   2420c:	strb	r3, [sp, #16]
   24210:	strb	r5, [sp, #17]
   24214:	bl	2387c <error@@Base+0xad8>
   24218:	ldrb	r3, [sl, #1]!
   2421c:	b	24044 <error@@Base+0x12a0>
   24220:	ldrb	r3, [sl, #1]
   24224:	add	r0, sl, #1
   24228:	cmp	r3, #0
   2422c:	beq	2404c <error@@Base+0x12a8>
   24230:	add	r1, sp, #24
   24234:	str	r3, [sp, #4]
   24238:	str	r5, [r1, #-12]!
   2423c:	bl	23de4 <error@@Base+0x1040>
   24240:	ldr	r3, [sp, #4]
   24244:	ldr	r1, [sp, #12]
   24248:	mov	sl, r0
   2424c:	mov	r0, r3
   24250:	bl	23954 <error@@Base+0xbb0>
   24254:	b	24040 <error@@Base+0x129c>
   24258:	ldr	r0, [pc, #376]	; 243d8 <error@@Base+0x1634>
   2425c:	b	24070 <error@@Base+0x12cc>
   24260:	ldr	r0, [pc, #372]	; 243dc <error@@Base+0x1638>
   24264:	b	24070 <error@@Base+0x12cc>
   24268:	ldr	r6, [pc, #348]	; 243cc <error@@Base+0x1628>
   2426c:	add	r4, r6, #4
   24270:	b	2404c <error@@Base+0x12a8>
   24274:	bl	2726c <error@@Base+0x44c8>
   24278:	cmp	r0, #0
   2427c:	bne	240dc <error@@Base+0x1338>
   24280:	ldr	r3, [pc, #344]	; 243e0 <error@@Base+0x163c>
   24284:	ldr	r0, [r3]
   24288:	bl	1c8bc <pclose@plt+0xb478>
   2428c:	adds	r0, r0, #0
   24290:	movne	r0, #1
   24294:	cmp	r0, #0
   24298:	bne	24040 <error@@Base+0x129c>
   2429c:	b	240dc <error@@Base+0x1338>
   242a0:	bl	13a14 <pclose@plt+0x25d0>
   242a4:	and	r0, r0, r1
   242a8:	adds	r0, r0, #1
   242ac:	movne	r0, #1
   242b0:	b	24294 <error@@Base+0x14f0>
   242b4:	ldr	r3, [r9]
   242b8:	cmp	r3, #0
   242bc:	beq	240dc <error@@Base+0x1338>
   242c0:	bl	13a14 <pclose@plt+0x25d0>
   242c4:	mvn	r3, #0
   242c8:	mvn	r2, #0
   242cc:	cmp	r1, r3
   242d0:	cmpeq	r0, r2
   242d4:	bne	24040 <error@@Base+0x129c>
   242d8:	b	240dc <error@@Base+0x1338>
   242dc:	ldr	r0, [r6]
   242e0:	cmp	r0, r4
   242e4:	movls	r0, #0
   242e8:	movhi	r0, #1
   242ec:	b	24294 <error@@Base+0x14f0>
   242f0:	bl	238d4 <error@@Base+0xb30>
   242f4:	and	r0, r0, r1
   242f8:	adds	r0, r0, #1
   242fc:	movne	r0, #1
   24300:	b	24294 <error@@Base+0x14f0>
   24304:	ldr	r0, [fp]
   24308:	adds	r0, r0, #0
   2430c:	movne	r0, #1
   24310:	b	24294 <error@@Base+0x14f0>
   24314:	ldr	r0, [r9]
   24318:	b	24294 <error@@Base+0x14f0>
   2431c:	bl	1be60 <pclose@plt+0xaa1c>
   24320:	b	24294 <error@@Base+0x14f0>
   24324:	ldr	r3, [pc, #180]	; 243e0 <error@@Base+0x163c>
   24328:	ldr	r0, [r3]
   2432c:	bl	1ca34 <pclose@plt+0xb5f0>
   24330:	ldrb	r3, [r0]
   24334:	rsbs	r3, r3, #45	; 0x2d
   24338:	ldrbeq	r3, [r0, #1]
   2433c:	rsbeq	r3, r3, #0
   24340:	adds	r0, r3, #0
   24344:	movne	r0, #1
   24348:	b	24294 <error@@Base+0x14f0>
   2434c:	bl	2726c <error@@Base+0x44c8>
   24350:	cmp	r0, #0
   24354:	beq	243b0 <error@@Base+0x160c>
   24358:	bl	2726c <error@@Base+0x44c8>
   2435c:	cmp	r0, #1
   24360:	movle	r0, #0
   24364:	movgt	r0, #1
   24368:	b	24294 <error@@Base+0x14f0>
   2436c:	bl	2726c <error@@Base+0x44c8>
   24370:	cmp	r0, #0
   24374:	bne	24040 <error@@Base+0x129c>
   24378:	ldr	r3, [pc, #100]	; 243e4 <error@@Base+0x1640>
   2437c:	ldr	r0, [r3]
   24380:	b	24294 <error@@Base+0x14f0>
   24384:	bl	238d4 <error@@Base+0xb30>
   24388:	mvn	r3, #0
   2438c:	mvn	r2, #0
   24390:	cmp	r1, r3
   24394:	cmpeq	r0, r2
   24398:	beq	240dc <error@@Base+0x1338>
   2439c:	bl	13a14 <pclose@plt+0x25d0>
   243a0:	cmp	r0, #1
   243a4:	sbcs	r3, r1, #0
   243a8:	bge	24040 <error@@Base+0x129c>
   243ac:	b	240dc <error@@Base+0x1338>
   243b0:	bl	1c930 <pclose@plt+0xb4ec>
   243b4:	cmp	r0, #1
   243b8:	movle	r0, #0
   243bc:	movgt	r0, #1
   243c0:	b	24294 <error@@Base+0x14f0>
   243c4:	bl	111bc <__stack_chk_fail@plt>
   243c8:			; <UNDEFINED> instruction: 0x0003ddb0
   243cc:	andeq	r3, r4, r4, ror #1
   243d0:	andeq	r3, r4, r8, lsl sl
   243d4:	andeq	r3, r4, r8, lsl #20
   243d8:	andeq	r3, r4, r8, ror #1
   243dc:	andeq	fp, r2, ip, lsr sp
   243e0:	andeq	pc, r3, r0, lsl #23
   243e4:	andeq	r3, r4, ip, ror r9
   243e8:	push	{r4, r5, r6, lr}
   243ec:	ldr	r0, [pc, #100]	; 24458 <error@@Base+0x16b4>
   243f0:	bl	11b20 <pclose@plt+0x6dc>
   243f4:	ldr	r3, [pc, #96]	; 2445c <error@@Base+0x16b8>
   243f8:	ldr	r4, [pc, #96]	; 24460 <error@@Base+0x16bc>
   243fc:	ldr	r6, [pc, #96]	; 24464 <error@@Base+0x16c0>
   24400:	ldr	r2, [r3]
   24404:	add	r3, r4, #60	; 0x3c
   24408:	cmp	r2, #0
   2440c:	ldr	r5, [pc, #84]	; 24468 <error@@Base+0x16c4>
   24410:	str	r0, [r6]
   24414:	movne	r0, r4
   24418:	moveq	r0, r3
   2441c:	bl	11b20 <pclose@plt+0x6dc>
   24420:	str	r0, [r6, #4]
   24424:	add	r0, r4, #192	; 0xc0
   24428:	bl	11b20 <pclose@plt+0x6dc>
   2442c:	str	r0, [r6, #8]
   24430:	add	r0, r4, #296	; 0x128
   24434:	bl	11b20 <pclose@plt+0x6dc>
   24438:	str	r0, [r5]
   2443c:	add	r0, r4, #380	; 0x17c
   24440:	bl	11b20 <pclose@plt+0x6dc>
   24444:	str	r0, [r5, #4]
   24448:	add	r0, r4, #460	; 0x1cc
   2444c:	bl	11b20 <pclose@plt+0x6dc>
   24450:	str	r0, [r5, #8]
   24454:	pop	{r4, r5, r6, pc}
   24458:	andeq	ip, r2, r0, ror #24
   2445c:	andeq	r2, r4, r8, asr #22
   24460:	ldrdeq	ip, [r2], -r4
   24464:	andeq	r3, r4, r4, lsr #21
   24468:	andeq	pc, r3, ip, lsr fp	; <UNPREDICTABLE>
   2446c:	ldrb	r2, [r0]
   24470:	ldr	r3, [pc, #24]	; 24490 <error@@Base+0x16ec>
   24474:	cmp	r2, #0
   24478:	add	r2, r3, #4
   2447c:	str	r2, [r3]
   24480:	beq	24488 <error@@Base+0x16e4>
   24484:	b	23fe8 <error@@Base+0x1244>
   24488:	ldr	r0, [pc, #4]	; 24494 <error@@Base+0x16f0>
   2448c:	bx	lr
   24490:	andeq	r3, r4, r4, ror #1
   24494:	andeq	fp, r2, ip, lsr sp
   24498:	ldr	r2, [pc, #40]	; 244c8 <error@@Base+0x1724>
   2449c:	ldr	r3, [pc, #40]	; 244cc <error@@Base+0x1728>
   244a0:	ldr	r0, [r2]
   244a4:	add	r2, r3, #4
   244a8:	str	r2, [r3]
   244ac:	ldrb	r3, [r0]
   244b0:	cmp	r3, #0
   244b4:	bne	244c0 <error@@Base+0x171c>
   244b8:	ldr	r0, [pc, #16]	; 244d0 <error@@Base+0x172c>
   244bc:	bx	lr
   244c0:	mov	r1, #0
   244c4:	b	23fe8 <error@@Base+0x1244>
   244c8:	andeq	pc, r3, ip, lsr fp	; <UNPREDICTABLE>
   244cc:	andeq	r3, r4, r4, ror #1
   244d0:	andeq	fp, r2, ip, lsr sp
   244d4:	ldr	r2, [pc, #132]	; 24560 <error@@Base+0x17bc>
   244d8:	ldr	r3, [pc, #132]	; 24564 <error@@Base+0x17c0>
   244dc:	push	{r4, lr}
   244e0:	ldr	r3, [r3]
   244e4:	ldr	r4, [r2]
   244e8:	cmp	r3, #0
   244ec:	clzne	r4, r4
   244f0:	lsrne	r4, r4, #5
   244f4:	bl	143c0 <pclose@plt+0x2f7c>
   244f8:	ldr	ip, [pc, #104]	; 24568 <error@@Base+0x17c4>
   244fc:	ldr	r1, [pc, #104]	; 2456c <error@@Base+0x17c8>
   24500:	ldr	r2, [pc, #104]	; 24570 <error@@Base+0x17cc>
   24504:	tst	r0, #8
   24508:	ldreq	r3, [pc, #100]	; 24574 <error@@Base+0x17d0>
   2450c:	ldrne	r3, [pc, #100]	; 24578 <error@@Base+0x17d4>
   24510:	ldreq	r0, [r3, r4, lsl #2]
   24514:	ldrne	r0, [r3, #4]
   24518:	ldr	r3, [pc, #92]	; 2457c <error@@Base+0x17d8>
   2451c:	ldrb	r4, [r0]
   24520:	add	lr, r3, #4
   24524:	str	lr, [r3]
   24528:	cmp	r4, #0
   2452c:	ldr	r3, [ip]
   24530:	ldreq	r0, [pc, #72]	; 24580 <error@@Base+0x17dc>
   24534:	ldr	ip, [r1]
   24538:	ldr	r1, [r2]
   2453c:	beq	24550 <error@@Base+0x17ac>
   24540:	sub	r3, r3, ip
   24544:	sub	r1, r3, r1
   24548:	sub	r1, r1, #2
   2454c:	bl	23fe8 <error@@Base+0x1244>
   24550:	ldr	r3, [pc, #44]	; 24584 <error@@Base+0x17e0>
   24554:	mov	r2, #0
   24558:	str	r2, [r3]
   2455c:	pop	{r4, pc}
   24560:	andeq	r3, r4, r8, ror #20
   24564:	andeq	r2, r4, r8, asr #22
   24568:	andeq	r3, r4, r8, lsr #19
   2456c:	muleq	r4, r0, r9
   24570:	andeq	r3, r4, ip, lsr #19
   24574:	andeq	r3, r4, r4, lsr #21
   24578:	andeq	pc, r3, ip, lsr fp	; <UNPREDICTABLE>
   2457c:	andeq	r3, r4, r4, ror #1
   24580:	andeq	fp, r2, ip, lsr sp
   24584:	andeq	r3, r4, ip, ror r9
   24588:	ldr	r1, [pc, #80]	; 245e0 <error@@Base+0x183c>
   2458c:	push	{r4, lr}
   24590:	ldr	r0, [r1, #8]
   24594:	ldr	r3, [pc, #72]	; 245e4 <error@@Base+0x1840>
   24598:	ldr	r1, [pc, #72]	; 245e8 <error@@Base+0x1844>
   2459c:	ldrb	lr, [r0]
   245a0:	ldr	r2, [pc, #68]	; 245ec <error@@Base+0x1848>
   245a4:	ldr	ip, [pc, #68]	; 245f0 <error@@Base+0x184c>
   245a8:	cmp	lr, #0
   245ac:	add	lr, r3, #4
   245b0:	ldr	r4, [r1]
   245b4:	ldr	r2, [r2]
   245b8:	str	lr, [r3]
   245bc:	ldr	r1, [ip]
   245c0:	bne	245cc <error@@Base+0x1828>
   245c4:	ldr	r0, [pc, #40]	; 245f4 <error@@Base+0x1850>
   245c8:	pop	{r4, pc}
   245cc:	sub	r2, r2, r4
   245d0:	sub	r1, r2, r1
   245d4:	sub	r1, r1, #2
   245d8:	pop	{r4, lr}
   245dc:	b	23fe8 <error@@Base+0x1244>
   245e0:	andeq	pc, r3, ip, lsr fp	; <UNPREDICTABLE>
   245e4:	andeq	r3, r4, r4, ror #1
   245e8:	muleq	r4, r0, r9
   245ec:	andeq	r3, r4, r8, lsr #19
   245f0:	andeq	r3, r4, ip, lsr #19
   245f4:	andeq	fp, r2, ip, lsr sp
   245f8:	push	{r4, r5, r6, r7, r8, lr}
   245fc:	sub	sp, sp, #8
   24600:	ldr	r7, [pc, #300]	; 24734 <error@@Base+0x1990>
   24604:	subs	r4, r1, #0
   24608:	mov	r5, r0
   2460c:	ldr	r3, [r7]
   24610:	mov	r8, r2
   24614:	str	r3, [sp, #4]
   24618:	beq	2470c <error@@Base+0x1968>
   2461c:	mov	r2, r0
   24620:	mov	r1, r8
   24624:	mov	r0, r4
   24628:	bl	230b0 <error@@Base+0x30c>
   2462c:	cmp	r0, #0
   24630:	blt	24728 <error@@Base+0x1984>
   24634:	ldr	r0, [r5, #4]
   24638:	cmp	r0, #0
   2463c:	beq	2464c <error@@Base+0x18a8>
   24640:	bl	11144 <free@plt>
   24644:	mov	r3, #0
   24648:	str	r3, [r5, #4]
   2464c:	mov	r0, r4
   24650:	bl	112dc <strlen@plt>
   24654:	add	r1, r0, #1
   24658:	mov	r0, #1
   2465c:	bl	11b0c <pclose@plt+0x6c8>
   24660:	mov	r1, r4
   24664:	str	r0, [r5, #4]
   24668:	bl	11228 <strcpy@plt>
   2466c:	add	r6, sp, #8
   24670:	str	r8, [r5, #8]
   24674:	mov	r0, r4
   24678:	str	r4, [r6, #-8]!
   2467c:	bl	112dc <strlen@plt>
   24680:	add	r5, r4, r0
   24684:	b	246a8 <error@@Base+0x1904>
   24688:	mov	r2, r5
   2468c:	mov	r1, #1
   24690:	mov	r0, r6
   24694:	bl	1504c <pclose@plt+0x3c08>
   24698:	bl	11330 <iswupper@plt>
   2469c:	cmp	r0, #0
   246a0:	bne	246e4 <error@@Base+0x1940>
   246a4:	ldr	r4, [sp]
   246a8:	cmp	r5, r4
   246ac:	bhi	24688 <error@@Base+0x18e4>
   246b0:	ldr	r2, [pc, #128]	; 24738 <error@@Base+0x1994>
   246b4:	ldr	r3, [pc, #128]	; 2473c <error@@Base+0x1998>
   246b8:	mov	r1, #0
   246bc:	ldr	r2, [r2]
   246c0:	str	r1, [r3, #4]
   246c4:	mov	r0, #0
   246c8:	str	r2, [r3]
   246cc:	ldr	r2, [sp, #4]
   246d0:	ldr	r3, [r7]
   246d4:	cmp	r2, r3
   246d8:	bne	24730 <error@@Base+0x198c>
   246dc:	add	sp, sp, #8
   246e0:	pop	{r4, r5, r6, r7, r8, pc}
   246e4:	ldr	r2, [pc, #76]	; 24738 <error@@Base+0x1994>
   246e8:	ldr	r3, [pc, #76]	; 2473c <error@@Base+0x1998>
   246ec:	mov	r1, #1
   246f0:	ldr	r2, [r2]
   246f4:	str	r1, [r3, #4]
   246f8:	cmp	r2, #2
   246fc:	movne	r0, #0
   24700:	strne	r0, [r3]
   24704:	bne	246cc <error@@Base+0x1928>
   24708:	b	246c4 <error@@Base+0x1920>
   2470c:	ldr	r0, [r0, #4]
   24710:	str	r4, [r5]
   24714:	cmp	r0, #0
   24718:	beq	2466c <error@@Base+0x18c8>
   2471c:	bl	11144 <free@plt>
   24720:	str	r4, [r5, #4]
   24724:	b	2466c <error@@Base+0x18c8>
   24728:	mvn	r0, #0
   2472c:	b	246cc <error@@Base+0x1928>
   24730:	bl	111bc <__stack_chk_fail@plt>
   24734:			; <UNDEFINED> instruction: 0x0003ddb0
   24738:	andeq	r3, r4, r4, lsl sl
   2473c:	andeq	r3, r4, r8, ror #17
   24740:	push	{r4, lr}
   24744:	ldr	r0, [r0]
   24748:	bl	231dc <error@@Base+0x438>
   2474c:	clz	r0, r0
   24750:	lsr	r0, r0, #5
   24754:	pop	{r4, pc}
   24758:	push	{r4, r5, r6, r7, r8, lr}
   2475c:	ldr	r4, [r1]
   24760:	cmp	r4, #0
   24764:	beq	247d0 <error@@Base+0x1a2c>
   24768:	ldr	r3, [r4]
   2476c:	ldr	r2, [r4, #4]
   24770:	cmp	r2, r3
   24774:	lslge	r6, r3, #1
   24778:	blt	247c8 <error@@Base+0x1a24>
   2477c:	mov	r5, r1
   24780:	mov	r7, r0
   24784:	mov	r1, #16
   24788:	mov	r0, #1
   2478c:	bl	11b0c <pclose@plt+0x6c8>
   24790:	mov	r1, #40	; 0x28
   24794:	mov	r4, r0
   24798:	mov	r0, r6
   2479c:	bl	11b0c <pclose@plt+0x6c8>
   247a0:	mov	r3, #0
   247a4:	str	r3, [r4, #8]
   247a8:	ldr	r2, [r5]
   247ac:	str	r6, [r4]
   247b0:	cmp	r2, r3
   247b4:	str	r3, [r4, #4]
   247b8:	str	r0, [r4, #12]
   247bc:	strne	r4, [r2, #8]
   247c0:	streq	r4, [r7]
   247c4:	str	r4, [r5]
   247c8:	mov	r0, r4
   247cc:	pop	{r4, r5, r6, r7, r8, pc}
   247d0:	mov	r6, #1
   247d4:	b	2477c <error@@Base+0x19d8>
   247d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   247dc:	mov	sl, r0
   247e0:	ldr	r4, [r0, #8]
   247e4:	mov	r5, r1
   247e8:	cmp	r4, #0
   247ec:	beq	24a68 <error@@Base+0x1cc4>
   247f0:	ldrd	r6, [r1]
   247f4:	ldrd	r0, [r4, #24]
   247f8:	cmp	r6, r0
   247fc:	sbcs	r3, r7, r1
   24800:	bge	24828 <error@@Base+0x1a84>
   24804:	ldrd	r2, [r5, #8]
   24808:	cmp	r0, r2
   2480c:	sbcs	r3, r1, r3
   24810:	strdlt	r0, [r5, #8]
   24814:	ldr	r3, [r4, #4]
   24818:	cmp	r3, #0
   2481c:	beq	249b8 <error@@Base+0x1c14>
   24820:	mov	r4, r3
   24824:	b	247f4 <error@@Base+0x1a50>
   24828:	ldrd	r8, [r4, #32]
   2482c:	cmp	r6, r8
   24830:	sbcs	r3, r7, r9
   24834:	bge	24854 <error@@Base+0x1ab0>
   24838:	ldrd	r2, [r5, #8]
   2483c:	mov	r6, r8
   24840:	mov	r7, r9
   24844:	cmp	r8, r2
   24848:	sbcs	r3, r9, r3
   2484c:	strd	r8, [r5]
   24850:	popge	{r4, r5, r6, r7, r8, r9, sl, pc}
   24854:	ldr	r3, [r4, #8]
   24858:	cmp	r3, #0
   2485c:	bne	24820 <error@@Base+0x1a7c>
   24860:	ldrd	r0, [r4, #24]
   24864:	cmp	r6, r0
   24868:	sbcs	r3, r7, r1
   2486c:	blt	249b8 <error@@Base+0x1c14>
   24870:	cmp	r9, r7
   24874:	cmpeq	r8, r6
   24878:	beq	24aac <error@@Base+0x1d08>
   2487c:	ldr	ip, [r4, #16]
   24880:	cmp	ip, #0
   24884:	beq	2489c <error@@Base+0x1af8>
   24888:	ldrd	r0, [r5, #8]
   2488c:	ldrd	r2, [ip, #24]
   24890:	cmp	r1, r3
   24894:	cmpeq	r0, r2
   24898:	beq	24a2c <error@@Base+0x1c88>
   2489c:	add	r1, sl, #4
   248a0:	mov	r0, sl
   248a4:	bl	24758 <error@@Base+0x19b4>
   248a8:	ldr	r2, [r4, #16]
   248ac:	cmp	r2, #0
   248b0:	ldr	r3, [r0, #4]
   248b4:	ldr	ip, [r0, #12]
   248b8:	add	r1, r3, #1
   248bc:	add	r3, r3, r3, lsl #2
   248c0:	str	r1, [r0, #4]
   248c4:	add	ip, ip, r3, lsl #3
   248c8:	str	ip, [r4, #8]
   248cc:	strne	r2, [ip, #16]
   248d0:	ldrne	r3, [r4, #16]
   248d4:	str	r4, [ip, #12]
   248d8:	strne	ip, [r3, #12]
   248dc:	str	ip, [r4, #16]
   248e0:	mov	r6, #1
   248e4:	ldm	r5, {r0, r1, r2, r3}
   248e8:	add	lr, ip, #24
   248ec:	str	r6, [ip, #20]
   248f0:	ldr	r5, [r4, #20]
   248f4:	str	r4, [ip]
   248f8:	cmp	r5, #0
   248fc:	stm	lr, {r0, r1, r2, r3}
   24900:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   24904:	mov	lr, #0
   24908:	ldr	r3, [r4]
   2490c:	ldr	r2, [r3, #4]
   24910:	cmp	r2, r4
   24914:	mov	r1, r2
   24918:	ldreq	r1, [r3, #8]
   2491c:	cmp	r1, #0
   24920:	beq	24930 <error@@Base+0x1b8c>
   24924:	ldr	r0, [r1, #20]
   24928:	cmp	r0, #0
   2492c:	bne	24a3c <error@@Base+0x1c98>
   24930:	ldr	r1, [r4, #8]
   24934:	cmp	r2, r4
   24938:	cmpeq	r1, ip
   2493c:	beq	24b34 <error@@Base+0x1d90>
   24940:	ldr	r2, [r4, #4]
   24944:	cmp	r2, ip
   24948:	beq	24af8 <error@@Base+0x1d54>
   2494c:	ldr	r2, [ip]
   24950:	ldr	r1, [r2, #4]
   24954:	ldr	r3, [r2]
   24958:	mov	r0, #0
   2495c:	cmp	ip, r1
   24960:	mov	r1, #1
   24964:	str	r0, [r2, #20]
   24968:	ldr	r2, [r3]
   2496c:	str	r1, [r3, #20]
   24970:	beq	24ab8 <error@@Base+0x1d14>
   24974:	ldr	r1, [r3, #8]
   24978:	cmp	r2, #0
   2497c:	ldr	r0, [r1, #4]
   24980:	streq	r1, [sl, #8]
   24984:	beq	24998 <error@@Base+0x1bf4>
   24988:	ldr	ip, [r2, #4]
   2498c:	cmp	r3, ip
   24990:	streq	r1, [r2, #4]
   24994:	strne	r1, [r2, #8]
   24998:	cmp	r0, #0
   2499c:	str	r3, [r1, #4]
   249a0:	str	r0, [r3, #8]
   249a4:	str	r2, [r1]
   249a8:	str	r1, [r3]
   249ac:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   249b0:	str	r3, [r0]
   249b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   249b8:	ldrd	r8, [r5, #8]
   249bc:	cmp	r9, r1
   249c0:	cmpeq	r8, r0
   249c4:	beq	24aa4 <error@@Base+0x1d00>
   249c8:	ldr	r1, [r4, #12]
   249cc:	cmp	r1, #0
   249d0:	beq	249e4 <error@@Base+0x1c40>
   249d4:	ldrd	r2, [r1, #32]
   249d8:	cmp	r3, r7
   249dc:	cmpeq	r2, r6
   249e0:	beq	24a34 <error@@Base+0x1c90>
   249e4:	add	r1, sl, #4
   249e8:	mov	r0, sl
   249ec:	bl	24758 <error@@Base+0x19b4>
   249f0:	ldr	r2, [r4, #12]
   249f4:	cmp	r2, #0
   249f8:	ldr	r3, [r0, #4]
   249fc:	ldr	ip, [r0, #12]
   24a00:	add	r1, r3, #1
   24a04:	add	r3, r3, r3, lsl #2
   24a08:	str	r1, [r0, #4]
   24a0c:	add	ip, ip, r3, lsl #3
   24a10:	str	ip, [r4, #4]
   24a14:	strne	r2, [ip, #12]
   24a18:	ldrne	r3, [r4, #12]
   24a1c:	str	r4, [ip, #16]
   24a20:	strne	ip, [r3, #16]
   24a24:	str	ip, [r4, #12]
   24a28:	b	248e0 <error@@Base+0x1b3c>
   24a2c:	strd	r6, [ip, #24]
   24a30:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24a34:	strd	r8, [r1, #32]
   24a38:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24a3c:	str	lr, [r4, #20]
   24a40:	ldr	r4, [r3]
   24a44:	str	lr, [r1, #20]
   24a48:	cmp	r4, #0
   24a4c:	str	r6, [r3, #20]
   24a50:	beq	24b60 <error@@Base+0x1dbc>
   24a54:	ldr	r2, [r4, #20]
   24a58:	mov	ip, r3
   24a5c:	cmp	r2, #0
   24a60:	bne	24908 <error@@Base+0x1b64>
   24a64:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24a68:	add	r1, r0, #4
   24a6c:	bl	24758 <error@@Base+0x19b4>
   24a70:	mov	r4, r0
   24a74:	ldm	r5, {r0, r1, r2, r3}
   24a78:	ldr	lr, [r4, #4]
   24a7c:	ldr	ip, [r4, #12]
   24a80:	add	r5, lr, #1
   24a84:	add	lr, lr, lr, lsl #2
   24a88:	str	r5, [r4, #4]
   24a8c:	add	ip, ip, lr, lsl #3
   24a90:	add	lr, ip, #24
   24a94:	stm	lr, {r0, r1, r2, r3}
   24a98:	str	ip, [sl, #8]
   24a9c:	str	ip, [sl, #12]
   24aa0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24aa4:	strd	r6, [r4, #24]
   24aa8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24aac:	ldrd	r2, [r5, #8]
   24ab0:	strd	r2, [r4, #32]
   24ab4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24ab8:	ldr	r1, [r3, #4]
   24abc:	cmp	r2, r0
   24ac0:	ldr	r0, [r1, #8]
   24ac4:	streq	r1, [sl, #8]
   24ac8:	beq	24adc <error@@Base+0x1d38>
   24acc:	ldr	ip, [r2, #8]
   24ad0:	cmp	r3, ip
   24ad4:	streq	r1, [r2, #8]
   24ad8:	strne	r1, [r2, #4]
   24adc:	cmp	r0, #0
   24ae0:	str	r3, [r1, #8]
   24ae4:	str	r0, [r3, #4]
   24ae8:	str	r2, [r1]
   24aec:	str	r1, [r3]
   24af0:	bne	249b0 <error@@Base+0x1c0c>
   24af4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24af8:	ldr	r2, [r3, #8]
   24afc:	cmp	r2, r4
   24b00:	bne	2494c <error@@Base+0x1ba8>
   24b04:	ldr	r2, [ip, #8]
   24b08:	str	ip, [r3, #8]
   24b0c:	cmp	r2, #0
   24b10:	str	r4, [ip, #8]
   24b14:	str	r2, [r4, #4]
   24b18:	str	r3, [ip]
   24b1c:	moveq	r2, ip
   24b20:	str	ip, [r4]
   24b24:	strne	r4, [r2]
   24b28:	mov	ip, r4
   24b2c:	ldrne	r2, [r4]
   24b30:	b	24950 <error@@Base+0x1bac>
   24b34:	ldr	r2, [r1, #4]
   24b38:	str	r1, [r3, #4]
   24b3c:	str	r4, [r1, #4]
   24b40:	ldr	ip, [ip, #4]
   24b44:	cmp	r2, #0
   24b48:	str	r2, [r4, #8]
   24b4c:	str	r3, [r1]
   24b50:	str	r1, [r4]
   24b54:	strne	r4, [r2]
   24b58:	ldr	r2, [ip]
   24b5c:	b	24950 <error@@Base+0x1bac>
   24b60:	str	r4, [r3, #20]
   24b64:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24b68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24b6c:	sub	sp, sp, #68	; 0x44
   24b70:	add	r3, r2, r3
   24b74:	str	r3, [sp, #20]
   24b78:	ldr	r3, [pc, #392]	; 24d08 <error@@Base+0x1f64>
   24b7c:	mov	r8, r2
   24b80:	str	r2, [sp, #24]
   24b84:	ldr	r3, [r3]
   24b88:	ldr	r2, [pc, #380]	; 24d0c <error@@Base+0x1f68>
   24b8c:	ldr	ip, [sp, #104]	; 0x68
   24b90:	sub	r9, r2, #8
   24b94:	str	r3, [sp, #60]	; 0x3c
   24b98:	ldr	r2, [sp, #108]	; 0x6c
   24b9c:	ldr	r3, [sp, #112]	; 0x70
   24ba0:	mov	r6, r0
   24ba4:	mov	r7, r1
   24ba8:	str	ip, [sp, #28]
   24bac:	str	r2, [sp, #36]	; 0x24
   24bb0:	str	r3, [sp, #32]
   24bb4:	ldr	r4, [sp, #36]	; 0x24
   24bb8:	ldr	r2, [sp, #32]
   24bbc:	cmp	r2, #0
   24bc0:	cmpne	r4, #0
   24bc4:	beq	24ce0 <error@@Base+0x1f3c>
   24bc8:	ldr	ip, [sp, #24]
   24bcc:	ldr	r1, [sp, #28]
   24bd0:	sub	r4, r4, ip
   24bd4:	add	r5, r4, #1
   24bd8:	ldr	r3, [r1, r4, lsl #2]
   24bdc:	sub	fp, r2, ip
   24be0:	adds	r0, r6, r3
   24be4:	add	r4, r1, r4, lsl #2
   24be8:	adc	r1, r7, r3, asr #31
   24bec:	cmp	fp, r5
   24bf0:	strd	r0, [sp, #40]	; 0x28
   24bf4:	blt	24c90 <error@@Base+0x1eec>
   24bf8:	add	sl, fp, #1
   24bfc:	b	24c24 <error@@Base+0x1e80>
   24c00:	cmp	fp, r5
   24c04:	ble	24c18 <error@@Base+0x1e74>
   24c08:	ldr	r1, [r4]
   24c0c:	adds	r2, r6, r1
   24c10:	adc	r3, r7, r1, asr #31
   24c14:	strd	r2, [sp, #40]	; 0x28
   24c18:	add	r5, r5, #1
   24c1c:	cmp	r5, sl
   24c20:	beq	24c8c <error@@Base+0x1ee8>
   24c24:	mov	r3, r4
   24c28:	ldr	ip, [r4], #4
   24c2c:	ldr	r1, [r3, #4]
   24c30:	add	r2, ip, #1
   24c34:	sub	r3, fp, r5
   24c38:	clz	r3, r3
   24c3c:	lsr	r3, r3, #5
   24c40:	cmp	r1, r2
   24c44:	orrne	r3, r3, #1
   24c48:	cmp	r3, #0
   24c4c:	beq	24c18 <error@@Base+0x1e74>
   24c50:	adds	r2, r6, ip
   24c54:	adc	r3, r7, ip, asr #31
   24c58:	adds	r0, r2, #1
   24c5c:	adc	r1, r3, #0
   24c60:	mov	r2, r0
   24c64:	mov	r3, r1
   24c68:	strd	r0, [sp, #48]	; 0x30
   24c6c:	ldrd	r0, [sp, #40]	; 0x28
   24c70:	cmp	r0, r2
   24c74:	sbcs	r3, r1, r3
   24c78:	bge	24c00 <error@@Base+0x1e5c>
   24c7c:	add	r1, sp, #40	; 0x28
   24c80:	ldr	r0, [pc, #132]	; 24d0c <error@@Base+0x1f68>
   24c84:	bl	247d8 <error@@Base+0x1a34>
   24c88:	b	24c00 <error@@Base+0x1e5c>
   24c8c:	ldr	r2, [sp, #32]
   24c90:	cmp	r8, r2
   24c94:	bcc	24cfc <error@@Base+0x1f58>
   24c98:	ldr	r3, [sp, #20]
   24c9c:	cmp	r3, r8
   24ca0:	beq	24ce0 <error@@Base+0x1f3c>
   24ca4:	add	r8, r8, #1
   24ca8:	ldr	r3, [r9, #32]
   24cac:	ldrd	r0, [r9, #24]
   24cb0:	str	r3, [sp, #12]
   24cb4:	add	r3, sp, #36	; 0x24
   24cb8:	mov	ip, #1
   24cbc:	add	r2, sp, #32
   24cc0:	str	r3, [sp]
   24cc4:	ldr	r3, [sp, #20]
   24cc8:	stmib	sp, {r2, ip}
   24ccc:	sub	r3, r3, r8
   24cd0:	mov	r2, r8
   24cd4:	bl	231e8 <error@@Base+0x444>
   24cd8:	cmp	r0, #0
   24cdc:	bne	24bb4 <error@@Base+0x1e10>
   24ce0:	ldr	r3, [pc, #32]	; 24d08 <error@@Base+0x1f64>
   24ce4:	ldr	r2, [sp, #60]	; 0x3c
   24ce8:	ldr	r3, [r3]
   24cec:	cmp	r2, r3
   24cf0:	bne	24d04 <error@@Base+0x1f60>
   24cf4:	add	sp, sp, #68	; 0x44
   24cf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24cfc:	mov	r8, r2
   24d00:	b	24ca8 <error@@Base+0x1f04>
   24d04:	bl	111bc <__stack_chk_fail@plt>
   24d08:			; <UNDEFINED> instruction: 0x0003ddb0
   24d0c:	strdeq	r3, [r4], -r0
   24d10:	ldr	r3, [pc, #28]	; 24d34 <error@@Base+0x1f90>
   24d14:	mov	r2, #0
   24d18:	str	r2, [r3, #24]
   24d1c:	str	r2, [r3, #28]
   24d20:	str	r2, [r3, #32]
   24d24:	str	r2, [r3, #36]	; 0x24
   24d28:	str	r2, [r3, #40]	; 0x28
   24d2c:	str	r2, [r3, #44]	; 0x2c
   24d30:	bx	lr
   24d34:	andeq	r3, r4, r8, ror #17
   24d38:	ldr	r3, [pc, #180]	; 24df4 <error@@Base+0x2050>
   24d3c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   24d40:	mov	r4, r0
   24d44:	ldr	r3, [r3]
   24d48:	cmp	r3, #0
   24d4c:	bne	24de0 <error@@Base+0x203c>
   24d50:	ldr	r8, [pc, #160]	; 24df8 <error@@Base+0x2054>
   24d54:	cmp	r4, #0
   24d58:	ldr	r9, [r8, #48]	; 0x30
   24d5c:	bne	24d70 <error@@Base+0x1fcc>
   24d60:	cmp	r9, #0
   24d64:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   24d68:	mov	r3, #1
   24d6c:	str	r3, [r8, #48]	; 0x30
   24d70:	ldr	r3, [pc, #132]	; 24dfc <error@@Base+0x2058>
   24d74:	ldr	r3, [r3]
   24d78:	cmp	r3, #0
   24d7c:	beq	24de8 <error@@Base+0x2044>
   24d80:	ldr	r5, [pc, #120]	; 24e00 <error@@Base+0x205c>
   24d84:	ldr	r3, [r5]
   24d88:	cmp	r3, #1
   24d8c:	movgt	r4, #0
   24d90:	mvngt	r6, #0
   24d94:	mvngt	r7, #0
   24d98:	ble	24dd4 <error@@Base+0x2030>
   24d9c:	mov	r0, r4
   24da0:	bl	23360 <error@@Base+0x5bc>
   24da4:	cmp	r1, r7
   24da8:	cmpeq	r0, r6
   24dac:	beq	24dc0 <error@@Base+0x201c>
   24db0:	bl	1caa8 <pclose@plt+0xb664>
   24db4:	mov	r0, r4
   24db8:	bl	12d04 <pclose@plt+0x18c0>
   24dbc:	bl	229f8 <pclose@plt+0x115b4>
   24dc0:	ldr	r3, [r5]
   24dc4:	add	r4, r4, #1
   24dc8:	sub	r3, r3, #1
   24dcc:	cmp	r3, r4
   24dd0:	bgt	24d9c <error@@Base+0x1ff8>
   24dd4:	bl	12cc8 <pclose@plt+0x1884>
   24dd8:	str	r9, [r8, #48]	; 0x30
   24ddc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24de0:	bl	1d6e0 <pclose@plt+0xc29c>
   24de4:	b	24d50 <error@@Base+0x1fac>
   24de8:	bl	1d6e0 <pclose@plt+0xc29c>
   24dec:	str	r9, [r8, #48]	; 0x30
   24df0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24df4:	strdeq	r3, [r4], -r0
   24df8:	andeq	r3, r4, r8, ror #17
   24dfc:			; <UNDEFINED> instruction: 0x000439bc
   24e00:	muleq	r4, ip, r9
   24e04:	ldr	r1, [pc, #320]	; 24f4c <error@@Base+0x21a8>
   24e08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24e0c:	mvn	r3, #0
   24e10:	ldrd	r6, [r1]
   24e14:	sub	sp, sp, #20
   24e18:	mvn	r2, #0
   24e1c:	cmp	r7, r3
   24e20:	cmpeq	r6, r2
   24e24:	strd	r6, [sp, #8]
   24e28:	beq	24f00 <error@@Base+0x215c>
   24e2c:	ldr	r0, [pc, #284]	; 24f50 <error@@Base+0x21ac>
   24e30:	ldr	ip, [pc, #284]	; 24f54 <error@@Base+0x21b0>
   24e34:	strd	r2, [r1]
   24e38:	ldrd	r6, [r0]
   24e3c:	ldr	r1, [ip]
   24e40:	strd	r2, [r0]
   24e44:	cmp	r1, #0
   24e48:	strd	r6, [sp]
   24e4c:	beq	24f08 <error@@Base+0x2164>
   24e50:	ldr	r3, [pc, #256]	; 24f58 <error@@Base+0x21b4>
   24e54:	ldr	sl, [pc, #256]	; 24f5c <error@@Base+0x21b8>
   24e58:	ldr	r3, [r3]
   24e5c:	cmp	r3, #0
   24e60:	bne	24f44 <error@@Base+0x21a0>
   24e64:	ldr	r3, [sl]
   24e68:	cmp	r3, #1
   24e6c:	ble	24f00 <error@@Base+0x215c>
   24e70:	mov	r9, #0
   24e74:	mov	fp, r9
   24e78:	mov	r5, r9
   24e7c:	mov	r0, fp
   24e80:	bl	23360 <error@@Base+0x5bc>
   24e84:	mvn	r3, #0
   24e88:	mvn	r2, #0
   24e8c:	add	r4, fp, #1
   24e90:	cmp	r1, r3
   24e94:	cmpeq	r0, r2
   24e98:	mov	r8, r0
   24e9c:	mov	r9, r1
   24ea0:	mov	r0, r4
   24ea4:	beq	24ee4 <error@@Base+0x2140>
   24ea8:	bl	23360 <error@@Base+0x5bc>
   24eac:	ldrd	r6, [sp]
   24eb0:	cmp	r8, r6
   24eb4:	sbcs	r3, r9, r7
   24eb8:	and	r2, r0, r1
   24ebc:	bge	24ee4 <error@@Base+0x2140>
   24ec0:	ldrd	r6, [sp, #8]
   24ec4:	cmn	r2, #1
   24ec8:	movne	r2, #0
   24ecc:	moveq	r2, #1
   24ed0:	cmp	r6, r0
   24ed4:	sbcs	r3, r7, r1
   24ed8:	orrlt	r2, r2, #1
   24edc:	cmp	r2, #0
   24ee0:	bne	24f14 <error@@Base+0x2170>
   24ee4:	ldr	r2, [sl]
   24ee8:	mov	fp, r4
   24eec:	sub	r3, r2, #1
   24ef0:	cmp	r3, r4
   24ef4:	bgt	24e7c <error@@Base+0x20d8>
   24ef8:	cmp	r5, #0
   24efc:	bne	24f38 <error@@Base+0x2194>
   24f00:	add	sp, sp, #20
   24f04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24f08:	add	sp, sp, #20
   24f0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24f10:	b	1d6e0 <pclose@plt+0xc29c>
   24f14:	mov	r0, r8
   24f18:	mov	r1, r9
   24f1c:	bl	1caa8 <pclose@plt+0xb664>
   24f20:	mov	r0, fp
   24f24:	bl	12d04 <pclose@plt+0x18c0>
   24f28:	bl	229f8 <pclose@plt+0x115b4>
   24f2c:	mov	r3, #1
   24f30:	mov	r5, r3
   24f34:	b	24ee4 <error@@Base+0x2140>
   24f38:	add	sp, sp, #20
   24f3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24f40:	b	12cc8 <pclose@plt+0x1884>
   24f44:	bl	1d6e0 <pclose@plt+0xc29c>
   24f48:	b	24e64 <error@@Base+0x20c0>
   24f4c:	andeq	lr, r3, r8, lsl r0
   24f50:	andeq	lr, r3, r0, lsl r0
   24f54:			; <UNDEFINED> instruction: 0x000439bc
   24f58:	strdeq	r3, [r4], -r0
   24f5c:	muleq	r4, ip, r9
   24f60:	push	{r4, lr}
   24f64:	ldr	r4, [pc, #84]	; 24fc0 <error@@Base+0x221c>
   24f68:	ldr	r3, [r4, #32]
   24f6c:	tst	r3, #4096	; 0x1000
   24f70:	beq	24fb0 <error@@Base+0x220c>
   24f74:	ldr	r1, [r4, #28]
   24f78:	adds	r1, r1, #0
   24f7c:	movne	r1, #1
   24f80:	cmp	r1, #0
   24f84:	beq	24fa4 <error@@Base+0x2200>
   24f88:	ldr	r3, [r4, #48]	; 0x30
   24f8c:	clz	r3, r3
   24f90:	lsr	r3, r3, #5
   24f94:	str	r3, [r4, #48]	; 0x30
   24f98:	mov	r0, #1
   24f9c:	pop	{r4, lr}
   24fa0:	b	24d38 <error@@Base+0x1f94>
   24fa4:	ldr	r0, [pc, #24]	; 24fc4 <error@@Base+0x2220>
   24fa8:	pop	{r4, lr}
   24fac:	b	22da4 <error@@Base>
   24fb0:	add	r0, r4, #24
   24fb4:	bl	24740 <error@@Base+0x199c>
   24fb8:	mov	r1, r0
   24fbc:	b	24f80 <error@@Base+0x21dc>
   24fc0:	andeq	r3, r4, r8, ror #17
   24fc4:			; <UNDEFINED> instruction: 0x0002cdb4
   24fc8:	push	{r4, r5, r6, lr}
   24fcc:	mov	r6, r0
   24fd0:	ldr	r4, [r0]
   24fd4:	cmp	r4, #0
   24fd8:	beq	24ff8 <error@@Base+0x2254>
   24fdc:	ldr	r0, [r4, #12]
   24fe0:	ldr	r5, [r4, #8]
   24fe4:	bl	11144 <free@plt>
   24fe8:	mov	r0, r4
   24fec:	bl	11144 <free@plt>
   24ff0:	subs	r4, r5, #0
   24ff4:	bne	24fdc <error@@Base+0x2238>
   24ff8:	ldr	r2, [pc, #36]	; 25024 <error@@Base+0x2280>
   24ffc:	mvn	r0, #0
   25000:	mvn	r1, #0
   25004:	mov	r3, #0
   25008:	strd	r0, [r2, #56]	; 0x38
   2500c:	strd	r0, [r2, #64]	; 0x40
   25010:	str	r3, [r6]
   25014:	str	r3, [r6, #4]
   25018:	str	r3, [r6, #8]
   2501c:	str	r3, [r6, #12]
   25020:	pop	{r4, r5, r6, pc}
   25024:	andeq	r3, r4, r8, ror #17
   25028:	ldr	r0, [pc]	; 25030 <error@@Base+0x228c>
   2502c:	b	24fc8 <error@@Base+0x2224>
   25030:	strdeq	r3, [r4], -r0
   25034:	ldr	r0, [pc]	; 2503c <error@@Base+0x2298>
   25038:	b	24fc8 <error@@Base+0x2224>
   2503c:	andeq	r3, r4, r0, lsr r9
   25040:	ldr	r3, [r0, #8]
   25044:	cmp	r3, #0
   25048:	beq	2506c <error@@Base+0x22c8>
   2504c:	ldr	r0, [r3, #8]
   25050:	cmp	r0, #0
   25054:	beq	2506c <error@@Base+0x22c8>
   25058:	ldr	r3, [r0, #8]
   2505c:	cmp	r3, #0
   25060:	bxeq	lr
   25064:	mov	r0, r3
   25068:	b	25058 <error@@Base+0x22b4>
   2506c:	mov	r0, r3
   25070:	bx	lr
   25074:	ldr	r0, [r0, #16]
   25078:	bx	lr
   2507c:	ldr	r0, [r0, #12]
   25080:	bx	lr
   25084:	push	{r4, r5, r6, r7}
   25088:	mov	r5, r3
   2508c:	ldr	r3, [r0, #12]
   25090:	mov	r4, r2
   25094:	cmp	r3, #0
   25098:	bne	25114 <error@@Base+0x2370>
   2509c:	ldr	r3, [r0, #8]
   250a0:	cmp	r3, #0
   250a4:	beq	25184 <error@@Base+0x23e0>
   250a8:	mov	r2, #0
   250ac:	ldrd	r6, [r3, #24]
   250b0:	cmp	r4, r6
   250b4:	sbcs	r1, r5, r7
   250b8:	bge	250d4 <error@@Base+0x2330>
   250bc:	ldr	r1, [r3, #4]
   250c0:	mov	r2, r3
   250c4:	cmp	r1, #0
   250c8:	beq	25104 <error@@Base+0x2360>
   250cc:	mov	r3, r1
   250d0:	b	250ac <error@@Base+0x2308>
   250d4:	ldrd	r6, [r3, #32]
   250d8:	cmp	r4, r6
   250dc:	sbcs	r1, r5, r7
   250e0:	blt	25104 <error@@Base+0x2360>
   250e4:	ldr	r1, [r3, #8]
   250e8:	cmp	r1, #0
   250ec:	bne	250cc <error@@Base+0x2328>
   250f0:	cmp	r2, #0
   250f4:	streq	r3, [r0, #12]
   250f8:	moveq	r3, r2
   250fc:	beq	25108 <error@@Base+0x2364>
   25100:	mov	r3, r2
   25104:	str	r3, [r0, #12]
   25108:	mov	r0, r3
   2510c:	pop	{r4, r5, r6, r7}
   25110:	bx	lr
   25114:	ldrd	r6, [r3, #32]
   25118:	mov	r2, #0
   2511c:	cmp	r4, r6
   25120:	sbcs	r1, r5, r7
   25124:	bge	25164 <error@@Base+0x23c0>
   25128:	ldr	r1, [r3, #12]
   2512c:	cmp	r1, #0
   25130:	beq	25108 <error@@Base+0x2364>
   25134:	ldrd	r6, [r1, #32]
   25138:	cmp	r4, r6
   2513c:	sbcs	ip, r5, r7
   25140:	bge	25108 <error@@Base+0x2364>
   25144:	cmp	r2, #2
   25148:	beq	2509c <error@@Base+0x22f8>
   2514c:	mov	r3, r1
   25150:	str	r1, [r0, #12]
   25154:	cmp	r4, r6
   25158:	sbcs	r1, r5, r7
   2515c:	add	r2, r2, #1
   25160:	blt	25128 <error@@Base+0x2384>
   25164:	ldr	r3, [r3, #16]
   25168:	cmp	r3, #0
   2516c:	beq	25184 <error@@Base+0x23e0>
   25170:	cmp	r2, #2
   25174:	beq	2509c <error@@Base+0x22f8>
   25178:	str	r3, [r0, #12]
   2517c:	ldrd	r6, [r3, #32]
   25180:	b	25154 <error@@Base+0x23b0>
   25184:	mov	r3, #0
   25188:	b	25108 <error@@Base+0x2364>
   2518c:	push	{r4, r5, r6, lr}
   25190:	mov	r4, r0
   25194:	mov	r5, r1
   25198:	bl	143c0 <pclose@plt+0x2f7c>
   2519c:	tst	r0, #8
   251a0:	beq	251ac <error@@Base+0x2408>
   251a4:	mov	r0, #0
   251a8:	pop	{r4, r5, r6, pc}
   251ac:	mov	r2, r4
   251b0:	mov	r3, r5
   251b4:	ldr	r0, [pc, #32]	; 251dc <error@@Base+0x2438>
   251b8:	bl	25084 <error@@Base+0x22e0>
   251bc:	cmp	r0, #0
   251c0:	beq	251a4 <error@@Base+0x2400>
   251c4:	ldrd	r2, [r0, #24]
   251c8:	cmp	r4, r2
   251cc:	sbcs	r3, r5, r3
   251d0:	blt	251a4 <error@@Base+0x2400>
   251d4:	mov	r0, #1
   251d8:	pop	{r4, r5, r6, pc}
   251dc:	andeq	r3, r4, r0, lsr r9
   251e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   251e4:	sub	sp, sp, #100	; 0x64
   251e8:	mov	r4, r0
   251ec:	strd	r2, [sp, #40]	; 0x28
   251f0:	ldr	r3, [pc, #1072]	; 25628 <error@@Base+0x2884>
   251f4:	mov	r5, r1
   251f8:	ldr	r9, [sp, #144]	; 0x90
   251fc:	ldr	r3, [r3]
   25200:	ldr	r8, [pc, #1060]	; 2562c <error@@Base+0x2888>
   25204:	str	r3, [sp, #92]	; 0x5c
   25208:	ldr	r3, [sp, #148]	; 0x94
   2520c:	ldr	fp, [pc, #1052]	; 25630 <error@@Base+0x288c>
   25210:	str	r3, [sp, #52]	; 0x34
   25214:	ldr	r3, [sp, #152]	; 0x98
   25218:	str	r3, [sp, #48]	; 0x30
   2521c:	bl	1fafc <pclose@plt+0xe6b8>
   25220:	strd	r0, [sp, #24]
   25224:	b	253f8 <error@@Base+0x2654>
   25228:	bl	1f314 <pclose@plt+0xded0>
   2522c:	ldrd	r2, [sp, #24]
   25230:	mov	r7, r1
   25234:	orrs	r1, r2, r3
   25238:	mov	r6, r0
   2523c:	beq	2548c <error@@Base+0x26e8>
   25240:	adds	r2, r2, #1
   25244:	adc	r3, r3, #0
   25248:	strd	r4, [sp, #16]
   2524c:	strd	r2, [sp, #24]
   25250:	mvn	r3, #0
   25254:	mvn	r2, #0
   25258:	cmp	r7, r3
   2525c:	cmpeq	r6, r2
   25260:	beq	25540 <error@@Base+0x279c>
   25264:	ldr	r3, [pc, #968]	; 25634 <error@@Base+0x2890>
   25268:	ldr	r3, [r3]
   2526c:	cmp	r3, #0
   25270:	beq	25288 <error@@Base+0x24e4>
   25274:	sub	r4, r6, r4
   25278:	cmp	r4, #0
   2527c:	rsblt	r4, r4, #0
   25280:	cmp	r4, #2048	; 0x800
   25284:	bgt	254b8 <error@@Base+0x2714>
   25288:	ldrd	r0, [sp, #16]
   2528c:	bl	2518c <error@@Base+0x23e8>
   25290:	cmp	r0, #0
   25294:	bne	253f0 <error@@Base+0x264c>
   25298:	ldr	sl, [r8]
   2529c:	ldr	r3, [pc, #916]	; 25638 <error@@Base+0x2894>
   252a0:	cmp	sl, #0
   252a4:	ldr	r3, [r3]
   252a8:	bne	2549c <error@@Base+0x26f8>
   252ac:	cmp	r3, #0
   252b0:	moveq	sl, #6
   252b4:	beq	252c0 <error@@Base+0x251c>
   252b8:	cmp	r3, #2
   252bc:	movne	sl, #4
   252c0:	ldr	r3, [pc, #884]	; 2563c <error@@Base+0x2898>
   252c4:	ldr	r0, [sp, #60]	; 0x3c
   252c8:	ldr	r3, [r3]
   252cc:	cmp	r3, #2
   252d0:	orreq	sl, sl, #8
   252d4:	mov	r1, sl
   252d8:	bl	19324 <pclose@plt+0x7ee0>
   252dc:	mov	r1, r0
   252e0:	mov	r5, r0
   252e4:	mov	r0, #1
   252e8:	bl	11b0c <pclose@plt+0x6c8>
   252ec:	mov	r4, r0
   252f0:	mov	r0, r5
   252f4:	bl	19340 <pclose@plt+0x7efc>
   252f8:	str	sl, [sp]
   252fc:	ldr	r3, [sp, #36]	; 0x24
   25300:	ldr	r1, [sp, #56]	; 0x38
   25304:	mov	r2, r0
   25308:	mov	r5, r0
   2530c:	mov	r0, r4
   25310:	bl	1937c <pclose@plt+0x7f38>
   25314:	ldr	r3, [sp, #136]	; 0x88
   25318:	ands	sl, r3, #16
   2531c:	bne	25350 <error@@Base+0x25ac>
   25320:	ldrd	r2, [r8, #64]	; 0x40
   25324:	and	r1, r2, r3
   25328:	cmn	r1, #1
   2532c:	ldrd	r0, [sp, #16]
   25330:	movne	ip, #0
   25334:	moveq	ip, #1
   25338:	cmp	r0, r2
   2533c:	sbcs	r3, r1, r3
   25340:	movge	r3, ip
   25344:	orrlt	r3, ip, #1
   25348:	cmp	r3, #0
   2534c:	beq	25574 <error@@Base+0x27d0>
   25350:	ldr	r3, [r8, #44]	; 0x2c
   25354:	tst	r3, #4096	; 0x1000
   25358:	beq	25528 <error@@Base+0x2784>
   2535c:	ldr	r0, [r8, #40]	; 0x28
   25360:	adds	r0, r0, #0
   25364:	movne	r0, #1
   25368:	cmp	r0, #0
   2536c:	bne	254cc <error@@Base+0x2728>
   25370:	ldr	r3, [r8, #32]
   25374:	tst	r3, #4096	; 0x1000
   25378:	beq	25534 <error@@Base+0x2790>
   2537c:	ldr	r0, [r8, #28]
   25380:	adds	r0, r0, #0
   25384:	movne	r0, #1
   25388:	cmp	r0, #0
   2538c:	beq	253e0 <error@@Base+0x263c>
   25390:	mov	r2, #0
   25394:	add	ip, sp, #68	; 0x44
   25398:	ldr	lr, [sp, #136]	; 0x88
   2539c:	str	r2, [sp, #8]
   253a0:	add	r2, sp, #64	; 0x40
   253a4:	ldr	r3, [sp, #60]	; 0x3c
   253a8:	stm	sp, {r2, ip}
   253ac:	ldrd	r0, [r8, #24]
   253b0:	str	lr, [sp, #12]
   253b4:	mov	r2, r4
   253b8:	bl	231e8 <error@@Base+0x444>
   253bc:	cmp	r0, #0
   253c0:	beq	253e0 <error@@Base+0x263c>
   253c4:	cmp	sl, #0
   253c8:	bne	25588 <error@@Base+0x27e4>
   253cc:	ldr	r3, [sp, #140]	; 0x8c
   253d0:	sub	r3, r3, #1
   253d4:	cmp	r3, #0
   253d8:	str	r3, [sp, #140]	; 0x8c
   253dc:	ble	255bc <error@@Base+0x2818>
   253e0:	mov	r0, r4
   253e4:	bl	11144 <free@plt>
   253e8:	mov	r0, r5
   253ec:	bl	11144 <free@plt>
   253f0:	mov	r4, r6
   253f4:	mov	r5, r7
   253f8:	ldr	r3, [fp]
   253fc:	tst	r3, #3
   25400:	bne	255ac <error@@Base+0x2808>
   25404:	ldrd	r0, [sp, #40]	; 0x28
   25408:	mov	r3, r0
   2540c:	and	r3, r3, r1
   25410:	adds	r3, r3, #1
   25414:	movne	r3, #1
   25418:	cmp	r4, r0
   2541c:	sbcs	r2, r5, r1
   25420:	movlt	r3, #0
   25424:	andge	r3, r3, #1
   25428:	cmp	r9, #0
   2542c:	moveq	r3, #1
   25430:	cmp	r3, #0
   25434:	bne	25540 <error@@Base+0x279c>
   25438:	ldr	r3, [sp, #136]	; 0x88
   2543c:	cmp	r9, #0
   25440:	subgt	r9, r9, #1
   25444:	tst	r3, #1
   25448:	add	r3, sp, #60	; 0x3c
   2544c:	str	r3, [sp, #36]	; 0x24
   25450:	add	r2, sp, #56	; 0x38
   25454:	mov	r0, r4
   25458:	mov	r1, r5
   2545c:	bne	25228 <error@@Base+0x2484>
   25460:	bl	1f43c <pclose@plt+0xdff8>
   25464:	ldrd	r2, [sp, #24]
   25468:	mov	r7, r1
   2546c:	orrs	r1, r2, r3
   25470:	mov	r6, r0
   25474:	beq	25494 <error@@Base+0x26f0>
   25478:	subs	r2, r2, #1
   2547c:	sbc	r3, r3, #0
   25480:	strd	r6, [sp, #16]
   25484:	strd	r2, [sp, #24]
   25488:	b	25250 <error@@Base+0x24ac>
   2548c:	strd	r4, [sp, #16]
   25490:	b	25250 <error@@Base+0x24ac>
   25494:	strd	r6, [sp, #16]
   25498:	b	25250 <error@@Base+0x24ac>
   2549c:	cmp	r3, #0
   254a0:	moveq	sl, #7
   254a4:	beq	252c0 <error@@Base+0x251c>
   254a8:	cmp	r3, #2
   254ac:	moveq	sl, #1
   254b0:	movne	sl, #5
   254b4:	b	252c0 <error@@Base+0x251c>
   254b8:	mov	r2, r6
   254bc:	mov	r3, r7
   254c0:	ldrd	r0, [sp, #24]
   254c4:	bl	1f6d8 <pclose@plt+0xe294>
   254c8:	b	25288 <error@@Base+0x24e4>
   254cc:	ldr	ip, [r8, #44]	; 0x2c
   254d0:	mov	r2, #0
   254d4:	str	ip, [sp, #12]
   254d8:	str	r2, [sp, #8]
   254dc:	add	ip, sp, #68	; 0x44
   254e0:	add	r2, sp, #64	; 0x40
   254e4:	ldr	r3, [sp, #60]	; 0x3c
   254e8:	stm	sp, {r2, ip}
   254ec:	ldrd	r0, [r8, #36]	; 0x24
   254f0:	mov	r2, r4
   254f4:	bl	231e8 <error@@Base+0x444>
   254f8:	cmp	r0, #0
   254fc:	beq	25370 <error@@Base+0x25cc>
   25500:	ldrd	r2, [sp, #16]
   25504:	strd	r6, [sp, #80]	; 0x50
   25508:	cmp	r2, r6
   2550c:	sbcs	r1, r3, r7
   25510:	strd	r2, [sp, #72]	; 0x48
   25514:	bge	253f0 <error@@Base+0x264c>
   25518:	add	r1, sp, #72	; 0x48
   2551c:	ldr	r0, [pc, #284]	; 25640 <error@@Base+0x289c>
   25520:	bl	247d8 <error@@Base+0x1a34>
   25524:	b	253f0 <error@@Base+0x264c>
   25528:	ldr	r0, [pc, #276]	; 25644 <error@@Base+0x28a0>
   2552c:	bl	24740 <error@@Base+0x199c>
   25530:	b	25368 <error@@Base+0x25c4>
   25534:	ldr	r0, [pc, #268]	; 25648 <error@@Base+0x28a4>
   25538:	bl	24740 <error@@Base+0x199c>
   2553c:	b	25388 <error@@Base+0x25e4>
   25540:	ldr	r3, [sp, #48]	; 0x30
   25544:	cmp	r3, #0
   25548:	beq	255b4 <error@@Base+0x2810>
   2554c:	ldr	sl, [sp, #140]	; 0x8c
   25550:	strd	r4, [r3]
   25554:	ldr	r3, [pc, #204]	; 25628 <error@@Base+0x2884>
   25558:	ldr	r2, [sp, #92]	; 0x5c
   2555c:	mov	r0, sl
   25560:	ldr	r3, [r3]
   25564:	cmp	r2, r3
   25568:	bne	25624 <error@@Base+0x2880>
   2556c:	add	sp, sp, #100	; 0x64
   25570:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25574:	ldrd	r2, [r8, #56]	; 0x38
   25578:	cmp	r0, r2
   2557c:	sbcs	r3, r1, r3
   25580:	blt	25370 <error@@Base+0x25cc>
   25584:	b	25350 <error@@Base+0x25ac>
   25588:	ldr	r2, [sp, #64]	; 0x40
   2558c:	ldr	ip, [sp, #68]	; 0x44
   25590:	ldr	r3, [sp, #60]	; 0x3c
   25594:	str	r5, [sp]
   25598:	stmib	sp, {r2, ip}
   2559c:	ldrd	r0, [sp, #16]
   255a0:	mov	r2, r4
   255a4:	bl	24b68 <error@@Base+0x1dc4>
   255a8:	b	253e0 <error@@Base+0x263c>
   255ac:	mvn	sl, #0
   255b0:	b	25554 <error@@Base+0x27b0>
   255b4:	ldr	sl, [sp, #140]	; 0x8c
   255b8:	b	25554 <error@@Base+0x27b0>
   255bc:	ldr	r3, [pc, #136]	; 2564c <error@@Base+0x28a8>
   255c0:	ldr	r3, [r3]
   255c4:	cmp	r3, #1
   255c8:	beq	255f4 <error@@Base+0x2850>
   255cc:	mov	r0, r4
   255d0:	bl	11144 <free@plt>
   255d4:	mov	r0, r5
   255d8:	bl	11144 <free@plt>
   255dc:	ldr	r3, [sp, #52]	; 0x34
   255e0:	cmp	r3, #0
   255e4:	movne	r1, r3
   255e8:	ldrdne	r2, [sp, #16]
   255ec:	strdne	r2, [r1]
   255f0:	b	25554 <error@@Base+0x27b0>
   255f4:	ldr	r0, [pc, #84]	; 25650 <error@@Base+0x28ac>
   255f8:	bl	24fc8 <error@@Base+0x2224>
   255fc:	ldr	r1, [sp, #68]	; 0x44
   25600:	ldr	r2, [sp, #64]	; 0x40
   25604:	str	r1, [sp, #8]
   25608:	str	r2, [sp, #4]
   2560c:	ldr	r3, [sp, #60]	; 0x3c
   25610:	str	r5, [sp]
   25614:	mov	r2, r4
   25618:	ldrd	r0, [sp, #16]
   2561c:	bl	24b68 <error@@Base+0x1dc4>
   25620:	b	255cc <error@@Base+0x2828>
   25624:	bl	111bc <__stack_chk_fail@plt>
   25628:			; <UNDEFINED> instruction: 0x0003ddb0
   2562c:	andeq	r3, r4, r8, ror #17
   25630:			; <UNDEFINED> instruction: 0x00043ab0
   25634:	andeq	r3, r4, r8, lsl sl
   25638:	andeq	r3, r4, r0, ror #20
   2563c:	andeq	r3, r4, r4, ror #20
   25640:	andeq	r3, r4, r0, lsr r9
   25644:	andeq	r3, r4, ip, lsl #18
   25648:	andeq	r3, r4, r0, lsl #18
   2564c:	andeq	r3, r4, r4, lsl #21
   25650:	strdeq	r3, [r4], -r0
   25654:	push	{r4, r5, r6, lr}
   25658:	mov	r4, r0
   2565c:	mov	r5, r1
   25660:	bl	143c0 <pclose@plt+0x2f7c>
   25664:	tst	r0, #8
   25668:	beq	25678 <error@@Base+0x28d4>
   2566c:	mov	r0, r4
   25670:	mov	r1, r5
   25674:	pop	{r4, r5, r6, pc}
   25678:	mov	r3, r5
   2567c:	mov	r2, r4
   25680:	ldr	r0, [pc, #60]	; 256c4 <error@@Base+0x2920>
   25684:	bl	25084 <error@@Base+0x22e0>
   25688:	subs	r3, r0, #0
   2568c:	beq	2566c <error@@Base+0x28c8>
   25690:	ldrd	r0, [r3, #24]
   25694:	cmp	r4, r0
   25698:	sbcs	r2, r5, r1
   2569c:	blt	2566c <error@@Base+0x28c8>
   256a0:	ldrd	r0, [r3, #32]
   256a4:	ldr	r3, [r3, #16]
   256a8:	cmp	r3, #0
   256ac:	popeq	{r4, r5, r6, pc}
   256b0:	ldrd	r4, [r3, #24]
   256b4:	cmp	r0, r4
   256b8:	sbcs	r2, r1, r5
   256bc:	bge	256a0 <error@@Base+0x28fc>
   256c0:	pop	{r4, r5, r6, pc}
   256c4:	andeq	r3, r4, r0, lsr r9
   256c8:	push	{r4, r5, r6, r7, r8, lr}
   256cc:	mov	r6, r0
   256d0:	mov	r7, r1
   256d4:	bl	143c0 <pclose@plt+0x2f7c>
   256d8:	tst	r0, #8
   256dc:	beq	256ec <error@@Base+0x2948>
   256e0:	mov	r0, r6
   256e4:	mov	r1, r7
   256e8:	pop	{r4, r5, r6, r7, r8, pc}
   256ec:	mov	r3, r7
   256f0:	mov	r2, r6
   256f4:	ldr	r0, [pc, #84]	; 25750 <error@@Base+0x29ac>
   256f8:	bl	25084 <error@@Base+0x22e0>
   256fc:	subs	r3, r0, #0
   25700:	beq	256e0 <error@@Base+0x293c>
   25704:	ldrd	r4, [r3, #24]
   25708:	cmp	r6, r4
   2570c:	sbcs	r2, r7, r5
   25710:	bge	2573c <error@@Base+0x2998>
   25714:	b	256e0 <error@@Base+0x293c>
   25718:	ldr	r3, [r3, #12]
   2571c:	subs	r0, r4, #1
   25720:	sbc	r1, r5, #0
   25724:	cmp	r3, #0
   25728:	popeq	{r4, r5, r6, r7, r8, pc}
   2572c:	ldrd	r4, [r3, #24]
   25730:	cmp	r0, r4
   25734:	sbcs	r2, r1, r5
   25738:	poplt	{r4, r5, r6, r7, r8, pc}
   2573c:	orrs	r2, r4, r5
   25740:	bne	25718 <error@@Base+0x2974>
   25744:	mov	r0, r4
   25748:	mov	r1, r5
   2574c:	pop	{r4, r5, r6, r7, r8, pc}
   25750:	andeq	r3, r4, r0, lsr r9
   25754:	push	{r4, r6, r7, r8, r9, lr}
   25758:	mov	r7, r3
   2575c:	ldr	r4, [sp, #28]
   25760:	mov	r6, r2
   25764:	cmp	r4, #0
   25768:	movne	r3, #0
   2576c:	strne	r3, [r4]
   25770:	ldr	r3, [pc, #256]	; 25878 <error@@Base+0x2ad4>
   25774:	ldr	r3, [r3]
   25778:	cmp	r3, #0
   2577c:	bne	257e0 <error@@Base+0x2a3c>
   25780:	ldr	r3, [pc, #244]	; 2587c <error@@Base+0x2ad8>
   25784:	mvn	r9, #0
   25788:	mvn	r8, #0
   2578c:	ldrd	r2, [r3]
   25790:	cmp	r3, r9
   25794:	cmpeq	r2, r8
   25798:	beq	257e0 <error@@Base+0x2a3c>
   2579c:	ldr	ip, [pc, #220]	; 25880 <error@@Base+0x2adc>
   257a0:	ldrd	r8, [ip]
   257a4:	cmp	r0, r8
   257a8:	sbcs	ip, r1, r9
   257ac:	bge	257e0 <error@@Base+0x2a3c>
   257b0:	cmp	r2, r6
   257b4:	sbcs	r3, r3, r7
   257b8:	and	r3, r6, r7
   257bc:	movlt	r2, #1
   257c0:	movge	r2, #0
   257c4:	cmn	r3, #1
   257c8:	movne	r3, #0
   257cc:	moveq	r3, #1
   257d0:	orrs	r3, r2, r3
   257d4:	beq	2585c <error@@Base+0x2ab8>
   257d8:	mov	r0, #1
   257dc:	pop	{r4, r6, r7, r8, r9, pc}
   257e0:	mov	r2, r0
   257e4:	mov	r3, r1
   257e8:	ldr	r0, [pc, #148]	; 25884 <error@@Base+0x2ae0>
   257ec:	bl	25084 <error@@Base+0x22e0>
   257f0:	cmp	r0, #0
   257f4:	beq	25854 <error@@Base+0x2ab0>
   257f8:	mvn	r3, #0
   257fc:	mvn	r2, #0
   25800:	cmp	r7, r3
   25804:	cmpeq	r6, r2
   25808:	beq	2581c <error@@Base+0x2a78>
   2580c:	ldrd	r2, [r0, #24]
   25810:	cmp	r2, r6
   25814:	sbcs	r3, r3, r7
   25818:	bge	25854 <error@@Base+0x2ab0>
   2581c:	cmp	r4, #0
   25820:	movne	r3, #1
   25824:	strne	r3, [r4]
   25828:	ldr	r3, [pc, #88]	; 25888 <error@@Base+0x2ae4>
   2582c:	ldr	r3, [r3]
   25830:	cmp	r3, #0
   25834:	beq	25854 <error@@Base+0x2ab0>
   25838:	ldr	r3, [sp, #24]
   2583c:	cmp	r3, #0
   25840:	bne	257d8 <error@@Base+0x2a34>
   25844:	ldr	r3, [pc, #64]	; 2588c <error@@Base+0x2ae8>
   25848:	ldr	r3, [r3, #48]	; 0x30
   2584c:	cmp	r3, #0
   25850:	beq	257d8 <error@@Base+0x2a34>
   25854:	mov	r0, #0
   25858:	pop	{r4, r6, r7, r8, r9, pc}
   2585c:	mov	r2, r0
   25860:	mov	r3, r1
   25864:	ldr	r0, [pc, #24]	; 25884 <error@@Base+0x2ae0>
   25868:	bl	25084 <error@@Base+0x22e0>
   2586c:	cmp	r0, #0
   25870:	bne	2580c <error@@Base+0x2a68>
   25874:	b	25854 <error@@Base+0x2ab0>
   25878:	andeq	r3, r4, r8, lsr #20
   2587c:	andeq	lr, r3, r8, lsl r0
   25880:	andeq	lr, r3, r0, lsl r0
   25884:	strdeq	r3, [r4], -r0
   25888:	andeq	r3, r4, r4, lsl #21
   2588c:	andeq	r3, r4, r8, ror #17
   25890:	push	{r4, r5, r6, lr}
   25894:	mov	r5, r0
   25898:	ldr	r4, [pc, #96]	; 25900 <error@@Base+0x2b5c>
   2589c:	mov	r6, r1
   258a0:	add	r0, r4, #72	; 0x48
   258a4:	bl	24fc8 <error@@Base+0x2224>
   258a8:	cmp	r5, #0
   258ac:	beq	258bc <error@@Base+0x2b18>
   258b0:	ldrb	r3, [r5]
   258b4:	cmp	r3, #0
   258b8:	bne	258ec <error@@Base+0x2b48>
   258bc:	ldr	r0, [r4, #40]	; 0x28
   258c0:	cmp	r0, #0
   258c4:	beq	258cc <error@@Base+0x2b28>
   258c8:	bl	11144 <free@plt>
   258cc:	mov	r3, #0
   258d0:	ldr	r0, [pc, #44]	; 25904 <error@@Base+0x2b60>
   258d4:	str	r3, [r4, #40]	; 0x28
   258d8:	bl	23148 <error@@Base+0x3a4>
   258dc:	ldr	r3, [pc, #36]	; 25908 <error@@Base+0x2b64>
   258e0:	mov	r2, #1
   258e4:	str	r2, [r3]
   258e8:	pop	{r4, r5, r6, pc}
   258ec:	mov	r2, r6
   258f0:	mov	r1, r5
   258f4:	add	r0, r4, #36	; 0x24
   258f8:	bl	245f8 <error@@Base+0x1854>
   258fc:	b	258dc <error@@Base+0x2b38>
   25900:	andeq	r3, r4, r8, ror #17
   25904:	andeq	r3, r4, ip, lsl #18
   25908:	strdeq	r3, [r4], -r4
   2590c:	push	{r4, lr}
   25910:	bl	143c0 <pclose@plt+0x2f7c>
   25914:	tst	r0, #8
   25918:	bne	2593c <error@@Base+0x2b98>
   2591c:	ldr	r0, [pc, #44]	; 25950 <error@@Base+0x2bac>
   25920:	ldr	r3, [r0, #44]	; 0x2c
   25924:	tst	r3, #4096	; 0x1000
   25928:	beq	25944 <error@@Base+0x2ba0>
   2592c:	ldr	r0, [r0, #40]	; 0x28
   25930:	adds	r0, r0, #0
   25934:	movne	r0, #1
   25938:	pop	{r4, pc}
   2593c:	mov	r0, #0
   25940:	pop	{r4, pc}
   25944:	add	r0, r0, #36	; 0x24
   25948:	pop	{r4, lr}
   2594c:	b	24740 <error@@Base+0x199c>
   25950:	andeq	r3, r4, r8, ror #17
   25954:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25958:	mov	sl, r2
   2595c:	ldr	r4, [pc, #1268]	; 25e58 <error@@Base+0x30b4>
   25960:	mov	fp, r3
   25964:	sub	sp, sp, #84	; 0x54
   25968:	ldrd	r2, [r4, #64]	; 0x40
   2596c:	mov	r7, r1
   25970:	ldr	r1, [pc, #1252]	; 25e5c <error@@Base+0x30b8>
   25974:	strd	r2, [sp, #32]
   25978:	ldr	r3, [r4, #56]	; 0x38
   2597c:	mov	r6, r0
   25980:	ldr	r0, [r4, #32]
   25984:	ldr	r1, [r1]
   25988:	str	r3, [sp, #44]	; 0x2c
   2598c:	ldr	r3, [r4, #60]	; 0x3c
   25990:	tst	r0, #4096	; 0x1000
   25994:	str	r1, [sp, #76]	; 0x4c
   25998:	str	r3, [sp, #48]	; 0x30
   2599c:	ldr	r5, [sp, #120]	; 0x78
   259a0:	beq	25c58 <error@@Base+0x2eb4>
   259a4:	ldr	r0, [r4, #28]
   259a8:	adds	r0, r0, #0
   259ac:	movne	r0, #1
   259b0:	cmp	r0, #0
   259b4:	bne	259e0 <error@@Base+0x2c3c>
   259b8:	bl	2590c <error@@Base+0x2b68>
   259bc:	cmp	r0, #0
   259c0:	bne	259e0 <error@@Base+0x2c3c>
   259c4:	ldr	r3, [pc, #1168]	; 25e5c <error@@Base+0x30b8>
   259c8:	ldr	r2, [sp, #76]	; 0x4c
   259cc:	ldr	r3, [r3]
   259d0:	cmp	r2, r3
   259d4:	bne	25e54 <error@@Base+0x30b0>
   259d8:	add	sp, sp, #84	; 0x54
   259dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   259e0:	adds	r0, r6, #1
   259e4:	mov	r3, #0
   259e8:	adc	r1, r7, #0
   259ec:	mov	r2, r3
   259f0:	bl	1f43c <pclose@plt+0xdff8>
   259f4:	cmp	r5, #0
   259f8:	strd	r0, [sp, #24]
   259fc:	blt	25b18 <error@@Base+0x2d74>
   25a00:	ldrd	r6, [sp, #24]
   25a04:	beq	25a34 <error@@Base+0x2c90>
   25a08:	mov	r9, #0
   25a0c:	mov	r3, #0
   25a10:	mov	r0, r6
   25a14:	mov	r1, r7
   25a18:	mov	r2, r3
   25a1c:	bl	1f314 <pclose@plt+0xded0>
   25a20:	add	r9, r9, #1
   25a24:	cmp	r5, r9
   25a28:	mov	r6, r0
   25a2c:	mov	r7, r1
   25a30:	bne	25a0c <error@@Base+0x2c68>
   25a34:	ldrd	r2, [r4, #64]	; 0x40
   25a38:	mvn	r1, #0
   25a3c:	mvn	r0, #0
   25a40:	cmp	r3, r1
   25a44:	cmpeq	r2, r0
   25a48:	beq	25dbc <error@@Base+0x3018>
   25a4c:	cmp	fp, r1
   25a50:	cmpeq	sl, r0
   25a54:	beq	25c64 <error@@Base+0x2ec0>
   25a58:	and	r9, r6, r7
   25a5c:	adds	r1, r9, #1
   25a60:	movne	r1, #1
   25a64:	cmp	sl, r2
   25a68:	str	r1, [sp, #52]	; 0x34
   25a6c:	sbcs	r1, fp, r3
   25a70:	bge	25c9c <error@@Base+0x2ef8>
   25a74:	ldr	r0, [pc, #996]	; 25e60 <error@@Base+0x30bc>
   25a78:	bl	24fc8 <error@@Base+0x2224>
   25a7c:	ldr	r0, [pc, #992]	; 25e64 <error@@Base+0x30c0>
   25a80:	bl	24fc8 <error@@Base+0x2224>
   25a84:	ldr	r3, [pc, #988]	; 25e68 <error@@Base+0x30c4>
   25a88:	ldrd	r0, [sp, #24]
   25a8c:	ldr	r9, [sp, #52]	; 0x34
   25a90:	ldr	r3, [r3]
   25a94:	strd	r0, [sp, #32]
   25a98:	add	r3, r3, r3, lsl #1
   25a9c:	adds	sl, sl, r3
   25aa0:	adc	fp, fp, r3, asr #31
   25aa4:	and	r1, sl, fp
   25aa8:	adds	r1, r1, #1
   25aac:	movne	r1, #1
   25ab0:	cmp	r6, sl
   25ab4:	sbcs	r3, r7, fp
   25ab8:	movge	r1, #0
   25abc:	andlt	r1, r1, #1
   25ac0:	and	r9, r9, r1
   25ac4:	cmp	r9, #0
   25ac8:	beq	25d88 <error@@Base+0x2fe4>
   25acc:	ldrd	r2, [sp, #24]
   25ad0:	cmp	r2, r6
   25ad4:	sbcs	r3, r3, r7
   25ad8:	and	r3, r6, r7
   25adc:	movlt	r2, #1
   25ae0:	movge	r2, #0
   25ae4:	cmn	r3, #1
   25ae8:	movne	r3, #0
   25aec:	moveq	r3, #1
   25af0:	orr	r3, r2, r3
   25af4:	cmp	r3, #0
   25af8:	bne	25b34 <error@@Base+0x2d90>
   25afc:	ldrd	r2, [sp, #32]
   25b00:	strd	r2, [r4, #64]	; 0x40
   25b04:	ldr	r3, [sp, #44]	; 0x2c
   25b08:	str	r3, [r4, #56]	; 0x38
   25b0c:	ldr	r3, [sp, #48]	; 0x30
   25b10:	str	r3, [r4, #60]	; 0x3c
   25b14:	b	259c4 <error@@Base+0x2c20>
   25b18:	mvn	r6, #0
   25b1c:	mvn	r7, #0
   25b20:	b	25a34 <error@@Base+0x2c90>
   25b24:	ldrd	r2, [sp, #24]
   25b28:	mov	r6, sl
   25b2c:	mov	r7, fp
   25b30:	strd	r2, [sp, #32]
   25b34:	ldr	r9, [r4, #32]
   25b38:	add	fp, sp, #64	; 0x40
   25b3c:	and	r9, r9, #4096	; 0x1000
   25b40:	orr	r9, r9, #17
   25b44:	mov	sl, #0
   25b48:	strd	sl, [sp, #12]
   25b4c:	str	r5, [sp, #8]
   25b50:	stm	sp, {r9, sl}
   25b54:	mov	r2, r6
   25b58:	mov	r3, r7
   25b5c:	ldrd	r0, [sp, #24]
   25b60:	bl	251e0 <error@@Base+0x243c>
   25b64:	cmp	r0, #0
   25b68:	blt	259c4 <error@@Base+0x2c20>
   25b6c:	ldrd	r2, [r4, #56]	; 0x38
   25b70:	ldrd	r0, [sp, #64]	; 0x40
   25b74:	mvn	r7, #0
   25b78:	mvn	r6, #0
   25b7c:	cmp	r3, r7
   25b80:	cmpeq	r2, r6
   25b84:	strd	r0, [sp, #24]
   25b88:	beq	25b98 <error@@Base+0x2df4>
   25b8c:	cmp	r2, r0
   25b90:	sbcs	r3, r3, r1
   25b94:	bge	25bbc <error@@Base+0x2e18>
   25b98:	ldrd	r0, [sp, #24]
   25b9c:	subs	r0, r0, #1
   25ba0:	sbc	r1, r1, #0
   25ba4:	bl	2518c <error@@Base+0x23e8>
   25ba8:	cmp	r0, #0
   25bac:	bne	25d44 <error@@Base+0x2fa0>
   25bb0:	ldrd	r2, [sp, #24]
   25bb4:	str	r2, [sp, #44]	; 0x2c
   25bb8:	str	r3, [sp, #48]	; 0x30
   25bbc:	ldrd	r0, [r4, #64]	; 0x40
   25bc0:	ldrd	r6, [sp, #32]
   25bc4:	and	r3, r0, r1
   25bc8:	cmn	r3, #1
   25bcc:	movne	r3, #0
   25bd0:	moveq	r3, #1
   25bd4:	cmp	r6, r0
   25bd8:	sbcs	r2, r7, r1
   25bdc:	orrlt	r3, r3, #1
   25be0:	cmp	r3, #0
   25be4:	beq	25afc <error@@Base+0x2d58>
   25be8:	cmp	r6, #1
   25bec:	sbcs	r3, r7, #0
   25bf0:	blt	25afc <error@@Base+0x2d58>
   25bf4:	mov	r0, r6
   25bf8:	mov	r1, r7
   25bfc:	bl	2518c <error@@Base+0x23e8>
   25c00:	cmp	r0, #0
   25c04:	beq	25afc <error@@Base+0x2d58>
   25c08:	mov	r3, #0
   25c0c:	mov	r2, r3
   25c10:	mov	r0, r6
   25c14:	mov	r1, r7
   25c18:	bl	1f43c <pclose@plt+0xdff8>
   25c1c:	mov	r3, r1
   25c20:	mvn	r1, #0
   25c24:	mov	r2, r0
   25c28:	cmp	r3, r1
   25c2c:	mvn	r0, #0
   25c30:	cmpeq	r2, r0
   25c34:	strd	r2, [sp, #24]
   25c38:	beq	25afc <error@@Base+0x2d58>
   25c3c:	ldrd	r0, [sp, #24]
   25c40:	mov	r2, r0
   25c44:	mov	r3, r1
   25c48:	ldrd	r6, [sp, #32]
   25c4c:	strd	r2, [sp, #32]
   25c50:	mov	r5, #1
   25c54:	b	25b48 <error@@Base+0x2da4>
   25c58:	add	r0, r4, #24
   25c5c:	bl	24740 <error@@Base+0x199c>
   25c60:	b	259b0 <error@@Base+0x2c0c>
   25c64:	ldrd	r0, [r4, #56]	; 0x38
   25c68:	ldrd	r8, [sp, #24]
   25c6c:	cmp	r0, r8
   25c70:	sbcs	ip, r1, r9
   25c74:	bge	25cfc <error@@Base+0x2f58>
   25c78:	ldr	r0, [pc, #480]	; 25e60 <error@@Base+0x30bc>
   25c7c:	bl	24fc8 <error@@Base+0x2224>
   25c80:	ldr	r0, [pc, #476]	; 25e64 <error@@Base+0x30c0>
   25c84:	bl	24fc8 <error@@Base+0x2224>
   25c88:	ldrd	r2, [sp, #24]
   25c8c:	mov	r6, sl
   25c90:	mov	r7, fp
   25c94:	strd	r2, [sp, #32]
   25c98:	b	25b34 <error@@Base+0x2d90>
   25c9c:	ldrd	r0, [r4, #56]	; 0x38
   25ca0:	ldrd	r8, [sp, #24]
   25ca4:	strd	r0, [sp, #56]	; 0x38
   25ca8:	cmp	r0, r8
   25cac:	sbcs	r1, r1, r9
   25cb0:	blt	25a74 <error@@Base+0x2cd0>
   25cb4:	ldrd	r0, [sp, #56]	; 0x38
   25cb8:	cmp	r0, sl
   25cbc:	sbcs	r1, r1, fp
   25cc0:	blt	25df4 <error@@Base+0x3050>
   25cc4:	cmp	r6, r2
   25cc8:	sbcs	r1, r7, r3
   25ccc:	ldr	r1, [sp, #52]	; 0x34
   25cd0:	movge	r9, #0
   25cd4:	andlt	r9, r1, #1
   25cd8:	mov	sl, r2
   25cdc:	mov	fp, r3
   25ce0:	ldrd	r0, [sp, #24]
   25ce4:	cmp	r0, r2
   25ce8:	sbcs	r3, r1, r3
   25cec:	blt	25d10 <error@@Base+0x2f6c>
   25cf0:	ldrd	r2, [sp, #56]	; 0x38
   25cf4:	strd	r2, [sp, #24]
   25cf8:	b	25ac4 <error@@Base+0x2d20>
   25cfc:	ldrd	r8, [sp, #24]
   25d00:	cmp	r8, r2
   25d04:	sbcs	r3, r9, r3
   25d08:	bge	25d84 <error@@Base+0x2fe0>
   25d0c:	mov	r9, #0
   25d10:	ldr	r3, [pc, #336]	; 25e68 <error@@Base+0x30c4>
   25d14:	ldrd	r0, [sp, #24]
   25d18:	ldr	r2, [r3]
   25d1c:	add	r2, r2, r2, lsl #1
   25d20:	cmp	r0, r2
   25d24:	asr	r3, r2, #31
   25d28:	sbcs	ip, r1, r3
   25d2c:	blt	25e30 <error@@Base+0x308c>
   25d30:	subs	r0, r0, r2
   25d34:	sbc	r1, r1, r3
   25d38:	strd	r0, [sp, #24]
   25d3c:	strd	r0, [sp, #32]
   25d40:	b	25ac4 <error@@Base+0x2d20>
   25d44:	ldrd	r6, [sp, #24]
   25d48:	mov	r3, #0
   25d4c:	mov	r2, r3
   25d50:	mov	r0, r6
   25d54:	mov	r1, r7
   25d58:	bl	1f314 <pclose@plt+0xded0>
   25d5c:	mvn	r3, #0
   25d60:	mvn	r2, #0
   25d64:	cmp	r1, r3
   25d68:	cmpeq	r0, r2
   25d6c:	beq	25e44 <error@@Base+0x30a0>
   25d70:	ldrd	r2, [sp, #32]
   25d74:	str	r6, [sp, #44]	; 0x2c
   25d78:	strd	r0, [sp, #32]
   25d7c:	str	r7, [sp, #48]	; 0x30
   25d80:	b	25c48 <error@@Base+0x2ea4>
   25d84:	strd	r0, [sp, #24]
   25d88:	ldrd	r2, [sp, #24]
   25d8c:	mov	r6, sl
   25d90:	mov	r7, fp
   25d94:	cmp	r2, sl
   25d98:	sbcs	r3, r3, fp
   25d9c:	and	r2, sl, fp
   25da0:	movlt	r3, #1
   25da4:	movge	r3, #0
   25da8:	cmn	r2, #1
   25dac:	movne	r2, #0
   25db0:	moveq	r2, #1
   25db4:	orr	r3, r3, r2
   25db8:	b	25af4 <error@@Base+0x2d50>
   25dbc:	ldr	r0, [pc, #156]	; 25e60 <error@@Base+0x30bc>
   25dc0:	strd	r2, [sp, #32]
   25dc4:	bl	24fc8 <error@@Base+0x2224>
   25dc8:	ldr	r0, [pc, #148]	; 25e64 <error@@Base+0x30c0>
   25dcc:	bl	24fc8 <error@@Base+0x2224>
   25dd0:	ldrd	r2, [sp, #32]
   25dd4:	cmp	fp, r3
   25dd8:	cmpeq	sl, r2
   25ddc:	beq	25b24 <error@@Base+0x2d80>
   25de0:	and	r9, r6, r7
   25de4:	adds	r3, r9, #1
   25de8:	movne	r3, #1
   25dec:	str	r3, [sp, #52]	; 0x34
   25df0:	b	25a84 <error@@Base+0x2ce0>
   25df4:	ldr	r1, [pc, #108]	; 25e68 <error@@Base+0x30c4>
   25df8:	ldr	r0, [sp, #52]	; 0x34
   25dfc:	ldr	r1, [r1]
   25e00:	add	r1, r1, r1, lsl #1
   25e04:	adds	sl, sl, r1
   25e08:	adc	fp, fp, r1, asr #31
   25e0c:	cmp	r6, sl
   25e10:	sbcs	r1, r7, fp
   25e14:	and	r1, sl, fp
   25e18:	movge	r9, #0
   25e1c:	andlt	r9, r0, #1
   25e20:	adds	r1, r1, #1
   25e24:	movne	r1, #1
   25e28:	and	r9, r9, r1
   25e2c:	b	25ce0 <error@@Base+0x2f3c>
   25e30:	mov	r2, #0
   25e34:	mov	r3, #0
   25e38:	strd	r2, [sp, #24]
   25e3c:	strd	r2, [sp, #32]
   25e40:	b	25ac4 <error@@Base+0x2d20>
   25e44:	ldrd	r2, [sp, #24]
   25e48:	str	r2, [sp, #44]	; 0x2c
   25e4c:	str	r3, [sp, #48]	; 0x30
   25e50:	b	25afc <error@@Base+0x2d58>
   25e54:	bl	111bc <__stack_chk_fail@plt>
   25e58:	andeq	r3, r4, r8, ror #17
   25e5c:			; <UNDEFINED> instruction: 0x0003ddb0
   25e60:	strdeq	r3, [r4], -r0
   25e64:	andeq	r3, r4, r0, lsr r9
   25e68:	andeq	r0, r4, r0, ror sl
   25e6c:	push	{r4, r6, r7, lr}
   25e70:	sub	sp, sp, #32
   25e74:	ldr	r4, [pc, #108]	; 25ee8 <error@@Base+0x3144>
   25e78:	add	r0, sp, #8
   25e7c:	ldr	r3, [r4]
   25e80:	str	r3, [sp, #28]
   25e84:	bl	23744 <error@@Base+0x9a0>
   25e88:	ldrd	r6, [sp, #8]
   25e8c:	mvn	r3, #0
   25e90:	mvn	r2, #0
   25e94:	cmp	r7, r3
   25e98:	cmpeq	r6, r2
   25e9c:	beq	25ecc <error@@Base+0x3128>
   25ea0:	mvn	r0, #1
   25ea4:	bl	23360 <error@@Base+0x5bc>
   25ea8:	mvn	r3, #0
   25eac:	str	r3, [sp]
   25eb0:	mov	r2, r0
   25eb4:	mov	r3, r1
   25eb8:	mov	r0, r6
   25ebc:	mov	r1, r7
   25ec0:	bl	25954 <error@@Base+0x2bb0>
   25ec4:	mov	r0, #1
   25ec8:	bl	24d38 <error@@Base+0x1f94>
   25ecc:	ldr	r2, [sp, #28]
   25ed0:	ldr	r3, [r4]
   25ed4:	cmp	r2, r3
   25ed8:	bne	25ee4 <error@@Base+0x3140>
   25edc:	add	sp, sp, #32
   25ee0:	pop	{r4, r6, r7, pc}
   25ee4:	bl	111bc <__stack_chk_fail@plt>
   25ee8:			; <UNDEFINED> instruction: 0x0003ddb0
   25eec:	push	{r4, lr}
   25ef0:	ldr	r4, [pc, #36]	; 25f1c <error@@Base+0x3178>
   25ef4:	add	r0, r4, #8
   25ef8:	bl	24fc8 <error@@Base+0x2224>
   25efc:	ldr	r3, [pc, #28]	; 25f20 <error@@Base+0x317c>
   25f00:	mov	r2, #0
   25f04:	str	r2, [r4, #48]	; 0x30
   25f08:	ldr	r3, [r3]
   25f0c:	cmp	r3, #2
   25f10:	popne	{r4, pc}
   25f14:	pop	{r4, lr}
   25f18:	b	25e6c <error@@Base+0x30c8>
   25f1c:	andeq	r3, r4, r8, ror #17
   25f20:	andeq	r3, r4, r4, lsl #21
   25f24:	ldr	r3, [pc, #108]	; 25f98 <error@@Base+0x31f4>
   25f28:	push	{r4, r5, r6, lr}
   25f2c:	mov	r1, #0
   25f30:	mov	r4, r0
   25f34:	ldr	r0, [r3]
   25f38:	bl	16170 <pclose@plt+0x4d2c>
   25f3c:	bl	16ccc <pclose@plt+0x5888>
   25f40:	subs	r1, r0, #0
   25f44:	beq	25f78 <error@@Base+0x31d4>
   25f48:	ldr	r5, [pc, #76]	; 25f9c <error@@Base+0x31f8>
   25f4c:	mov	r2, r4
   25f50:	add	r0, r5, #24
   25f54:	bl	245f8 <error@@Base+0x1854>
   25f58:	cmp	r0, #0
   25f5c:	blt	25f78 <error@@Base+0x31d4>
   25f60:	ldr	r3, [pc, #56]	; 25fa0 <error@@Base+0x31fc>
   25f64:	ldr	r3, [r3]
   25f68:	cmp	r3, #2
   25f6c:	beq	25f80 <error@@Base+0x31dc>
   25f70:	mov	r0, #1
   25f74:	pop	{r4, r5, r6, pc}
   25f78:	mov	r0, #0
   25f7c:	pop	{r4, r5, r6, pc}
   25f80:	ldr	r3, [r5, #48]	; 0x30
   25f84:	cmp	r3, #0
   25f88:	bne	25f70 <error@@Base+0x31cc>
   25f8c:	bl	25e6c <error@@Base+0x30c8>
   25f90:	mov	r0, #1
   25f94:	pop	{r4, r5, r6, pc}
   25f98:	andeq	r8, r2, r0, ror #10
   25f9c:	andeq	r3, r4, r8, ror #17
   25fa0:	andeq	r3, r4, r4, lsl #21
   25fa4:	push	{r4, lr}
   25fa8:	ldr	r4, [pc, #68]	; 25ff4 <error@@Base+0x3250>
   25fac:	ldr	r3, [r4, #4]
   25fb0:	cmp	r3, #0
   25fb4:	bne	25fc8 <error@@Base+0x3224>
   25fb8:	ldr	r3, [pc, #56]	; 25ff8 <error@@Base+0x3254>
   25fbc:	ldr	r3, [r3]
   25fc0:	str	r3, [r4]
   25fc4:	pop	{r4, pc}
   25fc8:	ldr	r0, [r4, #28]
   25fcc:	cmp	r0, #0
   25fd0:	beq	25fd8 <error@@Base+0x3234>
   25fd4:	bl	11144 <free@plt>
   25fd8:	mov	r3, #0
   25fdc:	ldr	r0, [pc, #24]	; 25ffc <error@@Base+0x3258>
   25fe0:	str	r3, [r4, #28]
   25fe4:	bl	23148 <error@@Base+0x3a4>
   25fe8:	ldr	r0, [r4, #32]
   25fec:	pop	{r4, lr}
   25ff0:	b	25f24 <error@@Base+0x3180>
   25ff4:	andeq	r3, r4, r8, ror #17
   25ff8:	andeq	r3, r4, r4, lsl sl
   25ffc:	andeq	r3, r4, r0, lsl #18
   26000:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26004:	sub	sp, sp, #44	; 0x2c
   26008:	ldr	r8, [pc, #936]	; 263b8 <error@@Base+0x3614>
   2600c:	subs	ip, r1, #0
   26010:	ldr	r6, [pc, #932]	; 263bc <error@@Base+0x3618>
   26014:	ldr	r3, [r8]
   26018:	mov	r4, r0
   2601c:	mov	r5, r2
   26020:	str	r3, [sp, #36]	; 0x24
   26024:	beq	26034 <error@@Base+0x3290>
   26028:	ldrb	r3, [ip]
   2602c:	cmp	r3, #0
   26030:	bne	2614c <error@@Base+0x33a8>
   26034:	ldr	r3, [r6, #32]
   26038:	orr	r4, r4, #16384	; 0x4000
   2603c:	tst	r3, #4096	; 0x1000
   26040:	beq	26280 <error@@Base+0x34dc>
   26044:	ldr	r7, [r6, #28]
   26048:	adds	r7, r7, #0
   2604c:	movne	r7, #1
   26050:	cmp	r7, #0
   26054:	beq	2625c <error@@Base+0x34b8>
   26058:	ldr	r0, [r6, #32]
   2605c:	eor	r0, r0, r4
   26060:	ands	r0, r0, #4096	; 0x1000
   26064:	bne	26398 <error@@Base+0x35f4>
   26068:	ldr	r9, [pc, #848]	; 263c0 <error@@Base+0x361c>
   2606c:	ldr	r3, [r9]
   26070:	cmp	r3, #1
   26074:	beq	26350 <error@@Base+0x35ac>
   26078:	cmp	r3, #2
   2607c:	beq	26240 <error@@Base+0x349c>
   26080:	mov	r3, #0
   26084:	str	r3, [r6, #48]	; 0x30
   26088:	bl	2364c <error@@Base+0x8a8>
   2608c:	and	r6, r4, #1
   26090:	cmp	r0, #0
   26094:	beq	2611c <error@@Base+0x3378>
   26098:	cmp	r6, #0
   2609c:	movne	r0, #0
   260a0:	movne	r1, #0
   260a4:	beq	2632c <error@@Base+0x3588>
   260a8:	add	r3, sp, #40	; 0x28
   260ac:	mov	ip, #0
   260b0:	mvn	r2, #0
   260b4:	str	r5, [sp, #4]
   260b8:	str	r4, [sp]
   260bc:	strd	r0, [r3, #-16]!
   260c0:	str	r2, [sp, #8]
   260c4:	str	r3, [sp, #12]
   260c8:	str	ip, [sp, #16]
   260cc:	mvn	r2, #0
   260d0:	mvn	r3, #0
   260d4:	bl	251e0 <error@@Base+0x243c>
   260d8:	subs	r5, r0, #0
   260dc:	beq	26290 <error@@Base+0x34ec>
   260e0:	ldr	r2, [r9]
   260e4:	cmp	r5, #0
   260e8:	sub	r3, r2, #1
   260ec:	clz	r3, r3
   260f0:	lsr	r3, r3, #5
   260f4:	movle	r3, #0
   260f8:	cmp	r3, #0
   260fc:	bne	26374 <error@@Base+0x35d0>
   26100:	ldr	r2, [sp, #36]	; 0x24
   26104:	ldr	r3, [r8]
   26108:	mov	r0, r5
   2610c:	cmp	r2, r3
   26110:	bne	263b4 <error@@Base+0x3610>
   26114:	add	sp, sp, #44	; 0x2c
   26118:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2611c:	ldr	r3, [pc, #672]	; 263c4 <error@@Base+0x3620>
   26120:	ldr	r3, [r3]
   26124:	cmp	r3, #1
   26128:	beq	26308 <error@@Base+0x3564>
   2612c:	cmp	r3, #2
   26130:	bne	2619c <error@@Base+0x33f8>
   26134:	ands	sl, r4, #16384	; 0x4000
   26138:	bne	2619c <error@@Base+0x33f8>
   2613c:	cmp	r6, #0
   26140:	beq	26380 <error@@Base+0x35dc>
   26144:	bl	23360 <error@@Base+0x5bc>
   26148:	b	261c4 <error@@Base+0x3420>
   2614c:	mov	r2, r0
   26150:	add	r0, r6, #24
   26154:	bl	245f8 <error@@Base+0x1854>
   26158:	cmp	r0, #0
   2615c:	blt	263ac <error@@Base+0x3608>
   26160:	ldr	r9, [pc, #600]	; 263c0 <error@@Base+0x361c>
   26164:	ldr	r3, [r9]
   26168:	cmp	r3, #0
   2616c:	beq	26088 <error@@Base+0x32e4>
   26170:	mov	r0, #0
   26174:	bl	24d38 <error@@Base+0x1f94>
   26178:	mov	r3, #0
   2617c:	add	r0, r6, #8
   26180:	str	r3, [r6, #48]	; 0x30
   26184:	bl	24fc8 <error@@Base+0x2224>
   26188:	ldr	r3, [r9]
   2618c:	cmp	r3, #2
   26190:	bne	26088 <error@@Base+0x32e4>
   26194:	bl	25e6c <error@@Base+0x30c8>
   26198:	b	26088 <error@@Base+0x32e4>
   2619c:	ldr	r3, [pc, #548]	; 263c8 <error@@Base+0x3624>
   261a0:	ldr	r0, [r3]
   261a4:	bl	237f0 <error@@Base+0xa4c>
   261a8:	cmp	r6, #0
   261ac:	mov	sl, r0
   261b0:	beq	262ac <error@@Base+0x3508>
   261b4:	bl	23360 <error@@Base+0x5bc>
   261b8:	mov	r3, #0
   261bc:	mov	r2, r3
   261c0:	bl	1f314 <pclose@plt+0xded0>
   261c4:	mvn	r3, #0
   261c8:	mvn	r2, #0
   261cc:	cmp	r1, r3
   261d0:	cmpeq	r0, r2
   261d4:	bne	260a8 <error@@Base+0x3304>
   261d8:	ldr	fp, [pc, #492]	; 263cc <error@@Base+0x3628>
   261dc:	add	sl, sl, #1
   261e0:	ldr	r3, [fp]
   261e4:	cmp	sl, r3
   261e8:	bge	26218 <error@@Base+0x3474>
   261ec:	mov	r6, r0
   261f0:	mov	r7, r1
   261f4:	mov	r0, sl
   261f8:	bl	23360 <error@@Base+0x5bc>
   261fc:	cmp	r1, r7
   26200:	cmpeq	r0, r6
   26204:	bne	260a8 <error@@Base+0x3304>
   26208:	ldr	r3, [fp]
   2620c:	add	sl, sl, #1
   26210:	cmp	sl, r3
   26214:	blt	261f4 <error@@Base+0x3450>
   26218:	mvn	r2, #0
   2621c:	mvn	r3, #0
   26220:	ands	r4, r4, #512	; 0x200
   26224:	strd	r2, [sp, #24]
   26228:	bne	26100 <error@@Base+0x335c>
   2622c:	mov	r1, r4
   26230:	ldr	r0, [pc, #408]	; 263d0 <error@@Base+0x362c>
   26234:	bl	22da4 <error@@Base>
   26238:	mvn	r5, #0
   2623c:	b	26100 <error@@Base+0x335c>
   26240:	ldr	r3, [r6, #48]	; 0x30
   26244:	cmp	r3, #0
   26248:	beq	26080 <error@@Base+0x32dc>
   2624c:	mov	r3, #0
   26250:	str	r3, [r6, #48]	; 0x30
   26254:	bl	25e6c <error@@Base+0x30c8>
   26258:	b	26080 <error@@Base+0x32dc>
   2625c:	mov	r0, r4
   26260:	bl	25f24 <error@@Base+0x3180>
   26264:	cmp	r0, #0
   26268:	bne	26058 <error@@Base+0x32b4>
   2626c:	mov	r1, r7
   26270:	ldr	r0, [pc, #348]	; 263d4 <error@@Base+0x3630>
   26274:	bl	22da4 <error@@Base>
   26278:	mvn	r5, #0
   2627c:	b	26100 <error@@Base+0x335c>
   26280:	add	r0, r6, #24
   26284:	bl	24740 <error@@Base+0x199c>
   26288:	mov	r7, r0
   2628c:	b	26050 <error@@Base+0x32ac>
   26290:	tst	r4, #4
   26294:	beq	262f4 <error@@Base+0x3550>
   26298:	ldr	r0, [r9]
   2629c:	cmp	r0, #1
   262a0:	bne	26100 <error@@Base+0x335c>
   262a4:	bl	24d38 <error@@Base+0x1f94>
   262a8:	b	26100 <error@@Base+0x335c>
   262ac:	bl	23360 <error@@Base+0x5bc>
   262b0:	mvn	r3, #0
   262b4:	mvn	r2, #0
   262b8:	cmp	r1, r3
   262bc:	cmpeq	r0, r2
   262c0:	bne	260a8 <error@@Base+0x3304>
   262c4:	subs	sl, sl, #1
   262c8:	bmi	26218 <error@@Base+0x3474>
   262cc:	mov	r6, r0
   262d0:	mov	r7, r1
   262d4:	mov	r0, sl
   262d8:	bl	23360 <error@@Base+0x5bc>
   262dc:	cmp	r1, r7
   262e0:	cmpeq	r0, r6
   262e4:	bne	260a8 <error@@Base+0x3304>
   262e8:	subs	sl, sl, #1
   262ec:	bcc	26218 <error@@Base+0x3474>
   262f0:	b	262d4 <error@@Base+0x3530>
   262f4:	ldr	r3, [pc, #204]	; 263c8 <error@@Base+0x3624>
   262f8:	ldrd	r0, [sp, #24]
   262fc:	ldr	r2, [r3]
   26300:	bl	1d2ac <pclose@plt+0xbe68>
   26304:	b	26298 <error@@Base+0x34f4>
   26308:	cmp	r6, #0
   2630c:	bne	2635c <error@@Base+0x35b8>
   26310:	bl	23360 <error@@Base+0x5bc>
   26314:	mvn	r3, #0
   26318:	mvn	r2, #0
   2631c:	cmp	r1, r3
   26320:	cmpeq	r0, r2
   26324:	bne	260a8 <error@@Base+0x3304>
   26328:	b	26218 <error@@Base+0x3474>
   2632c:	bl	13a14 <pclose@plt+0x25d0>
   26330:	mvn	r3, #0
   26334:	mvn	r2, #0
   26338:	cmp	r1, r3
   2633c:	cmpeq	r0, r2
   26340:	bne	260a8 <error@@Base+0x3304>
   26344:	bl	13df0 <pclose@plt+0x29ac>
   26348:	bl	13a14 <pclose@plt+0x25d0>
   2634c:	b	26314 <error@@Base+0x3570>
   26350:	bl	24d38 <error@@Base+0x1f94>
   26354:	ldr	r3, [r9]
   26358:	b	26078 <error@@Base+0x32d4>
   2635c:	ldr	r3, [pc, #104]	; 263cc <error@@Base+0x3628>
   26360:	ldr	sl, [r3]
   26364:	sub	sl, sl, #1
   26368:	mov	r0, sl
   2636c:	bl	23360 <error@@Base+0x5bc>
   26370:	b	261c4 <error@@Base+0x3420>
   26374:	mov	r0, #1
   26378:	bl	24d38 <error@@Base+0x1f94>
   2637c:	b	26100 <error@@Base+0x335c>
   26380:	ldr	r3, [pc, #68]	; 263cc <error@@Base+0x3628>
   26384:	ldr	sl, [r3]
   26388:	sub	sl, sl, #1
   2638c:	mov	r0, sl
   26390:	bl	23360 <error@@Base+0x5bc>
   26394:	b	262b0 <error@@Base+0x350c>
   26398:	mov	r1, #0
   2639c:	ldr	r0, [pc, #52]	; 263d8 <error@@Base+0x3634>
   263a0:	bl	22da4 <error@@Base>
   263a4:	mvn	r5, #0
   263a8:	b	26100 <error@@Base+0x335c>
   263ac:	mvn	r5, #0
   263b0:	b	26100 <error@@Base+0x335c>
   263b4:	bl	111bc <__stack_chk_fail@plt>
   263b8:			; <UNDEFINED> instruction: 0x0003ddb0
   263bc:	andeq	r3, r4, r8, ror #17
   263c0:	andeq	r3, r4, r4, lsl #21
   263c4:	andeq	r3, r4, r0, ror sl
   263c8:	andeq	r3, r4, r4, asr #20
   263cc:	muleq	r4, ip, r9
   263d0:	strdeq	ip, [r2], -r4
   263d4:			; <UNDEFINED> instruction: 0x0002cdb4
   263d8:	ldrdeq	ip, [r2], -r4
   263dc:	ldr	r1, [pc, #48]	; 26414 <error@@Base+0x3670>
   263e0:	push	{r4, lr}
   263e4:	mov	r0, #28
   263e8:	bl	11174 <signal@plt>
   263ec:	ldr	r1, [pc, #36]	; 26418 <error@@Base+0x3674>
   263f0:	ldr	r2, [pc, #36]	; 2641c <error@@Base+0x3678>
   263f4:	ldr	r1, [r1]
   263f8:	ldr	r3, [r2]
   263fc:	cmp	r1, #0
   26400:	orr	r3, r3, #4
   26404:	str	r3, [r2]
   26408:	popeq	{r4, pc}
   2640c:	pop	{r4, lr}
   26410:	b	22784 <pclose@plt+0x11340>
   26414:	ldrdeq	r6, [r2], -ip
   26418:	muleq	r4, r0, sl
   2641c:			; <UNDEFINED> instruction: 0x00043ab0
   26420:	ldr	r1, [pc, #48]	; 26458 <error@@Base+0x36b4>
   26424:	push	{r4, lr}
   26428:	mov	r0, #20
   2642c:	bl	11174 <signal@plt>
   26430:	ldr	r1, [pc, #36]	; 2645c <error@@Base+0x36b8>
   26434:	ldr	r2, [pc, #36]	; 26460 <error@@Base+0x36bc>
   26438:	ldr	r1, [r1]
   2643c:	ldr	r3, [r2]
   26440:	cmp	r1, #0
   26444:	orr	r3, r3, #2
   26448:	str	r3, [r2]
   2644c:	popeq	{r4, pc}
   26450:	pop	{r4, lr}
   26454:	b	22784 <pclose@plt+0x11340>
   26458:	andeq	r6, r2, r0, lsr #8
   2645c:	muleq	r4, r0, sl
   26460:			; <UNDEFINED> instruction: 0x00043ab0
   26464:	push	{r4, lr}
   26468:	bl	12d64 <pclose@plt+0x1920>
   2646c:	ldr	r1, [pc, #44]	; 264a0 <error@@Base+0x36fc>
   26470:	mov	r0, #2
   26474:	bl	11174 <signal@plt>
   26478:	ldr	r1, [pc, #36]	; 264a4 <error@@Base+0x3700>
   2647c:	ldr	r2, [pc, #36]	; 264a8 <error@@Base+0x3704>
   26480:	ldr	r1, [r1]
   26484:	ldr	r3, [r2]
   26488:	cmp	r1, #0
   2648c:	orr	r3, r3, #1
   26490:	str	r3, [r2]
   26494:	popeq	{r4, pc}
   26498:	pop	{r4, lr}
   2649c:	b	22784 <pclose@plt+0x11340>
   264a0:	andeq	r6, r2, r4, ror #8
   264a4:	muleq	r4, r0, sl
   264a8:			; <UNDEFINED> instruction: 0x00043ab0
   264ac:	push	{r4, lr}
   264b0:	subs	r4, r0, #0
   264b4:	bne	264ec <error@@Base+0x3748>
   264b8:	mov	r1, r4
   264bc:	mov	r0, #2
   264c0:	bl	11174 <signal@plt>
   264c4:	mov	r1, r4
   264c8:	mov	r0, #20
   264cc:	bl	11174 <signal@plt>
   264d0:	mov	r1, #1
   264d4:	mov	r0, #28
   264d8:	bl	11174 <signal@plt>
   264dc:	mov	r1, r4
   264e0:	mov	r0, #3
   264e4:	pop	{r4, lr}
   264e8:	b	11174 <signal@plt>
   264ec:	ldr	r1, [pc, #44]	; 26520 <error@@Base+0x377c>
   264f0:	mov	r0, #2
   264f4:	bl	11174 <signal@plt>
   264f8:	ldr	r1, [pc, #36]	; 26524 <error@@Base+0x3780>
   264fc:	mov	r0, #20
   26500:	bl	11174 <signal@plt>
   26504:	ldr	r1, [pc, #28]	; 26528 <error@@Base+0x3784>
   26508:	mov	r0, #28
   2650c:	bl	11174 <signal@plt>
   26510:	mov	r1, #1
   26514:	mov	r0, #3
   26518:	pop	{r4, lr}
   2651c:	b	11174 <signal@plt>
   26520:	andeq	r6, r2, r4, ror #8
   26524:	andeq	r6, r2, r0, lsr #8
   26528:	ldrdeq	r6, [r2], -ip
   2652c:	ldr	r3, [pc, #276]	; 26648 <error@@Base+0x38a4>
   26530:	push	{r4, r5, r6, r7, r8, lr}
   26534:	ldr	r4, [r3]
   26538:	cmp	r4, #0
   2653c:	popeq	{r4, r5, r6, r7, r8, pc}
   26540:	mov	r5, #0
   26544:	tst	r4, #2
   26548:	str	r5, [r3]
   2654c:	bne	2657c <error@@Base+0x37d8>
   26550:	tst	r4, #4
   26554:	bne	265e8 <error@@Base+0x3844>
   26558:	tst	r4, #1
   2655c:	popeq	{r4, r5, r6, r7, r8, pc}
   26560:	ldr	r3, [pc, #228]	; 2664c <error@@Base+0x38a8>
   26564:	ldr	r3, [r3]
   26568:	cmp	r3, #0
   2656c:	popeq	{r4, r5, r6, r7, r8, pc}
   26570:	mov	r0, #2
   26574:	pop	{r4, r5, r6, r7, r8, lr}
   26578:	b	11a94 <pclose@plt+0x650>
   2657c:	mov	r1, #1
   26580:	mov	r0, #22
   26584:	bl	11174 <signal@plt>
   26588:	bl	12f0c <pclose@plt+0x1ac8>
   2658c:	bl	12bf4 <pclose@plt+0x17b0>
   26590:	bl	22924 <pclose@plt+0x114e0>
   26594:	mov	r0, r5
   26598:	bl	11e90 <pclose@plt+0xa4c>
   2659c:	mov	r1, r5
   265a0:	mov	r0, #22
   265a4:	bl	11174 <signal@plt>
   265a8:	mov	r1, r5
   265ac:	mov	r0, #20
   265b0:	bl	11174 <signal@plt>
   265b4:	bl	112c4 <getpid@plt>
   265b8:	mov	r1, #20
   265bc:	bl	112ac <kill@plt>
   265c0:	ldr	r1, [pc, #136]	; 26650 <error@@Base+0x38ac>
   265c4:	mov	r0, #20
   265c8:	bl	11174 <signal@plt>
   265cc:	mov	r0, #1
   265d0:	bl	11e90 <pclose@plt+0xa4c>
   265d4:	bl	12b0c <pclose@plt+0x16c8>
   265d8:	ldr	r3, [pc, #116]	; 26654 <error@@Base+0x38b0>
   265dc:	orr	r4, r4, #4
   265e0:	mov	r2, #1
   265e4:	str	r2, [r3]
   265e8:	ldr	r6, [pc, #104]	; 26658 <error@@Base+0x38b4>
   265ec:	ldr	r5, [pc, #104]	; 2665c <error@@Base+0x38b8>
   265f0:	ldr	r7, [r6]
   265f4:	ldr	r8, [r5]
   265f8:	bl	1242c <pclose@plt+0xfe8>
   265fc:	ldr	r3, [r6]
   26600:	cmp	r3, r7
   26604:	ldr	r3, [r5]
   26608:	bne	26614 <error@@Base+0x3870>
   2660c:	cmp	r3, r8
   26610:	beq	26558 <error@@Base+0x37b4>
   26614:	add	r3, r3, #1
   26618:	ldr	r2, [pc, #64]	; 26660 <error@@Base+0x38bc>
   2661c:	add	r3, r3, r3, lsr #31
   26620:	asr	r3, r3, #1
   26624:	str	r3, [r2]
   26628:	bl	20a84 <pclose@plt+0xf640>
   2662c:	bl	20cc0 <pclose@plt+0xf87c>
   26630:	ldr	r3, [pc, #28]	; 26654 <error@@Base+0x38b0>
   26634:	mov	r2, #1
   26638:	tst	r4, #1
   2663c:	str	r2, [r3]
   26640:	bne	26560 <error@@Base+0x37bc>
   26644:	pop	{r4, r5, r6, r7, r8, pc}
   26648:			; <UNDEFINED> instruction: 0x00043ab0
   2664c:	andeq	r3, r4, ip, ror #20
   26650:	andeq	r6, r2, r0, lsr #8
   26654:	strdeq	r3, [r4], -r4
   26658:	andeq	r3, r4, r8, lsr #19
   2665c:	muleq	r4, ip, r9
   26660:	andeq	r3, r4, r4, lsl #19
   26664:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   26668:	mov	r1, #1
   2666c:	mov	r6, r0
   26670:	mov	r0, #32
   26674:	mov	r8, r2
   26678:	mov	r9, r3
   2667c:	ldr	r5, [sp, #32]
   26680:	ldr	r7, [sp, #36]	; 0x24
   26684:	bl	11b0c <pclose@plt+0x6c8>
   26688:	mov	r4, r0
   2668c:	mov	r0, r6
   26690:	bl	112dc <strlen@plt>
   26694:	mov	r1, #1
   26698:	add	r0, r0, r1
   2669c:	bl	11b0c <pclose@plt+0x6c8>
   266a0:	mov	r1, r6
   266a4:	str	r0, [r4, #8]
   266a8:	bl	11228 <strcpy@plt>
   266ac:	cmp	r5, #0
   266b0:	strd	r8, [r4, #16]
   266b4:	strb	r7, [r4, #28]
   266b8:	streq	r5, [r4, #24]
   266bc:	beq	266e0 <error@@Base+0x393c>
   266c0:	mov	r0, r5
   266c4:	bl	112dc <strlen@plt>
   266c8:	mov	r1, #1
   266cc:	add	r0, r0, r1
   266d0:	bl	11b0c <pclose@plt+0x6c8>
   266d4:	mov	r1, r5
   266d8:	str	r0, [r4, #24]
   266dc:	bl	11228 <strcpy@plt>
   266e0:	mov	r0, r4
   266e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   266e8:	push	{r4, lr}
   266ec:	ldr	r4, [pc, #72]	; 2673c <error@@Base+0x3998>
   266f0:	ldr	r3, [r4]
   266f4:	cmp	r3, r4
   266f8:	beq	26724 <error@@Base+0x3980>
   266fc:	ldr	r2, [r3]
   26700:	ldr	r1, [r3, #4]
   26704:	mov	r0, r3
   26708:	str	r1, [r2, #4]
   2670c:	ldr	r3, [r3, #4]
   26710:	str	r2, [r3]
   26714:	bl	11144 <free@plt>
   26718:	ldr	r3, [r4]
   2671c:	cmp	r3, r4
   26720:	bne	266fc <error@@Base+0x3958>
   26724:	ldr	r3, [pc, #20]	; 26740 <error@@Base+0x399c>
   26728:	mov	r2, #0
   2672c:	str	r2, [r3]
   26730:	str	r2, [r3, #4]
   26734:	str	r2, [r3, #8]
   26738:	pop	{r4, pc}
   2673c:	andeq	pc, r3, r8, asr #22
   26740:	andeq	r3, r4, r0, asr #18
   26744:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26748:	sub	sp, sp, #1056	; 0x420
   2674c:	ldr	r9, [pc, #596]	; 269a8 <error@@Base+0x3c04>
   26750:	ldr	r8, [pc, #596]	; 269ac <error@@Base+0x3c08>
   26754:	sub	sp, sp, #4
   26758:	ldr	r3, [r9]
   2675c:	mov	r6, r0
   26760:	ldr	r0, [r8, #8]
   26764:	str	r3, [sp, #1052]	; 0x41c
   26768:	bl	1adec <pclose@plt+0x99a8>
   2676c:	ldr	r1, [pc, #572]	; 269b0 <error@@Base+0x3c0c>
   26770:	str	r0, [sp, #20]
   26774:	bl	113c0 <fopen64@plt>
   26778:	mov	r4, r0
   2677c:	ldr	r0, [sp, #20]
   26780:	bl	11144 <free@plt>
   26784:	cmp	r4, #0
   26788:	moveq	r0, #1
   2678c:	beq	26900 <error@@Base+0x3b5c>
   26790:	ldr	sl, [pc, #540]	; 269b4 <error@@Base+0x3c10>
   26794:	bl	266e8 <error@@Base+0x3944>
   26798:	mov	r3, #0
   2679c:	mov	r0, r6
   267a0:	str	r3, [sl, #8]
   267a4:	bl	112dc <strlen@plt>
   267a8:	add	r3, sp, #1056	; 0x420
   267ac:	mov	r5, r0
   267b0:	add	fp, r3, r0
   267b4:	mov	r2, r4
   267b8:	mov	r1, #1024	; 0x400
   267bc:	add	r0, sp, #28
   267c0:	bl	11150 <fgets@plt>
   267c4:	subs	r7, r0, #0
   267c8:	beq	268d8 <error@@Base+0x3b34>
   267cc:	ldrb	r3, [sp, #28]
   267d0:	cmp	r3, #33	; 0x21
   267d4:	beq	267b4 <error@@Base+0x3a10>
   267d8:	mov	r2, r5
   267dc:	add	r1, sp, #28
   267e0:	mov	r0, r6
   267e4:	bl	113f0 <strncmp@plt>
   267e8:	cmp	r0, #0
   267ec:	bne	267b4 <error@@Base+0x3a10>
   267f0:	ldrb	r3, [fp, #-1028]	; 0xfffffbfc
   267f4:	cmp	r3, #32
   267f8:	cmpne	r3, #9
   267fc:	bne	267b4 <error@@Base+0x3a10>
   26800:	add	r3, sp, #28
   26804:	add	r0, r3, r5
   26808:	bl	119c0 <pclose@plt+0x57c>
   2680c:	str	r0, [sp, #20]
   26810:	ldrb	r3, [r0]
   26814:	mov	r7, r0
   26818:	cmp	r3, #0
   2681c:	beq	267b4 <error@@Base+0x3a10>
   26820:	cmp	r3, #32
   26824:	cmpne	r3, #9
   26828:	mov	r3, r0
   2682c:	beq	2684c <error@@Base+0x3aa8>
   26830:	add	r3, r3, #1
   26834:	str	r3, [sp, #20]
   26838:	ldrb	r2, [r3]
   2683c:	and	r1, r2, #223	; 0xdf
   26840:	cmp	r2, #9
   26844:	cmpne	r1, #0
   26848:	bne	26830 <error@@Base+0x3a8c>
   2684c:	add	r2, r3, #1
   26850:	mov	r1, #0
   26854:	str	r2, [sp, #20]
   26858:	strb	r1, [r3]
   2685c:	ldr	r0, [sp, #20]
   26860:	str	r1, [sp, #12]
   26864:	bl	119c0 <pclose@plt+0x57c>
   26868:	str	r0, [sp, #20]
   2686c:	ldrb	r3, [r0]
   26870:	cmp	r3, #0
   26874:	beq	267b4 <error@@Base+0x3a10>
   26878:	add	r3, sp, #32
   2687c:	ldr	r1, [sp, #12]
   26880:	add	r2, sp, #24
   26884:	sub	r0, r3, #12
   26888:	bl	21878 <pclose@plt+0x10434>
   2688c:	ldr	lr, [sp, #24]
   26890:	cmp	lr, #0
   26894:	bne	2691c <error@@Base+0x3b78>
   26898:	asr	r1, r0, #31
   2689c:	mov	ip, lr
   268a0:	mov	r2, r0
   268a4:	mov	r3, r1
   268a8:	stm	sp, {ip, lr}
   268ac:	mov	r0, r7
   268b0:	bl	26664 <error@@Base+0x38c0>
   268b4:	ldr	r2, [r8, #4]
   268b8:	ldr	r3, [sl, #8]
   268bc:	add	r3, r3, #1
   268c0:	str	r3, [sl, #8]
   268c4:	str	r8, [r0]
   268c8:	str	r2, [r0, #4]
   268cc:	str	r0, [r2]
   268d0:	str	r0, [r8, #4]
   268d4:	b	267b4 <error@@Base+0x3a10>
   268d8:	mov	r0, r4
   268dc:	bl	11378 <fclose@plt>
   268e0:	ldr	r3, [sl, #8]
   268e4:	cmp	r3, #0
   268e8:	movne	r0, r7
   268ec:	ldrne	r2, [r8]
   268f0:	moveq	r0, #2
   268f4:	movne	r3, #1
   268f8:	strne	r3, [sl, #4]
   268fc:	strne	r2, [sl]
   26900:	ldr	r2, [sp, #1052]	; 0x41c
   26904:	ldr	r3, [r9]
   26908:	cmp	r2, r3
   2690c:	bne	269a4 <error@@Base+0x3c00>
   26910:	add	sp, sp, #1056	; 0x420
   26914:	add	sp, sp, #4
   26918:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2691c:	ldr	r2, [sp, #20]
   26920:	add	ip, r2, #1
   26924:	str	ip, [sp, #20]
   26928:	ldrb	r3, [r2, #1]
   2692c:	ldrb	r1, [r2]
   26930:	cmp	r3, #94	; 0x5e
   26934:	addeq	ip, r2, #2
   26938:	streq	ip, [sp, #20]
   2693c:	ldrbeq	r3, [r2, #2]
   26940:	mov	r2, ip
   26944:	cmp	r1, r3
   26948:	cmpne	r3, #0
   2694c:	beq	26974 <error@@Base+0x3bd0>
   26950:	cmp	r3, #92	; 0x5c
   26954:	addeq	r3, r2, #1
   26958:	ldrne	r3, [sp, #20]
   2695c:	add	r2, r3, #1
   26960:	str	r2, [sp, #20]
   26964:	ldrb	r3, [r3, #1]
   26968:	cmp	r1, r3
   2696c:	cmpne	r3, #0
   26970:	bne	26950 <error@@Base+0x3bac>
   26974:	ldrb	r3, [r2, #-1]
   26978:	mov	r0, #0
   2697c:	mov	r1, #0
   26980:	cmp	r3, #36	; 0x24
   26984:	subeq	r3, r2, #1
   26988:	ldrne	r3, [sp, #20]
   2698c:	mov	r2, #0
   26990:	streq	r3, [sp, #20]
   26994:	moveq	lr, #1
   26998:	movne	lr, #0
   2699c:	strb	r2, [r3]
   269a0:	b	268a0 <error@@Base+0x3afc>
   269a4:	bl	111bc <__stack_chk_fail@plt>
   269a8:			; <UNDEFINED> instruction: 0x0003ddb0
   269ac:	andeq	pc, r3, r8, asr #22
   269b0:	andeq	fp, r2, r4, ror ip
   269b4:	andeq	r3, r4, r0, asr #18
   269b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   269bc:	subs	r5, r1, #1
   269c0:	ldr	r8, [pc, #1188]	; 26e6c <error@@Base+0x40c8>
   269c4:	movne	r5, #1
   269c8:	cmp	r0, #0
   269cc:	sub	sp, sp, #284	; 0x11c
   269d0:	movne	r5, #0
   269d4:	ldr	r3, [r8]
   269d8:	cmp	r5, #0
   269dc:	str	r3, [sp, #276]	; 0x114
   269e0:	beq	26a00 <error@@Base+0x3c5c>
   269e4:	mov	r0, #1
   269e8:	ldr	r2, [sp, #276]	; 0x114
   269ec:	ldr	r3, [r8]
   269f0:	cmp	r2, r3
   269f4:	bne	26e60 <error@@Base+0x40bc>
   269f8:	add	sp, sp, #284	; 0x11c
   269fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26a00:	ldr	r7, [pc, #1128]	; 26e70 <error@@Base+0x40cc>
   26a04:	mov	r4, r1
   26a08:	mov	r6, r0
   26a0c:	bl	266e8 <error@@Base+0x3944>
   26a10:	cmp	r4, #1
   26a14:	str	r5, [r7, #8]
   26a18:	bne	26ba8 <error@@Base+0x3e04>
   26a1c:	ldr	r2, [pc, #1104]	; 26e74 <error@@Base+0x40d0>
   26a20:	ldr	r3, [pc, #1104]	; 26e78 <error@@Base+0x40d4>
   26a24:	ldr	r5, [r2]
   26a28:	add	r1, r3, #12
   26a2c:	str	r1, [r3, #8]
   26a30:	cmp	r5, #0
   26a34:	beq	26b70 <error@@Base+0x3dcc>
   26a38:	ldr	r9, [pc, #1084]	; 26e7c <error@@Base+0x40d8>
   26a3c:	ldr	r6, [pc, #1076]	; 26e78 <error@@Base+0x40d4>
   26a40:	mov	r2, r5
   26a44:	mov	r1, #256	; 0x100
   26a48:	add	r0, sp, #20
   26a4c:	bl	11150 <fgets@plt>
   26a50:	cmp	r0, #0
   26a54:	beq	26b50 <error@@Base+0x3dac>
   26a58:	ldr	r4, [r9]
   26a5c:	cmp	r4, #0
   26a60:	bne	26d30 <error@@Base+0x3f8c>
   26a64:	add	r0, sp, #20
   26a68:	bl	112dc <strlen@plt>
   26a6c:	cmp	r0, #0
   26a70:	beq	26b90 <error@@Base+0x3dec>
   26a74:	add	r3, sp, #280	; 0x118
   26a78:	sub	r0, r0, #1
   26a7c:	add	r0, r3, r0
   26a80:	ldrb	r3, [r0, #-260]	; 0xfffffefc
   26a84:	cmp	r3, #10
   26a88:	strbeq	r4, [r0, #-260]	; 0xfffffefc
   26a8c:	bne	26b90 <error@@Base+0x3dec>
   26a90:	ldrb	r4, [sp, #20]
   26a94:	cmp	r4, #0
   26a98:	beq	26b50 <error@@Base+0x3dac>
   26a9c:	bl	112b8 <__ctype_b_loc@plt>
   26aa0:	add	r2, sp, #20
   26aa4:	ldr	r3, [r0]
   26aa8:	b	26ab8 <error@@Base+0x3d14>
   26aac:	cmp	r4, #0
   26ab0:	mov	r2, r0
   26ab4:	beq	26b50 <error@@Base+0x3dac>
   26ab8:	lsl	r4, r4, #1
   26abc:	add	r0, r2, #1
   26ac0:	ldrh	r1, [r3, r4]
   26ac4:	ldrb	r4, [r2, #1]
   26ac8:	tst	r1, #8192	; 0x2000
   26acc:	beq	26aac <error@@Base+0x3d08>
   26ad0:	mov	r1, #0
   26ad4:	cmp	r4, #0
   26ad8:	strb	r1, [r2]
   26adc:	bne	26af0 <error@@Base+0x3d4c>
   26ae0:	b	26b50 <error@@Base+0x3dac>
   26ae4:	ldrb	r4, [r0, #1]!
   26ae8:	cmp	r4, #0
   26aec:	beq	26b50 <error@@Base+0x3dac>
   26af0:	lsl	r4, r4, #1
   26af4:	ldrh	r2, [r3, r4]
   26af8:	tst	r2, #8192	; 0x2000
   26afc:	bne	26ae4 <error@@Base+0x3d40>
   26b00:	ldrb	r1, [r0]
   26b04:	tst	r2, #2048	; 0x800
   26b08:	lsl	r2, r1, #1
   26b0c:	ldrh	r2, [r3, r2]
   26b10:	beq	26cd4 <error@@Base+0x3f30>
   26b14:	tst	r2, #2048	; 0x800
   26b18:	beq	26b50 <error@@Base+0x3dac>
   26b1c:	cmp	r1, #0
   26b20:	beq	26b50 <error@@Base+0x3dac>
   26b24:	tst	r2, #8192	; 0x2000
   26b28:	mov	sl, r0
   26b2c:	beq	26b44 <error@@Base+0x3da0>
   26b30:	b	26be4 <error@@Base+0x3e40>
   26b34:	lsl	r2, r2, #1
   26b38:	ldrh	r2, [r3, r2]
   26b3c:	tst	r2, #8192	; 0x2000
   26b40:	bne	26be4 <error@@Base+0x3e40>
   26b44:	ldrb	r2, [r0, #1]!
   26b48:	cmp	r2, #0
   26b4c:	bne	26b34 <error@@Base+0x3d90>
   26b50:	ldr	r3, [pc, #796]	; 26e74 <error@@Base+0x40d0>
   26b54:	ldr	r3, [r3]
   26b58:	cmp	r3, r5
   26b5c:	beq	26b70 <error@@Base+0x3dcc>
   26b60:	mov	r0, r5
   26b64:	bl	11444 <pclose@plt>
   26b68:	cmp	r0, #0
   26b6c:	bne	26d54 <error@@Base+0x3fb0>
   26b70:	ldr	r3, [pc, #768]	; 26e78 <error@@Base+0x40d4>
   26b74:	ldr	r2, [r3]
   26b78:	cmp	r2, r3
   26b7c:	moveq	r0, #2
   26b80:	movne	r3, #1
   26b84:	movne	r0, #0
   26b88:	strdne	r2, [r7]
   26b8c:	b	269e8 <error@@Base+0x3c44>
   26b90:	mov	r0, r5
   26b94:	bl	11348 <fgetc@plt>
   26b98:	cmp	r0, #10
   26b9c:	cmnne	r0, #1
   26ba0:	bne	26b90 <error@@Base+0x3dec>
   26ba4:	b	26a90 <error@@Base+0x3cec>
   26ba8:	ldr	r0, [pc, #720]	; 26e80 <error@@Base+0x40dc>
   26bac:	bl	19b7c <pclose@plt+0x8738>
   26bb0:	subs	r5, r0, #0
   26bb4:	beq	269e4 <error@@Base+0x3c40>
   26bb8:	ldrb	r3, [r5]
   26bbc:	cmp	r3, #0
   26bc0:	beq	269e4 <error@@Base+0x3c40>
   26bc4:	sub	r4, r4, #2
   26bc8:	cmp	r4, #3
   26bcc:	ldrls	pc, [pc, r4, lsl #2]
   26bd0:	b	26e64 <error@@Base+0x40c0>
   26bd4:	andeq	r6, r2, r8, lsl #28
   26bd8:	andeq	r6, r2, r8, ror #26
   26bdc:	strdeq	r6, [r2], -r8
   26be0:	andeq	r6, r2, r0, lsl #28
   26be4:	ldrb	r2, [r0, #1]
   26be8:	mov	r1, #0
   26bec:	strb	r1, [r0]
   26bf0:	cmp	r2, r1
   26bf4:	add	r4, r0, #1
   26bf8:	bne	26c0c <error@@Base+0x3e68>
   26bfc:	b	26b50 <error@@Base+0x3dac>
   26c00:	ldrb	r2, [r4, #1]!
   26c04:	cmp	r2, #0
   26c08:	beq	26b50 <error@@Base+0x3dac>
   26c0c:	lsl	r2, r2, #1
   26c10:	ldrh	r2, [r3, r2]
   26c14:	tst	r2, #8192	; 0x2000
   26c18:	bne	26c00 <error@@Base+0x3e5c>
   26c1c:	mov	r1, r4
   26c20:	b	26c34 <error@@Base+0x3e90>
   26c24:	lsl	r2, r2, #1
   26c28:	ldrh	r2, [r3, r2]
   26c2c:	tst	r2, #8192	; 0x2000
   26c30:	bne	26c44 <error@@Base+0x3ea0>
   26c34:	ldrb	r2, [r1, #1]!
   26c38:	cmp	r2, #0
   26c3c:	bne	26c24 <error@@Base+0x3e80>
   26c40:	b	26b50 <error@@Base+0x3dac>
   26c44:	mov	fp, #0
   26c48:	strb	fp, [r1]
   26c4c:	ldrb	r3, [sp, #20]
   26c50:	cmp	r3, fp
   26c54:	beq	26b50 <error@@Base+0x3dac>
   26c58:	ldrb	r3, [sl]
   26c5c:	cmp	r3, #0
   26c60:	beq	26b50 <error@@Base+0x3dac>
   26c64:	ldrb	r3, [r4]
   26c68:	cmp	r3, #0
   26c6c:	beq	26b50 <error@@Base+0x3dac>
   26c70:	mov	r2, #10
   26c74:	mov	r1, fp
   26c78:	mov	r0, sl
   26c7c:	bl	110fc <strtol@plt>
   26c80:	cmp	r0, #0
   26c84:	ble	26b50 <error@@Base+0x3dac>
   26c88:	mov	r2, #10
   26c8c:	mov	r1, fp
   26c90:	mov	r0, sl
   26c94:	bl	110fc <strtol@plt>
   26c98:	str	fp, [sp, #4]
   26c9c:	str	fp, [sp]
   26ca0:	mov	r2, r0
   26ca4:	asr	r3, r0, #31
   26ca8:	mov	r0, r4
   26cac:	bl	26664 <error@@Base+0x38c0>
   26cb0:	ldr	r2, [r6, #4]
   26cb4:	ldr	r3, [r7, #8]
   26cb8:	add	r3, r3, #1
   26cbc:	str	r3, [r7, #8]
   26cc0:	str	r6, [r0]
   26cc4:	str	r2, [r0, #4]
   26cc8:	str	r0, [r2]
   26ccc:	str	r0, [r6, #4]
   26cd0:	b	26a40 <error@@Base+0x3c9c>
   26cd4:	cmp	r1, #0
   26cd8:	bne	26cf4 <error@@Base+0x3f50>
   26cdc:	b	26b50 <error@@Base+0x3dac>
   26ce0:	ldrb	r2, [r0, #1]!
   26ce4:	cmp	r2, #0
   26ce8:	lsl	r2, r2, #1
   26cec:	ldrh	r2, [r3, r2]
   26cf0:	beq	26b50 <error@@Base+0x3dac>
   26cf4:	tst	r2, #8192	; 0x2000
   26cf8:	beq	26ce0 <error@@Base+0x3f3c>
   26cfc:	b	26d08 <error@@Base+0x3f64>
   26d00:	tst	r2, #8192	; 0x2000
   26d04:	beq	26d20 <error@@Base+0x3f7c>
   26d08:	ldrb	r2, [r0, #1]!
   26d0c:	cmp	r2, #0
   26d10:	lsl	r2, r2, #1
   26d14:	ldrh	r2, [r3, r2]
   26d18:	bne	26d00 <error@@Base+0x3f5c>
   26d1c:	b	26b50 <error@@Base+0x3dac>
   26d20:	tst	r2, #2048	; 0x800
   26d24:	beq	26b50 <error@@Base+0x3dac>
   26d28:	mov	sl, r0
   26d2c:	b	26b44 <error@@Base+0x3da0>
   26d30:	ldr	r3, [pc, #316]	; 26e74 <error@@Base+0x40d0>
   26d34:	ldr	r3, [r3]
   26d38:	cmp	r3, r5
   26d3c:	moveq	r0, #4
   26d40:	beq	269e8 <error@@Base+0x3c44>
   26d44:	mov	r0, r5
   26d48:	bl	11444 <pclose@plt>
   26d4c:	mov	r0, #4
   26d50:	b	269e8 <error@@Base+0x3c44>
   26d54:	mov	r3, #0
   26d58:	str	r3, [r7]
   26d5c:	str	r3, [r7, #4]
   26d60:	str	r3, [r7, #8]
   26d64:	b	269e4 <error@@Base+0x3c40>
   26d68:	ldr	sl, [pc, #276]	; 26e84 <error@@Base+0x40e0>
   26d6c:	mov	r0, r6
   26d70:	bl	1af34 <pclose@plt+0x9af0>
   26d74:	subs	r9, r0, #0
   26d78:	mov	r0, r5
   26d7c:	beq	26e10 <error@@Base+0x406c>
   26d80:	bl	112dc <strlen@plt>
   26d84:	mov	r4, r0
   26d88:	mov	r0, sl
   26d8c:	bl	112dc <strlen@plt>
   26d90:	mov	fp, r0
   26d94:	mov	r0, r9
   26d98:	bl	112dc <strlen@plt>
   26d9c:	add	r3, r4, fp
   26da0:	add	r3, r3, #5
   26da4:	mov	r1, #1
   26da8:	add	r0, r3, r0
   26dac:	bl	11b0c <pclose@plt+0x6c8>
   26db0:	str	r9, [sp, #8]
   26db4:	stm	sp, {r5, sl}
   26db8:	ldr	r3, [pc, #200]	; 26e88 <error@@Base+0x40e4>
   26dbc:	mvn	r2, #0
   26dc0:	mov	r1, #1
   26dc4:	mov	r4, r0
   26dc8:	bl	11324 <__sprintf_chk@plt>
   26dcc:	cmp	r6, r9
   26dd0:	beq	26ddc <error@@Base+0x4038>
   26dd4:	mov	r0, r9
   26dd8:	bl	11144 <free@plt>
   26ddc:	ldr	r1, [pc, #160]	; 26e84 <error@@Base+0x40e0>
   26de0:	mov	r0, r4
   26de4:	bl	113a8 <popen@plt>
   26de8:	mov	r5, r0
   26dec:	mov	r0, r4
   26df0:	bl	11144 <free@plt>
   26df4:	b	26a30 <error@@Base+0x3c8c>
   26df8:	ldr	sl, [pc, #140]	; 26e8c <error@@Base+0x40e8>
   26dfc:	b	26d6c <error@@Base+0x3fc8>
   26e00:	ldr	sl, [pc, #136]	; 26e90 <error@@Base+0x40ec>
   26e04:	b	26d6c <error@@Base+0x3fc8>
   26e08:	ldr	sl, [pc, #132]	; 26e94 <error@@Base+0x40f0>
   26e0c:	b	26d6c <error@@Base+0x3fc8>
   26e10:	bl	112dc <strlen@plt>
   26e14:	mov	r4, r0
   26e18:	mov	r0, sl
   26e1c:	bl	112dc <strlen@plt>
   26e20:	mov	r9, r0
   26e24:	mov	r0, r6
   26e28:	bl	112dc <strlen@plt>
   26e2c:	add	r3, r4, r9
   26e30:	add	r3, r3, #5
   26e34:	mov	r1, #1
   26e38:	add	r0, r3, r0
   26e3c:	bl	11b0c <pclose@plt+0x6c8>
   26e40:	str	r6, [sp, #8]
   26e44:	stm	sp, {r5, sl}
   26e48:	ldr	r3, [pc, #56]	; 26e88 <error@@Base+0x40e4>
   26e4c:	mvn	r2, #0
   26e50:	mov	r1, #1
   26e54:	mov	r4, r0
   26e58:	bl	11324 <__sprintf_chk@plt>
   26e5c:	b	26ddc <error@@Base+0x4038>
   26e60:	bl	111bc <__stack_chk_fail@plt>
   26e64:	mov	r0, #3
   26e68:	b	269e8 <error@@Base+0x3c44>
   26e6c:			; <UNDEFINED> instruction: 0x0003ddb0
   26e70:	andeq	r3, r4, r0, asr #18
   26e74:	andeq	pc, r3, r0, ror #22
   26e78:	andeq	pc, r3, r8, asr #22
   26e7c:			; <UNDEFINED> instruction: 0x00043ab0
   26e80:	andeq	ip, r2, ip, lsl #28
   26e84:	andeq	fp, r2, r4, ror ip
   26e88:	andeq	ip, r2, ip, lsl lr
   26e8c:	andeq	r8, r2, r0, asr sl
   26e90:	andeq	ip, r2, r8, lsl #28
   26e94:	andeq	fp, r2, ip, lsr sp
   26e98:	ldr	r3, [pc, #180]	; 26f54 <error@@Base+0x41b0>
   26e9c:	push	{r4, lr}
   26ea0:	ldr	r4, [r3, #8]
   26ea4:	ldr	r1, [pc, #172]	; 26f58 <error@@Base+0x41b4>
   26ea8:	mov	r0, r4
   26eac:	bl	110f0 <strcmp@plt>
   26eb0:	cmp	r0, #0
   26eb4:	beq	26f1c <error@@Base+0x4178>
   26eb8:	ldr	r1, [pc, #156]	; 26f5c <error@@Base+0x41b8>
   26ebc:	mov	r0, r4
   26ec0:	bl	110f0 <strcmp@plt>
   26ec4:	cmp	r0, #0
   26ec8:	beq	26f14 <error@@Base+0x4170>
   26ecc:	ldr	r1, [pc, #140]	; 26f60 <error@@Base+0x41bc>
   26ed0:	mov	r0, r4
   26ed4:	bl	110f0 <strcmp@plt>
   26ed8:	cmp	r0, #0
   26edc:	beq	26f44 <error@@Base+0x41a0>
   26ee0:	ldr	r1, [pc, #124]	; 26f64 <error@@Base+0x41c0>
   26ee4:	mov	r0, r4
   26ee8:	bl	110f0 <strcmp@plt>
   26eec:	cmp	r0, #0
   26ef0:	beq	26f4c <error@@Base+0x41a8>
   26ef4:	ldrb	r3, [r4]
   26ef8:	cmp	r3, #45	; 0x2d
   26efc:	bne	26f24 <error@@Base+0x4180>
   26f00:	ldrb	r3, [r4, #1]
   26f04:	cmp	r3, #0
   26f08:	bne	26f24 <error@@Base+0x4180>
   26f0c:	mov	r0, #1
   26f10:	pop	{r4, pc}
   26f14:	mov	r0, #3
   26f18:	pop	{r4, pc}
   26f1c:	mov	r0, #2
   26f20:	pop	{r4, pc}
   26f24:	mov	r0, r4
   26f28:	mov	r1, #0
   26f2c:	bl	11258 <open64@plt>
   26f30:	cmp	r0, #0
   26f34:	blt	26f1c <error@@Base+0x4178>
   26f38:	bl	11414 <close@plt>
   26f3c:	mov	r0, #0
   26f40:	pop	{r4, pc}
   26f44:	mov	r0, #4
   26f48:	pop	{r4, pc}
   26f4c:	mov	r0, #5
   26f50:	pop	{r4, pc}
   26f54:	andeq	pc, r3, r8, asr #22
   26f58:	andeq	ip, r2, r8, lsr #28
   26f5c:	andeq	ip, r2, r0, lsr lr
   26f60:	andeq	ip, r2, r8, lsr lr
   26f64:	andeq	ip, r2, r0, asr #28
   26f68:	push	{r4, lr}
   26f6c:	mov	r4, r0
   26f70:	bl	26e98 <error@@Base+0x40f4>
   26f74:	subs	r1, r0, #0
   26f78:	mov	r0, r4
   26f7c:	bne	26fac <error@@Base+0x4208>
   26f80:	bl	26744 <error@@Base+0x39a0>
   26f84:	cmp	r0, #2
   26f88:	beq	26fb8 <error@@Base+0x4214>
   26f8c:	cmp	r0, #3
   26f90:	beq	26fc8 <error@@Base+0x4224>
   26f94:	cmp	r0, #1
   26f98:	popne	{r4, pc}
   26f9c:	mov	r1, #0
   26fa0:	ldr	r0, [pc, #48]	; 26fd8 <error@@Base+0x4234>
   26fa4:	pop	{r4, lr}
   26fa8:	b	22da4 <error@@Base>
   26fac:	bl	269b8 <error@@Base+0x3c14>
   26fb0:	cmp	r0, #2
   26fb4:	bne	26f8c <error@@Base+0x41e8>
   26fb8:	mov	r1, #0
   26fbc:	ldr	r0, [pc, #24]	; 26fdc <error@@Base+0x4238>
   26fc0:	pop	{r4, lr}
   26fc4:	b	22da4 <error@@Base>
   26fc8:	mov	r1, #0
   26fcc:	ldr	r0, [pc, #12]	; 26fe0 <error@@Base+0x423c>
   26fd0:	pop	{r4, lr}
   26fd4:	b	22da4 <error@@Base>
   26fd8:	andeq	ip, r2, r8, asr #28
   26fdc:	andeq	ip, r2, r8, asr lr
   26fe0:	andeq	ip, r2, r4, ror lr
   26fe4:	ldr	r3, [pc, #404]	; 27180 <error@@Base+0x43dc>
   26fe8:	ldr	r2, [pc, #404]	; 27184 <error@@Base+0x43e0>
   26fec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26ff0:	sub	sp, sp, #20
   26ff4:	ldr	r3, [r3]
   26ff8:	ldr	r2, [r2]
   26ffc:	cmp	r3, #0
   27000:	str	r2, [sp, #12]
   27004:	beq	27158 <error@@Base+0x43b4>
   27008:	ldrd	r4, [r3, #16]
   2700c:	orrs	r3, r4, r5
   27010:	mov	r0, r4
   27014:	mov	r1, r5
   27018:	bne	2710c <error@@Base+0x4368>
   2701c:	bl	1fafc <pclose@plt+0xe6b8>
   27020:	mov	r7, r5
   27024:	str	r4, [sp]
   27028:	ldr	sl, [pc, #344]	; 27188 <error@@Base+0x43e4>
   2702c:	mov	r4, r0
   27030:	mov	r5, r1
   27034:	b	2709c <error@@Base+0x42f8>
   27038:	ldr	r3, [pc, #320]	; 27180 <error@@Base+0x43dc>
   2703c:	ldr	fp, [r3]
   27040:	ldr	r2, [fp, #24]
   27044:	mov	r0, r2
   27048:	str	r2, [sp, #4]
   2704c:	bl	112dc <strlen@plt>
   27050:	ldmib	sp, {r2, r6}
   27054:	mov	r1, r6
   27058:	mov	r3, r0
   2705c:	mov	r0, r2
   27060:	mov	r2, r3
   27064:	str	r3, [sp, #4]
   27068:	bl	113f0 <strncmp@plt>
   2706c:	cmp	r0, #0
   27070:	bne	27094 <error@@Base+0x42f0>
   27074:	ldrb	r2, [fp, #28]
   27078:	cmp	r2, #0
   2707c:	beq	2713c <error@@Base+0x4398>
   27080:	ldr	r3, [sp, #4]
   27084:	ldrb	r3, [r6, r3]
   27088:	cmp	r3, #0
   2708c:	cmpne	r3, #13
   27090:	beq	2713c <error@@Base+0x4398>
   27094:	mov	r7, r9
   27098:	str	r8, [sp]
   2709c:	ldr	r3, [sl]
   270a0:	ands	r3, r3, #3
   270a4:	bne	27158 <error@@Base+0x43b4>
   270a8:	add	r2, sp, #8
   270ac:	ldr	r0, [sp]
   270b0:	mov	r1, r7
   270b4:	bl	1f314 <pclose@plt+0xded0>
   270b8:	orrs	r3, r4, r5
   270bc:	mov	r8, r0
   270c0:	mov	r9, r1
   270c4:	beq	270d0 <error@@Base+0x432c>
   270c8:	adds	r4, r4, #1
   270cc:	adc	r5, r5, #0
   270d0:	mvn	r3, #0
   270d4:	mvn	r2, #0
   270d8:	cmp	r9, r3
   270dc:	cmpeq	r8, r2
   270e0:	beq	27164 <error@@Base+0x43c0>
   270e4:	ldr	r3, [pc, #160]	; 2718c <error@@Base+0x43e8>
   270e8:	ldr	r3, [r3]
   270ec:	cmp	r3, #0
   270f0:	beq	27038 <error@@Base+0x4294>
   270f4:	mov	r2, r8
   270f8:	mov	r3, r9
   270fc:	mov	r0, r4
   27100:	mov	r1, r5
   27104:	bl	1f6d8 <pclose@plt+0xe294>
   27108:	b	27038 <error@@Base+0x4294>
   2710c:	bl	1fb4c <pclose@plt+0xe708>
   27110:	mov	r6, r0
   27114:	mov	r5, r1
   27118:	ldr	r3, [pc, #100]	; 27184 <error@@Base+0x43e0>
   2711c:	ldr	r2, [sp, #12]
   27120:	mov	r0, r6
   27124:	ldr	r3, [r3]
   27128:	mov	r1, r5
   2712c:	cmp	r2, r3
   27130:	bne	2717c <error@@Base+0x43d8>
   27134:	add	sp, sp, #20
   27138:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2713c:	ldr	r6, [sp]
   27140:	mov	r1, r7
   27144:	mov	r0, r6
   27148:	bl	1fafc <pclose@plt+0xe6b8>
   2714c:	mov	r5, r7
   27150:	strd	r0, [fp, #16]
   27154:	b	27118 <error@@Base+0x4374>
   27158:	mvn	r6, #0
   2715c:	mov	r5, r6
   27160:	b	27118 <error@@Base+0x4374>
   27164:	mov	r1, #0
   27168:	ldr	r0, [pc, #32]	; 27190 <error@@Base+0x43ec>
   2716c:	bl	22da4 <error@@Base>
   27170:	mov	r6, r8
   27174:	mov	r5, r9
   27178:	b	27118 <error@@Base+0x4374>
   2717c:	bl	111bc <__stack_chk_fail@plt>
   27180:	andeq	r3, r4, r0, asr #18
   27184:			; <UNDEFINED> instruction: 0x0003ddb0
   27188:			; <UNDEFINED> instruction: 0x00043ab0
   2718c:	andeq	r3, r4, r8, lsl sl
   27190:	andeq	ip, r2, r8, lsl #29
   27194:	push	{r4, r5, lr}
   27198:	mov	lr, #0
   2719c:	ldr	r5, [pc, #84]	; 271f8 <error@@Base+0x4454>
   271a0:	mov	r2, r0
   271a4:	ldr	r4, [pc, #80]	; 271fc <error@@Base+0x4458>
   271a8:	ldm	r5, {r1, ip}
   271ac:	mov	r0, lr
   271b0:	b	271c8 <error@@Base+0x4424>
   271b4:	ldr	r0, [r3, #8]
   271b8:	add	ip, ip, #1
   271bc:	mov	r1, r3
   271c0:	mov	lr, #1
   271c4:	sub	r2, r2, #1
   271c8:	cmp	r2, #0
   271cc:	ble	271ec <error@@Base+0x4448>
   271d0:	cmp	r1, #0
   271d4:	beq	271e4 <error@@Base+0x4440>
   271d8:	ldr	r3, [r1]
   271dc:	cmp	r3, r4
   271e0:	bne	271b4 <error@@Base+0x4410>
   271e4:	mov	r0, #0
   271e8:	b	271c4 <error@@Base+0x4420>
   271ec:	cmp	lr, #0
   271f0:	stmne	r5, {r1, ip}
   271f4:	pop	{r4, r5, pc}
   271f8:	andeq	r3, r4, r0, asr #18
   271fc:	andeq	pc, r3, r8, asr #22
   27200:	push	{r4, r5, lr}
   27204:	mov	lr, #0
   27208:	ldr	r5, [pc, #84]	; 27264 <error@@Base+0x44c0>
   2720c:	mov	r2, r0
   27210:	ldr	r4, [pc, #80]	; 27268 <error@@Base+0x44c4>
   27214:	ldm	r5, {r1, ip}
   27218:	mov	r0, lr
   2721c:	b	27234 <error@@Base+0x4490>
   27220:	ldr	r0, [r3, #8]
   27224:	sub	ip, ip, #1
   27228:	mov	r1, r3
   2722c:	mov	lr, #1
   27230:	sub	r2, r2, #1
   27234:	cmp	r2, #0
   27238:	ble	27258 <error@@Base+0x44b4>
   2723c:	cmp	r1, #0
   27240:	beq	27250 <error@@Base+0x44ac>
   27244:	ldr	r3, [r1, #4]
   27248:	cmp	r3, r4
   2724c:	bne	27220 <error@@Base+0x447c>
   27250:	mov	r0, #0
   27254:	b	27230 <error@@Base+0x448c>
   27258:	cmp	lr, #0
   2725c:	stmne	r5, {r1, ip}
   27260:	pop	{r4, r5, pc}
   27264:	andeq	r3, r4, r0, asr #18
   27268:	andeq	pc, r3, r8, asr #22
   2726c:	ldr	r3, [pc, #4]	; 27278 <error@@Base+0x44d4>
   27270:	ldr	r0, [r3, #8]
   27274:	bx	lr
   27278:	andeq	r3, r4, r0, asr #18
   2727c:	ldr	r3, [pc, #4]	; 27288 <error@@Base+0x44e4>
   27280:	ldr	r0, [r3, #4]
   27284:	bx	lr
   27288:	andeq	r3, r4, r0, asr #18
   2728c:	ldr	r3, [pc, #24]	; 272ac <error@@Base+0x4508>
   27290:	ldr	r3, [r3]
   27294:	cmp	r3, #0
   27298:	beq	272a4 <error@@Base+0x4500>
   2729c:	ldr	r0, [r3, #8]
   272a0:	b	1a8e4 <pclose@plt+0x94a0>
   272a4:	mov	r0, #1
   272a8:	bx	lr
   272ac:	andeq	r3, r4, r0, asr #18
   272b0:	push	{r4, lr}
   272b4:	mov	r1, #0
   272b8:	ldr	r0, [pc, #24]	; 272d8 <error@@Base+0x4534>
   272bc:	bl	11258 <open64@plt>
   272c0:	ldr	r3, [pc, #20]	; 272dc <error@@Base+0x4538>
   272c4:	cmp	r0, #0
   272c8:	movlt	r2, #2
   272cc:	strge	r0, [r3]
   272d0:	strlt	r2, [r3]
   272d4:	pop	{r4, pc}
   272d8:			; <UNDEFINED> instruction: 0x0002bab8
   272dc:			; <UNDEFINED> instruction: 0x00043ab4
   272e0:	bx	lr
   272e4:	push	{r4, r5, r6, r7, lr}
   272e8:	sub	sp, sp, #12
   272ec:	ldr	r7, [pc, #120]	; 2736c <error@@Base+0x45c8>
   272f0:	ldr	r5, [pc, #120]	; 27370 <error@@Base+0x45cc>
   272f4:	mvn	r6, #31
   272f8:	ldr	r3, [r7]
   272fc:	str	r3, [sp, #4]
   27300:	b	27318 <error@@Base+0x4574>
   27304:	ldrb	r3, [sp, #3]
   27308:	cmp	r3, #0
   2730c:	strbeq	r6, [sp, #3]
   27310:	cmp	r4, #1
   27314:	beq	27348 <error@@Base+0x45a4>
   27318:	mov	r2, #1
   2731c:	add	r1, sp, #3
   27320:	ldr	r0, [r5]
   27324:	bl	22660 <pclose@plt+0x1121c>
   27328:	cmn	r0, #2
   2732c:	mov	r4, r0
   27330:	beq	2734c <error@@Base+0x45a8>
   27334:	cmp	r0, #0
   27338:	bge	27304 <error@@Base+0x4560>
   2733c:	mov	r0, #1
   27340:	bl	11a94 <pclose@plt+0x650>
   27344:	b	27304 <error@@Base+0x4560>
   27348:	ldrb	r4, [sp, #3]
   2734c:	ldr	r2, [sp, #4]
   27350:	ldr	r3, [r7]
   27354:	mov	r0, r4
   27358:	cmp	r2, r3
   2735c:	bne	27368 <error@@Base+0x45c4>
   27360:	add	sp, sp, #12
   27364:	pop	{r4, r5, r6, r7, pc}
   27368:	bl	111bc <__stack_chk_fail@plt>
   2736c:			; <UNDEFINED> instruction: 0x0003ddb0
   27370:			; <UNDEFINED> instruction: 0x00043ab4
   27374:	cmp	r1, #0
   27378:	beq	27584 <error@@Base+0x47e0>
   2737c:	eor	ip, r0, r1
   27380:	rsbmi	r1, r1, #0
   27384:	subs	r2, r1, #1
   27388:	beq	27550 <error@@Base+0x47ac>
   2738c:	movs	r3, r0
   27390:	rsbmi	r3, r0, #0
   27394:	cmp	r3, r1
   27398:	bls	2755c <error@@Base+0x47b8>
   2739c:	tst	r1, r2
   273a0:	beq	2756c <error@@Base+0x47c8>
   273a4:	clz	r2, r3
   273a8:	clz	r0, r1
   273ac:	sub	r2, r0, r2
   273b0:	rsbs	r2, r2, #31
   273b4:	addne	r2, r2, r2, lsl #1
   273b8:	mov	r0, #0
   273bc:	addne	pc, pc, r2, lsl #2
   273c0:	nop			; (mov r0, r0)
   273c4:	cmp	r3, r1, lsl #31
   273c8:	adc	r0, r0, r0
   273cc:	subcs	r3, r3, r1, lsl #31
   273d0:	cmp	r3, r1, lsl #30
   273d4:	adc	r0, r0, r0
   273d8:	subcs	r3, r3, r1, lsl #30
   273dc:	cmp	r3, r1, lsl #29
   273e0:	adc	r0, r0, r0
   273e4:	subcs	r3, r3, r1, lsl #29
   273e8:	cmp	r3, r1, lsl #28
   273ec:	adc	r0, r0, r0
   273f0:	subcs	r3, r3, r1, lsl #28
   273f4:	cmp	r3, r1, lsl #27
   273f8:	adc	r0, r0, r0
   273fc:	subcs	r3, r3, r1, lsl #27
   27400:	cmp	r3, r1, lsl #26
   27404:	adc	r0, r0, r0
   27408:	subcs	r3, r3, r1, lsl #26
   2740c:	cmp	r3, r1, lsl #25
   27410:	adc	r0, r0, r0
   27414:	subcs	r3, r3, r1, lsl #25
   27418:	cmp	r3, r1, lsl #24
   2741c:	adc	r0, r0, r0
   27420:	subcs	r3, r3, r1, lsl #24
   27424:	cmp	r3, r1, lsl #23
   27428:	adc	r0, r0, r0
   2742c:	subcs	r3, r3, r1, lsl #23
   27430:	cmp	r3, r1, lsl #22
   27434:	adc	r0, r0, r0
   27438:	subcs	r3, r3, r1, lsl #22
   2743c:	cmp	r3, r1, lsl #21
   27440:	adc	r0, r0, r0
   27444:	subcs	r3, r3, r1, lsl #21
   27448:	cmp	r3, r1, lsl #20
   2744c:	adc	r0, r0, r0
   27450:	subcs	r3, r3, r1, lsl #20
   27454:	cmp	r3, r1, lsl #19
   27458:	adc	r0, r0, r0
   2745c:	subcs	r3, r3, r1, lsl #19
   27460:	cmp	r3, r1, lsl #18
   27464:	adc	r0, r0, r0
   27468:	subcs	r3, r3, r1, lsl #18
   2746c:	cmp	r3, r1, lsl #17
   27470:	adc	r0, r0, r0
   27474:	subcs	r3, r3, r1, lsl #17
   27478:	cmp	r3, r1, lsl #16
   2747c:	adc	r0, r0, r0
   27480:	subcs	r3, r3, r1, lsl #16
   27484:	cmp	r3, r1, lsl #15
   27488:	adc	r0, r0, r0
   2748c:	subcs	r3, r3, r1, lsl #15
   27490:	cmp	r3, r1, lsl #14
   27494:	adc	r0, r0, r0
   27498:	subcs	r3, r3, r1, lsl #14
   2749c:	cmp	r3, r1, lsl #13
   274a0:	adc	r0, r0, r0
   274a4:	subcs	r3, r3, r1, lsl #13
   274a8:	cmp	r3, r1, lsl #12
   274ac:	adc	r0, r0, r0
   274b0:	subcs	r3, r3, r1, lsl #12
   274b4:	cmp	r3, r1, lsl #11
   274b8:	adc	r0, r0, r0
   274bc:	subcs	r3, r3, r1, lsl #11
   274c0:	cmp	r3, r1, lsl #10
   274c4:	adc	r0, r0, r0
   274c8:	subcs	r3, r3, r1, lsl #10
   274cc:	cmp	r3, r1, lsl #9
   274d0:	adc	r0, r0, r0
   274d4:	subcs	r3, r3, r1, lsl #9
   274d8:	cmp	r3, r1, lsl #8
   274dc:	adc	r0, r0, r0
   274e0:	subcs	r3, r3, r1, lsl #8
   274e4:	cmp	r3, r1, lsl #7
   274e8:	adc	r0, r0, r0
   274ec:	subcs	r3, r3, r1, lsl #7
   274f0:	cmp	r3, r1, lsl #6
   274f4:	adc	r0, r0, r0
   274f8:	subcs	r3, r3, r1, lsl #6
   274fc:	cmp	r3, r1, lsl #5
   27500:	adc	r0, r0, r0
   27504:	subcs	r3, r3, r1, lsl #5
   27508:	cmp	r3, r1, lsl #4
   2750c:	adc	r0, r0, r0
   27510:	subcs	r3, r3, r1, lsl #4
   27514:	cmp	r3, r1, lsl #3
   27518:	adc	r0, r0, r0
   2751c:	subcs	r3, r3, r1, lsl #3
   27520:	cmp	r3, r1, lsl #2
   27524:	adc	r0, r0, r0
   27528:	subcs	r3, r3, r1, lsl #2
   2752c:	cmp	r3, r1, lsl #1
   27530:	adc	r0, r0, r0
   27534:	subcs	r3, r3, r1, lsl #1
   27538:	cmp	r3, r1
   2753c:	adc	r0, r0, r0
   27540:	subcs	r3, r3, r1
   27544:	cmp	ip, #0
   27548:	rsbmi	r0, r0, #0
   2754c:	bx	lr
   27550:	teq	ip, r0
   27554:	rsbmi	r0, r0, #0
   27558:	bx	lr
   2755c:	movcc	r0, #0
   27560:	asreq	r0, ip, #31
   27564:	orreq	r0, r0, #1
   27568:	bx	lr
   2756c:	clz	r2, r1
   27570:	rsb	r2, r2, #31
   27574:	cmp	ip, #0
   27578:	lsr	r0, r3, r2
   2757c:	rsbmi	r0, r0, #0
   27580:	bx	lr
   27584:	cmp	r0, #0
   27588:	mvngt	r0, #-2147483648	; 0x80000000
   2758c:	movlt	r0, #-2147483648	; 0x80000000
   27590:	b	27a84 <error@@Base+0x4ce0>
   27594:	cmp	r1, #0
   27598:	beq	27584 <error@@Base+0x47e0>
   2759c:	push	{r0, r1, lr}
   275a0:	bl	2737c <error@@Base+0x45d8>
   275a4:	pop	{r1, r2, lr}
   275a8:	mul	r3, r2, r0
   275ac:	sub	r1, r1, r3
   275b0:	bx	lr
   275b4:	eor	r1, r1, #-2147483648	; 0x80000000
   275b8:	b	275c0 <error@@Base+0x481c>
   275bc:	eor	r3, r3, #-2147483648	; 0x80000000
   275c0:	push	{r4, r5, lr}
   275c4:	lsl	r4, r1, #1
   275c8:	lsl	r5, r3, #1
   275cc:	teq	r4, r5
   275d0:	teqeq	r0, r2
   275d4:	orrsne	ip, r4, r0
   275d8:	orrsne	ip, r5, r2
   275dc:	mvnsne	ip, r4, asr #21
   275e0:	mvnsne	ip, r5, asr #21
   275e4:	beq	277d0 <error@@Base+0x4a2c>
   275e8:	lsr	r4, r4, #21
   275ec:	rsbs	r5, r4, r5, lsr #21
   275f0:	rsblt	r5, r5, #0
   275f4:	ble	27614 <error@@Base+0x4870>
   275f8:	add	r4, r4, r5
   275fc:	eor	r2, r0, r2
   27600:	eor	r3, r1, r3
   27604:	eor	r0, r2, r0
   27608:	eor	r1, r3, r1
   2760c:	eor	r2, r0, r2
   27610:	eor	r3, r1, r3
   27614:	cmp	r5, #54	; 0x36
   27618:	pophi	{r4, r5, pc}
   2761c:	tst	r1, #-2147483648	; 0x80000000
   27620:	lsl	r1, r1, #12
   27624:	mov	ip, #1048576	; 0x100000
   27628:	orr	r1, ip, r1, lsr #12
   2762c:	beq	27638 <error@@Base+0x4894>
   27630:	rsbs	r0, r0, #0
   27634:	rsc	r1, r1, #0
   27638:	tst	r3, #-2147483648	; 0x80000000
   2763c:	lsl	r3, r3, #12
   27640:	orr	r3, ip, r3, lsr #12
   27644:	beq	27650 <error@@Base+0x48ac>
   27648:	rsbs	r2, r2, #0
   2764c:	rsc	r3, r3, #0
   27650:	teq	r4, r5
   27654:	beq	277b8 <error@@Base+0x4a14>
   27658:	sub	r4, r4, #1
   2765c:	rsbs	lr, r5, #32
   27660:	blt	2767c <error@@Base+0x48d8>
   27664:	lsl	ip, r2, lr
   27668:	adds	r0, r0, r2, lsr r5
   2766c:	adc	r1, r1, #0
   27670:	adds	r0, r0, r3, lsl lr
   27674:	adcs	r1, r1, r3, asr r5
   27678:	b	27698 <error@@Base+0x48f4>
   2767c:	sub	r5, r5, #32
   27680:	add	lr, lr, #32
   27684:	cmp	r2, #1
   27688:	lsl	ip, r3, lr
   2768c:	orrcs	ip, ip, #2
   27690:	adds	r0, r0, r3, asr r5
   27694:	adcs	r1, r1, r3, asr #31
   27698:	and	r5, r1, #-2147483648	; 0x80000000
   2769c:	bpl	276ac <error@@Base+0x4908>
   276a0:	rsbs	ip, ip, #0
   276a4:	rscs	r0, r0, #0
   276a8:	rsc	r1, r1, #0
   276ac:	cmp	r1, #1048576	; 0x100000
   276b0:	bcc	276f0 <error@@Base+0x494c>
   276b4:	cmp	r1, #2097152	; 0x200000
   276b8:	bcc	276d8 <error@@Base+0x4934>
   276bc:	lsrs	r1, r1, #1
   276c0:	rrxs	r0, r0
   276c4:	rrx	ip, ip
   276c8:	add	r4, r4, #1
   276cc:	lsl	r2, r4, #21
   276d0:	cmn	r2, #4194304	; 0x400000
   276d4:	bcs	27830 <error@@Base+0x4a8c>
   276d8:	cmp	ip, #-2147483648	; 0x80000000
   276dc:	lsrseq	ip, r0, #1
   276e0:	adcs	r0, r0, #0
   276e4:	adc	r1, r1, r4, lsl #20
   276e8:	orr	r1, r1, r5
   276ec:	pop	{r4, r5, pc}
   276f0:	lsls	ip, ip, #1
   276f4:	adcs	r0, r0, r0
   276f8:	adc	r1, r1, r1
   276fc:	tst	r1, #1048576	; 0x100000
   27700:	sub	r4, r4, #1
   27704:	bne	276d8 <error@@Base+0x4934>
   27708:	teq	r1, #0
   2770c:	moveq	r1, r0
   27710:	moveq	r0, #0
   27714:	clz	r3, r1
   27718:	addeq	r3, r3, #32
   2771c:	sub	r3, r3, #11
   27720:	subs	r2, r3, #32
   27724:	bge	27748 <error@@Base+0x49a4>
   27728:	adds	r2, r2, #12
   2772c:	ble	27744 <error@@Base+0x49a0>
   27730:	add	ip, r2, #20
   27734:	rsb	r2, r2, #12
   27738:	lsl	r0, r1, ip
   2773c:	lsr	r1, r1, r2
   27740:	b	27758 <error@@Base+0x49b4>
   27744:	add	r2, r2, #20
   27748:	rsble	ip, r2, #32
   2774c:	lsl	r1, r1, r2
   27750:	orrle	r1, r1, r0, lsr ip
   27754:	lslle	r0, r0, r2
   27758:	subs	r4, r4, r3
   2775c:	addge	r1, r1, r4, lsl #20
   27760:	orrge	r1, r1, r5
   27764:	popge	{r4, r5, pc}
   27768:	mvn	r4, r4
   2776c:	subs	r4, r4, #31
   27770:	bge	277ac <error@@Base+0x4a08>
   27774:	adds	r4, r4, #12
   27778:	bgt	27794 <error@@Base+0x49f0>
   2777c:	add	r4, r4, #20
   27780:	rsb	r2, r4, #32
   27784:	lsr	r0, r0, r4
   27788:	orr	r0, r0, r1, lsl r2
   2778c:	orr	r1, r5, r1, lsr r4
   27790:	pop	{r4, r5, pc}
   27794:	rsb	r4, r4, #12
   27798:	rsb	r2, r4, #32
   2779c:	lsr	r0, r0, r2
   277a0:	orr	r0, r0, r1, lsl r4
   277a4:	mov	r1, r5
   277a8:	pop	{r4, r5, pc}
   277ac:	lsr	r0, r1, r4
   277b0:	mov	r1, r5
   277b4:	pop	{r4, r5, pc}
   277b8:	teq	r4, #0
   277bc:	eor	r3, r3, #1048576	; 0x100000
   277c0:	eoreq	r1, r1, #1048576	; 0x100000
   277c4:	addeq	r4, r4, #1
   277c8:	subne	r5, r5, #1
   277cc:	b	27658 <error@@Base+0x48b4>
   277d0:	mvns	ip, r4, asr #21
   277d4:	mvnsne	ip, r5, asr #21
   277d8:	beq	27840 <error@@Base+0x4a9c>
   277dc:	teq	r4, r5
   277e0:	teqeq	r0, r2
   277e4:	beq	277f8 <error@@Base+0x4a54>
   277e8:	orrs	ip, r4, r0
   277ec:	moveq	r1, r3
   277f0:	moveq	r0, r2
   277f4:	pop	{r4, r5, pc}
   277f8:	teq	r1, r3
   277fc:	movne	r1, #0
   27800:	movne	r0, #0
   27804:	popne	{r4, r5, pc}
   27808:	lsrs	ip, r4, #21
   2780c:	bne	27820 <error@@Base+0x4a7c>
   27810:	lsls	r0, r0, #1
   27814:	adcs	r1, r1, r1
   27818:	orrcs	r1, r1, #-2147483648	; 0x80000000
   2781c:	pop	{r4, r5, pc}
   27820:	adds	r4, r4, #4194304	; 0x400000
   27824:	addcc	r1, r1, #1048576	; 0x100000
   27828:	popcc	{r4, r5, pc}
   2782c:	and	r5, r1, #-2147483648	; 0x80000000
   27830:	orr	r1, r5, #2130706432	; 0x7f000000
   27834:	orr	r1, r1, #15728640	; 0xf00000
   27838:	mov	r0, #0
   2783c:	pop	{r4, r5, pc}
   27840:	mvns	ip, r4, asr #21
   27844:	movne	r1, r3
   27848:	movne	r0, r2
   2784c:	mvnseq	ip, r5, asr #21
   27850:	movne	r3, r1
   27854:	movne	r2, r0
   27858:	orrs	r4, r0, r1, lsl #12
   2785c:	orrseq	r5, r2, r3, lsl #12
   27860:	teqeq	r1, r3
   27864:	orrne	r1, r1, #524288	; 0x80000
   27868:	pop	{r4, r5, pc}
   2786c:	teq	r0, #0
   27870:	moveq	r1, #0
   27874:	bxeq	lr
   27878:	push	{r4, r5, lr}
   2787c:	mov	r4, #1024	; 0x400
   27880:	add	r4, r4, #50	; 0x32
   27884:	mov	r5, #0
   27888:	mov	r1, #0
   2788c:	b	27708 <error@@Base+0x4964>
   27890:	teq	r0, #0
   27894:	moveq	r1, #0
   27898:	bxeq	lr
   2789c:	push	{r4, r5, lr}
   278a0:	mov	r4, #1024	; 0x400
   278a4:	add	r4, r4, #50	; 0x32
   278a8:	ands	r5, r0, #-2147483648	; 0x80000000
   278ac:	rsbmi	r0, r0, #0
   278b0:	mov	r1, #0
   278b4:	b	27708 <error@@Base+0x4964>
   278b8:	lsls	r2, r0, #1
   278bc:	asr	r1, r2, #3
   278c0:	rrx	r1, r1
   278c4:	lsl	r0, r2, #28
   278c8:	andsne	r3, r2, #-16777216	; 0xff000000
   278cc:	teqne	r3, #-16777216	; 0xff000000
   278d0:	eorne	r1, r1, #939524096	; 0x38000000
   278d4:	bxne	lr
   278d8:	bics	r2, r2, #-16777216	; 0xff000000
   278dc:	bxeq	lr
   278e0:	teq	r3, #-16777216	; 0xff000000
   278e4:	orreq	r1, r1, #524288	; 0x80000
   278e8:	bxeq	lr
   278ec:	push	{r4, r5, lr}
   278f0:	mov	r4, #896	; 0x380
   278f4:	and	r5, r1, #-2147483648	; 0x80000000
   278f8:	bic	r1, r1, #-2147483648	; 0x80000000
   278fc:	b	27708 <error@@Base+0x4964>
   27900:	orrs	r2, r0, r1
   27904:	bxeq	lr
   27908:	push	{r4, r5, lr}
   2790c:	mov	r5, #0
   27910:	b	27930 <error@@Base+0x4b8c>
   27914:	orrs	r2, r0, r1
   27918:	bxeq	lr
   2791c:	push	{r4, r5, lr}
   27920:	ands	r5, r1, #-2147483648	; 0x80000000
   27924:	bpl	27930 <error@@Base+0x4b8c>
   27928:	rsbs	r0, r0, #0
   2792c:	rsc	r1, r1, #0
   27930:	mov	r4, #1024	; 0x400
   27934:	add	r4, r4, #50	; 0x32
   27938:	lsrs	ip, r1, #22
   2793c:	beq	276ac <error@@Base+0x4908>
   27940:	mov	r2, #3
   27944:	lsrs	ip, ip, #3
   27948:	addne	r2, r2, #3
   2794c:	lsrs	ip, ip, #3
   27950:	addne	r2, r2, #3
   27954:	add	r2, r2, ip, lsr #3
   27958:	rsb	r3, r2, #32
   2795c:	lsl	ip, r0, r3
   27960:	lsr	r0, r0, r2
   27964:	orr	r0, r0, r1, lsl r3
   27968:	lsr	r1, r1, r2
   2796c:	add	r4, r4, r2
   27970:	b	276ac <error@@Base+0x4908>
   27974:	cmp	r3, #0
   27978:	cmpeq	r2, #0
   2797c:	bne	279a0 <error@@Base+0x4bfc>
   27980:	cmp	r1, #0
   27984:	movlt	r1, #-2147483648	; 0x80000000
   27988:	movlt	r0, #0
   2798c:	blt	2799c <error@@Base+0x4bf8>
   27990:	cmpeq	r0, #0
   27994:	mvnne	r1, #-2147483648	; 0x80000000
   27998:	mvnne	r0, #0
   2799c:	b	27a84 <error@@Base+0x4ce0>
   279a0:	sub	sp, sp, #8
   279a4:	push	{sp, lr}
   279a8:	cmp	r1, #0
   279ac:	blt	279cc <error@@Base+0x4c28>
   279b0:	cmp	r3, #0
   279b4:	blt	27a00 <error@@Base+0x4c5c>
   279b8:	bl	27b10 <error@@Base+0x4d6c>
   279bc:	ldr	lr, [sp, #4]
   279c0:	add	sp, sp, #8
   279c4:	pop	{r2, r3}
   279c8:	bx	lr
   279cc:	rsbs	r0, r0, #0
   279d0:	sbc	r1, r1, r1, lsl #1
   279d4:	cmp	r3, #0
   279d8:	blt	27a24 <error@@Base+0x4c80>
   279dc:	bl	27b10 <error@@Base+0x4d6c>
   279e0:	ldr	lr, [sp, #4]
   279e4:	add	sp, sp, #8
   279e8:	pop	{r2, r3}
   279ec:	rsbs	r0, r0, #0
   279f0:	sbc	r1, r1, r1, lsl #1
   279f4:	rsbs	r2, r2, #0
   279f8:	sbc	r3, r3, r3, lsl #1
   279fc:	bx	lr
   27a00:	rsbs	r2, r2, #0
   27a04:	sbc	r3, r3, r3, lsl #1
   27a08:	bl	27b10 <error@@Base+0x4d6c>
   27a0c:	ldr	lr, [sp, #4]
   27a10:	add	sp, sp, #8
   27a14:	pop	{r2, r3}
   27a18:	rsbs	r0, r0, #0
   27a1c:	sbc	r1, r1, r1, lsl #1
   27a20:	bx	lr
   27a24:	rsbs	r2, r2, #0
   27a28:	sbc	r3, r3, r3, lsl #1
   27a2c:	bl	27b10 <error@@Base+0x4d6c>
   27a30:	ldr	lr, [sp, #4]
   27a34:	add	sp, sp, #8
   27a38:	pop	{r2, r3}
   27a3c:	rsbs	r2, r2, #0
   27a40:	sbc	r3, r3, r3, lsl #1
   27a44:	bx	lr
   27a48:	cmp	r3, #0
   27a4c:	cmpeq	r2, #0
   27a50:	bne	27a68 <error@@Base+0x4cc4>
   27a54:	cmp	r1, #0
   27a58:	cmpeq	r0, #0
   27a5c:	mvnne	r1, #0
   27a60:	mvnne	r0, #0
   27a64:	b	27a84 <error@@Base+0x4ce0>
   27a68:	sub	sp, sp, #8
   27a6c:	push	{sp, lr}
   27a70:	bl	27b10 <error@@Base+0x4d6c>
   27a74:	ldr	lr, [sp, #4]
   27a78:	add	sp, sp, #8
   27a7c:	pop	{r2, r3}
   27a80:	bx	lr
   27a84:	push	{r1, lr}
   27a88:	mov	r0, #8
   27a8c:	bl	110d8 <raise@plt>
   27a90:	pop	{r1, pc}
   27a94:	vmov	d7, r0, r1
   27a98:	vcmpe.f64	d7, #0.0
   27a9c:	vmrs	APSR_nzcv, fpscr
   27aa0:	bmi	27aa8 <error@@Base+0x4d04>
   27aa4:	b	27ac0 <error@@Base+0x4d1c>
   27aa8:	push	{r4, lr}
   27aac:	eor	r1, r1, #-2147483648	; 0x80000000
   27ab0:	bl	27ac0 <error@@Base+0x4d1c>
   27ab4:	rsbs	r0, r0, #0
   27ab8:	rsc	r1, r1, #0
   27abc:	pop	{r4, pc}
   27ac0:	vmov	d7, r0, r1
   27ac4:	vldr	d6, [pc, #52]	; 27b00 <error@@Base+0x4d5c>
   27ac8:	vldr	d5, [pc, #56]	; 27b08 <error@@Base+0x4d64>
   27acc:	push	{r4, r5}
   27ad0:	mov	r4, #0
   27ad4:	vmul.f64	d6, d7, d6
   27ad8:	vcvt.u32.f64	s12, d6
   27adc:	vcvt.f64.u32	d4, s12
   27ae0:	vmov	r1, s12
   27ae4:	vmls.f64	d7, d4, d5
   27ae8:	vcvt.u32.f64	s14, d7
   27aec:	vmov	r3, s14
   27af0:	orr	r0, r4, r3
   27af4:	pop	{r4, r5}
   27af8:	bx	lr
   27afc:	nop			; (mov r0, r0)
   27b00:	andeq	r0, r0, r0
   27b04:	ldclcc	0, cr0, [r0]
   27b08:	andeq	r0, r0, r0
   27b0c:	mvnsmi	r0, r0
   27b10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27b14:	cmp	r1, r3
   27b18:	sub	sp, sp, #12
   27b1c:	cmpeq	r0, r2
   27b20:	mov	sl, r0
   27b24:	mov	fp, r1
   27b28:	ldr	r8, [sp, #48]	; 0x30
   27b2c:	bcc	27c24 <error@@Base+0x4e80>
   27b30:	cmp	r3, #0
   27b34:	mov	r0, r2
   27b38:	mov	r1, r3
   27b3c:	clzne	r2, r3
   27b40:	clzeq	r3, r0
   27b44:	addeq	r2, r3, #32
   27b48:	cmp	fp, #0
   27b4c:	clzeq	r3, sl
   27b50:	addeq	r3, r3, #32
   27b54:	clzne	r3, fp
   27b58:	sub	r3, r2, r3
   27b5c:	sub	ip, r3, #32
   27b60:	lsl	r7, r1, r3
   27b64:	rsb	lr, r3, #32
   27b68:	orr	r7, r7, r0, lsl ip
   27b6c:	orr	r7, r7, r0, lsr lr
   27b70:	lsl	r6, r0, r3
   27b74:	cmp	fp, r7
   27b78:	cmpeq	sl, r6
   27b7c:	bcs	27c44 <error@@Base+0x4ea0>
   27b80:	mov	r0, #0
   27b84:	mov	r1, #0
   27b88:	strd	r0, [sp]
   27b8c:	cmp	r3, #0
   27b90:	beq	27c30 <error@@Base+0x4e8c>
   27b94:	lsrs	r7, r7, #1
   27b98:	rrx	r6, r6
   27b9c:	mov	r2, r3
   27ba0:	b	27bc4 <error@@Base+0x4e20>
   27ba4:	subs	r0, sl, r6
   27ba8:	sbc	r1, fp, r7
   27bac:	adds	r4, r0, r0
   27bb0:	adc	r5, r1, r1
   27bb4:	adds	sl, r4, #1
   27bb8:	adc	fp, r5, #0
   27bbc:	subs	r2, r2, #1
   27bc0:	beq	27be0 <error@@Base+0x4e3c>
   27bc4:	cmp	fp, r7
   27bc8:	cmpeq	sl, r6
   27bcc:	bcs	27ba4 <error@@Base+0x4e00>
   27bd0:	adds	sl, sl, sl
   27bd4:	adc	fp, fp, fp
   27bd8:	subs	r2, r2, #1
   27bdc:	bne	27bc4 <error@@Base+0x4e20>
   27be0:	lsr	r2, sl, r3
   27be4:	lsr	r9, fp, r3
   27be8:	orr	r2, r2, fp, lsl lr
   27bec:	orr	r2, r2, fp, lsr ip
   27bf0:	lsl	r1, r9, r3
   27bf4:	ldrd	r6, [sp]
   27bf8:	orr	r1, r1, r2, lsl ip
   27bfc:	lsl	r0, r2, r3
   27c00:	adds	r6, r6, sl
   27c04:	orr	r1, r1, r2, lsr lr
   27c08:	adc	r7, r7, fp
   27c0c:	subs	r6, r6, r0
   27c10:	sbc	r7, r7, r1
   27c14:	mov	sl, r2
   27c18:	mov	fp, r9
   27c1c:	strd	r6, [sp]
   27c20:	b	27c30 <error@@Base+0x4e8c>
   27c24:	mov	r2, #0
   27c28:	mov	r3, #0
   27c2c:	strd	r2, [sp]
   27c30:	cmp	r8, #0
   27c34:	strdne	sl, [r8]
   27c38:	ldrd	r0, [sp]
   27c3c:	add	sp, sp, #12
   27c40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27c44:	mov	r2, #1
   27c48:	subs	sl, sl, r6
   27c4c:	lsl	r1, r2, ip
   27c50:	orr	r1, r1, r2, lsr lr
   27c54:	lsl	r2, r2, r3
   27c58:	str	r1, [sp, #4]
   27c5c:	sbc	fp, fp, r7
   27c60:	str	r2, [sp]
   27c64:	b	27b8c <error@@Base+0x4de8>
   27c68:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   27c6c:	mov	r7, r0
   27c70:	ldr	r6, [pc, #72]	; 27cc0 <error@@Base+0x4f1c>
   27c74:	ldr	r5, [pc, #72]	; 27cc4 <error@@Base+0x4f20>
   27c78:	add	r6, pc, r6
   27c7c:	add	r5, pc, r5
   27c80:	sub	r6, r6, r5
   27c84:	mov	r8, r1
   27c88:	mov	r9, r2
   27c8c:	bl	11094 <calloc@plt-0x20>
   27c90:	asrs	r6, r6, #2
   27c94:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   27c98:	mov	r4, #0
   27c9c:	add	r4, r4, #1
   27ca0:	ldr	r3, [r5], #4
   27ca4:	mov	r2, r9
   27ca8:	mov	r1, r8
   27cac:	mov	r0, r7
   27cb0:	blx	r3
   27cb4:	cmp	r6, r4
   27cb8:	bne	27c9c <error@@Base+0x4ef8>
   27cbc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27cc0:	andeq	r6, r1, ip, lsr #2
   27cc4:	andeq	r6, r1, r4, lsr #2
   27cc8:	bx	lr

Disassembly of section .fini:

00027ccc <.fini>:
   27ccc:	push	{r3, lr}
   27cd0:	pop	{r3, pc}
