
sim: ** simulation statistics **
sim_num_insn              100000001 # total number of instructions committed
sim_num_refs               38239113 # total number of loads and stores committed
sim_num_loads              32107661 # total number of loads committed
sim_num_stores         6131452.0000 # total number of stores committed
sim_num_branches           11435805 # total number of branches committed
sim_elapsed_time                 55 # total simulation time in seconds
sim_inst_rate          1818181.8364 # simulation speed (in insts/sec)
sim_total_insn            108427611 # total number of instructions executed
sim_total_refs             41692970 # total number of loads and stores executed
sim_total_loads            35326360 # total number of loads executed
sim_total_stores       6366610.0000 # total number of stores executed
sim_total_branches         12481314 # total number of branches executed
sim_cycle                  79955592 # total simulation time in cycles
sim_IPC                      1.2507 # instructions per cycle
sim_CPI                      0.7996 # cycles per instruction
sim_exec_BW                  1.3561 # total instructions (mis-spec + committed) per cycle
sim_IPB                      8.7445 # instruction per branch
IFQ_count                 182634537 # cumulative IFQ occupancy
IFQ_fcount                 41161617 # cumulative IFQ full count
ifq_occupancy                2.2842 # avg IFQ occupancy (insn's)
ifq_rate                     1.3561 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.6844 # avg IFQ occupant latency (cycle's)
ifq_full                     0.5148 # fraction of time (cycle's) IFQ was full
RUU_count                 721949082 # cumulative RUU occupancy
RUU_fcount                 21810557 # cumulative RUU full count
ruu_occupancy                9.0294 # avg RUU occupancy (insn's)
ruu_rate                     1.3561 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  6.6584 # avg RUU occupant latency (cycle's)
ruu_full                     0.2728 # fraction of time (cycle's) RUU was full
LSQ_count                 269129406 # cumulative LSQ occupancy
LSQ_fcount                  8157615 # cumulative LSQ full count
lsq_occupancy                3.3660 # avg LSQ occupancy (insn's)
lsq_rate                     1.3561 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  2.4821 # avg LSQ occupant latency (cycle's)
lsq_full                     0.1020 # fraction of time (cycle's) LSQ was full
sim_slip                 1089001350 # total number of slip cycles
avg_sim_slip                10.8900 # the average slip between issue and retirement
bpred_bimod.lookups        12934959 # total number of bpred lookups
bpred_bimod.updates        11435804 # total number of updates
bpred_bimod.addr_hits      10188832 # total number of address-predicted hits
bpred_bimod.dir_hits       10343050 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses          1092754 # total number of misses
bpred_bimod.jr_hits         1173992 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen         1325348 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP       104033 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP       233652 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    0.8910 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    0.9044 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    0.8858 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP    0.4452 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes      1226285 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops      1352946 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP      1091696 # total number of RAS predictions used
bpred_bimod.ras_hits.PP      1069959 # total number of RAS hits
bpred_bimod.ras_rate.PP    0.9801 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses              116855400 # total number of accesses
il1.hits                  111991325 # total number of hits
il1.misses                  4864075 # total number of misses
il1.replacements            4863563 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0416 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0416 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               39230112 # total number of accesses
dl1.hits                   38215503 # total number of hits
dl1.misses                  1014609 # total number of misses
dl1.replacements            1014097 # total number of replacements
dl1.writebacks                79261 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0259 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0258 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0020 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                5957945 # total number of accesses
ul2.hits                    5889962 # total number of hits
ul2.misses                    67983 # total number of misses
ul2.replacements              63887 # total number of replacements
ul2.writebacks                20221 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.0114 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0107 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0034 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses             116855400 # total number of accesses
itlb.hits                 116855347 # total number of hits
itlb.misses                      53 # total number of misses
itlb.replacements                 3 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              39259733 # total number of accesses
dtlb.hits                  38827040 # total number of hits
dtlb.misses                  432693 # total number of misses
dtlb.replacements            432565 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0110 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0110 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 442368 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                1163616 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200106e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  305 # total number of pages allocated
mem.page_mem                  2440k # total size of memory pages allocated
mem.ptab_misses             1500067 # total first level page table misses
mem.ptab_accesses        1410696248 # total page table accesses
mem.ptab_miss_rate           0.0011 # first level page table miss rate
