# MIPS_CPU
Implementation of Single-cycle CPU and 5-stage pipeline CPU

# Single-cycle CPU
Supporting R-format, I-format, and J-format instructions

![image](https://github.com/Joey3783/MIPS_CPU/blob/main/Single-cycle%20CPU/Architecture.png)

# 5-stage Pipeline CPU
Supporting 5-stage pipeline by adding buffers in Single-cycle CPU.

![image](https://github.com/Joey3783/MIPS_CPU/blob/main/5-stage%20Pipeline%20CPU/Architecture.png)
