// Seed: 543826616
module module_0 (
    input  logic id_0,
    input  logic id_1,
    output reg   id_2
);
  logic id_3;
  logic id_4;
  logic id_5;
  always @(posedge id_0 + id_0 or posedge id_5) if (1) id_2 <= 1;
endmodule
