// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        arr_3,
        arr_2,
        arr_1,
        arr,
        arg1_r_reload,
        arg1_r_2_reload,
        arg1_r_6_reload,
        tmp_2,
        arg1_r_7_cast,
        arg1_r_5_cast,
        arg1_r_4_reload,
        arg1_r_3_reload,
        arg1_r_1_reload,
        add173_110_out,
        add173_110_out_ap_vld,
        add156_19_out,
        add156_19_out_ap_vld,
        add136_18_out,
        add136_18_out_ap_vld,
        add123_17_out,
        add123_17_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] arr_3;
input  [63:0] arr_2;
input  [63:0] arr_1;
input  [63:0] arr;
input  [31:0] arg1_r_reload;
input  [31:0] arg1_r_2_reload;
input  [30:0] arg1_r_6_reload;
input  [30:0] tmp_2;
input  [30:0] arg1_r_7_cast;
input  [30:0] arg1_r_5_cast;
input  [30:0] arg1_r_4_reload;
input  [31:0] arg1_r_3_reload;
input  [31:0] arg1_r_1_reload;
output  [63:0] add173_110_out;
output   add173_110_out_ap_vld;
output  [63:0] add156_19_out;
output   add156_19_out_ap_vld;
output  [63:0] add136_18_out;
output   add136_18_out_ap_vld;
output  [63:0] add123_17_out;
output   add123_17_out_ap_vld;

reg ap_idle;
reg add173_110_out_ap_vld;
reg add156_19_out_ap_vld;
reg add136_18_out_ap_vld;
reg add123_17_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_1_fu_274_p3;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [63:0] add123_17_fu_88;
wire   [63:0] add_ln52_1_fu_480_p2;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [63:0] add136_18_fu_92;
wire   [63:0] add_ln53_1_fu_492_p2;
reg   [63:0] add156_19_fu_96;
wire   [63:0] add_ln54_1_fu_525_p2;
reg   [63:0] add173_110_fu_100;
wire   [63:0] add_ln55_1_fu_580_p2;
reg   [2:0] i_fu_104;
wire   [2:0] add_ln46_fu_586_p2;
wire    ap_block_pp0_stage0_01001;
wire   [31:0] mul_ln52_fu_214_p0;
wire   [31:0] mul_ln52_fu_214_p1;
wire   [63:0] zext_ln52_fu_308_p1;
wire   [31:0] mul_ln52_1_fu_218_p0;
wire   [31:0] mul_ln52_1_fu_218_p1;
wire   [63:0] zext_ln54_1_fu_420_p1;
wire   [31:0] mul_ln53_fu_222_p0;
wire   [31:0] mul_ln53_fu_222_p1;
wire   [31:0] mul_ln53_1_fu_226_p0;
wire   [31:0] mul_ln53_1_fu_226_p1;
wire   [63:0] zext_ln54_fu_374_p1;
wire   [31:0] mul_ln54_fu_230_p0;
wire   [31:0] mul_ln54_fu_230_p1;
wire   [31:0] mul_ln55_fu_234_p0;
wire   [63:0] zext_ln55_fu_398_p1;
wire   [31:0] mul_ln55_fu_234_p1;
wire   [31:0] mul_ln55_1_fu_238_p0;
wire   [31:0] mul_ln55_1_fu_238_p1;
wire   [32:0] mul_ln54_1_fu_242_p0;
wire   [31:0] mul_ln54_1_fu_242_p1;
wire   [1:0] trunc_ln46_fu_294_p1;
wire   [31:0] tmp_fu_298_p5;
wire   [0:0] icmp_ln52_2_fu_316_p2;
wire   [30:0] select_ln52_fu_322_p3;
wire   [31:0] shl_ln4_fu_328_p3;
wire   [30:0] select_ln53_fu_341_p3;
wire   [31:0] shl_ln5_fu_347_p3;
wire   [30:0] select_ln54_fu_360_p3;
wire   [31:0] shl_ln6_fu_366_p3;
wire   [30:0] trunc_ln55_fu_380_p1;
wire   [30:0] select_ln55_fu_383_p3;
wire   [31:0] shl_ln7_fu_390_p3;
wire   [31:0] tmp_5_fu_410_p5;
wire   [1:0] or_ln52_fu_404_p2;
wire   [0:0] icmp_ln52_fu_431_p2;
wire   [0:0] icmp_ln52_1_fu_437_p2;
wire   [29:0] trunc_ln52_fu_449_p1;
wire   [0:0] or_ln52_1_fu_443_p2;
wire   [31:0] st_fu_453_p3;
wire   [31:0] select_ln52_1_fu_461_p3;
wire   [63:0] mul_ln52_1_fu_218_p2;
wire   [63:0] mul_ln52_fu_214_p2;
wire   [63:0] add_ln52_fu_474_p2;
wire   [63:0] mul_ln53_1_fu_226_p2;
wire   [63:0] mul_ln53_fu_222_p2;
wire   [63:0] add_ln53_fu_486_p2;
wire   [32:0] shl_ln54_1_fu_498_p3;
wire   [32:0] zext_ln52_3_fu_427_p1;
wire   [32:0] select_ln54_1_fu_506_p3;
wire   [63:0] mul_ln54_1_fu_242_p2;
wire   [63:0] mul_ln54_fu_230_p2;
wire   [63:0] add_ln54_fu_519_p2;
wire   [30:0] trunc_ln55_1_fu_531_p1;
wire   [30:0] select_ln55_1_fu_534_p3;
wire   [31:0] shl_ln55_1_fu_541_p3;
wire   [0:0] icmp_ln55_fu_554_p2;
wire   [63:0] mul_ln55_1_fu_238_p2;
wire   [63:0] select_ln55_2_fu_560_p3;
wire   [63:0] and_ln55_fu_568_p2;
wire   [63:0] mul_ln55_fu_234_p2;
wire   [63:0] add_ln55_fu_574_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [63:0] mul_ln52_1_fu_218_p00;
wire   [63:0] mul_ln52_fu_214_p00;
wire   [63:0] mul_ln53_fu_222_p00;
wire   [63:0] mul_ln54_1_fu_242_p00;
wire   [63:0] mul_ln55_1_fu_238_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U13(
    .din0(mul_ln52_fu_214_p0),
    .din1(mul_ln52_fu_214_p1),
    .dout(mul_ln52_fu_214_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U14(
    .din0(mul_ln52_1_fu_218_p0),
    .din1(mul_ln52_1_fu_218_p1),
    .dout(mul_ln52_1_fu_218_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U15(
    .din0(mul_ln53_fu_222_p0),
    .din1(mul_ln53_fu_222_p1),
    .dout(mul_ln53_fu_222_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U16(
    .din0(mul_ln53_1_fu_226_p0),
    .din1(mul_ln53_1_fu_226_p1),
    .dout(mul_ln53_1_fu_226_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U17(
    .din0(mul_ln54_fu_230_p0),
    .din1(mul_ln54_fu_230_p1),
    .dout(mul_ln54_fu_230_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U18(
    .din0(mul_ln55_fu_234_p0),
    .din1(mul_ln55_fu_234_p1),
    .dout(mul_ln55_fu_234_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U19(
    .din0(mul_ln55_1_fu_238_p0),
    .din1(mul_ln55_1_fu_238_p1),
    .dout(mul_ln55_1_fu_238_p2)
);

fiat_25519_carry_square_mul_33ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_33ns_32ns_64_1_1_U20(
    .din0(mul_ln54_1_fu_242_p0),
    .din1(mul_ln54_1_fu_242_p1),
    .dout(mul_ln54_1_fu_242_p2)
);

fiat_25519_carry_square_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U21(
    .din0(arg1_r_reload),
    .din1(32'd0),
    .din2(arg1_r_2_reload),
    .din3(trunc_ln46_fu_294_p1),
    .dout(tmp_fu_298_p5)
);

fiat_25519_carry_square_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U22(
    .din0(arg1_r_1_reload),
    .din1(32'd0),
    .din2(arg1_r_3_reload),
    .din3(trunc_ln46_fu_294_p1),
    .dout(tmp_5_fu_410_p5)
);

fiat_25519_carry_square_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add123_17_fu_88 <= arr;
        end else if (((tmp_1_fu_274_p3 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add123_17_fu_88 <= add_ln52_1_fu_480_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add136_18_fu_92 <= arr_1;
        end else if (((tmp_1_fu_274_p3 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add136_18_fu_92 <= add_ln53_1_fu_492_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add156_19_fu_96 <= arr_2;
        end else if (((tmp_1_fu_274_p3 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add156_19_fu_96 <= add_ln54_1_fu_525_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add173_110_fu_100 <= arr_3;
        end else if (((tmp_1_fu_274_p3 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add173_110_fu_100 <= add_ln55_1_fu_580_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_104 <= 3'd0;
        end else if (((tmp_1_fu_274_p3 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_104 <= add_ln46_fu_586_p2;
        end
    end
end

always @ (*) begin
    if (((tmp_1_fu_274_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add123_17_out_ap_vld = 1'b1;
    end else begin
        add123_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_fu_274_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add136_18_out_ap_vld = 1'b1;
    end else begin
        add136_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_fu_274_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add156_19_out_ap_vld = 1'b1;
    end else begin
        add156_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_fu_274_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add173_110_out_ap_vld = 1'b1;
    end else begin
        add173_110_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_fu_274_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add123_17_out = add123_17_fu_88;

assign add136_18_out = add136_18_fu_92;

assign add156_19_out = add156_19_fu_96;

assign add173_110_out = add173_110_fu_100;

assign add_ln46_fu_586_p2 = (i_fu_104 + 3'd2);

assign add_ln52_1_fu_480_p2 = (add123_17_fu_88 + add_ln52_fu_474_p2);

assign add_ln52_fu_474_p2 = (mul_ln52_1_fu_218_p2 + mul_ln52_fu_214_p2);

assign add_ln53_1_fu_492_p2 = (add136_18_fu_92 + add_ln53_fu_486_p2);

assign add_ln53_fu_486_p2 = (mul_ln53_1_fu_226_p2 + mul_ln53_fu_222_p2);

assign add_ln54_1_fu_525_p2 = (add156_19_fu_96 + add_ln54_fu_519_p2);

assign add_ln54_fu_519_p2 = (mul_ln54_1_fu_242_p2 + mul_ln54_fu_230_p2);

assign add_ln55_1_fu_580_p2 = (add173_110_fu_100 + add_ln55_fu_574_p2);

assign add_ln55_fu_574_p2 = (and_ln55_fu_568_p2 + mul_ln55_fu_234_p2);

assign and_ln55_fu_568_p2 = (select_ln55_2_fu_560_p3 & mul_ln55_1_fu_238_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign icmp_ln52_1_fu_437_p2 = ((or_ln52_fu_404_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln52_2_fu_316_p2 = ((trunc_ln46_fu_294_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_431_p2 = ((or_ln52_fu_404_p2 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_554_p2 = ((or_ln52_fu_404_p2 != 2'd3) ? 1'b1 : 1'b0);

assign mul_ln52_1_fu_218_p0 = mul_ln52_1_fu_218_p00;

assign mul_ln52_1_fu_218_p00 = select_ln52_1_fu_461_p3;

assign mul_ln52_1_fu_218_p1 = zext_ln54_1_fu_420_p1;

assign mul_ln52_fu_214_p0 = mul_ln52_fu_214_p00;

assign mul_ln52_fu_214_p00 = shl_ln4_fu_328_p3;

assign mul_ln52_fu_214_p1 = zext_ln52_fu_308_p1;

assign mul_ln53_1_fu_226_p0 = zext_ln54_1_fu_420_p1;

assign mul_ln53_1_fu_226_p1 = zext_ln54_fu_374_p1;

assign mul_ln53_fu_222_p0 = mul_ln53_fu_222_p00;

assign mul_ln53_fu_222_p00 = shl_ln5_fu_347_p3;

assign mul_ln53_fu_222_p1 = zext_ln52_fu_308_p1;

assign mul_ln54_1_fu_242_p0 = mul_ln54_1_fu_242_p00;

assign mul_ln54_1_fu_242_p00 = select_ln54_1_fu_506_p3;

assign mul_ln54_1_fu_242_p1 = zext_ln55_fu_398_p1;

assign mul_ln54_fu_230_p0 = zext_ln54_fu_374_p1;

assign mul_ln54_fu_230_p1 = zext_ln52_fu_308_p1;

assign mul_ln55_1_fu_238_p0 = mul_ln55_1_fu_238_p00;

assign mul_ln55_1_fu_238_p00 = shl_ln55_1_fu_541_p3;

assign mul_ln55_1_fu_238_p1 = zext_ln54_1_fu_420_p1;

assign mul_ln55_fu_234_p0 = zext_ln55_fu_398_p1;

assign mul_ln55_fu_234_p1 = zext_ln52_fu_308_p1;

assign or_ln52_1_fu_443_p2 = (icmp_ln52_fu_431_p2 | icmp_ln52_1_fu_437_p2);

assign or_ln52_fu_404_p2 = (trunc_ln46_fu_294_p1 | 2'd1);

assign select_ln52_1_fu_461_p3 = ((or_ln52_1_fu_443_p2[0:0] == 1'b1) ? st_fu_453_p3 : shl_ln5_fu_347_p3);

assign select_ln52_fu_322_p3 = ((icmp_ln52_2_fu_316_p2[0:0] == 1'b1) ? tmp_2 : arg1_r_6_reload);

assign select_ln53_fu_341_p3 = ((icmp_ln52_2_fu_316_p2[0:0] == 1'b1) ? arg1_r_7_cast : arg1_r_5_cast);

assign select_ln54_1_fu_506_p3 = ((icmp_ln52_fu_431_p2[0:0] == 1'b1) ? shl_ln54_1_fu_498_p3 : zext_ln52_3_fu_427_p1);

assign select_ln54_fu_360_p3 = ((icmp_ln52_2_fu_316_p2[0:0] == 1'b1) ? arg1_r_6_reload : arg1_r_4_reload);

assign select_ln55_1_fu_534_p3 = ((icmp_ln52_2_fu_316_p2[0:0] == 1'b1) ? arg1_r_4_reload : trunc_ln55_1_fu_531_p1);

assign select_ln55_2_fu_560_p3 = ((icmp_ln55_fu_554_p2[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln55_fu_383_p3 = ((icmp_ln52_2_fu_316_p2[0:0] == 1'b1) ? arg1_r_5_cast : trunc_ln55_fu_380_p1);

assign shl_ln4_fu_328_p3 = {{select_ln52_fu_322_p3}, {1'd0}};

assign shl_ln54_1_fu_498_p3 = {{tmp_5_fu_410_p5}, {1'd0}};

assign shl_ln55_1_fu_541_p3 = {{select_ln55_1_fu_534_p3}, {1'd0}};

assign shl_ln5_fu_347_p3 = {{select_ln53_fu_341_p3}, {1'd0}};

assign shl_ln6_fu_366_p3 = {{select_ln54_fu_360_p3}, {1'd0}};

assign shl_ln7_fu_390_p3 = {{select_ln55_fu_383_p3}, {1'd0}};

assign st_fu_453_p3 = {{trunc_ln52_fu_449_p1}, {2'd0}};

assign tmp_1_fu_274_p3 = i_fu_104[32'd2];

assign trunc_ln46_fu_294_p1 = i_fu_104[1:0];

assign trunc_ln52_fu_449_p1 = select_ln53_fu_341_p3[29:0];

assign trunc_ln55_1_fu_531_p1 = arg1_r_2_reload[30:0];

assign trunc_ln55_fu_380_p1 = arg1_r_3_reload[30:0];

assign zext_ln52_3_fu_427_p1 = tmp_5_fu_410_p5;

assign zext_ln52_fu_308_p1 = tmp_fu_298_p5;

assign zext_ln54_1_fu_420_p1 = tmp_5_fu_410_p5;

assign zext_ln54_fu_374_p1 = shl_ln6_fu_366_p3;

assign zext_ln55_fu_398_p1 = shl_ln7_fu_390_p3;

endmodule //fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3
