=====
SETUP
4.754
6.205
10.960
clk_ibuf
0.000
0.683
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.896
4.156
uart_master/i4/U_Txmitt/n149_s11
5.085
5.655
uart_master/i4/U_Txmitt/n149_s8
5.656
6.205
uart_master/i4/U_Txmitt/TxOutput_s1
6.205
=====
SETUP
4.835
7.026
11.861
clk_ibuf
0.000
0.683
uart_master/i4/U_Txmitt/fifo_rd2_s0
1.896
2.128
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbinnext_1_s5
2.896
3.451
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rbinnext_3_s5
3.662
4.115
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rgraynext_2_s1
4.128
4.683
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/n52_s0
5.339
5.888
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/n53_s0
5.888
5.923
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rempty_val_s1
6.564
7.026
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0
7.026
=====
SETUP
4.915
6.946
11.861
clk_ibuf
0.000
0.683
state_2_s1
1.896
2.128
blink_timer_26_s4
2.852
3.369
state_2_s15
4.050
4.503
state_2_s9
4.916
5.433
state_2_s5
5.830
6.400
state_0_s2
6.946
=====
SETUP
4.915
6.946
11.861
clk_ibuf
0.000
0.683
state_2_s1
1.896
2.128
blink_timer_26_s4
2.852
3.369
state_2_s15
4.050
4.503
state_2_s9
4.916
5.433
state_2_s5
5.830
6.400
state_2_s1
6.946
=====
SETUP
4.959
6.901
11.861
clk_ibuf
0.000
0.683
state_2_s1
1.896
2.128
blink_timer_26_s4
2.852
3.369
state_2_s15
4.050
4.503
state_2_s9
4.916
5.433
state_2_s5
5.830
6.400
state_3_s2
6.901
=====
SETUP
5.102
6.759
11.861
clk_ibuf
0.000
0.683
state_2_s1
1.896
2.128
blink_timer_26_s4
2.852
3.369
state_2_s15
4.050
4.503
state_2_s9
4.916
5.433
state_2_s5
5.830
6.400
state_1_s1
6.759
=====
SETUP
5.199
6.662
11.861
clk_ibuf
0.000
0.683
rx_en_s0
1.896
2.128
uart_master/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rgraynext_0_s1
2.829
3.384
uart_master/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rgraynext_3_s1
3.817
4.270
uart_master/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rgraynext_3_s0
4.522
4.975
uart_master/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/n53_s0
5.133
5.650
uart_master/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rempty_val_s1
6.291
6.662
uart_master/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_rptr_empty/rempty_s0
6.662
=====
SETUP
5.329
5.630
10.960
clk_ibuf
0.000
0.683
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.896
4.156
uart_master/i4/U_Txmitt/n157_s8
5.081
5.630
uart_master/i4/U_Txmitt/TSR_0_s0
5.630
=====
SETUP
5.360
5.600
10.960
clk_ibuf
0.000
0.683
uart_master/i4/u_uart_sram/LCR_0_s0
1.896
2.128
uart_master/i4/U_Txmitt/n147_s26
2.768
3.338
uart_master/i4/U_Txmitt/n147_s24
3.339
3.856
uart_master/i4/U_Txmitt/n148_s26
4.287
4.857
uart_master/i4/U_Txmitt/n148_s25
5.030
5.600
uart_master/i4/U_Txmitt/Tx_State_0_s1
5.600
=====
SETUP
5.416
5.543
10.960
clk_ibuf
0.000
0.683
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.896
4.156
uart_master/i4/U_Txmitt/n154_s8
5.081
5.543
uart_master/i4/U_Txmitt/TSR_3_s0
5.543
=====
SETUP
5.416
5.543
10.960
clk_ibuf
0.000
0.683
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.896
4.156
uart_master/i4/U_Txmitt/n153_s8
5.081
5.543
uart_master/i4/U_Txmitt/TSR_4_s0
5.543
=====
SETUP
5.432
5.528
10.960
clk_ibuf
0.000
0.683
reset_n_s0
1.896
2.128
uart_master/i4/U_Rxcver/n336_s1
3.969
4.340
uart_master/i4/U_Rxcver/n336_s0
4.349
4.919
uart_master/i4/U_Rxcver/Hunt_r_s4
4.921
5.383
uart_master/i4/U_Rxcver/Hunt_r_s1
5.528
=====
SETUP
5.446
5.514
10.960
clk_ibuf
0.000
0.683
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.896
4.156
uart_master/i4/U_Txmitt/n156_s8
4.944
5.514
uart_master/i4/U_Txmitt/TSR_1_s0
5.514
=====
SETUP
5.501
6.360
11.861
clk_ibuf
0.000
0.683
uart_master/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.896
4.156
uart_master/i4/u_uart_sram/reg_data_out_1_s4
4.568
5.021
uart_master/i4/u_uart_sram/reg_data_out_1_s2
5.418
5.988
uart_master/i4/u_uart_sram/reg_data_out_1_s1
5.989
6.360
uart_master/i4/u_uart_sram/rdata_1_s0
6.360
=====
SETUP
5.507
5.452
10.960
clk_ibuf
0.000
0.683
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.896
4.156
uart_master/i4/U_Txmitt/n155_s8
5.081
5.452
uart_master/i4/U_Txmitt/TSR_2_s0
5.452
=====
SETUP
5.526
5.433
10.960
clk_ibuf
0.000
0.683
reset_n_s0
1.896
2.128
uart_master/i4/U_Rxcver/n336_s1
3.969
4.340
uart_master/i4/U_Rxcver/n336_s0
4.349
4.904
uart_master/i4/U_Rxcver/Hunt_r_s1
5.433
=====
SETUP
5.551
5.409
10.960
clk_ibuf
0.000
0.683
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.896
4.156
uart_master/i4/U_Txmitt/n151_s10
4.839
5.409
uart_master/i4/U_Txmitt/TSR_6_s0
5.409
=====
SETUP
5.572
5.388
10.960
clk_ibuf
0.000
0.683
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.896
4.156
uart_master/i4/U_Txmitt/n152_s8
4.839
5.388
uart_master/i4/U_Txmitt/TSR_5_s0
5.388
=====
SETUP
5.642
5.318
10.960
clk_ibuf
0.000
0.683
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.896
4.156
uart_master/i4/U_Txmitt/n158_s8
4.947
5.318
uart_master/i4/U_Txmitt/TxParity_r_s0
5.318
=====
SETUP
5.868
5.126
10.995
uart_master/i4/U_Rxcver/SIN1_rr_s0
1.030
1.262
uart_master/i4/U_Rxcver/n195_s9
3.082
3.599
uart_master/i4/U_Rxcver/RSR_7_s3
4.249
4.576
uart_master/i4/U_Rxcver/RSR_0_s0
5.126
=====
SETUP
5.868
5.126
10.995
uart_master/i4/U_Rxcver/SIN1_rr_s0
1.030
1.262
uart_master/i4/U_Rxcver/n195_s9
3.082
3.599
uart_master/i4/U_Rxcver/RSR_7_s3
4.249
4.576
uart_master/i4/U_Rxcver/RSR_3_s0
5.126
=====
SETUP
5.868
5.126
10.995
uart_master/i4/U_Rxcver/SIN1_rr_s0
1.030
1.262
uart_master/i4/U_Rxcver/n195_s9
3.082
3.599
uart_master/i4/U_Rxcver/RSR_7_s3
4.249
4.576
uart_master/i4/U_Rxcver/RSR_4_s0
5.126
=====
SETUP
5.868
5.126
10.995
uart_master/i4/U_Rxcver/SIN1_rr_s0
1.030
1.262
uart_master/i4/U_Rxcver/n195_s9
3.082
3.599
uart_master/i4/U_Rxcver/RSR_7_s3
4.249
4.576
uart_master/i4/U_Rxcver/RSR_5_s0
5.126
=====
SETUP
5.868
5.126
10.995
uart_master/i4/U_Rxcver/SIN1_rr_s0
1.030
1.262
uart_master/i4/U_Rxcver/n195_s9
3.082
3.599
uart_master/i4/U_Rxcver/RSR_7_s3
4.249
4.576
uart_master/i4/U_Rxcver/RSR_6_s0
5.126
=====
SETUP
5.896
5.964
11.861
clk_ibuf
0.000
0.683
uart_master/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.896
4.156
uart_master/i4/u_uart_sram/reg_data_out_3_s3
4.402
4.951
uart_master/i4/u_uart_sram/reg_data_out_3_s2
4.952
5.501
uart_master/i4/u_uart_sram/reg_data_out_3_s1
5.502
5.964
uart_master/i4/u_uart_sram/rdata_3_s0
5.964
=====
HOLD
-0.276
1.310
1.585
uart_master/i4/U_Rxcver/CNT_r_2_s0
0.742
0.943
uart_master/i4/U_Rxcver/n18_s2
1.078
1.310
uart_master/i4/U_Rxcver/RxClkEn_s0
1.310
=====
HOLD
-0.198
1.626
1.823
uart_master/i4/U_Rxcver/RSR_0_s0
0.742
0.943
uart_master/i4/U_Rxcver/RBR_r_0_s4
1.065
1.355
uart_master/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.626
=====
HOLD
-0.156
1.430
1.585
uart_master/i4/U_Rxcver/RxFrmErr_s1
0.742
0.943
uart_master/i4/U_Rxcver/FrameErr_r_s4
1.071
1.306
uart_master/i4/U_Rxcver/FrameErr_r_s1
1.430
=====
HOLD
-0.152
1.434
1.585
uart_master/i4/U_Txmitt/TxInShiftState_s0
0.742
0.944
uart_master/i4/U_Txmitt/TsrEmpty_s3
1.071
1.306
uart_master/i4/U_Txmitt/TsrEmpty_s1
1.434
=====
HOLD
-0.152
1.434
1.585
uart_master/i4/U_Rxcver/Hunt_r_s1
0.742
0.943
uart_master/i4/U_Rxcver/n74_s3
1.070
1.434
uart_master/i4/U_Rxcver/HuntOne_r_s1
1.434
=====
HOLD
-0.146
1.439
1.585
uart_master/i4/U_Txmitt/fifo_rd_s1
0.742
0.944
uart_master/i4/U_Txmitt/fifo_rd1_s0
1.439
=====
HOLD
-0.133
1.690
1.823
uart_master/i4/U_Rxcver/RSR_7_s0
0.742
0.944
uart_master/i4/U_Rxcver/RBR_r_6_s4
1.210
1.445
uart_master/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.690
=====
HOLD
-0.118
1.705
1.823
uart_master/i4/U_Rxcver/RSR_7_s0
0.742
0.944
uart_master/i4/U_Rxcver/RBR_r_7_s5
1.210
1.445
uart_master/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.705
=====
HOLD
-0.118
1.705
1.823
uart_master/i4/U_Rxcver/RSR_7_s0
0.742
0.944
uart_master/i4/U_Rxcver/RBR_r_5_s3
1.210
1.445
uart_master/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.705
=====
HOLD
-0.083
1.503
1.585
uart_master/i4/U_Rxcver/Rx_State_0_s1
0.742
0.944
uart_master/i4/U_Rxcver/n99_s4
1.213
1.503
uart_master/i4/U_Rxcver/RxIdle_r_s5
1.503
=====
HOLD
0.003
1.588
1.585
uart_master/i4/U_Rxcver/Hunt_r_s1
0.742
0.943
uart_master/i4/U_Rxcver/HuntOne_r_s3
1.070
1.461
uart_master/i4/U_Rxcver/HuntOne_r_s1
1.588
=====
HOLD
0.012
1.835
1.823
uart_master/i4/U_Rxcver/RSR_5_s0
0.742
0.943
uart_master/i4/U_Rxcver/RBR_r_4_s3
1.071
1.415
uart_master/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.835
=====
HOLD
0.016
1.840
1.823
uart_master/i4/U_Rxcver/RSR_1_s0
0.742
0.943
uart_master/i4/U_Rxcver/RBR_r_1_s4
1.066
1.457
uart_master/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.840
=====
HOLD
0.037
1.622
1.585
uart_master/i4/U_Txmitt/TxInShiftState_s0
0.742
0.943
uart_master/i4/U_Txmitt/ThrEmpty_s3
1.063
1.373
uart_master/i4/U_Txmitt/ThrEmpty_s1
1.622
=====
HOLD
0.038
1.861
1.823
uart_master/i4/U_Rxcver/RSR_4_s0
0.742
0.944
uart_master/i4/U_Rxcver/RBR_r_3_s3
1.216
1.451
uart_master/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.861
=====
HOLD
0.059
1.645
1.585
uart_master/i4/U_Txmitt/TxInStopState1_s0
0.742
0.943
uart_master/i4/U_Txmitt/n185_s0
1.060
1.292
uart_master/i4/U_Txmitt/TsrEmpty_s1
1.645
=====
HOLD
0.074
1.862
1.788
clk_ibuf
0.000
0.675
uart_master/i4/u_uart_sram/THR_7_s0
1.539
1.740
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.862
=====
HOLD
0.074
1.862
1.788
clk_ibuf
0.000
0.675
uart_master/i4/u_uart_sram/THR_3_s0
1.539
1.740
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.862
=====
HOLD
0.150
1.974
1.823
uart_master/i4/U_Rxcver/RSR_2_s0
0.742
0.944
uart_master/i4/U_Rxcver/RBR_r_2_s3
1.210
1.554
uart_master/i4/U_Rxcver/Rx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.974
=====
HOLD
0.202
1.991
1.788
clk_ibuf
0.000
0.675
uart_master/i4/u_uart_sram/THR_0_s0
1.539
1.741
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
1.991
=====
HOLD
0.213
2.002
1.788
clk_ibuf
0.000
0.675
uart_master/i4/u_uart_sram/THR_6_s0
1.539
1.741
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
2.002
=====
HOLD
0.213
2.002
1.788
clk_ibuf
0.000
0.675
uart_master/i4/u_uart_sram/THR_5_s0
1.539
1.741
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
2.002
=====
HOLD
0.213
2.002
1.788
clk_ibuf
0.000
0.675
uart_master/i4/u_uart_sram/THR_4_s0
1.539
1.741
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
2.002
=====
HOLD
0.216
2.005
1.788
clk_ibuf
0.000
0.675
uart_master/i4/u_uart_sram/THR_1_s0
1.539
1.741
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
2.005
=====
HOLD
0.216
2.005
1.788
clk_ibuf
0.000
0.675
uart_master/i4/u_uart_sram/THR_1_s0
1.539
1.741
uart_master/i4/U_Txmitt/Tx_FIFO/u_uart_fifo/u_fifomem/mem_mem_0_0_s
2.005
