Summary
======
Overall execution cycle = 159152422
Total execution cycles per core:
- Processor 0 = 156697636
- Processor 1 = 159152422
- Processor 2 = 28996973
- Processor 3 = 157971327
======
Number of compute cycles per core:
- Processor 0 = 17729254
- Processor 1 = 17120545
- Processor 2 = 17556877
- Processor 3 = 17140113
======
Number of load/store instructions per core:
- Processor 0: Load = 2380720, Store = 889412
- Processor 1: Load = 2388005, Store = 899247
- Processor 2: Load = 74523, Store = 43175
- Processor 3: Load = 2416052, Store = 908867
======
Number of idle cycles
- Processor 0 = 138968382
- Processor 1 = 142031877
- Processor 2 = 11440096
- Processor 3 = 140831214
======
Data cache miss rate for each core
- Processor 0 = 0.3611536170405354 (1181020/3270132)
- Processor 1 = 0.3630762107681431 (1193523/3287252)
- Processor 2 = 0.48309232102499616 (56859/117698)
- Processor 3 = 0.36263921015820233 (1205746/3324919)
======
Amount of Data traffic in bytes on the bus
= 2458354
======
Number of invalidations or updates on the bus
= 334629
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2458603, numSharedAccess = 811529
- Cache 1: numPrivateAccess = 3034121, numSharedAccess = 253131
- Cache 2: numPrivateAccess = 95792, numSharedAccess = 21906
- Cache 3: numPrivateAccess = 2442841, numSharedAccess = 882078
======
Number of times each state is entered
- Cache 0: numO = 16
- Cache 1: numO = 4
- Cache 2: numO = 520
- Cache 3: numO = 5
