INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ZNTC/AXI_stream/AXI_stream.srcs/sources_1/new/AXI_stream_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_stream_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ZNTC/AXI_stream/AXI_stream.srcs/sources_1/new/AXI_stream_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_stream_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ZNTC/AXI_stream/AXI_stream.srcs/sources_1/new/AXI_stream_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_stream_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ZNTC/AXI_stream/AXI_stream.srcs/sim_1/new/tb_AXI_stream_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AXI_stream_top
