static inline unsigned int F_1 ( unsigned int V_1 )\r\n{\r\nswitch ( V_2 . V_3 ) {\r\ncase V_4 :\r\nif ( V_1 >= V_5 )\r\nreturn ( V_1 - V_5 ) >> 1 ;\r\nreturn V_1 - V_6 ;\r\ncase V_7 :\r\nif ( F_2 ( & V_2 , V_8 ) )\r\nreturn V_1 - V_9 ;\r\nswitch ( V_2 . V_10 ) {\r\ncase 6 :\r\nreturn V_1 - V_11 ;\r\ncase 11 :\r\nreturn V_1 - V_12 ;\r\ncase 15 :\r\nreturn V_1 - V_13 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic inline unsigned int F_3 ( unsigned int V_1 )\r\n{\r\nswitch ( V_2 . V_3 ) {\r\ncase V_4 :\r\nif ( V_1 >= V_14 )\r\nreturn ( V_1 - V_14 ) >> 1 ;\r\nreturn V_1 - V_15 ;\r\ncase V_7 :\r\nif ( F_2 ( & V_2 , V_8 ) )\r\nreturn V_1 - V_16 ;\r\nswitch ( V_2 . V_10 ) {\r\ncase 6 :\r\nreturn V_1 - V_17 ;\r\ncase 11 :\r\nreturn V_1 - V_18 ;\r\ncase 15 :\r\nreturn V_1 - V_19 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nint F_4 ( unsigned int V_20 )\r\n{\r\nF_5 ( V_20 > V_21 ) ;\r\nreturn ! F_6 ( V_20 , V_22 ) ;\r\n}\r\nint F_7 ( unsigned int V_1 )\r\n{\r\nunsigned int V_20 ;\r\nV_20 = F_1 ( V_1 ) ;\r\nif ( V_20 > V_21 )\r\nreturn 1 ;\r\nif ( ! F_8 ( V_20 , V_22 ) )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nvoid F_9 ( unsigned int V_1 )\r\n{\r\nunsigned int V_20 ;\r\nV_20 = F_1 ( V_1 ) ;\r\nif ( V_20 > V_21 )\r\nreturn;\r\nF_10 ( V_20 , V_22 ) ;\r\n}\r\nint F_11 ( unsigned int V_1 )\r\n{\r\nunsigned int V_20 ;\r\nV_20 = F_3 ( V_1 ) ;\r\nif ( V_20 > V_21 )\r\nreturn 1 ;\r\nif ( ! F_8 ( V_20 , V_23 ) )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nvoid F_12 ( unsigned int V_1 )\r\n{\r\nunsigned int V_20 ;\r\nV_20 = F_3 ( V_1 ) ;\r\nif ( V_20 > V_21 )\r\nreturn;\r\nF_10 ( V_20 , V_23 ) ;\r\n}
