{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 21 22:10:07 2015 " "Info: Processing started: Tue Jul 21 22:10:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off timeoutTest -c timeoutTest " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off timeoutTest -c timeoutTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "timeoutTest.bdf" "" { Schematic "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/timeoutTest/timeoutTest.bdf" { { 128 -408 -240 144 "CLOCK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register cont:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\] register cont:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[13\] 46.51 MHz 21.5 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 46.51 MHz between source register \"cont:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\]\" and destination register \"cont:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[13\]\" (period= 21.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.900 ns + Longest register register " "Info: + Longest register to register delay is 17.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cont:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\] 1 REG LC4_F15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_F15; Fanout = 5; REG Node = 'cont:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.300 ns) 4.600 ns timeout_logic:inst\|LessThan0~0 2 COMB LC4_F13 2 " "Info: 2: + IC(2.300 ns) + CELL(2.300 ns) = 4.600 ns; Loc. = LC4_F13; Fanout = 2; COMB Node = 'timeout_logic:inst\|LessThan0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] timeout_logic:inst|LessThan0~0 } "NODE_NAME" } } { "timeout_logic.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/timeoutTest/timeout_logic.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 7.500 ns timeout_logic:inst\|result\[0\]~7 3 COMB LC1_F13 1 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 7.500 ns; Loc. = LC1_F13; Fanout = 1; COMB Node = 'timeout_logic:inst\|result\[0\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { timeout_logic:inst|LessThan0~0 timeout_logic:inst|result[0]~7 } "NODE_NAME" } } { "timeout_logic.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/timeoutTest/timeout_logic.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 11.500 ns timeout_logic:inst\|result\[0\]~8 4 COMB LC8_F16 1 " "Info: 4: + IC(2.200 ns) + CELL(1.800 ns) = 11.500 ns; Loc. = LC8_F16; Fanout = 1; COMB Node = 'timeout_logic:inst\|result\[0\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { timeout_logic:inst|result[0]~7 timeout_logic:inst|result[0]~8 } "NODE_NAME" } } { "timeout_logic.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/timeoutTest/timeout_logic.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 13.900 ns timeout_logic:inst\|result\[0\]~9 5 COMB LC1_F16 19 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 13.900 ns; Loc. = LC1_F16; Fanout = 19; COMB Node = 'timeout_logic:inst\|result\[0\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { timeout_logic:inst|result[0]~8 timeout_logic:inst|result[0]~9 } "NODE_NAME" } } { "timeout_logic.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/timeoutTest/timeout_logic.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.700 ns) 17.900 ns cont:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[13\] 6 REG LC6_F17 7 " "Info: 6: + IC(2.300 ns) + CELL(1.700 ns) = 17.900 ns; Loc. = LC6_F17; Fanout = 7; REG Node = 'cont:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { timeout_logic:inst|result[0]~9 cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[13] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.900 ns ( 55.31 % ) " "Info: Total cell delay = 9.900 ns ( 55.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.000 ns ( 44.69 % ) " "Info: Total interconnect delay = 8.000 ns ( 44.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.900 ns" { cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] timeout_logic:inst|LessThan0~0 timeout_logic:inst|result[0]~7 timeout_logic:inst|result[0]~8 timeout_logic:inst|result[0]~9 cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.900 ns" { cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} timeout_logic:inst|LessThan0~0 {} timeout_logic:inst|result[0]~7 {} timeout_logic:inst|result[0]~8 {} timeout_logic:inst|result[0]~9 {} cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[13] {} } { 0.000ns 2.300ns 0.600ns 2.200ns 0.600ns 2.300ns } { 0.000ns 2.300ns 2.300ns 1.800ns 1.800ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns CLOCK 1 CLK PIN_91 16 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 16; CLK Node = 'CLOCK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "timeoutTest.bdf" "" { Schematic "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/timeoutTest/timeoutTest.bdf" { { 128 -408 -240 144 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns cont:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[13\] 2 REG LC6_F17 7 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC6_F17; Fanout = 7; REG Node = 'cont:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLOCK cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[13] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { CLOCK cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { CLOCK {} CLOCK~out {} cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[13] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns CLOCK 1 CLK PIN_91 16 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 16; CLK Node = 'CLOCK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "timeoutTest.bdf" "" { Schematic "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/timeoutTest/timeoutTest.bdf" { { 128 -408 -240 144 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns cont:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\] 2 REG LC4_F15 5 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC4_F15; Fanout = 5; REG Node = 'cont:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLOCK cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { CLOCK cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { CLOCK {} CLOCK~out {} cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { CLOCK cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { CLOCK {} CLOCK~out {} cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[13] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { CLOCK cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { CLOCK {} CLOCK~out {} cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.900 ns" { cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] timeout_logic:inst|LessThan0~0 timeout_logic:inst|result[0]~7 timeout_logic:inst|result[0]~8 timeout_logic:inst|result[0]~9 cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.900 ns" { cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} timeout_logic:inst|LessThan0~0 {} timeout_logic:inst|result[0]~7 {} timeout_logic:inst|result[0]~8 {} timeout_logic:inst|result[0]~9 {} cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[13] {} } { 0.000ns 2.300ns 0.600ns 2.200ns 0.600ns 2.300ns } { 0.000ns 2.300ns 2.300ns 1.800ns 1.800ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { CLOCK cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { CLOCK {} CLOCK~out {} cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[13] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { CLOCK cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { CLOCK {} CLOCK~out {} cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK Tout4 cont:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\] 35.600 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"Tout4\" through register \"cont:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\]\" is 35.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 5.300 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns CLOCK 1 CLK PIN_91 16 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 16; CLK Node = 'CLOCK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "timeoutTest.bdf" "" { Schematic "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/timeoutTest/timeoutTest.bdf" { { 128 -408 -240 144 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns cont:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\] 2 REG LC4_F15 5 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC4_F15; Fanout = 5; REG Node = 'cont:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLOCK cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { CLOCK cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { CLOCK {} CLOCK~out {} cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.200 ns + Longest register pin " "Info: + Longest register to pin delay is 29.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cont:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\] 1 REG LC4_F15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_F15; Fanout = 5; REG Node = 'cont:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.300 ns) 4.600 ns timeout_logic:inst\|LessThan0~0 2 COMB LC4_F13 2 " "Info: 2: + IC(2.300 ns) + CELL(2.300 ns) = 4.600 ns; Loc. = LC4_F13; Fanout = 2; COMB Node = 'timeout_logic:inst\|LessThan0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] timeout_logic:inst|LessThan0~0 } "NODE_NAME" } } { "timeout_logic.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/timeoutTest/timeout_logic.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 7.500 ns timeout_logic:inst\|LessThan0~1 3 COMB LC3_F13 1 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 7.500 ns; Loc. = LC3_F13; Fanout = 1; COMB Node = 'timeout_logic:inst\|LessThan0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { timeout_logic:inst|LessThan0~0 timeout_logic:inst|LessThan0~1 } "NODE_NAME" } } { "timeout_logic.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/timeoutTest/timeout_logic.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 12.000 ns timeout_logic:inst\|LessThan0~2 4 COMB LC2_F16 1 " "Info: 4: + IC(2.200 ns) + CELL(2.300 ns) = 12.000 ns; Loc. = LC2_F16; Fanout = 1; COMB Node = 'timeout_logic:inst\|LessThan0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { timeout_logic:inst|LessThan0~1 timeout_logic:inst|LessThan0~2 } "NODE_NAME" } } { "timeout_logic.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/timeoutTest/timeout_logic.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 14.400 ns timeout_logic:inst\|LessThan0~3 5 COMB LC7_F16 1 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 14.400 ns; Loc. = LC7_F16; Fanout = 1; COMB Node = 'timeout_logic:inst\|LessThan0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { timeout_logic:inst|LessThan0~2 timeout_logic:inst|LessThan0~3 } "NODE_NAME" } } { "timeout_logic.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/timeoutTest/timeout_logic.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.300 ns) 19.300 ns timeout_logic:inst\|LessThan0~4 6 COMB LC2_F24 1 " "Info: 6: + IC(2.600 ns) + CELL(2.300 ns) = 19.300 ns; Loc. = LC2_F24; Fanout = 1; COMB Node = 'timeout_logic:inst\|LessThan0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { timeout_logic:inst|LessThan0~3 timeout_logic:inst|LessThan0~4 } "NODE_NAME" } } { "timeout_logic.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/timeoutTest/timeout_logic.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 21.700 ns timeout_logic:inst\|LessThan0~5 7 COMB LC5_F24 1 " "Info: 7: + IC(0.600 ns) + CELL(1.800 ns) = 21.700 ns; Loc. = LC5_F24; Fanout = 1; COMB Node = 'timeout_logic:inst\|LessThan0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { timeout_logic:inst|LessThan0~4 timeout_logic:inst|LessThan0~5 } "NODE_NAME" } } { "timeout_logic.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/timeoutTest/timeout_logic.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(5.100 ns) 29.200 ns Tout4 8 PIN PIN_54 0 " "Info: 8: + IC(2.400 ns) + CELL(5.100 ns) = 29.200 ns; Loc. = PIN_54; Fanout = 0; PIN Node = 'Tout4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { timeout_logic:inst|LessThan0~5 Tout4 } "NODE_NAME" } } { "timeoutTest.bdf" "" { Schematic "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/timeoutTest/timeoutTest.bdf" { { 144 344 520 160 "Tout4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.900 ns ( 61.30 % ) " "Info: Total cell delay = 17.900 ns ( 61.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.300 ns ( 38.70 % ) " "Info: Total interconnect delay = 11.300 ns ( 38.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.200 ns" { cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] timeout_logic:inst|LessThan0~0 timeout_logic:inst|LessThan0~1 timeout_logic:inst|LessThan0~2 timeout_logic:inst|LessThan0~3 timeout_logic:inst|LessThan0~4 timeout_logic:inst|LessThan0~5 Tout4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "29.200 ns" { cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} timeout_logic:inst|LessThan0~0 {} timeout_logic:inst|LessThan0~1 {} timeout_logic:inst|LessThan0~2 {} timeout_logic:inst|LessThan0~3 {} timeout_logic:inst|LessThan0~4 {} timeout_logic:inst|LessThan0~5 {} Tout4 {} } { 0.000ns 2.300ns 0.600ns 2.200ns 0.600ns 2.600ns 0.600ns 2.400ns } { 0.000ns 2.300ns 2.300ns 2.300ns 1.800ns 2.300ns 1.800ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { CLOCK cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { CLOCK {} CLOCK~out {} cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.200 ns" { cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] timeout_logic:inst|LessThan0~0 timeout_logic:inst|LessThan0~1 timeout_logic:inst|LessThan0~2 timeout_logic:inst|LessThan0~3 timeout_logic:inst|LessThan0~4 timeout_logic:inst|LessThan0~5 Tout4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "29.200 ns" { cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] {} timeout_logic:inst|LessThan0~0 {} timeout_logic:inst|LessThan0~1 {} timeout_logic:inst|LessThan0~2 {} timeout_logic:inst|LessThan0~3 {} timeout_logic:inst|LessThan0~4 {} timeout_logic:inst|LessThan0~5 {} Tout4 {} } { 0.000ns 2.300ns 0.600ns 2.200ns 0.600ns 2.600ns 0.600ns 2.400ns } { 0.000ns 2.300ns 2.300ns 2.300ns 1.800ns 2.300ns 1.800ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Peak virtual memory: 158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 22:10:07 2015 " "Info: Processing ended: Tue Jul 21 22:10:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
