<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p668" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_668{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_668{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_668{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_668{left:69px;bottom:1084px;}
#t5_668{left:95px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t6_668{left:295px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_668{left:95px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t8_668{left:95px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t9_668{left:274px;bottom:1061px;}
#ta_668{left:289px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tb_668{left:69px;bottom:1028px;}
#tc_668{left:95px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_668{left:291px;bottom:1031px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#te_668{left:69px;bottom:1005px;}
#tf_668{left:95px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_668{left:432px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_668{left:69px;bottom:982px;}
#ti_668{left:95px;bottom:985px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tj_668{left:394px;bottom:985px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tk_668{left:69px;bottom:959px;}
#tl_668{left:95px;bottom:962px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tm_668{left:430px;bottom:962px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#tn_668{left:95px;bottom:946px;letter-spacing:-0.14px;}
#to_668{left:69px;bottom:919px;}
#tp_668{left:95px;bottom:923px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tq_668{left:316px;bottom:923px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_668{left:95px;bottom:906px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ts_668{left:69px;bottom:880px;}
#tt_668{left:95px;bottom:883px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tu_668{left:346px;bottom:883px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#tv_668{left:95px;bottom:866px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tw_668{left:69px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tx_668{left:69px;bottom:815px;}
#ty_668{left:95px;bottom:819px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#tz_668{left:384px;bottom:819px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#t10_668{left:95px;bottom:802px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_668{left:69px;bottom:776px;}
#t12_668{left:95px;bottom:779px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#t13_668{left:210px;bottom:779px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#t14_668{left:95px;bottom:762px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_668{left:95px;bottom:745px;letter-spacing:-0.2px;word-spacing:-0.45px;}
#t16_668{left:69px;bottom:363px;letter-spacing:0.13px;}
#t17_668{left:151px;bottom:363px;letter-spacing:0.16px;word-spacing:0.01px;}
#t18_668{left:69px;bottom:339px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#t19_668{left:69px;bottom:322px;letter-spacing:-0.21px;word-spacing:-0.31px;}
#t1a_668{left:157px;bottom:421px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1b_668{left:258px;bottom:421px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t1c_668{left:302px;bottom:288px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1d_668{left:392px;bottom:288px;letter-spacing:0.15px;}
#t1e_668{left:74px;bottom:269px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1f_668{left:194px;bottom:269px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1g_668{left:275px;bottom:269px;letter-spacing:-0.14px;}
#t1h_668{left:338px;bottom:269px;letter-spacing:-0.13px;}
#t1i_668{left:74px;bottom:246px;letter-spacing:-0.13px;}
#t1j_668{left:195px;bottom:246px;letter-spacing:-0.13px;}
#t1k_668{left:275px;bottom:246px;letter-spacing:-0.13px;}
#t1l_668{left:338px;bottom:246px;letter-spacing:-0.11px;}
#t1m_668{left:74px;bottom:223px;letter-spacing:-0.15px;}
#t1n_668{left:195px;bottom:223px;letter-spacing:-0.15px;}
#t1o_668{left:275px;bottom:223px;letter-spacing:-0.15px;}
#t1p_668{left:338px;bottom:223px;letter-spacing:-0.11px;}
#t1q_668{left:74px;bottom:200px;letter-spacing:-0.16px;}
#t1r_668{left:195px;bottom:200px;letter-spacing:-0.12px;}
#t1s_668{left:275px;bottom:200px;letter-spacing:-0.13px;}
#t1t_668{left:338px;bottom:200px;letter-spacing:-0.11px;}
#t1u_668{left:338px;bottom:183px;letter-spacing:-0.11px;}
#t1v_668{left:338px;bottom:166px;letter-spacing:-0.11px;}
#t1w_668{left:257px;bottom:682px;letter-spacing:-0.16px;}
#t1x_668{left:261px;bottom:509px;letter-spacing:-0.19px;}
#t1y_668{left:261px;bottom:537px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1z_668{left:261px;bottom:482px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#t20_668{left:261px;bottom:468px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t21_668{left:342px;bottom:652px;letter-spacing:0.11px;}
#t22_668{left:564px;bottom:681px;}
#t23_668{left:576px;bottom:681px;}
#t24_668{left:588px;bottom:681px;}
#t25_668{left:599px;bottom:681px;}
#t26_668{left:611px;bottom:681px;}
#t27_668{left:623px;bottom:681px;}
#t28_668{left:635px;bottom:681px;}
#t29_668{left:647px;bottom:681px;}
#t2a_668{left:662px;bottom:681px;}
#t2b_668{left:261px;bottom:523px;letter-spacing:-0.2px;word-spacing:-0.04px;}
#t2c_668{left:302px;bottom:523px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2d_668{left:261px;bottom:495px;letter-spacing:-0.18px;}
#t2e_668{left:553px;bottom:681px;}
#t2f_668{left:536px;bottom:681px;letter-spacing:-0.16px;}
#t2g_668{left:261px;bottom:549px;letter-spacing:-0.18px;}
#t2h_668{left:260px;bottom:562px;letter-spacing:-0.18px;word-spacing:0.02px;}
#t2i_668{left:261px;bottom:577px;letter-spacing:-0.2px;}
#t2j_668{left:260px;bottom:591px;letter-spacing:-0.21px;}
#t2k_668{left:524px;bottom:681px;letter-spacing:-0.97px;}
#t2l_668{left:508px;bottom:681px;letter-spacing:-0.16px;}
#t2m_668{left:482px;bottom:681px;letter-spacing:-0.16px;}
#t2n_668{left:259px;bottom:615px;letter-spacing:-0.21px;}
#t2o_668{left:260px;bottom:604px;letter-spacing:-0.22px;}
#t2p_668{left:495px;bottom:681px;letter-spacing:-0.25px;}

.s1_668{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_668{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_668{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_668{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_668{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_668{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_668{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_668{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_668{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.sa_668{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.sb_668{font-size:11px;font-family:Arial_3ed;color:#000;}
.sc_668{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts668" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg668Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg668" style="-webkit-user-select: none;"><object width="935" height="1210" data="668/668.svg" type="image/svg+xml" id="pdf668" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_668" class="t s1_668">18-30 </span><span id="t2_668" class="t s1_668">Vol. 3B </span>
<span id="t3_668" class="t s2_668">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_668" class="t s3_668">• </span><span id="t5_668" class="t s4_668">Branch trace messages — </span><span id="t6_668" class="t s5_668">The IA32_DEBUGCTL MSR provides bit fields for software to enable each logical </span>
<span id="t7_668" class="t s5_668">processor to generate branch trace messages. See Section 18.4.4. However, not all BTM messages are </span>
<span id="t8_668" class="t s5_668">observable using the Intel </span>
<span id="t9_668" class="t s6_668">® </span>
<span id="ta_668" class="t s5_668">QPI link. </span>
<span id="tb_668" class="t s3_668">• </span><span id="tc_668" class="t s4_668">Last exception records — </span><span id="td_668" class="t s5_668">See Section 18.13.3. </span>
<span id="te_668" class="t s3_668">• </span><span id="tf_668" class="t s4_668">Branch trace store and CPL-qualified BTS — </span><span id="tg_668" class="t s5_668">See Section 18.4.6 and Section 18.4.5. </span>
<span id="th_668" class="t s3_668">• </span><span id="ti_668" class="t s4_668">FREEZE_LBRS_ON_PMI flag (bit 11) — </span><span id="tj_668" class="t s5_668">see Section 18.4.7 for legacy Freeze_LBRs_On_PMI operation. </span>
<span id="tk_668" class="t s3_668">• </span><span id="tl_668" class="t s4_668">FREEZE_PERFMON_ON_PMI flag (bit 12) — </span><span id="tm_668" class="t s5_668">see Section 18.4.7 for legacy Freeze_Perfmon_On_PMI </span>
<span id="tn_668" class="t s5_668">operation. </span>
<span id="to_668" class="t s3_668">• </span><span id="tp_668" class="t s4_668">UNCORE_PMI_EN (bit 13) — </span><span id="tq_668" class="t s5_668">When set. this logical processor is enabled to receive an counter overflow </span>
<span id="tr_668" class="t s5_668">interrupt form the uncore. </span>
<span id="ts_668" class="t s3_668">• </span><span id="tt_668" class="t s4_668">FREEZE_WHILE_SMM (bit 14) — </span><span id="tu_668" class="t s5_668">FREEZE_WHILE_SMM is supported if IA32_PERF_CAPABIL- </span>
<span id="tv_668" class="t s5_668">ITIES.FREEZE_WHILE_SMM[Bit 12] is reporting 1. See Section 18.4.1. </span>
<span id="tw_668" class="t s5_668">Processors based on Nehalem microarchitecture provide additional capabilities: </span>
<span id="tx_668" class="t s3_668">• </span><span id="ty_668" class="t s4_668">Independent control of uncore PMI — </span><span id="tz_668" class="t s5_668">The IA32_DEBUGCTL MSR provides a bit field (see Figure 18-11) for </span>
<span id="t10_668" class="t s5_668">software to enable each logical processor to receive an uncore counter overflow interrupt. </span>
<span id="t11_668" class="t s3_668">• </span><span id="t12_668" class="t s4_668">LBR filtering — </span><span id="t13_668" class="t s5_668">Processors based on Nehalem microarchitecture support filtering of LBR based on combination </span>
<span id="t14_668" class="t s5_668">of CPL and branch type conditions. When LBR filtering is enabled, the LBR stack only captures the subset of </span>
<span id="t15_668" class="t s5_668">branches that are specified by MSR_LBR_SELECT. </span>
<span id="t16_668" class="t s7_668">18.9.1 </span><span id="t17_668" class="t s7_668">LBR Stack </span>
<span id="t18_668" class="t s5_668">Processors based on Nehalem microarchitecture provide 16 pairs of MSR to record last branch record information. </span>
<span id="t19_668" class="t s5_668">The layout of each MSR pair is shown in Table 18-8 and Table 18-9. </span>
<span id="t1a_668" class="t s8_668">Figure 18-11. </span><span id="t1b_668" class="t s8_668">IA32_DEBUGCTL MSR for Processors Based on Nehalem Microarchitecture </span>
<span id="t1c_668" class="t s8_668">Table 18-8. </span><span id="t1d_668" class="t s8_668">MSR_LASTBRANCH_x_FROM_IP </span>
<span id="t1e_668" class="t s9_668">Bit Field </span><span id="t1f_668" class="t s9_668">Bit Offset </span><span id="t1g_668" class="t s9_668">Access </span><span id="t1h_668" class="t s9_668">Description </span>
<span id="t1i_668" class="t s9_668">Data </span><span id="t1j_668" class="t sa_668">47:0 </span><span id="t1k_668" class="t sa_668">R/W </span><span id="t1l_668" class="t sa_668">This is the “branch from” address. See Section 18.4.8.1 for address format. </span>
<span id="t1m_668" class="t s9_668">SIGN_EXt </span><span id="t1n_668" class="t sa_668">62:48 </span><span id="t1o_668" class="t sa_668">R/W </span><span id="t1p_668" class="t sa_668">Signed extension of bit 47 of this register. </span>
<span id="t1q_668" class="t s9_668">MISPRED </span><span id="t1r_668" class="t sa_668">63 </span><span id="t1s_668" class="t sa_668">R/W </span><span id="t1t_668" class="t sa_668">When set, indicates either the target of the branch was mispredicted and/or the </span>
<span id="t1u_668" class="t sa_668">direction (taken/non-taken) was mispredicted; otherwise, the target branch was </span>
<span id="t1v_668" class="t sa_668">predicted. </span>
<span id="t1w_668" class="t sb_668">31 </span>
<span id="t1x_668" class="t sb_668">TR — Trace messages enable </span>
<span id="t1y_668" class="t sb_668">BTINT — Branch trace interrupt </span>
<span id="t1z_668" class="t sb_668">BTF — Single-step on branches </span>
<span id="t20_668" class="t sb_668">LBR — Last branch/interrupt/exception </span>
<span id="t21_668" class="t sc_668">Reserved </span>
<span id="t22_668" class="t sb_668">8 </span><span id="t23_668" class="t sb_668">7 </span><span id="t24_668" class="t sb_668">6 </span><span id="t25_668" class="t sb_668">5 </span><span id="t26_668" class="t sb_668">4 </span><span id="t27_668" class="t sb_668">3 </span><span id="t28_668" class="t sb_668">2 </span><span id="t29_668" class="t sb_668">1 </span><span id="t2a_668" class="t sb_668">0 </span>
<span id="t2b_668" class="t sb_668">BTS — </span><span id="t2c_668" class="t sb_668">Branch trace store </span>
<span id="t2d_668" class="t sb_668">Reserved </span>
<span id="t2e_668" class="t sb_668">9 </span><span id="t2f_668" class="t sb_668">10 </span>
<span id="t2g_668" class="t sb_668">BTS_OFF_OS — BTS off in OS </span>
<span id="t2h_668" class="t sb_668">BTS_OFF_USR — BTS off in user code </span>
<span id="t2i_668" class="t sb_668">FREEZE_LBRS_ON_PMI </span>
<span id="t2j_668" class="t sb_668">FREEZE_PERFMON_ON_PMI </span>
<span id="t2k_668" class="t sb_668">11 </span><span id="t2l_668" class="t sb_668">12 </span><span id="t2m_668" class="t sb_668">14 </span>
<span id="t2n_668" class="t sb_668">FREEZE_WHILE_SMM </span>
<span id="t2o_668" class="t sb_668">UNCORE_PMI_EN </span>
<span id="t2p_668" class="t sb_668">13 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
