file:///home/users/komal.inayat/Task_4/Task4/RTL_Benchmark/SVerilog/top_earlgrey/xbar_main/rtl/xbar_main.sv 
set ::env(PROJECT_NAME) xbar_main
set ::env(DESIGN_TOP) xbar_main
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/top_earlgrey/xbar_main/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/top_earlgrey/xbar_main/rtl/xbar_main.sv
set ::env(CLOCK_COUNT) 4
set ::env(DOMAIN) digital_design

 
