$date
	Wed Jul 09 18:15:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_file_tb $end
$var wire 16 ! read_data_2 [15:0] $end
$var wire 16 " read_data_1 [15:0] $end
$var parameter 32 # CLK_PERIOD $end
$var reg 1 $ clk $end
$var reg 2 % read_reg_1_num [1:0] $end
$var reg 2 & read_reg_2_num [1:0] $end
$var reg 1 ' reset $end
$var reg 16 ( write_data [15:0] $end
$var reg 1 ) write_enable $end
$var reg 2 * write_reg_num [1:0] $end
$scope module rf $end
$var wire 1 $ clk $end
$var wire 2 + read_reg_1_num [1:0] $end
$var wire 2 , read_reg_2_num [1:0] $end
$var wire 1 ' reset $end
$var wire 16 - write_data [15:0] $end
$var wire 1 ) write_enable $end
$var wire 2 . write_reg_num [1:0] $end
$var reg 16 / read_data_1 [15:0] $end
$var reg 16 0 read_data_2 [15:0] $end
$var integer 32 1 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 #
$end
#0
$dumpvars
bx 1
bx 0
bx /
b0 .
b1111101010000100 -
bx ,
bx +
b0 *
0)
b1111101010000100 (
1'
bx &
bx %
0$
bx "
bx !
$end
#1
1)
0'
1$
#2
0$
#3
1$
b1111111001101100 (
b1111111001101100 -
b1 *
b1 .
#4
0$
#5
1$
b1001010100 (
b1001010100 -
b10 *
b10 .
#6
0$
#7
1$
b11000111100 (
b11000111100 -
b11 *
b11 .
#8
0$
#9
1$
b10 &
b10 ,
b1 %
b1 +
0)
#10
b1001010100 !
b1001010100 0
b1111111001101100 "
b1111111001101100 /
0$
#11
1$
b0 &
b0 ,
b11 %
b11 +
#12
b1111101010000100 !
b1111101010000100 0
b11000111100 "
b11000111100 /
0$
#13
b1000011100001 (
b1000011100001 -
b1 *
b1 .
1)
1$
#14
0$
#15
1$
b1 &
b1 ,
0)
#16
b1000011100001 !
b1000011100001 0
0$
#17
b100 1
1'
1$
#18
b0 !
b0 0
b0 "
b0 /
0$
#19
b100 1
1$
