{
    "id": "1488816276",
    "title": "3-valued circuit SAT for STE with automatic refinement",
    "venue": "automated technology for verification and analysis",
    "year": 2007,
    "authors": [
        {
            "name": "Orna Grumberg",
            "id": "1993734283",
            "org": "Computer Science Department, Technion, Haifa, Israel#TAB#"
        },
        {
            "name": "Assaf Schuster",
            "id": "2135728993",
            "org": "Computer Science Department, Technion, Haifa, Israel#TAB#"
        },
        {
            "name": "Avi Yadgar",
            "id": "291678984",
            "org": "Computer Science Department, Technion, Haifa, Israel#TAB#"
        }
    ],
    "fields_of_study": [
        "Symbolic simulation",
        "Theoretical computer science",
        "Contradiction",
        "Discrete mathematics",
        "Computer science",
        "Symbolic trajectory evaluation",
        "Node (circuits)",
        "Model checking",
        "Assertion"
    ],
    "references": [
        "1511155470",
        "1518271219",
        "1569576087",
        "1571484390",
        "1588880699",
        "1785980509",
        "1986558678",
        "2024148935",
        "2057361103",
        "2062897452",
        "2083897388",
        "2096307462",
        "2112643551",
        "2114585211",
        "2127574686",
        "2129369779",
        "2137302701",
        "2142785340",
        "2146662253",
        "2158395308",
        "2506992585"
    ]
}