#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Oct 10 10:48:39 2024
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Thu Oct 10 10:48:57 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 1)] Analyzing module data_mem (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 24)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v(line number: 1)] Analyzing module seg_decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME309_Microprocessor_Wang.Q.F/Lab1/Lab1_code_v/rtl/key_d.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME309_Microprocessor_Wang.Q.F/Lab1/Lab1_code_v/rtl/key_d.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME309_Microprocessor_Wang.Q.F/Lab1/Lab1_code_v/rtl/key_d.v(line number: 3)] Analyzing module key_d (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME309_Microprocessor_Wang.Q.F/Lab1/Lab1_code_v/rtl/key_d.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/control.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/control.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/control.v(line number: 3)] Analyzing module control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/control.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 3)] Analyzing module instr_mem (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 27)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/Seven_Seg.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/Seven_Seg.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/Seven_Seg.v(line number: 3)] Analyzing module Seven_Seg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/Seven_Seg.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/top.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/top.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/top.v(line number: 3)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/top.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.460s wall, 0.000s user + 0.109s system = 0.109s CPU (4.4%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/top.v(line number: 3)] Elaborating module top
I: Module instance {top} parameter value:
    CLK_FREQ = 32'b00000010111110101111000010000000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/top.v(line number: 33)] Elaborating instance ctrl
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/control.v(line number: 3)] Elaborating module control
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/top.v(line number: 42)] Elaborating instance ss
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/Seven_Seg.v(line number: 3)] Elaborating module Seven_Seg
I: Module instance {top.ss} parameter value:
    CLK_FREQ = 28'b0010111110101111000010000000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/Seven_Seg.v(line number: 24)] Elaborating instance uu_seg_decoder
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v(line number: 1)] Elaborating module seg_decoder
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/top.v(line number: 56)] Elaborating instance u_instr_mem
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 3)] Elaborating module instr_mem
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/top.v(line number: 64)] Elaborating instance u_data_mem
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 1)] Elaborating module data_mem
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/top.v(line number: 74)] Elaborating instance u_key_d
I: Verilog-0003: [F:/SME_files/SME309/codes/SME309_Microprocessor_Wang.Q.F/Lab1/Lab1_code_v/rtl/key_d.v(line number: 3)] Elaborating module key_d
I: Module instance {top.u_key_d} parameter value:
    CLK_FREQ = 32'b00000010111110101111000010000000
Executing : rtl-elaborate successfully. Time elapsed: 0.037s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.020s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/Seven_Seg.v(line number: 22)] Latch is generated for signal num, possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/Seven_Seg.v(line number: 62)] Latch is generated for signal count_limit, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.109s wall, 0.031s user + 0.016s system = 0.047s CPU (42.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N11 (bmsWIDEMUX).
I: Constant propagation done on N21 (bmsWIDEMUX).
I: Constant propagation done on N33 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N126 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.018s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Thu Oct 10 10:49:01 2024
Action compile: Peak memory pool usage is 132 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Oct 10 10:49:02 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 114)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 122)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 130)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 138)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 146)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 154)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 162)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
W: ConstraintEditor-4019: Port 'rst_n' unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:ss/N136' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ss/N132' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name top|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.052s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on N6 (bmsWIDEMUX).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
W: Public-4008: Instance 'ss/count_limit[1]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ss/count_limit[3]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.157s wall, 0.078s user + 0.000s system = 0.078s CPU (49.8%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.811s wall, 0.172s user + 0.016s system = 0.188s CPU (23.1%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.119s wall, 0.031s user + 0.000s system = 0.031s CPU (26.4%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.395s wall, 0.078s user + 0.000s system = 0.078s CPU (19.8%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.074s wall, 0.016s user + 0.000s system = 0.016s CPU (21.2%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N14
W: Unable to honor max fanout constraint for gtp_inv driven net N14

Cell Usage:
GTP_DFF_C                    70 uses
GTP_DFF_CE                   16 uses
GTP_DFF_P                     1 use
GTP_DFF_PE                    8 uses
GTP_DLATCH                    6 uses
GTP_DRM18K_E1                 2 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      4 uses
GTP_LUT2                     11 uses
GTP_LUT3                      1 use
GTP_LUT4                      5 uses
GTP_LUT5                     27 uses
GTP_LUT6                     39 uses
GTP_LUT6CARRY                59 uses
GTP_LUT6D                    15 uses

I/O ports: 37
GTP_INBUF                   5 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 161 of 35800 (0.45%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 161
Total Registers: 95 of 71600 (0.13%)
Total Latches: 6

DRM36K/FIFO:
Total DRM = 1.0 of 85 (1.18%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 37 of 209 (17.70%)


Overview of Control Sets:

Number of unique control sets : 8

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 4        | 0                 4
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 71
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                71
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                24
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              6
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'ss/count_limit[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/count_limit[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[3]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'btn_p' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'btn_spddn' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'btn_spdup' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:20s
Action synthesize: CPU time elapsed is 0h:0m:7s
Action synthesize: Process CPU time elapsed is 0h:0m:7s
Current time: Thu Oct 10 10:49:21 2024
Action synthesize: Peak memory pool usage is 284 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Oct 10 10:49:21 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance ctrl/status[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: ss/N11_0_1/gateop, insts:15.
I: Infer CARRY group, base inst: ss/N78_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_key_d/N18_1_1/gateop, insts:19.
Device mapping done.
Total device mapping takes 0.02 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 101      | 71600         | 1                  
| LUT                   | 161      | 35800         | 1                  
| Distributed RAM       | 0        | 9500          | 0                  
| DRM                   | 1        | 85            | 2                  
| IO                    | 37       | 209           | 18                 
| RCKB                  | 0        | 20            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 20            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 5             | 0                  
| PPLL                  | 0        | 5             | 0                  
| DDRPHY_CPD            | 0        | 10            | 0                  
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 0        | 10            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 5             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 40            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/SME_files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:24s
Action dev_map: CPU time elapsed is 0h:0m:8s
Action dev_map: Process CPU time elapsed is 0h:0m:8s
Current time: Thu Oct 10 10:49:44 2024
Action dev_map: Peak memory pool usage is 300 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Oct 10 10:49:44 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 11)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 12)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 13)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 14)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 15)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 16)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 17)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {anode[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {anode[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {btn_p} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {btn_p} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {btn_spddn} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {btn_spddn} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {btn_spdup} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {btn_spdup} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {clk} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
W: ConstraintEditor-4019: Port 'rst_n' unspecified I/O constraint.
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 3023.
1st GP placement takes 1.92 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_167_270.
Clock placement takes 0.80 sec.

Pre global placement takes 4.62 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst SevenSegCatHL_obuf[0]/opit_1 on IOLHR_292_474.
Placed fixed group with base inst SevenSegCatHL_obuf[1]/opit_1 on IOLHR_292_468.
Placed fixed group with base inst SevenSegCatHL_obuf[2]/opit_1 on IOLHR_292_462.
Placed fixed group with base inst SevenSegCatHL_obuf[3]/opit_1 on IOLHR_292_450.
Placed fixed group with base inst SevenSegCatHL_obuf[4]/opit_1 on IOLHR_292_444.
Placed fixed group with base inst SevenSegCatHL_obuf[5]/opit_1 on IOLHR_292_438.
Placed fixed group with base inst SevenSegCatHL_obuf[6]/opit_1 on IOLHR_292_432.
Placed fixed group with base inst SevenSegCatHL_obuf[7]/opit_1 on IOLHR_292_426.
Placed fixed group with base inst SevenSegCatHL_obuf[8]/opit_1 on IOLHR_292_522.
Placed fixed group with base inst SevenSegCatHL_obuf[9]/opit_1 on IOLHR_292_516.
Placed fixed group with base inst SevenSegCatHL_obuf[10]/opit_1 on IOLHR_292_510.
Placed fixed group with base inst SevenSegCatHL_obuf[11]/opit_1 on IOLHR_292_504.
Placed fixed group with base inst SevenSegCatHL_obuf[12]/opit_1 on IOLHR_292_498.
Placed fixed group with base inst SevenSegCatHL_obuf[13]/opit_1 on IOLHR_292_492.
Placed fixed group with base inst SevenSegCatHL_obuf[14]/opit_1 on IOLHR_292_486.
Placed fixed group with base inst SevenSegCatHL_obuf[15]/opit_1 on IOLHR_292_480.
Placed fixed group with base inst anode_obuf[0]/opit_1 on IOLHR_292_396.
Placed fixed group with base inst anode_obuf[1]/opit_1 on IOLHR_292_390.
Placed fixed group with base inst anode_obuf[2]/opit_1 on IOLHR_292_384.
Placed fixed group with base inst anode_obuf[3]/opit_1 on IOLHR_292_378.
Placed fixed group with base inst anode_obuf[4]/opit_1 on IOLHR_292_420.
Placed fixed group with base inst anode_obuf[5]/opit_1 on IOLHR_292_414.
Placed fixed group with base inst anode_obuf[6]/opit_1 on IOLHR_292_408.
Placed fixed group with base inst anode_obuf[7]/opit_1 on IOLHR_292_402.
Placed fixed group with base inst btn_p_ibuf/opit_1 on IOLHR_292_288.
Placed fixed group with base inst btn_spddn_ibuf/opit_1 on IOLHR_292_294.
Placed fixed group with base inst btn_spdup_ibuf/opit_1 on IOLHR_292_276.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_292_330.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_292_336.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_292_342.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_292_348.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOLHR_292_354.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOLHR_292_360.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOLHR_292_366.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOLHR_292_372.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_167_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_301_340.
Placed fixed instance BKCL_auto_2 on BKCL_301_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995102.
	1 iterations finished.
	Final slack 995102.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.48 sec.

Wirelength after global placement is 1227.
Global placement takes 0.50 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 85 LUT6 in collection, pack success:8
Packing LUT6D takes 0.03 sec.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 1334.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995102.
	1 iterations finished.
	Final slack 995102.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.48 sec.

Wirelength after post global placement is 1133.
Packing LUT6D started.
I: LUT6D pack result: There are 69 LUT6 in collection, pack success:0
Packing LUT6D takes 0.02 sec.
Post global placement takes 0.53 sec.

Phase 4 Legalization started.
The average distance in LP is 0.729412.
Wirelength after legalization is 1394.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997253.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 1394.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997253, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997253, TNS after detailed placement is 0. 
Swapping placement takes 0.02 sec.

Wirelength after detailed placement is 1394.
Timing-driven detailed placement takes 0.06 sec.

Worst slack is 997253, TNS after placement is 0.
Placement done.
Total placement takes 5.77 sec.
Finished placement. (CPU time elapsed 0h:00m:05s)

Routing started.
Enter timing driven router mode.
Route thread size: 4
I: clock_dedicated_route = 0
Building routing graph takes 2.73 sec.
Setup STE netlist take 30 msec.
Dispose control chain take 29 msec.
Collect const net info take 75 msec.
Total nets for routing: 268.
Total loads for routing: 1018.
Direct connect net size: 110
Build all design net take 13 msec.
Processing design graph takes 0.15 sec.
Delay table total memory: 0.45728493 MB
Route graph total memory: 76.98909187 MB
Route design total memory: 1.19562531 MB
Worst slack is 997253, TNS before global route is 0.
Global Routing step 1 take 0.00 sec.
Global Routing step 2 take 0.00 sec.
Global Routing step 3 take 0.00 sec.
Global routing takes 0.00 sec.
Total 266 subnets.
Unrouted clock nets at iteration 0 (0.736 sec): 1
Unrouted clock nets at iteration 1 (0.525 sec): 1
Unrouted clock nets at iteration 2 (0.542 sec): 1
Unrouted clock nets at iteration 3 (0.548 sec): 1
Unrouted clock nets at iteration 4 (0.002 sec): 0
Total route nets size: 264
Unrouted general nets at iteration 5 (MT total route time: 0.127 sec): 188(overused: 833)
Unrouted general nets at iteration 6 (MT total route time: 0.048 sec): 154(overused: 487)
Unrouted general nets at iteration 7 (MT total route time: 0.026 sec): 112(overused: 324)
Unrouted general nets at iteration 8 (MT total route time: 0.019 sec): 84(overused: 234)
Unrouted general nets at iteration 9 (MT total route time: 0.024 sec): 54(overused: 124)
Unrouted general nets at iteration 10 (MT total route time: 0.012 sec): 31(overused: 60)
Unrouted general nets at iteration 11 (MT total route time: 0.005 sec): 20(overused: 38)
Unrouted general nets at iteration 12 (MT total route time: 0.004 sec): 6(overused: 12)
Unrouted general nets at iteration 13 (MT total route time: 0.001 sec): 4(overused: 8)
Unrouted general nets at iteration 14 (MT total route time: 0.001 sec): 2(overused: 2)
Unrouted general nets at iteration 15 (MT total route time: 0.021 sec): 4(overused: 4)
Unrouted general nets at iteration 16 (MT total route time: 0.001 sec): 2(overused: 4)
Unrouted general nets at iteration 17 (MT total route time: 0.001 sec): 2(overused: 2)
Unrouted general nets at iteration 18 (MT total route time: 0.001 sec): 0(overused: 0)
----General net take 0.000 sec(route net take 0.000 sec, inc cost take 0.000 sec, iter times: 1)
----const net route take 0.004 sec
Unrouted nets at iteration 19 (0.004 sec): 0
Detailed routing takes 2.66 sec.
C: Route-2036: The clock path from CLMA_279_408:Y1 to CLMA_279_420:CLK is routed by SRB.
C: Route-2036: The clock path from CLMA_273_360:Y3 to CLMS_267_361:CLK is routed by SRB.
Re Route After Detail Route takes 0.00 sec.
Setup Violation Fix in router takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0.30 sec.
Sort Original Nets take 0.000 sec
Total net: 268, route succeed net: 268
Generate routing result take 0.001 sec
Handle PERMUX permutation take 0.075 sec
Handle const net take 0.002 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.002 sec
Used SRB routing arc is 2040.
Finish routing takes 0.09 sec.
Total routing takes 6.04 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 59       | 6575          | 1                  
|   FF                        | 60       | 52600         | 1                  
|   LUT                       | 143      | 26300         | 1                  
|   LUT-FF pairs              | 47       | 26300         | 1                  
| Use of CLMS                 | 19       | 2375          | 1                  
|   FF                        | 41       | 19000         | 1                  
|   LUT                       | 63       | 9500          | 1                  
|   LUT-FF pairs              | 27       | 9500          | 1                  
|   Distributed RAM           | 0        | 9500          | 0                  
| Use of DDRPHY_CPD           | 0        | 10            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 5             | 0                  
| Use of DDR_PHY              | 0        | 20            | 0                  
| Use of DRM                  | 1        | 85            | 2                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 0        | 5             | 0                  
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 25       | 5850          | 1                  
| Use of HCKB                 | 1        | 72            | 2                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 37       | 210           | 18                 
|   IOBD                      | 18       | 100           | 18                 
|   IOBS                      | 19       | 110           | 18                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 37       | 250           | 15                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 10            | 0                  
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 0        | 5             | 0                  
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of TSERDES              | 0        | 40            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:06s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:25s)
Action pnr: Real time elapsed is 0h:0m:52s
Action pnr: CPU time elapsed is 0h:0m:23s
Action pnr: Process CPU time elapsed is 0h:0m:25s
Current time: Thu Oct 10 10:50:36 2024
Action pnr: Peak memory pool usage is 893 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Oct 10 10:50:36 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'ss/count_limit[0]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/count_limit[2]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[0]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[1]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[2]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[3]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'btn_p' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'btn_spddn' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'btn_spdup' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:36s
Action report_timing: CPU time elapsed is 0h:0m:21s
Action report_timing: Process CPU time elapsed is 0h:0m:21s
Current time: Thu Oct 10 10:51:12 2024
Action report_timing: Peak memory pool usage is 800 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Oct 10 10:51:13 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.296875 sec.
Generating architecture configuration.
The bitstream file is "F:/SME_files/SME309/codes/SME209_codes/lab1/project/generate_bitstream/top.sbit"
Generate programming file takes 5.703125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:38s
Action gen_bit_stream: CPU time elapsed is 0h:0m:21s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:21s
Current time: Thu Oct 10 10:51:50 2024
Action gen_bit_stream: Peak memory pool usage is 727 MB
Process "Generate Bitstream" done.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v". 
E: Verilog-4006: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 150)] Unexpected EOF. Incomplete design file.
E: Parsing ERROR.
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 28)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 29)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 30)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 31)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 32)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 33)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 34)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 35)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 36)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 37)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 38)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 39)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 40)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 41)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 42)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 43)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 44)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 45)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 46)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 47)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 48)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 49)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 50)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 51)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 52)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 53)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 54)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 55)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 56)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 57)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 58)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 59)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 60)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 61)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 62)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 63)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 64)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 65)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 66)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 67)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 68)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 69)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 70)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 71)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 72)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 73)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 74)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 75)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 77)] Identifier INSTR_MEM is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v". 
E: Verilog-4006: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 150)] Unexpected EOF. Incomplete design file.
E: Parsing ERROR.
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 28)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 29)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 30)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 31)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 32)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 33)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 34)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 35)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 36)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 37)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 38)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 39)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 40)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 41)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 42)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 43)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 44)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 45)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 46)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 47)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 48)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 49)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 50)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 51)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 52)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 53)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 54)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 55)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 56)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 57)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 58)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 59)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 60)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 61)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 62)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 63)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 64)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 65)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 66)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 67)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 68)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 69)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 70)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 71)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 72)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 73)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 74)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 75)] Identifier INSTR_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 77)] Identifier INSTR_MEM is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v". 
E: Verilog-4006: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 150)] Unexpected EOF. Incomplete design file.
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v". 
E: Verilog-4006: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 151)] Unexpected EOF. Incomplete design file.
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v". 
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 25)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 26)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 27)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 28)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 29)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 30)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 31)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 32)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 33)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 34)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 35)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 36)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 37)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 38)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 39)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 40)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 41)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 42)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 43)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 44)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 45)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 46)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 47)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 48)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 49)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 50)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 51)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 52)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 53)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 54)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 55)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 56)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 57)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 58)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 59)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 60)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 61)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 62)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 63)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 64)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 65)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 66)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 67)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 68)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 69)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 70)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 71)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 72)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 73)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 74)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 75)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 76)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 77)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 78)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 79)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 80)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 81)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 82)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 83)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 84)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 85)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 86)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 87)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 88)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 89)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 90)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 91)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 92)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 93)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 94)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 95)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 96)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 97)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 98)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 99)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 100)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 101)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 102)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 103)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 104)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 105)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 106)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 107)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 108)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 109)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 110)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 111)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 112)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 113)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 114)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 115)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 116)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 117)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 118)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 119)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 120)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 121)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 122)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 123)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 124)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 125)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 126)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 127)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 128)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 129)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 130)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 131)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 132)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 133)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 134)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 135)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 136)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 137)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 138)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 139)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 140)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 141)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 142)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 143)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 144)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 145)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 146)] Identifier DATA_CONST_MEM is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 148)] Identifier DATA_CONST_MEM is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v". 


Process "Compile" started.
Current time: Thu Oct 10 11:04:56 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 1)] Analyzing module data_mem (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 24)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v(line number: 1)] Analyzing module seg_decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME309_Microprocessor_Wang.Q.F/Lab1/Lab1_code_v/rtl/key_d.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME309_Microprocessor_Wang.Q.F/Lab1/Lab1_code_v/rtl/key_d.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME309_Microprocessor_Wang.Q.F/Lab1/Lab1_code_v/rtl/key_d.v(line number: 3)] Analyzing module key_d (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME309_Microprocessor_Wang.Q.F/Lab1/Lab1_code_v/rtl/key_d.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/control.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/control.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/control.v(line number: 3)] Analyzing module control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/control.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 3)] Analyzing module instr_mem (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 27)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/Seven_Seg.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/Seven_Seg.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/Seven_Seg.v(line number: 3)] Analyzing module Seven_Seg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/Seven_Seg.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/top.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/top.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/top.v(line number: 3)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab1/project} F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/top.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.766s wall, 0.000s user + 0.016s system = 0.016s CPU (0.9%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/top.v(line number: 3)] Elaborating module top
I: Module instance {top} parameter value:
    CLK_FREQ = 32'b00000010111110101111000010000000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/top.v(line number: 33)] Elaborating instance ctrl
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/control.v(line number: 3)] Elaborating module control
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/top.v(line number: 42)] Elaborating instance ss
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/Seven_Seg.v(line number: 3)] Elaborating module Seven_Seg
I: Module instance {top.ss} parameter value:
    CLK_FREQ = 28'b0010111110101111000010000000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/Seven_Seg.v(line number: 24)] Elaborating instance uu_seg_decoder
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v(line number: 1)] Elaborating module seg_decoder
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/top.v(line number: 56)] Elaborating instance u_instr_mem
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/instr_mem.v(line number: 3)] Elaborating module instr_mem
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/top.v(line number: 64)] Elaborating instance u_data_mem
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 1)] Elaborating module data_mem
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/top.v(line number: 74)] Elaborating instance u_key_d
I: Verilog-0003: [F:/SME_files/SME309/codes/SME309_Microprocessor_Wang.Q.F/Lab1/Lab1_code_v/rtl/key_d.v(line number: 3)] Elaborating module key_d
I: Module instance {top.u_key_d} parameter value:
    CLK_FREQ = 32'b00000010111110101111000010000000
Executing : rtl-elaborate successfully. Time elapsed: 0.032s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.015s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/Seven_Seg.v(line number: 22)] Latch is generated for signal num, possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/source/Seven_Seg.v(line number: 62)] Latch is generated for signal count_limit, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.075s wall, 0.016s user + 0.016s system = 0.031s CPU (41.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.006s wall, 0.016s user + 0.000s system = 0.016s CPU (255.4%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N11 (bmsWIDEMUX).
I: Constant propagation done on N21 (bmsWIDEMUX).
I: Constant propagation done on N33 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N126 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Thu Oct 10 11:04:59 2024
Action compile: Peak memory pool usage is 132 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Oct 10 11:04:59 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 114)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 122)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 130)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 138)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 146)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 154)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 162)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
W: ConstraintEditor-4019: Port 'rst_n' unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:ss/N136' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ss/N132' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name top|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.025s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on N6 (bmsWIDEMUX).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
W: Public-4008: Instance 'ss/count_limit[1]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ss/count_limit[3]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.055s wall, 0.062s user + 0.000s system = 0.062s CPU (114.4%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.304s wall, 0.094s user + 0.016s system = 0.109s CPU (36.0%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.103s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.025s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N14
W: Unable to honor max fanout constraint for gtp_inv driven net N14

Cell Usage:
GTP_DFF_C                    70 uses
GTP_DFF_CE                   16 uses
GTP_DFF_P                     1 use
GTP_DFF_PE                    8 uses
GTP_DLATCH                    6 uses
GTP_DRM18K_E1                 2 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      4 uses
GTP_LUT2                     11 uses
GTP_LUT3                      1 use
GTP_LUT4                      5 uses
GTP_LUT5                     27 uses
GTP_LUT6                     39 uses
GTP_LUT6CARRY                59 uses
GTP_LUT6D                    15 uses

I/O ports: 37
GTP_INBUF                   5 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 161 of 35800 (0.45%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 161
Total Registers: 95 of 71600 (0.13%)
Total Latches: 6

DRM36K/FIFO:
Total DRM = 1.0 of 85 (1.18%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 37 of 209 (17.70%)


Overview of Control Sets:

Number of unique control sets : 8

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 4        | 0                 4
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 71
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                71
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                24
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              6
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'ss/count_limit[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/count_limit[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[3]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'btn_p' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'btn_spddn' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'btn_spdup' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:10s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Thu Oct 10 11:05:09 2024
Action synthesize: Peak memory pool usage is 284 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Oct 10 11:05:09 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance ctrl/status[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: ss/N11_0_1/gateop, insts:15.
I: Infer CARRY group, base inst: ss/N78_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_key_d/N18_1_1/gateop, insts:19.
Device mapping done.
Total device mapping takes 0.08 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 101      | 71600         | 1                  
| LUT                   | 161      | 35800         | 1                  
| Distributed RAM       | 0        | 9500          | 0                  
| DRM                   | 1        | 85            | 2                  
| IO                    | 37       | 209           | 18                 
| RCKB                  | 0        | 20            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 20            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 5             | 0                  
| PPLL                  | 0        | 5             | 0                  
| DDRPHY_CPD            | 0        | 10            | 0                  
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 0        | 10            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 5             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 40            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/SME_files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:15s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Thu Oct 10 11:05:24 2024
Action dev_map: Peak memory pool usage is 299 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Oct 10 11:05:24 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 11)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 12)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 13)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 14)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 15)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 16)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 17)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {anode[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {anode[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {btn_p} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {btn_p} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {btn_spddn} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {btn_spddn} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {btn_spdup} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {btn_spdup} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {clk} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
W: ConstraintEditor-4019: Port 'rst_n' unspecified I/O constraint.
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 3023.
1st GP placement takes 1.30 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_167_270.
Clock placement takes 0.39 sec.

Pre global placement takes 2.22 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst SevenSegCatHL_obuf[0]/opit_1 on IOLHR_292_474.
Placed fixed group with base inst SevenSegCatHL_obuf[1]/opit_1 on IOLHR_292_468.
Placed fixed group with base inst SevenSegCatHL_obuf[2]/opit_1 on IOLHR_292_462.
Placed fixed group with base inst SevenSegCatHL_obuf[3]/opit_1 on IOLHR_292_450.
Placed fixed group with base inst SevenSegCatHL_obuf[4]/opit_1 on IOLHR_292_444.
Placed fixed group with base inst SevenSegCatHL_obuf[5]/opit_1 on IOLHR_292_438.
Placed fixed group with base inst SevenSegCatHL_obuf[6]/opit_1 on IOLHR_292_432.
Placed fixed group with base inst SevenSegCatHL_obuf[7]/opit_1 on IOLHR_292_426.
Placed fixed group with base inst SevenSegCatHL_obuf[8]/opit_1 on IOLHR_292_522.
Placed fixed group with base inst SevenSegCatHL_obuf[9]/opit_1 on IOLHR_292_516.
Placed fixed group with base inst SevenSegCatHL_obuf[10]/opit_1 on IOLHR_292_510.
Placed fixed group with base inst SevenSegCatHL_obuf[11]/opit_1 on IOLHR_292_504.
Placed fixed group with base inst SevenSegCatHL_obuf[12]/opit_1 on IOLHR_292_498.
Placed fixed group with base inst SevenSegCatHL_obuf[13]/opit_1 on IOLHR_292_492.
Placed fixed group with base inst SevenSegCatHL_obuf[14]/opit_1 on IOLHR_292_486.
Placed fixed group with base inst SevenSegCatHL_obuf[15]/opit_1 on IOLHR_292_480.
Placed fixed group with base inst anode_obuf[0]/opit_1 on IOLHR_292_396.
Placed fixed group with base inst anode_obuf[1]/opit_1 on IOLHR_292_390.
Placed fixed group with base inst anode_obuf[2]/opit_1 on IOLHR_292_384.
Placed fixed group with base inst anode_obuf[3]/opit_1 on IOLHR_292_378.
Placed fixed group with base inst anode_obuf[4]/opit_1 on IOLHR_292_420.
Placed fixed group with base inst anode_obuf[5]/opit_1 on IOLHR_292_414.
Placed fixed group with base inst anode_obuf[6]/opit_1 on IOLHR_292_408.
Placed fixed group with base inst anode_obuf[7]/opit_1 on IOLHR_292_402.
Placed fixed group with base inst btn_p_ibuf/opit_1 on IOLHR_292_288.
Placed fixed group with base inst btn_spddn_ibuf/opit_1 on IOLHR_292_294.
Placed fixed group with base inst btn_spdup_ibuf/opit_1 on IOLHR_292_276.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_292_330.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_292_336.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_292_342.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_292_348.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOLHR_292_354.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOLHR_292_360.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOLHR_292_366.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOLHR_292_372.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_167_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_301_340.
Placed fixed instance BKCL_auto_2 on BKCL_301_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995102.
	1 iterations finished.
	Final slack 995102.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.33 sec.

Wirelength after global placement is 1227.
Global placement takes 0.34 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 85 LUT6 in collection, pack success:8
Packing LUT6D takes 0.00 sec.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 1334.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995102.
	1 iterations finished.
	Final slack 995102.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.67 sec.

Wirelength after post global placement is 1133.
Packing LUT6D started.
I: LUT6D pack result: There are 69 LUT6 in collection, pack success:0
Packing LUT6D takes 0.02 sec.
Post global placement takes 0.69 sec.

Phase 4 Legalization started.
The average distance in LP is 0.729412.
Wirelength after legalization is 1394.
Legalization takes 0.02 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997253.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 1394.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997253, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997253, TNS after detailed placement is 0. 
Swapping placement takes 0.02 sec.

Wirelength after detailed placement is 1394.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 997253, TNS after placement is 0.
Placement done.
Total placement takes 3.34 sec.
Finished placement. (CPU time elapsed 0h:00m:03s)

Routing started.
Enter timing driven router mode.
Route thread size: 4
I: clock_dedicated_route = 0
Building routing graph takes 1.54 sec.
Setup STE netlist take 12 msec.
Dispose control chain take 12 msec.
Collect const net info take 30 msec.
Total nets for routing: 268.
Total loads for routing: 1018.
Direct connect net size: 110
Build all design net take 6 msec.
Processing design graph takes 0.06 sec.
Delay table total memory: 0.45728493 MB
Route graph total memory: 76.98909187 MB
Route design total memory: 1.19562531 MB
Worst slack is 997253, TNS before global route is 0.
Global Routing step 1 take 0.00 sec.
Global Routing step 2 take 0.00 sec.
Global Routing step 3 take 0.00 sec.
Global routing takes 0.00 sec.
Total 266 subnets.
Unrouted clock nets at iteration 0 (0.403 sec): 1
Unrouted clock nets at iteration 1 (0.413 sec): 1
Unrouted clock nets at iteration 2 (0.433 sec): 1
Unrouted clock nets at iteration 3 (0.390 sec): 1
Unrouted clock nets at iteration 4 (0.001 sec): 0
Total route nets size: 264
Unrouted general nets at iteration 5 (MT total route time: 0.108 sec): 188(overused: 833)
Unrouted general nets at iteration 6 (MT total route time: 0.030 sec): 154(overused: 487)
Unrouted general nets at iteration 7 (MT total route time: 0.018 sec): 112(overused: 324)
Unrouted general nets at iteration 8 (MT total route time: 0.016 sec): 84(overused: 234)
Unrouted general nets at iteration 9 (MT total route time: 0.015 sec): 54(overused: 124)
Unrouted general nets at iteration 10 (MT total route time: 0.006 sec): 31(overused: 60)
Unrouted general nets at iteration 11 (MT total route time: 0.004 sec): 20(overused: 38)
Unrouted general nets at iteration 12 (MT total route time: 0.002 sec): 6(overused: 12)
Unrouted general nets at iteration 13 (MT total route time: 0.000 sec): 4(overused: 8)
Unrouted general nets at iteration 14 (MT total route time: 0.000 sec): 2(overused: 2)
Unrouted general nets at iteration 15 (MT total route time: 0.021 sec): 4(overused: 4)
Unrouted general nets at iteration 16 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 17 (MT total route time: 0.001 sec): 2(overused: 2)
Unrouted general nets at iteration 18 (MT total route time: 0.000 sec): 0(overused: 0)
----General net take 0.000 sec(route net take 0.000 sec, inc cost take 0.000 sec, iter times: 1)
----const net route take 0.002 sec
Unrouted nets at iteration 19 (0.002 sec): 0
Detailed routing takes 1.88 sec.
C: Route-2036: The clock path from CLMA_279_408:Y1 to CLMA_279_420:CLK is routed by SRB.
C: Route-2036: The clock path from CLMA_273_360:Y3 to CLMS_267_361:CLK is routed by SRB.
Re Route After Detail Route takes 0.00 sec.
Setup Violation Fix in router takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0.21 sec.
Sort Original Nets take 0.000 sec
Total net: 268, route succeed net: 268
Generate routing result take 0.000 sec
Handle PERMUX permutation take 0.050 sec
Handle const net take 0.001 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.002 sec
Used SRB routing arc is 2040.
Finish routing takes 0.06 sec.
Total routing takes 3.82 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 59       | 6575          | 1                  
|   FF                        | 60       | 52600         | 1                  
|   LUT                       | 143      | 26300         | 1                  
|   LUT-FF pairs              | 47       | 26300         | 1                  
| Use of CLMS                 | 19       | 2375          | 1                  
|   FF                        | 41       | 19000         | 1                  
|   LUT                       | 63       | 9500          | 1                  
|   LUT-FF pairs              | 27       | 9500          | 1                  
|   Distributed RAM           | 0        | 9500          | 0                  
| Use of DDRPHY_CPD           | 0        | 10            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 5             | 0                  
| Use of DDR_PHY              | 0        | 20            | 0                  
| Use of DRM                  | 1        | 85            | 2                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 0        | 5             | 0                  
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 25       | 5850          | 1                  
| Use of HCKB                 | 1        | 72            | 2                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 37       | 210           | 18                 
|   IOBD                      | 18       | 100           | 18                 
|   IOBS                      | 19       | 110           | 18                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 37       | 250           | 15                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 10            | 0                  
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 0        | 5             | 0                  
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of TSERDES              | 0        | 40            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:03s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:09s)
Action pnr: Real time elapsed is 0h:0m:36s
Action pnr: CPU time elapsed is 0h:0m:8s
Action pnr: Process CPU time elapsed is 0h:0m:9s
Current time: Thu Oct 10 11:06:00 2024
Action pnr: Peak memory pool usage is 894 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Oct 10 11:06:01 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'ss/count_limit[0]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/count_limit[2]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[0]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[1]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[2]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[3]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'btn_p' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'btn_spddn' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'btn_spdup' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:23s
Action report_timing: CPU time elapsed is 0h:0m:4s
Action report_timing: Process CPU time elapsed is 0h:0m:4s
Current time: Thu Oct 10 11:06:23 2024
Action report_timing: Peak memory pool usage is 799 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Oct 10 11:06:23 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab1/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.031250 sec.
Generating architecture configuration.
The bitstream file is "F:/SME_files/SME309/codes/SME209_codes/lab1/project/generate_bitstream/top.sbit"
Generate programming file takes 1.390625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:24s
Action gen_bit_stream: CPU time elapsed is 0h:0m:4s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:4s
Current time: Thu Oct 10 11:06:47 2024
Action gen_bit_stream: Peak memory pool usage is 726 MB
Process "Generate Bitstream" done.
