0.6
2019.1
May 24 2019
15:06:07
C:/Users/14158/Assignment5/Assignment5.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/14158/Assignment5/Assignment5.srcs/sim_1/new/tb_AD.v,1587962228,verilog,,,,tb_AD,,,,,,,,
C:/Users/14158/Assignment5/Assignment5.srcs/sim_1/new/tb_FACT.v,1587963861,verilog,,,,tb_FACT,,,,,,,,
C:/Users/14158/Assignment5/Assignment5.srcs/sim_1/new/tb_GPIO.v,1587964759,verilog,,,,tb_GPIO,,,,,,,,
C:/Users/14158/Assignment5/Assignment5.srcs/sim_1/new/tb_lab8.v,1587967458,verilog,,,,tb_lab8,,,,,,,,
C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/SoC_reg.v,1587945520,verilog,,C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/SoC_top.v,,SoC_reg,,,,,,,,
C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/SoC_top.v,1587968034,verilog,,C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/ad.v,,SoC_top,,,,,,,,
C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/ad.v,1587967335,verilog,,C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/adder.v,,ad,,,,,,,,
C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/fact_ad.v,1587947156,verilog,,C:/Users/14158/Desktop/factorial/fact_cu.v,,fact_ad,,,,,,,,
C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/fact_top.v,1587954837,verilog,,C:/Users/14158/Desktop/factorial/factorial.v,,fact_top,,,,,,,,
C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/gpio_ad.v,1587944370,verilog,,C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/gpio_top.v,,gpio_ad,,,,,,,,
C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/gpio_top.v,1587964974,verilog,,C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/memory/imem.v,,gpio_top,,,,,,,,
C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/multiply.v,1586802362,verilog,,C:/Users/14158/Desktop/factorial/mux1to2.v,,multiply,,,,,,,,
C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/mux4to1.v,1587944728,verilog,,C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/regfile.v,,mux4to1,,,,,,,,
C:/Users/14158/Desktop/factorial/check_error.v,1581359429,verilog,,C:/Users/14158/Desktop/factorial/cmp.v,,check_error,,,,,,,,
C:/Users/14158/Desktop/factorial/cmp.v,1581358693,verilog,,C:/Users/14158/Desktop/factorial/cnt.v,,cmp,,,,,,,,
C:/Users/14158/Desktop/factorial/cnt.v,1581368023,verilog,,C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/controlunit.v,,cnt,,,,,,,,
C:/Users/14158/Desktop/factorial/fact_cu.v,1587952493,verilog,,C:/Users/14158/Desktop/factorial/fact_datapath.v,,fact_cu,,,,,,,,
C:/Users/14158/Desktop/factorial/fact_datapath.v,1587952508,verilog,,C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/fact_top.v,,fact_datapath,,,,,,,,
C:/Users/14158/Desktop/factorial/factorial.v,1587952807,verilog,,C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/gpio_ad.v,,factorial,,,,,,,,
C:/Users/14158/Desktop/factorial/mul.v,1581358797,verilog,,C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/multiply.v,,mul,,,,,,,,
C:/Users/14158/Desktop/factorial/mux1to2.v,1581367403,verilog,,C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/mux2.v,,mux1to2,,,,,,,,
C:/Users/14158/Desktop/factorial/mux2to1.v,1581359835,verilog,,C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/mux4to1.v,,mux2to1,,,,,,,,
C:/Users/14158/Desktop/factorial/register.v,1581367815,verilog,,C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/signext.v,,register,,,,,,,,
C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/auxdec.v,1586739245,verilog,,C:/Users/14158/Desktop/factorial/check_error.v,,auxdec,,,,,,,,
C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/controlunit.v,1586733501,verilog,,C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/datapath.v,,controlunit,,,,,,,,
C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/maindec.v,1586650770,verilog,,C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/mips/mips.v,,maindec,,,,,,,,
C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/adder.v,1583770099,verilog,,C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/alu.v,,adder,,,,,,,,
C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/alu.v,1586654921,verilog,,C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/auxdec.v,,alu,,,,,,,,
C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/datapath.v,1586739328,verilog,,C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/memory/dmem.v,,datapath,,,,,,,,
C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/dreg.v,1583770099,verilog,,C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/fact_ad.v,,dreg,,,,,,,,
C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/mux2.v,1583770099,verilog,,C:/Users/14158/Desktop/factorial/mux2to1.v,,mux2,,,,,,,,
C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/regfile.v,1583770099,verilog,,C:/Users/14158/Desktop/factorial/register.v,,regfile,,,,,,,,
C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/signext.v,1583770099,verilog,,C:/Users/14158/Assignment5/Assignment5.srcs/sim_1/new/tb_lab8.v,,signext,,,,,,,,
C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/memory/dmem.v,1583770099,verilog,,C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/dreg.v,,dmem,,,,,,,,
C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/memory/imem.v,1587960156,verilog,,C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/maindec.v,,imem,,,,,,,,
C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/mips/mips.v,1586732387,verilog,,C:/Users/14158/Desktop/factorial/mul.v,,mips,,,,,,,,
C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/mips/mips_top.v,1583770099,verilog,,C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/multiply.v,,mips_top,,,,,,,,
C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/testbench/tb_mips_top.v,1586738235,verilog,,,,tb_mips_top,,,,,,,,
