<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>New src/hotspot/share/opto/machnode.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
  <body>
    <pre>
   1 /*
   2  * Copyright (c) 1997, 2019, Oracle and/or its affiliates. All rights reserved.
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #ifndef SHARE_OPTO_MACHNODE_HPP
  26 #define SHARE_OPTO_MACHNODE_HPP
  27 
  28 #include &quot;opto/callnode.hpp&quot;
  29 #include &quot;opto/matcher.hpp&quot;
  30 #include &quot;opto/multnode.hpp&quot;
  31 #include &quot;opto/node.hpp&quot;
  32 #include &quot;opto/regmask.hpp&quot;
  33 
  34 class BiasedLockingCounters;
  35 class BufferBlob;
  36 class CodeBuffer;
  37 class JVMState;
  38 class MachCallDynamicJavaNode;
  39 class MachCallJavaNode;
  40 class MachCallLeafNode;
  41 class MachCallNode;
  42 class MachCallRuntimeNode;
  43 class MachCallStaticJavaNode;
  44 class MachEpilogNode;
  45 class MachIfNode;
  46 class MachNullCheckNode;
  47 class MachOper;
  48 class MachProjNode;
  49 class MachPrologNode;
  50 class MachReturnNode;
  51 class MachSafePointNode;
  52 class MachSpillCopyNode;
  53 class Matcher;
  54 class PhaseRegAlloc;
  55 class RegMask;
  56 class RTMLockingCounters;
  57 class State;
  58 
  59 //---------------------------MachOper------------------------------------------
  60 class MachOper : public ResourceObj {
  61 public:
  62   // Allocate right next to the MachNodes in the same arena
  63   void *operator new(size_t x) throw() {
  64     Compile* C = Compile::current();
  65     return C-&gt;node_arena()-&gt;Amalloc_D(x);
  66   }
  67 
  68   // Opcode
  69   virtual uint opcode() const = 0;
  70 
  71   // Number of input edges.
  72   // Generally at least 1
  73   virtual uint num_edges() const { return 1; }
  74   // Array of Register masks
  75   virtual const RegMask *in_RegMask(int index) const;
  76 
  77   // Methods to output the encoding of the operand
  78 
  79   // Negate conditional branches.  Error for non-branch Nodes
  80   virtual void negate();
  81 
  82   // Return the value requested
  83   // result register lookup, corresponding to int_format
  84   virtual int  reg(PhaseRegAlloc *ra_, const Node *node)   const;
  85   // input register lookup, corresponding to ext_format
  86   virtual int  reg(PhaseRegAlloc *ra_, const Node *node, int idx)   const;
  87 
  88   // helpers for MacroAssembler generation from ADLC
  89   Register  as_Register(PhaseRegAlloc *ra_, const Node *node)   const {
  90     return ::as_Register(reg(ra_, node));
  91   }
  92   Register  as_Register(PhaseRegAlloc *ra_, const Node *node, int idx)   const {
  93     return ::as_Register(reg(ra_, node, idx));
  94   }
  95   FloatRegister  as_FloatRegister(PhaseRegAlloc *ra_, const Node *node)   const {
  96     return ::as_FloatRegister(reg(ra_, node));
  97   }
  98   FloatRegister  as_FloatRegister(PhaseRegAlloc *ra_, const Node *node, int idx)   const {
  99     return ::as_FloatRegister(reg(ra_, node, idx));
 100   }
 101 
 102 #if defined(IA32) || defined(AMD64)
 103   XMMRegister  as_XMMRegister(PhaseRegAlloc *ra_, const Node *node)   const {
 104     return ::as_XMMRegister(reg(ra_, node));
 105   }
 106   XMMRegister  as_XMMRegister(PhaseRegAlloc *ra_, const Node *node, int idx)   const {
 107     return ::as_XMMRegister(reg(ra_, node, idx));
 108   }
 109 #endif
 110   // CondRegister reg converter
 111 #if defined(PPC64)
 112   ConditionRegister as_ConditionRegister(PhaseRegAlloc *ra_, const Node *node) const {
 113     return ::as_ConditionRegister(reg(ra_, node));
 114   }
 115   ConditionRegister as_ConditionRegister(PhaseRegAlloc *ra_, const Node *node, int idx) const {
 116     return ::as_ConditionRegister(reg(ra_, node, idx));
 117   }
 118   VectorRegister as_VectorRegister(PhaseRegAlloc *ra_, const Node *node) const {
 119     return ::as_VectorRegister(reg(ra_, node));
 120   }
 121   VectorRegister as_VectorRegister(PhaseRegAlloc *ra_, const Node *node, int idx) const {
 122     return ::as_VectorRegister(reg(ra_, node, idx));
 123   }
 124   VectorSRegister as_VectorSRegister(PhaseRegAlloc *ra_, const Node *node) const {
 125     return ::as_VectorSRegister(reg(ra_, node));
 126   }
 127   VectorSRegister as_VectorSRegister(PhaseRegAlloc *ra_, const Node *node, int idx) const {
 128     return ::as_VectorSRegister(reg(ra_, node, idx));
 129   }
 130 #endif
 131 
 132   virtual intptr_t  constant() const;
 133   virtual relocInfo::relocType constant_reloc() const;
 134   virtual jdouble constantD() const;
 135   virtual jfloat  constantF() const;
 136   virtual jlong   constantL() const;
 137   virtual TypeOopPtr *oop() const;
 138   virtual int  ccode() const;
 139   // A zero, default, indicates this value is not needed.
 140   // May need to lookup the base register, as done in int_ and ext_format
 141   virtual int  base (PhaseRegAlloc *ra_, const Node *node, int idx) const;
 142   virtual int  index(PhaseRegAlloc *ra_, const Node *node, int idx) const;
 143   virtual int  scale() const;
 144   // Parameters needed to support MEMORY_INTERFACE access to stackSlot
 145   virtual int  disp (PhaseRegAlloc *ra_, const Node *node, int idx) const;
 146   // Check for PC-Relative displacement
 147   virtual relocInfo::relocType disp_reloc() const;
 148   virtual int  constant_disp() const;   // usu. 0, may return Type::OffsetBot
 149   virtual int  base_position()  const;  // base edge position, or -1
 150   virtual int  index_position() const;  // index edge position, or -1
 151 
 152   // Access the TypeKlassPtr of operands with a base==RegI and disp==RegP
 153   // Only returns non-null value for i486.ad&#39;s indOffset32X
 154   virtual const TypePtr *disp_as_type() const { return NULL; }
 155 
 156   // Return the label
 157   virtual Label *label() const;
 158 
 159   // Return the method&#39;s address
 160   virtual intptr_t  method() const;
 161 
 162   // Hash and compare over operands are currently identical
 163   virtual uint  hash() const;
 164   virtual bool  cmp( const MachOper &amp;oper ) const;
 165 
 166   // Virtual clone, since I do not know how big the MachOper is.
 167   virtual MachOper *clone() const = 0;
 168 
 169   // Return ideal Type from simple operands.  Fail for complex operands.
 170   virtual const Type *type() const;
 171 
 172   // Set an integer offset if we have one, or error otherwise
 173   virtual void set_con( jint c0 ) { ShouldNotReachHere();  }
 174 
 175 #ifndef PRODUCT
 176   // Return name of operand
 177   virtual const char    *Name() const { return &quot;???&quot;;}
 178 
 179   // Methods to output the text version of the operand
 180   virtual void int_format(PhaseRegAlloc *,const MachNode *node, outputStream *st) const = 0;
 181   virtual void ext_format(PhaseRegAlloc *,const MachNode *node,int idx, outputStream *st) const=0;
 182 
 183   virtual void dump_spec(outputStream *st) const; // Print per-operand info
 184 
 185   // Check whether o is a valid oper.
 186   static bool notAnOper(const MachOper *o) {
 187     if (o == NULL)                   return true;
 188     if (((intptr_t)o &amp; 1) != 0)      return true;
 189     if (*(address*)o == badAddress)  return true;  // kill by Node::destruct
 190     return false;
 191   }
 192 #endif // !PRODUCT
 193 };
 194 
 195 //------------------------------MachNode---------------------------------------
 196 // Base type for all machine specific nodes.  All node classes generated by the
 197 // ADLC inherit from this class.
 198 class MachNode : public Node {
 199 public:
 200   MachNode() : Node((uint)0), _barrier(0), _num_opnds(0), _opnds(NULL) {
 201     init_class_id(Class_Mach);
 202   }
 203   // Required boilerplate
 204   virtual uint size_of() const { return sizeof(MachNode); }
 205   virtual int  Opcode() const;          // Always equal to MachNode
 206   virtual uint rule() const = 0;        // Machine-specific opcode
 207   // Number of inputs which come before the first operand.
 208   // Generally at least 1, to skip the Control input
 209   virtual uint oper_input_base() const { return 1; }
 210   // Position of constant base node in node&#39;s inputs. -1 if
 211   // no constant base node input.
 212   virtual uint mach_constant_base_node_input() const { return (uint)-1; }
 213 
 214   uint8_t barrier_data() const { return _barrier; }
 215   void set_barrier_data(uint data) { _barrier = data; }
 216 
 217   // Copy inputs and operands to new node of instruction.
 218   // Called from cisc_version() and short_branch_version().
 219   // !!!! The method&#39;s body is defined in ad_&lt;arch&gt;.cpp file.
 220   void fill_new_machnode(MachNode *n) const;
 221 
 222   // Return an equivalent instruction using memory for cisc_operand position
 223   virtual MachNode *cisc_version(int offset);
 224   // Modify this instruction&#39;s register mask to use stack version for cisc_operand
 225   virtual void use_cisc_RegMask();
 226 
 227   // Support for short branches
 228   bool may_be_short_branch() const { return (flags() &amp; Flag_may_be_short_branch) != 0; }
 229 
 230   // Avoid back to back some instructions on some CPUs.
 231   enum AvoidBackToBackFlag { AVOID_NONE = 0,
 232                              AVOID_BEFORE = Flag_avoid_back_to_back_before,
 233                              AVOID_AFTER = Flag_avoid_back_to_back_after,
 234                              AVOID_BEFORE_AND_AFTER = AVOID_BEFORE | AVOID_AFTER };
 235 
 236   bool avoid_back_to_back(AvoidBackToBackFlag flag_value) const {
 237     return (flags() &amp; flag_value) == flag_value;
 238   }
 239 
 240   // instruction implemented with a call
 241   bool has_call() const { return (flags() &amp; Flag_has_call) != 0; }
 242 
 243   // First index in _in[] corresponding to operand, or -1 if there is none
 244   int  operand_index(uint operand) const;
 245   int  operand_index(const MachOper *oper) const;
 246   int  operand_index(Node* m) const;
 247 
 248   // Register class input is expected in
 249   virtual const RegMask &amp;in_RegMask(uint) const;
 250 
 251   // cisc-spillable instructions redefine for use by in_RegMask
 252   virtual const RegMask *cisc_RegMask() const { return NULL; }
 253 
 254   // If this instruction is a 2-address instruction, then return the
 255   // index of the input which must match the output.  Not nessecary
 256   // for instructions which bind the input and output register to the
 257   // same singleton regiser (e.g., Intel IDIV which binds AX to be
 258   // both an input and an output).  It is nessecary when the input and
 259   // output have choices - but they must use the same choice.
 260   virtual uint two_adr( ) const { return 0; }
 261 
 262   // The GC might require some barrier metadata for machine code emission.
 263   uint8_t _barrier;
 264 
 265   // Array of complex operand pointers.  Each corresponds to zero or
 266   // more leafs.  Must be set by MachNode constructor to point to an
 267   // internal array of MachOpers.  The MachOper array is sized by
 268   // specific MachNodes described in the ADL.
 269   uint _num_opnds;
 270   MachOper **_opnds;
 271   uint  num_opnds() const { return _num_opnds; }
 272 
 273   // Emit bytes into cbuf
 274   virtual void  emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const;
 275   // Expand node after register allocation.
 276   // Node is replaced by several nodes in the postalloc expand phase.
 277   // Corresponding methods are generated for nodes if they specify
 278   // postalloc_expand. See block.cpp for more documentation.
 279   virtual bool requires_postalloc_expand() const { return false; }
 280   virtual void postalloc_expand(GrowableArray &lt;Node *&gt; *nodes, PhaseRegAlloc *ra_);
 281   // Size of instruction in bytes
 282   virtual uint  size(PhaseRegAlloc *ra_) const;
 283   // Helper function that computes size by emitting code
 284   virtual uint  emit_size(PhaseRegAlloc *ra_) const;
 285 
 286   // Return the alignment required (in units of relocInfo::addr_unit())
 287   // for this instruction (must be a power of 2)
 288   virtual int   alignment_required() const { return 1; }
 289 
 290   // Return the padding (in bytes) to be emitted before this
 291   // instruction to properly align it.
 292   virtual int   compute_padding(int current_offset) const { return 0; }
 293 
 294   // Return number of relocatable values contained in this instruction
 295   virtual int   reloc() const { return 0; }
 296 
 297   // Return number of words used for double constants in this instruction
 298   virtual int   ins_num_consts() const { return 0; }
 299 
 300   // Hash and compare over operands.  Used to do GVN on machine Nodes.
 301   virtual uint  hash() const;
 302   virtual bool  cmp( const Node &amp;n ) const;
 303 
 304   // Expand method for MachNode, replaces nodes representing pseudo
 305   // instructions with a set of nodes which represent real machine
 306   // instructions and compute the same value.
 307   virtual MachNode *Expand( State *, Node_List &amp;proj_list, Node* mem ) { return this; }
 308 
 309   // Bottom_type call; value comes from operand0
 310   virtual const class Type *bottom_type() const { return _opnds[0]-&gt;type(); }
 311   virtual uint ideal_reg() const {
 312     const Type *t = _opnds[0]-&gt;type();
 313     if (t == TypeInt::CC) {
 314       return Op_RegFlags;
 315     } else {
 316       return t-&gt;ideal_reg();
 317     }
 318   }
 319 
 320   // If this is a memory op, return the base pointer and fixed offset.
 321   // If there are no such, return NULL.  If there are multiple addresses
 322   // or the address is indeterminate (rare cases) then return (Node*)-1,
 323   // which serves as node bottom.
 324   // If the offset is not statically determined, set it to Type::OffsetBot.
 325   // This method is free to ignore stack slots if that helps.
 326   #define TYPE_PTR_SENTINAL  ((const TypePtr*)-1)
 327   // Passing TYPE_PTR_SENTINAL as adr_type asks for computation of the adr_type if possible
 328   const Node* get_base_and_disp(intptr_t &amp;offset, const TypePtr* &amp;adr_type) const;
 329 
 330   // Helper for get_base_and_disp: find the base and index input nodes.
 331   // Returns the MachOper as determined by memory_operand(), for use, if
 332   // needed by the caller. If (MachOper *)-1 is returned, base and index
 333   // are set to NodeSentinel. If (MachOper *) NULL is returned, base and
 334   // index are set to NULL.
 335   const MachOper* memory_inputs(Node* &amp;base, Node* &amp;index) const;
 336 
 337   // Helper for memory_inputs:  Which operand carries the necessary info?
 338   // By default, returns NULL, which means there is no such operand.
 339   // If it returns (MachOper*)-1, this means there are multiple memories.
 340   virtual const MachOper* memory_operand() const { return NULL; }
 341 
 342   // Call &quot;get_base_and_disp&quot; to decide which category of memory is used here.
 343   virtual const class TypePtr *adr_type() const;
 344 
 345   // Apply peephole rule(s) to this instruction
 346   virtual MachNode *peephole(Block *block, int block_index, PhaseRegAlloc *ra_, int &amp;deleted);
 347 
 348   // Top-level ideal Opcode matched
 349   virtual int ideal_Opcode()     const { return Op_Node; }
 350 
 351   // Adds the label for the case
 352   virtual void add_case_label( int switch_val, Label* blockLabel);
 353 
 354   // Set the absolute address for methods
 355   virtual void method_set( intptr_t addr );
 356 
 357   // Should we clone rather than spill this instruction?
 358   bool rematerialize() const;
 359 
 360   // Get the pipeline info
 361   static const Pipeline *pipeline_class();
 362   virtual const Pipeline *pipeline() const;
 363 
 364   // Returns true if this node is a check that can be implemented with a trap.
 365   virtual bool is_TrapBasedCheckNode() const { return false; }
 366 
 367 #ifndef PRODUCT
 368   virtual const char *Name() const = 0; // Machine-specific name
 369   virtual void dump_spec(outputStream *st) const; // Print per-node info
 370   void         dump_format(PhaseRegAlloc *ra, outputStream *st) const; // access to virtual
 371 #endif
 372 };
 373 
 374 //------------------------------MachIdealNode----------------------------
 375 // Machine specific versions of nodes that must be defined by user.
 376 // These are not converted by matcher from ideal nodes to machine nodes
 377 // but are inserted into the code by the compiler.
 378 class MachIdealNode : public MachNode {
 379 public:
 380   MachIdealNode( ) {}
 381 
 382   // Define the following defaults for non-matched machine nodes
 383   virtual uint oper_input_base() const { return 0; }
 384   virtual uint rule()            const { return 9999999; }
 385   virtual const class Type *bottom_type() const { return _opnds == NULL ? Type::CONTROL : MachNode::bottom_type(); }
 386 };
 387 
 388 //------------------------------MachTypeNode----------------------------
 389 // Machine Nodes that need to retain a known Type.
 390 class MachTypeNode : public MachNode {
 391   virtual uint size_of() const { return sizeof(*this); } // Size is bigger
 392 public:
 393   MachTypeNode( ) {}
 394   const Type *_bottom_type;
 395 
 396   virtual const class Type *bottom_type() const { return _bottom_type; }
 397 #ifndef PRODUCT
 398   virtual void dump_spec(outputStream *st) const;
 399 #endif
 400 };
 401 
 402 //------------------------------MachBreakpointNode----------------------------
 403 // Machine breakpoint or interrupt Node
 404 class MachBreakpointNode : public MachIdealNode {
 405 public:
 406   MachBreakpointNode( ) {}
 407   virtual void emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const;
 408   virtual uint size(PhaseRegAlloc *ra_) const;
 409 
 410 #ifndef PRODUCT
 411   virtual const char *Name() const { return &quot;Breakpoint&quot;; }
 412   virtual void format( PhaseRegAlloc *, outputStream *st ) const;
 413 #endif
 414 };
 415 
 416 //------------------------------MachConstantBaseNode--------------------------
 417 // Machine node that represents the base address of the constant table.
 418 class MachConstantBaseNode : public MachIdealNode {
 419 public:
 420   static const RegMask&amp; _out_RegMask;  // We need the out_RegMask statically in MachConstantNode::in_RegMask().
 421 
 422 public:
 423   MachConstantBaseNode() : MachIdealNode() {
 424     init_class_id(Class_MachConstantBase);
 425   }
 426   virtual const class Type* bottom_type() const { return TypeRawPtr::NOTNULL; }
 427   virtual uint ideal_reg() const { return Op_RegP; }
 428   virtual uint oper_input_base() const { return 1; }
 429 
 430   virtual bool requires_postalloc_expand() const;
 431   virtual void postalloc_expand(GrowableArray &lt;Node *&gt; *nodes, PhaseRegAlloc *ra_);
 432 
 433   virtual void emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const;
 434   virtual uint size(PhaseRegAlloc* ra_) const;
 435   virtual bool pinned() const { return UseRDPCForConstantTableBase; }
 436 
 437   static const RegMask&amp; static_out_RegMask() { return _out_RegMask; }
 438   virtual const RegMask&amp; out_RegMask() const { return static_out_RegMask(); }
 439 
 440 #ifndef PRODUCT
 441   virtual const char* Name() const { return &quot;MachConstantBaseNode&quot;; }
 442   virtual void format(PhaseRegAlloc*, outputStream* st) const;
 443 #endif
 444 };
 445 
 446 //------------------------------MachConstantNode-------------------------------
 447 // Machine node that holds a constant which is stored in the constant table.
 448 class MachConstantNode : public MachTypeNode {
 449 protected:
 450   Compile::Constant _constant;  // This node&#39;s constant.
 451 
 452 public:
 453   MachConstantNode() : MachTypeNode() {
 454     init_class_id(Class_MachConstant);
 455   }
 456 
 457   virtual void eval_constant(Compile* C) {
 458 #ifdef ASSERT
 459     tty-&gt;print(&quot;missing MachConstantNode eval_constant function: &quot;);
 460     dump();
 461 #endif
 462     ShouldNotCallThis();
 463   }
 464 
 465   virtual const RegMask &amp;in_RegMask(uint idx) const {
 466     if (idx == mach_constant_base_node_input())
 467       return MachConstantBaseNode::static_out_RegMask();
 468     return MachNode::in_RegMask(idx);
 469   }
 470 
 471   // Input edge of MachConstantBaseNode.
 472   virtual uint mach_constant_base_node_input() const { return req() - 1; }
 473 
 474   int  constant_offset();
 475   int  constant_offset() const { return ((MachConstantNode*) this)-&gt;constant_offset(); }
 476   // Unchecked version to avoid assertions in debug output.
 477   int  constant_offset_unchecked() const;
 478 };
 479 
 480 //------------------------------MachUEPNode-----------------------------------
 481 // Machine Unvalidated Entry Point Node
 482 class MachUEPNode : public MachIdealNode {
 483 public:
 484   MachUEPNode( ) {}
 485   virtual void emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const;
 486   virtual uint size(PhaseRegAlloc *ra_) const;
 487 
 488 #ifndef PRODUCT
 489   virtual const char *Name() const { return &quot;Unvalidated-Entry-Point&quot;; }
 490   virtual void format( PhaseRegAlloc *, outputStream *st ) const;
 491 #endif
 492 };
 493 
 494 //------------------------------MachPrologNode--------------------------------
 495 // Machine function Prolog Node
 496 class MachPrologNode : public MachIdealNode {
 497 public:
 498   MachPrologNode( ) {}
 499   virtual void emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const;
 500   virtual uint size(PhaseRegAlloc *ra_) const;
 501   virtual int reloc() const;
 502 
 503 #ifndef PRODUCT
 504   virtual const char *Name() const { return &quot;Prolog&quot;; }
 505   virtual void format( PhaseRegAlloc *, outputStream *st ) const;
 506 #endif
 507 };
 508 
 509 //------------------------------MachEpilogNode--------------------------------
 510 // Machine function Epilog Node
 511 class MachEpilogNode : public MachIdealNode {
 512 public:
 513   MachEpilogNode(bool do_poll = false) : _do_polling(do_poll) {}
 514   virtual void emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const;
 515   virtual uint size(PhaseRegAlloc *ra_) const;
 516   virtual int reloc() const;
 517   virtual const Pipeline *pipeline() const;
 518 
 519 private:
 520   bool _do_polling;
 521 
 522 public:
 523   bool do_polling() const { return _do_polling; }
 524 
 525   // Offset of safepoint from the beginning of the node
 526   int safepoint_offset() const;
 527 
 528 #ifndef PRODUCT
 529   virtual const char *Name() const { return &quot;Epilog&quot;; }
 530   virtual void format( PhaseRegAlloc *, outputStream *st ) const;
 531 #endif
 532 };
 533 
 534 //------------------------------MachNopNode-----------------------------------
 535 // Machine function Nop Node
 536 class MachNopNode : public MachIdealNode {
 537 private:
 538   int _count;
 539 public:
 540   MachNopNode( ) : _count(1) {}
 541   MachNopNode( int count ) : _count(count) {}
 542   virtual void emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const;
 543   virtual uint size(PhaseRegAlloc *ra_) const;
 544 
 545   virtual const class Type *bottom_type() const { return Type::CONTROL; }
 546 
 547   virtual int ideal_Opcode() const { return Op_Con; } // bogus; see output.cpp
 548   virtual const Pipeline *pipeline() const;
 549 #ifndef PRODUCT
 550   virtual const char *Name() const { return &quot;Nop&quot;; }
 551   virtual void format( PhaseRegAlloc *, outputStream *st ) const;
 552   virtual void dump_spec(outputStream *st) const { } // No per-operand info
 553 #endif
 554 };
 555 
 556 //------------------------------MachSpillCopyNode------------------------------
 557 // Machine SpillCopy Node.  Copies 1 or 2 words from any location to any
 558 // location (stack or register).
 559 class MachSpillCopyNode : public MachIdealNode {
 560 public:
 561   enum SpillType {
 562     TwoAddress,                        // Inserted when coalescing of a two-address-instruction node and its input fails
 563     PhiInput,                          // Inserted when coalescing of a phi node and its input fails
 564     DebugUse,                          // Inserted as debug info spills to safepoints in non-frequent blocks
 565     LoopPhiInput,                      // Pre-split compares of loop-phis
 566     Definition,                        // An lrg marked as spilled will be spilled to memory right after its definition,
 567                                        // if in high pressure region or the lrg is bound
 568     RegToReg,                          // A register to register move
 569     RegToMem,                          // A register to memory move
 570     MemToReg,                          // A memory to register move
 571     PhiLocationDifferToInputLocation,  // When coalescing phi nodes in PhaseChaitin::Split(), a move spill is inserted if
 572                                        // the phi and its input resides at different locations (i.e. reg or mem)
 573     BasePointerToMem,                  // Spill base pointer to memory at safepoint
 574     InputToRematerialization,          // When rematerializing a node we stretch the inputs live ranges, and they might be
 575                                        // stretched beyond a new definition point, therefore we split out new copies instead
 576     CallUse,                           // Spill use at a call
 577     Bound                              // An lrg marked as spill that is bound and needs to be spilled at a use
 578   };
 579 private:
 580   const RegMask *_in;           // RegMask for input
 581   const RegMask *_out;          // RegMask for output
 582   const Type *_type;
 583   const SpillType _spill_type;
 584 public:
 585   MachSpillCopyNode(SpillType spill_type, Node *n, const RegMask &amp;in, const RegMask &amp;out ) :
 586     MachIdealNode(), _in(&amp;in), _out(&amp;out), _type(n-&gt;bottom_type()), _spill_type(spill_type) {
 587     init_class_id(Class_MachSpillCopy);
 588     init_flags(Flag_is_Copy);
 589     add_req(NULL);
 590     add_req(n);
 591   }
 592   virtual uint size_of() const { return sizeof(*this); }
 593   void set_out_RegMask(const RegMask &amp;out) { _out = &amp;out; }
 594   void set_in_RegMask(const RegMask &amp;in) { _in = &amp;in; }
 595   virtual const RegMask &amp;out_RegMask() const { return *_out; }
 596   virtual const RegMask &amp;in_RegMask(uint) const { return *_in; }
 597   virtual const class Type *bottom_type() const { return _type; }
 598   virtual uint ideal_reg() const { return _type-&gt;ideal_reg(); }
 599   virtual uint oper_input_base() const { return 1; }
 600   uint implementation( CodeBuffer *cbuf, PhaseRegAlloc *ra_, bool do_size, outputStream* st ) const;
 601 
 602   virtual void emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const;
 603   virtual uint size(PhaseRegAlloc *ra_) const;
 604 
 605 
 606 #ifndef PRODUCT
 607   static const char *spill_type(SpillType st) {
 608     switch (st) {
 609       case TwoAddress:
 610         return &quot;TwoAddressSpillCopy&quot;;
 611       case PhiInput:
 612         return &quot;PhiInputSpillCopy&quot;;
 613       case DebugUse:
 614         return &quot;DebugUseSpillCopy&quot;;
 615       case LoopPhiInput:
 616         return &quot;LoopPhiInputSpillCopy&quot;;
 617       case Definition:
 618         return &quot;DefinitionSpillCopy&quot;;
 619       case RegToReg:
 620         return &quot;RegToRegSpillCopy&quot;;
 621       case RegToMem:
 622         return &quot;RegToMemSpillCopy&quot;;
 623       case MemToReg:
 624         return &quot;MemToRegSpillCopy&quot;;
 625       case PhiLocationDifferToInputLocation:
 626         return &quot;PhiLocationDifferToInputLocationSpillCopy&quot;;
 627       case BasePointerToMem:
 628         return &quot;BasePointerToMemSpillCopy&quot;;
 629       case InputToRematerialization:
 630         return &quot;InputToRematerializationSpillCopy&quot;;
 631       case CallUse:
 632         return &quot;CallUseSpillCopy&quot;;
 633       case Bound:
 634         return &quot;BoundSpillCopy&quot;;
 635       default:
 636         assert(false, &quot;Must have valid spill type&quot;);
 637         return &quot;MachSpillCopy&quot;;
 638     }
 639   }
 640 
 641   virtual const char *Name() const {
 642     return spill_type(_spill_type);
 643   }
 644 
 645   virtual void format( PhaseRegAlloc *, outputStream *st ) const;
 646 #endif
 647 };
 648 
 649 // MachMergeNode is similar to a PhiNode in a sense it merges multiple values,
 650 // however it doesn&#39;t have a control input and is more like a MergeMem.
 651 // It is inserted after the register allocation is done to ensure that nodes use single
 652 // definition of a multidef lrg in a block.
 653 class MachMergeNode : public MachIdealNode {
 654 public:
 655   MachMergeNode(Node *n1) {
 656     init_class_id(Class_MachMerge);
 657     add_req(NULL);
 658     add_req(n1);
 659   }
 660   virtual const RegMask &amp;out_RegMask() const { return in(1)-&gt;out_RegMask(); }
 661   virtual const RegMask &amp;in_RegMask(uint idx) const { return in(1)-&gt;in_RegMask(idx); }
 662   virtual const class Type *bottom_type() const { return in(1)-&gt;bottom_type(); }
 663   virtual uint ideal_reg() const { return bottom_type()-&gt;ideal_reg(); }
 664   virtual uint oper_input_base() const { return 1; }
 665   virtual void emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const { }
 666   virtual uint size(PhaseRegAlloc *ra_) const { return 0; }
 667 #ifndef PRODUCT
 668   virtual const char *Name() const { return &quot;MachMerge&quot;; }
 669 #endif
 670 };
 671 
 672 //------------------------------MachBranchNode--------------------------------
 673 // Abstract machine branch Node
 674 class MachBranchNode : public MachIdealNode {
 675 public:
 676   MachBranchNode() : MachIdealNode() {
 677     init_class_id(Class_MachBranch);
 678   }
 679   virtual void label_set(Label* label, uint block_num) = 0;
 680   virtual void save_label(Label** label, uint* block_num) = 0;
 681 
 682   // Support for short branches
 683   virtual MachNode *short_branch_version() { return NULL; }
 684 
 685   virtual bool pinned() const { return true; };
 686 };
 687 
 688 //------------------------------MachNullChkNode--------------------------------
 689 // Machine-dependent null-pointer-check Node.  Points a real MachNode that is
 690 // also some kind of memory op.  Turns the indicated MachNode into a
 691 // conditional branch with good latency on the ptr-not-null path and awful
 692 // latency on the pointer-is-null path.
 693 
 694 class MachNullCheckNode : public MachBranchNode {
 695 public:
 696   const uint _vidx;             // Index of memop being tested
 697   MachNullCheckNode( Node *ctrl, Node *memop, uint vidx ) : MachBranchNode(), _vidx(vidx) {
 698     init_class_id(Class_MachNullCheck);
 699     add_req(ctrl);
 700     add_req(memop);
 701   }
 702   virtual uint size_of() const { return sizeof(*this); }
 703 
 704   virtual void emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const;
 705   virtual void label_set(Label* label, uint block_num);
 706   virtual void save_label(Label** label, uint* block_num);
 707   virtual void negate() { }
 708   virtual const class Type *bottom_type() const { return TypeTuple::IFBOTH; }
 709   virtual uint ideal_reg() const { return NotAMachineReg; }
 710   virtual const RegMask &amp;in_RegMask(uint) const;
 711   virtual const RegMask &amp;out_RegMask() const { return RegMask::Empty; }
 712 #ifndef PRODUCT
 713   virtual const char *Name() const { return &quot;NullCheck&quot;; }
 714   virtual void format( PhaseRegAlloc *, outputStream *st ) const;
 715 #endif
 716 };
 717 
 718 //------------------------------MachProjNode----------------------------------
 719 // Machine-dependent Ideal projections (how is that for an oxymoron).  Really
 720 // just MachNodes made by the Ideal world that replicate simple projections
 721 // but with machine-dependent input &amp; output register masks.  Generally
 722 // produced as part of calling conventions.  Normally I make MachNodes as part
 723 // of the Matcher process, but the Matcher is ill suited to issues involving
 724 // frame handling, so frame handling is all done in the Ideal world with
 725 // occasional callbacks to the machine model for important info.
 726 class MachProjNode : public ProjNode {
 727 public:
 728   MachProjNode( Node *multi, uint con, const RegMask &amp;out, uint ideal_reg ) : ProjNode(multi,con), _rout(out), _ideal_reg(ideal_reg) {
 729     init_class_id(Class_MachProj);
 730   }
 731   RegMask _rout;
 732   const uint  _ideal_reg;
 733   enum projType {
 734     unmatched_proj = 0,         // Projs for Control, I/O, memory not matched
 735     fat_proj       = 999        // Projs killing many regs, defined by _rout
 736   };
 737   virtual int   Opcode() const;
 738   virtual const Type *bottom_type() const;
 739   virtual const TypePtr *adr_type() const;
 740   virtual const RegMask &amp;in_RegMask(uint) const { return RegMask::Empty; }
 741   virtual const RegMask &amp;out_RegMask() const { return _rout; }
 742   virtual uint  ideal_reg() const { return _ideal_reg; }
 743   // Need size_of() for virtual ProjNode::clone()
 744   virtual uint  size_of() const { return sizeof(MachProjNode); }
 745 #ifndef PRODUCT
 746   virtual void dump_spec(outputStream *st) const;
 747 #endif
 748 };
 749 
 750 //------------------------------MachIfNode-------------------------------------
 751 // Machine-specific versions of IfNodes
 752 class MachIfNode : public MachBranchNode {
 753   virtual uint size_of() const { return sizeof(*this); } // Size is bigger
 754 public:
 755   float _prob;                  // Probability branch goes either way
 756   float _fcnt;                  // Frequency counter
 757   MachIfNode() : MachBranchNode() {
 758     init_class_id(Class_MachIf);
 759   }
 760   // Negate conditional branches.
 761   virtual void negate() = 0;
 762 #ifndef PRODUCT
 763   virtual void dump_spec(outputStream *st) const;
 764 #endif
 765 };
 766 
 767 //------------------------------MachJumpNode-----------------------------------
 768 // Machine-specific versions of JumpNodes
 769 class MachJumpNode : public MachConstantNode {
 770 public:
 771   float* _probs;
 772   MachJumpNode() : MachConstantNode() {
 773     init_class_id(Class_MachJump);
 774   }
 775 };
 776 
 777 //------------------------------MachGotoNode-----------------------------------
 778 // Machine-specific versions of GotoNodes
 779 class MachGotoNode : public MachBranchNode {
 780 public:
 781   MachGotoNode() : MachBranchNode() {
 782     init_class_id(Class_MachGoto);
 783   }
 784 };
 785 
 786 //------------------------------MachFastLockNode-------------------------------------
 787 // Machine-specific versions of FastLockNodes
 788 class MachFastLockNode : public MachNode {
 789   virtual uint size_of() const { return sizeof(*this); } // Size is bigger
 790 public:
 791   BiasedLockingCounters*        _counters;
 792   RTMLockingCounters*       _rtm_counters; // RTM lock counters for inflated locks
 793   RTMLockingCounters* _stack_rtm_counters; // RTM lock counters for stack locks
 794   MachFastLockNode() : MachNode() {}
 795 };
 796 
 797 //------------------------------MachReturnNode--------------------------------
 798 // Machine-specific versions of subroutine returns
 799 class MachReturnNode : public MachNode {
 800   virtual uint size_of() const; // Size is bigger
 801 public:
 802   RegMask *_in_rms;             // Input register masks, set during allocation
 803   ReallocMark _nesting;         // assertion check for reallocations
 804   const TypePtr* _adr_type;     // memory effects of call or return
 805   MachReturnNode() : MachNode() {
 806     init_class_id(Class_MachReturn);
 807     _adr_type = TypePtr::BOTTOM; // the default: all of memory
 808   }
 809 
 810   void set_adr_type(const TypePtr* atp) { _adr_type = atp; }
 811 
 812   virtual const RegMask &amp;in_RegMask(uint) const;
 813   virtual bool pinned() const { return true; };
 814   virtual const TypePtr *adr_type() const;
 815 };
 816 
 817 //------------------------------MachSafePointNode-----------------------------
 818 // Machine-specific versions of safepoints
 819 class MachSafePointNode : public MachReturnNode {
 820 public:
 821   OopMap*         _oop_map;     // Array of OopMap info (8-bit char) for GC
 822   JVMState*       _jvms;        // Pointer to list of JVM State Objects
 823   uint            _jvmadj;      // Extra delta to jvms indexes (mach. args)
 824   OopMap*         oop_map() const { return _oop_map; }
 825   void            set_oop_map(OopMap* om) { _oop_map = om; }
 826 
 827   MachSafePointNode() : MachReturnNode(), _oop_map(NULL), _jvms(NULL), _jvmadj(0) {
 828     init_class_id(Class_MachSafePoint);
 829   }
 830 
 831   virtual JVMState* jvms() const { return _jvms; }
 832   void set_jvms(JVMState* s) {
 833     _jvms = s;
 834   }
 835   virtual const Type    *bottom_type() const;
 836 
 837   virtual const RegMask &amp;in_RegMask(uint) const;
 838 
 839   // Functionality from old debug nodes
 840   Node *returnadr() const { return in(TypeFunc::ReturnAdr); }
 841   Node *frameptr () const { return in(TypeFunc::FramePtr); }
 842 
 843   Node *local(const JVMState* jvms, uint idx) const {
 844     assert(verify_jvms(jvms), &quot;jvms must match&quot;);
 845     return in(_jvmadj + jvms-&gt;locoff() + idx);
 846   }
 847   Node *stack(const JVMState* jvms, uint idx) const {
 848     assert(verify_jvms(jvms), &quot;jvms must match&quot;);
 849     return in(_jvmadj + jvms-&gt;stkoff() + idx);
 850  }
 851   Node *monitor_obj(const JVMState* jvms, uint idx) const {
 852     assert(verify_jvms(jvms), &quot;jvms must match&quot;);
 853     return in(_jvmadj + jvms-&gt;monitor_obj_offset(idx));
 854   }
 855   Node *monitor_box(const JVMState* jvms, uint idx) const {
 856     assert(verify_jvms(jvms), &quot;jvms must match&quot;);
 857     return in(_jvmadj + jvms-&gt;monitor_box_offset(idx));
 858   }
 859   void  set_local(const JVMState* jvms, uint idx, Node *c) {
 860     assert(verify_jvms(jvms), &quot;jvms must match&quot;);
 861     set_req(_jvmadj + jvms-&gt;locoff() + idx, c);
 862   }
 863   void  set_stack(const JVMState* jvms, uint idx, Node *c) {
 864     assert(verify_jvms(jvms), &quot;jvms must match&quot;);
 865     set_req(_jvmadj + jvms-&gt;stkoff() + idx, c);
 866   }
 867   void  set_monitor(const JVMState* jvms, uint idx, Node *c) {
 868     assert(verify_jvms(jvms), &quot;jvms must match&quot;);
 869     set_req(_jvmadj + jvms-&gt;monoff() + idx, c);
 870   }
 871 };
 872 
 873 //------------------------------MachCallNode----------------------------------
 874 // Machine-specific versions of subroutine calls
 875 class MachCallNode : public MachSafePointNode {
 876 protected:
 877   virtual uint hash() const { return NO_HASH; }  // CFG nodes do not hash
 878   virtual bool cmp( const Node &amp;n ) const;
 879   virtual uint size_of() const = 0; // Size is bigger
 880 public:
 881   const TypeFunc *_tf;        // Function type
 882   address      _entry_point;  // Address of the method being called
 883   float        _cnt;          // Estimate of number of times called
 884   uint         _argsize;      // Size of argument block on stack
 885 
 886   const TypeFunc* tf()        const { return _tf; }
 887   const address entry_point() const { return _entry_point; }
 888   const float   cnt()         const { return _cnt; }
 889   uint argsize()              const { return _argsize; }
 890 
 891   void set_tf(const TypeFunc* tf) { _tf = tf; }
 892   void set_entry_point(address p) { _entry_point = p; }
 893   void set_cnt(float c)           { _cnt = c; }
 894   void set_argsize(int s)         { _argsize = s; }
 895 
 896   MachCallNode() : MachSafePointNode() {
 897     init_class_id(Class_MachCall);
 898   }
 899 
 900   virtual const Type *bottom_type() const;
 901   virtual bool  pinned() const { return false; }
 902   virtual const Type* Value(PhaseGVN* phase) const;
 903   virtual const RegMask &amp;in_RegMask(uint) const;
 904   virtual int ret_addr_offset() { return 0; }
 905 
 906   bool returns_long() const { return tf()-&gt;return_type() == T_LONG; }
 907   bool return_value_is_used() const;
 908 
 909   // Similar to cousin class CallNode::returns_pointer
 910   bool returns_pointer() const;
 911 
 912 #ifndef PRODUCT
 913   virtual void dump_spec(outputStream *st) const;
 914 #endif
 915 };
 916 
 917 //------------------------------MachCallJavaNode------------------------------
 918 // &quot;Base&quot; class for machine-specific versions of subroutine calls
 919 class MachCallJavaNode : public MachCallNode {
 920 protected:
 921   virtual bool cmp( const Node &amp;n ) const;
 922   virtual uint size_of() const; // Size is bigger
 923 public:
 924   ciMethod* _method;                 // Method being direct called
 925   bool      _override_symbolic_info; // Override symbolic call site info from bytecode
 926   int       _bci;                    // Byte Code index of call byte code
 927   bool      _optimized_virtual;      // Tells if node is a static call or an optimized virtual
 928   bool      _method_handle_invoke;   // Tells if the call has to preserve SP
 929   MachCallJavaNode() : MachCallNode(), _override_symbolic_info(false) {
 930     init_class_id(Class_MachCallJava);
 931   }
 932 
 933   virtual const RegMask &amp;in_RegMask(uint) const;
 934 
 935   int resolved_method_index(CodeBuffer &amp;cbuf) const {
 936     if (_override_symbolic_info) {
 937       // Attach corresponding Method* to the call site, so VM can use it during resolution
 938       // instead of querying symbolic info from bytecode.
 939       assert(_method != NULL, &quot;method should be set&quot;);
 940       assert(_method-&gt;constant_encoding()-&gt;is_method(), &quot;should point to a Method&quot;);
 941       return cbuf.oop_recorder()-&gt;find_index(_method-&gt;constant_encoding());
 942     }
 943     return 0; // Use symbolic info from bytecode (resolved_method == NULL).
 944   }
 945 
 946 #ifndef PRODUCT
 947   virtual void dump_spec(outputStream *st) const;
 948 #endif
 949 };
 950 
 951 //------------------------------MachCallStaticJavaNode------------------------
 952 // Machine-specific versions of monomorphic subroutine calls
 953 class MachCallStaticJavaNode : public MachCallJavaNode {
 954   virtual bool cmp( const Node &amp;n ) const;
 955   virtual uint size_of() const; // Size is bigger
 956 public:
 957   const char *_name;            // Runtime wrapper name
 958   MachCallStaticJavaNode() : MachCallJavaNode() {
 959     init_class_id(Class_MachCallStaticJava);
 960   }
 961 
 962   // If this is an uncommon trap, return the request code, else zero.
 963   int uncommon_trap_request() const;
 964 
 965   virtual int ret_addr_offset();
 966 #ifndef PRODUCT
 967   virtual void dump_spec(outputStream *st) const;
 968   void dump_trap_args(outputStream *st) const;
 969 #endif
 970 };
 971 
 972 //------------------------------MachCallDynamicJavaNode------------------------
 973 // Machine-specific versions of possibly megamorphic subroutine calls
 974 class MachCallDynamicJavaNode : public MachCallJavaNode {
 975 public:
 976   int _vtable_index;
 977   MachCallDynamicJavaNode() : MachCallJavaNode() {
 978     init_class_id(Class_MachCallDynamicJava);
 979     DEBUG_ONLY(_vtable_index = -99);  // throw an assert if uninitialized
 980   }
 981   virtual int ret_addr_offset();
 982 #ifndef PRODUCT
 983   virtual void dump_spec(outputStream *st) const;
 984 #endif
 985 };
 986 
 987 //------------------------------MachCallRuntimeNode----------------------------
 988 // Machine-specific versions of subroutine calls
 989 class MachCallRuntimeNode : public MachCallNode {
 990   virtual bool cmp( const Node &amp;n ) const;
 991   virtual uint size_of() const; // Size is bigger
 992 public:
 993   const char *_name;            // Printable name, if _method is NULL
 994   MachCallRuntimeNode() : MachCallNode() {
 995     init_class_id(Class_MachCallRuntime);
 996   }
 997   virtual int ret_addr_offset();
 998 #ifndef PRODUCT
 999   virtual void dump_spec(outputStream *st) const;
1000 #endif
1001 };
1002 
1003 class MachCallLeafNode: public MachCallRuntimeNode {
1004 public:
1005   MachCallLeafNode() : MachCallRuntimeNode() {
1006     init_class_id(Class_MachCallLeaf);
1007   }
1008 };
1009 
1010 //------------------------------MachHaltNode-----------------------------------
1011 // Machine-specific versions of halt nodes
1012 class MachHaltNode : public MachReturnNode {
1013 public:
1014   const char* _halt_reason;
1015   virtual JVMState* jvms() const;
1016 };
1017 
1018 class MachMemBarNode : public MachNode {
1019   virtual uint size_of() const; // Size is bigger
1020 public:
1021   const TypePtr* _adr_type;     // memory effects
1022   MachMemBarNode() : MachNode() {
1023     init_class_id(Class_MachMemBar);
1024     _adr_type = TypePtr::BOTTOM; // the default: all of memory
1025   }
1026 
1027   void set_adr_type(const TypePtr* atp) { _adr_type = atp; }
1028   virtual const TypePtr *adr_type() const;
1029 };
1030 
1031 
1032 //------------------------------MachTempNode-----------------------------------
1033 // Node used by the adlc to construct inputs to represent temporary registers
1034 class MachTempNode : public MachNode {
1035 private:
1036   MachOper *_opnd_array[1];
1037 
1038 public:
1039   virtual const RegMask &amp;out_RegMask() const { return *_opnds[0]-&gt;in_RegMask(0); }
1040   virtual uint rule() const { return 9999999; }
1041   virtual void emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {}
1042 
1043   MachTempNode(MachOper* oper) {
1044     init_class_id(Class_MachTemp);
1045     _num_opnds = 1;
1046     _opnds = _opnd_array;
1047     add_req(NULL);
1048     _opnds[0] = oper;
1049   }
1050   virtual uint size_of() const { return sizeof(MachTempNode); }
1051 
1052 #ifndef PRODUCT
1053   virtual void format(PhaseRegAlloc *, outputStream *st ) const {}
1054   virtual const char *Name() const { return &quot;MachTemp&quot;;}
1055 #endif
1056 };
1057 
1058 
1059 
1060 //------------------------------labelOper--------------------------------------
1061 // Machine-independent version of label operand
1062 class labelOper : public MachOper {
1063 private:
1064   virtual uint           num_edges() const { return 0; }
1065 public:
1066   // Supported for fixed size branches
1067   Label* _label;                // Label for branch(es)
1068 
1069   uint _block_num;
1070 
1071   labelOper() : _label(0), _block_num(0) {}
1072 
1073   labelOper(Label* label, uint block_num) : _label(label), _block_num(block_num) {}
1074 
1075   labelOper(labelOper* l) : _label(l-&gt;_label) , _block_num(l-&gt;_block_num) {}
1076 
1077   virtual MachOper *clone() const;
1078 
1079   virtual Label *label() const { assert(_label != NULL, &quot;need Label&quot;); return _label; }
1080 
1081   virtual uint           opcode() const;
1082 
1083   virtual uint           hash()   const;
1084   virtual bool           cmp( const MachOper &amp;oper ) const;
1085 #ifndef PRODUCT
1086   virtual const char    *Name()   const { return &quot;Label&quot;;}
1087 
1088   virtual void int_format(PhaseRegAlloc *ra, const MachNode *node, outputStream *st) const;
1089   virtual void ext_format(PhaseRegAlloc *ra, const MachNode *node, int idx, outputStream *st) const { int_format( ra, node, st ); }
1090 #endif
1091 };
1092 
1093 
1094 //------------------------------methodOper--------------------------------------
1095 // Machine-independent version of method operand
1096 class methodOper : public MachOper {
1097 private:
1098   virtual uint           num_edges() const { return 0; }
1099 public:
1100   intptr_t _method;             // Address of method
1101   methodOper() :   _method(0) {}
1102   methodOper(intptr_t method) : _method(method)  {}
1103 
1104   virtual MachOper *clone() const;
1105 
1106   virtual intptr_t method() const { return _method; }
1107 
1108   virtual uint           opcode() const;
1109 
1110   virtual uint           hash()   const;
1111   virtual bool           cmp( const MachOper &amp;oper ) const;
1112 #ifndef PRODUCT
1113   virtual const char    *Name()   const { return &quot;Method&quot;;}
1114 
1115   virtual void int_format(PhaseRegAlloc *ra, const MachNode *node, outputStream *st) const;
1116   virtual void ext_format(PhaseRegAlloc *ra, const MachNode *node, int idx, outputStream *st) const { int_format( ra, node, st ); }
1117 #endif
1118 };
1119 
1120 #endif // SHARE_OPTO_MACHNODE_HPP
    </pre>
  </body>
</html>