{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544519134048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544519134054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 03:05:33 2018 " "Processing started: Tue Dec 11 03:05:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544519134054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519134054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519134054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544519134792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/ecdsa/ecdsa_verify.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/ecdsa/ecdsa_verify.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecdsa_verify " "Found entity 1: ecdsa_verify" {  } { { "primitives/ecdsa/ecdsa_verify.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/ecdsa_verify.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/ecdsa/ecdsa_sign_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/ecdsa/ecdsa_sign_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecdsa_sign_control " "Found entity 1: ecdsa_sign_control" {  } { { "primitives/ecdsa/ecdsa_sign_control.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/ecdsa_sign_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/hash/sha_padder.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/hash/sha_padder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha_padder " "Found entity 1: sha_padder" {  } { { "primitives/hash/sha_padder.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/hash/sha_padder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149808 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "sha_mainloop.sv(11) " "Verilog HDL error at sha_mainloop.sv(11): constant value overflow" {  } { { "primitives/hash/sha_mainloop.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/hash/sha_mainloop.sv" 11 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1544519149812 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "K k sha_mainloop.sv(13) " "Verilog HDL Declaration information at sha_mainloop.sv(13): object \"K\" differs only in case from object \"k\" in the same scope" {  } { { "primitives/hash/sha_mainloop.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/hash/sha_mainloop.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544519149813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/hash/sha_mainloop.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/hash/sha_mainloop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha_mainloop " "Found entity 1: sha_mainloop" {  } { { "primitives/hash/sha_mainloop.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/hash/sha_mainloop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/hash/sha_256.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/hash/sha_256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha_256 " "Found entity 1: sha_256" {  } { { "primitives/hash/sha_256.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/hash/sha_256.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/elliptic_curve_structs.sv 1 0 " "Found 1 design units, including 0 entities, in source file components/elliptic_curve_structs.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elliptic_curve_structs (SystemVerilog) " "Found design unit 1: elliptic_curve_structs (SystemVerilog)" {  } { { "components/elliptic_curve_structs.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/components/elliptic_curve_structs.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/ecdsa/ecdsa_sign_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/ecdsa/ecdsa_sign_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecdsa_sign_datapath " "Found entity 1: ecdsa_sign_datapath" {  } { { "primitives/ecdsa/ecdsa_sign_datapath.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/ecdsa_sign_datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/ecdsa/ecdsa_sign.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/ecdsa/ecdsa_sign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecdsa_sign " "Found entity 1: ecdsa_sign" {  } { { "primitives/ecdsa/ecdsa_sign.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/ecdsa_sign.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_top " "Found entity 1: final_top" {  } { { "final_top.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/final_top.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/top_level_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/top_level_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_testbench " "Found entity 1: top_level_testbench" {  } { { "testbenches/top_level_testbench.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/testbenches/top_level_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng/quarter_round.sv 1 1 " "Found 1 design units, including 1 entities, in source file rng/quarter_round.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quarter_round " "Found entity 1: quarter_round" {  } { { "rng/quarter_round.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/rng/quarter_round.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng/chacha.sv 1 1 " "Found 1 design units, including 1 entities, in source file rng/chacha.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chacha " "Found entity 1: chacha" {  } { { "rng/chacha.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/rng/chacha.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/modular_operations/square_root.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/modular_operations/square_root.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_root " "Found entity 1: square_root" {  } { { "primitives/modular_operations/square_root.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/modular_operations/square_root.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/modular_operations/multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/modular_operations/multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "primitives/modular_operations/multiplier.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/modular_operations/multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/modular_operations/modular_inverse.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/modular_operations/modular_inverse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modular_inverse " "Found entity 1: modular_inverse" {  } { { "primitives/modular_operations/modular_inverse.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/modular_operations/modular_inverse.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/modular_operations/add.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/modular_operations/add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "primitives/modular_operations/add.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/modular_operations/add.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/point_operations/point_double.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/point_operations/point_double.sv" { { "Info" "ISGN_ENTITY_NAME" "1 point_double " "Found entity 1: point_double" {  } { { "primitives/point_operations/point_double.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/point_operations/point_double.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/point_operations/point_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/point_operations/point_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 point_add " "Found entity 1: point_add" {  } { { "primitives/point_operations/point_add.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/point_operations/point_add.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitives/point_operations/gen_point.sv 1 1 " "Found 1 design units, including 1 entities, in source file primitives/point_operations/gen_point.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gen_point " "Found entity 1: gen_point" {  } { { "primitives/point_operations/gen_point.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/point_operations/gen_point.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "components/regfile.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/components/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/reg_256.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/reg_256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_256 " "Found entity 1: reg_256" {  } { { "components/reg_256.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/components/reg_256.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544519149939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149939 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "signature ecdsa_verify.sv(3) " "Verilog HDL error at ecdsa_verify.sv(3): object \"signature\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "primitives/ecdsa/ecdsa_verify.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/ecdsa_verify.sv" 3 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1544519149940 ""}
{ "Error" "EVRFX_SV_ID_ISNT_A_TYPE" "curve_point ecdsa_verify.sv(4) " "SystemVerilog Type Name error at ecdsa_verify.sv(4): \"curve_point\" is not a type" {  } { { "primitives/ecdsa/ecdsa_verify.sv" "" { Text "C:/Users/Lucas/Documents/ece385/ecc/primitives/ecdsa/ecdsa_verify.sv" 4 0 0 } }  } 0 10195 "SystemVerilog Type Name error at %2!s!: \"%1!s!\" is not a type" 0 0 "Analysis & Synthesis" 0 -1 1544519149940 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lucas/Documents/ece385/ecc/output_files/final_project.map.smsg " "Generated suppressed messages file C:/Users/Lucas/Documents/ece385/ecc/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519149996 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544519150183 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 11 03:05:50 2018 " "Processing ended: Tue Dec 11 03:05:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544519150183 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544519150183 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544519150183 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544519150183 ""}
