Release 14.7 Map P.20131013 (lin64)
Xilinx Map Application Log File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vfx70t-ff1136-1 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc5vfx70t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Thu Jun  4 01:40:22 2015

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@localhost'.
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram11
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram11
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram11
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram11
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram12
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram12
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram12
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram12
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram21
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram21_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram21
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram21_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram21
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram21
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram22
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram22_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram22
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram22_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram22
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram22
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram31
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram31_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram31
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram31_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram31
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram31
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram32
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram32_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram32
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram32_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram32
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram32_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram32
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram32_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram41
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram41_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram41
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram41_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram41
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram41_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram41
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram41_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram42
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram42_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram42
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram42_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram42
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram42_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_rx_ram/Mram_ram42
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_rx_ram/Mram_ram42_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram1
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram1
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram1
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram1
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram5
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram5
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram5
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram5
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram6
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram7
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram7
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram7
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram7
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram8
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram8
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram8
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/ipbus_tx_ram/Mram_ram8
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/ipbus_tx_ram/Mram_ram8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin slaves/slave2/Mram_reg
   of frag REGCLKAU connected to power/ground net
   slaves/slave2/Mram_reg_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin slaves/slave2/Mram_reg
   of frag REGCLKAL connected to power/ground net
   slaves/slave2/Mram_reg_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin slaves/slave4/Mram_reg
   of frag REGCLKAU connected to power/ground net
   slaves/slave4/Mram_reg_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin slaves/slave4/Mram_reg
   of frag REGCLKAL connected to power/ground net
   slaves/slave4/Mram_reg_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/internal_ram/Mram_ram
   of frag REGCLKAU connected to power/ground net
   ipbus/udp_if/internal_ram/Mram_ram_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/internal_ram/Mram_ram
   of frag REGCLKAL connected to power/ground net
   ipbus/udp_if/internal_ram/Mram_ram_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/internal_ram/Mram_ram
   of frag REGCLKBU connected to power/ground net
   ipbus/udp_if/internal_ram/Mram_ram_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ipbus/udp_if/internal_ram/Mram_ram
   of frag REGCLKBL connected to power/ground net
   ipbus/udp_if/internal_ram/Mram_ram_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3402 - The Clock Modifying COMP, clocks/dcm0, has the attribute
   CLK_FEEDBACK set to NONE.  No phase relationship exists between the input and
   output clocks of this Clock Modifying COMP. Data paths between these clock
   domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 20 secs 
Total CPU  time at the beginning of Placer: 19 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2e276d75) REAL time: 21 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:2e276d75) REAL time: 21 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:d87adc87) REAL time: 21 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:d87adc87) REAL time: 21 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:d87adc87) REAL time: 36 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:d87adc87) REAL time: 36 secs 

Phase 7.2  Initial Clock and IO Placement

............


There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 1 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X1Y1>
  key resource utilizations (used/available): edge-bufios - 0/4; bufrs - 1/2; regional-clock-spines - 1/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  1 |   40   |   40   |  2880 |  1920 |  3840 |  16  |   0  |  0  |   1  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  0  |  1 |   40   |   40   |  2880 |  1920 |  3840 |  16  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  0  |  1 |   40   |   40   |  2880 |  1920 |  3840 |  16  |   0  |  0  |   1  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  1 |    0   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "clk40_rec"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 1 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# Regional-Clock "clk40_rec" driven by "BUFR_X1Y2"
INST "BUFR_clk40" LOC = "BUFR_X1Y2" ;
NET "clk40_rec" TNM_NET = "TN_clk40_rec" ;
TIMEGRP "TN_clk40_rec" AREA_GROUP = "CLKAG_clk40_rec" ;
AREA_GROUP "CLKAG_clk40_rec" RANGE = CLOCKREGION_X1Y1, CLOCKREGION_X1Y2, CLOCKREGION_X1Y0;


Phase 7.2  Initial Clock and IO Placement (Checksum:2d238e51) REAL time: 37 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:2d238e51) REAL time: 37 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:2d238e51) REAL time: 37 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:2d238e51) REAL time: 38 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:2d238e51) REAL time: 38 secs 

Phase 12.8  Global Placement
...................................................
............................................................................................................................................
........................................................................................................................
.......................
Phase 12.8  Global Placement (Checksum:1780012) REAL time: 52 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:1780012) REAL time: 52 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:1780012) REAL time: 52 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:522ee7ec) REAL time: 1 mins 22 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:522ee7ec) REAL time: 1 mins 23 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:522ee7ec) REAL time: 1 mins 23 secs 

Total REAL time to Placer completion: 1 mins 23 secs 
Total CPU  time to Placer completion: 1 mins 22 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:1842 - One or more GTXs are being used in this design. Evaluate the SelectIO-To-GTX Crosstalk
   section of the Virtex-5 RocketIO GTX Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTX performance. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp ProtoComp425.PULL is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp ProtoComp425.PULL.1 is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp ProtoComp425.PULL.2 is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp ProtoComp425.PULL.3 is set but the tri state is
   not configured. 

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   78
Slice Logic Utilization:
  Number of Slice Registers:                 4,012 out of  44,800    8%
    Number used as Flip Flops:               4,012
  Number of Slice LUTs:                      4,030 out of  44,800    8%
    Number used as logic:                    3,951 out of  44,800    8%
      Number using O6 output only:           3,658
      Number using O5 output only:             223
      Number using O5 and O6:                   70
    Number used as Memory:                      54 out of  13,120    1%
      Number used as Dual Port RAM:              8
        Number using O5 output only:             1
        Number using O5 and O6:                  7
      Number used as Shift Register:            46
        Number using O6 output only:            45
        Number using O5 output only:             1
    Number used as exclusive route-thru:        25
  Number of route-thrus:                       257
    Number using O6 output only:               248
    Number using O5 output only:                 9

Slice Logic Distribution:
  Number of occupied Slices:                 1,799 out of  11,200   16%
  Number of LUT Flip Flop pairs used:        5,321
    Number with an unused Flip Flop:         1,309 out of   5,321   24%
    Number with an unused LUT:               1,291 out of   5,321   24%
    Number of fully used LUT-FF pairs:       2,721 out of   5,321   51%
    Number of unique control sets:             495
    Number of slice register sites lost
      to control set restrictions:           1,123 out of  44,800    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        32 out of     640    5%
    Number of LOCed IOBs:                       32 out of      32  100%
    IOB Flip Flops:                             21
    Number of bonded IPADs:                      4
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      19 out of     148   12%
    Number using BlockRAM only:                 19
    Total primitives used:
      Number of 36k BlockRAM used:              19
    Total Memory used (KB):                    684 out of   5,328   12%
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        8
  Number of IDELAYCTRLs:                         1 out of      22    4%
  Number of BUFRs:                               1 out of      32    3%
  Number of DCM_ADVs:                            1 out of      12    8%
  Number of GTX_DUALs:                           1 out of       8   12%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of TEMACs:                              1 out of       2   50%

Average Fanout of Non-Clock Nets:                4.30

Peak Memory Usage:  1050 MB
Total REAL time to MAP completion:  1 mins 28 secs 
Total CPU time to MAP completion:   1 mins 27 secs 

Mapping completed.
See MAP report file "top_map.mrp" for details.
