// Seed: 1460660129
module module_0 (
    input tri id_0,
    input wire id_1,
    output uwire id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri0 id_6,
    output wor id_7,
    input uwire id_8,
    input supply1 id_9,
    input tri id_10,
    input wire id_11,
    output supply0 id_12,
    input uwire id_13,
    output wor id_14,
    input tri id_15,
    input tri id_16,
    input tri0 id_17
);
  wire id_19;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    output wand id_2,
    input supply1 id_3
);
  assign id_0 = 1 & 1;
  always @(id_3 or 1);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_2,
      id_3,
      id_3,
      id_1,
      id_0,
      id_3,
      id_3,
      id_1,
      id_1,
      id_2,
      id_3,
      id_0,
      id_1,
      id_3,
      id_3
  );
endmodule
