{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430988779139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430988779195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 13:52:58 2015 " "Processing started: Thu May 07 13:52:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430988779195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430988779195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_hardware -c test_hardware " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_hardware -c test_hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430988779211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1430988781624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_hardware.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_hardware.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_hardware " "Found entity 1: test_hardware" {  } { { "test_hardware.bdf" "" { Schematic "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test_hardware.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430988796985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430988796985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_ex " "Found entity 1: hvsync_ex" {  } { { "hvsync_ex.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/hvsync_ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430988797014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430988797014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0 " "Found entity 1: pll0" {  } { { "pll0.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/pll0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430988797027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430988797027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picture_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file picture_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 picture_gen " "Found entity 1: picture_gen" {  } { { "picture_gen.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/picture_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430988797042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430988797042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_on_board.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_on_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_on_board " "Found entity 1: memory_on_board" {  } { { "memory_on_board.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/memory_on_board.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430988797045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430988797045 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_hardware " "Elaborating entity \"test_hardware\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430988797123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_ex hvsync_ex:inst " "Elaborating entity \"hvsync_ex\" for hierarchy \"hvsync_ex:inst\"" {  } { { "test_hardware.bdf" "inst" { Schematic "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test_hardware.bdf" { { 224 464 696 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988797171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0 pll0:inst1 " "Elaborating entity \"pll0\" for hierarchy \"pll0:inst1\"" {  } { { "test_hardware.bdf" "inst1" { Schematic "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test_hardware.bdf" { { 192 112 352 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988797211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll0:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll0:inst1\|altpll:altpll_component\"" {  } { { "pll0.v" "altpll_component" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/pll0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll0:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll0:inst1\|altpll:altpll_component\"" {  } { { "pll0.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/pll0.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430988798103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll0:inst1\|altpll:altpll_component " "Instantiated megafunction \"pll0:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798111 ""}  } { { "pll0.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/pll0.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430988798111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0_altpll " "Found entity 1: pll0_altpll" {  } { { "db/pll0_altpll.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/db/pll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430988798255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430988798255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0_altpll pll0:inst1\|altpll:altpll_component\|pll0_altpll:auto_generated " "Elaborating entity \"pll0_altpll\" for hierarchy \"pll0:inst1\|altpll:altpll_component\|pll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "g:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picture_gen picture_gen:inst3 " "Elaborating entity \"picture_gen\" for hierarchy \"picture_gen:inst3\"" {  } { { "test_hardware.bdf" "inst3" { Schematic "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test_hardware.bdf" { { 440 464 712 648 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 picture_gen.v(63) " "Verilog HDL assignment warning at picture_gen.v(63): truncated value with size 32 to match size of target (19)" {  } { { "picture_gen.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/picture_gen.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430988798576 "|test_hardware|picture_gen:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 picture_gen.v(71) " "Verilog HDL assignment warning at picture_gen.v(71): truncated value with size 8 to match size of target (4)" {  } { { "picture_gen.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/picture_gen.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430988798576 "|test_hardware|picture_gen:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 picture_gen.v(72) " "Verilog HDL assignment warning at picture_gen.v(72): truncated value with size 8 to match size of target (4)" {  } { { "picture_gen.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/picture_gen.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430988798576 "|test_hardware|picture_gen:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 picture_gen.v(73) " "Verilog HDL assignment warning at picture_gen.v(73): truncated value with size 8 to match size of target (4)" {  } { { "picture_gen.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/picture_gen.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430988798576 "|test_hardware|picture_gen:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 picture_gen.v(87) " "Verilog HDL assignment warning at picture_gen.v(87): truncated value with size 32 to match size of target (10)" {  } { { "picture_gen.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/picture_gen.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430988798577 "|test_hardware|picture_gen:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 picture_gen.v(96) " "Verilog HDL assignment warning at picture_gen.v(96): truncated value with size 32 to match size of target (19)" {  } { { "picture_gen.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/picture_gen.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430988798577 "|test_hardware|picture_gen:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 picture_gen.v(99) " "Verilog HDL assignment warning at picture_gen.v(99): truncated value with size 32 to match size of target (15)" {  } { { "picture_gen.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/picture_gen.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430988798578 "|test_hardware|picture_gen:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 picture_gen.v(119) " "Verilog HDL assignment warning at picture_gen.v(119): truncated value with size 32 to match size of target (15)" {  } { { "picture_gen.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/picture_gen.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430988798578 "|test_hardware|picture_gen:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 picture_gen.v(125) " "Verilog HDL assignment warning at picture_gen.v(125): truncated value with size 32 to match size of target (15)" {  } { { "picture_gen.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/picture_gen.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430988798578 "|test_hardware|picture_gen:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 picture_gen.v(131) " "Verilog HDL assignment warning at picture_gen.v(131): truncated value with size 32 to match size of target (15)" {  } { { "picture_gen.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/picture_gen.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430988798578 "|test_hardware|picture_gen:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 picture_gen.v(143) " "Verilog HDL assignment warning at picture_gen.v(143): truncated value with size 32 to match size of target (12)" {  } { { "picture_gen.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/picture_gen.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430988798579 "|test_hardware|picture_gen:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 picture_gen.v(153) " "Verilog HDL assignment warning at picture_gen.v(153): truncated value with size 32 to match size of target (12)" {  } { { "picture_gen.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/picture_gen.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430988798579 "|test_hardware|picture_gen:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_on_board memory_on_board:inst15 " "Elaborating entity \"memory_on_board\" for hierarchy \"memory_on_board:inst15\"" {  } { { "test_hardware.bdf" "inst15" { Schematic "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test_hardware.bdf" { { 728 472 688 856 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_on_board:inst15\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_on_board:inst15\|altsyncram:altsyncram_component\"" {  } { { "memory_on_board.v" "altsyncram_component" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/memory_on_board.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_on_board:inst15\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_on_board:inst15\|altsyncram:altsyncram_component\"" {  } { { "memory_on_board.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/memory_on_board.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430988798912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_on_board:inst15\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_on_board:inst15\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test.hex " "Parameter \"init_file\" = \"test.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798915 ""}  } { { "memory_on_board.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/memory_on_board.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430988798915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pt91 " "Found entity 1: altsyncram_pt91" {  } { { "db/altsyncram_pt91.tdf" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/db/altsyncram_pt91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430988798996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430988798996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pt91 memory_on_board:inst15\|altsyncram:altsyncram_component\|altsyncram_pt91:auto_generated " "Elaborating entity \"altsyncram_pt91\" for hierarchy \"memory_on_board:inst15\|altsyncram:altsyncram_component\|altsyncram_pt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988798996 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "test.hex " "Byte addressed memory initialization file \"test.hex\" was read in the word-addressed format" {  } { { "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Quartus II" 0 -1 1430988799131 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "test.hex 724 10 " "Width of data items in \"test.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 724 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 test.hex " "Data at line (1) of memory initialization file \"test.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1430988799180 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 test.hex " "Data at line (2) of memory initialization file \"test.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1430988799180 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 test.hex " "Data at line (3) of memory initialization file \"test.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1430988799180 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 test.hex " "Data at line (4) of memory initialization file \"test.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1430988799180 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 test.hex " "Data at line (5) of memory initialization file \"test.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1430988799180 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 test.hex " "Data at line (6) of memory initialization file \"test.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1430988799180 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 test.hex " "Data at line (7) of memory initialization file \"test.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1430988799180 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 test.hex " "Data at line (8) of memory initialization file \"test.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1430988799180 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 test.hex " "Data at line (9) of memory initialization file \"test.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1430988799180 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 test.hex " "Data at line (10) of memory initialization file \"test.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1430988799180 ""}  } { { "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Quartus II" 0 -1 1430988799180 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 23150 H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex " "Memory depth (32768) in the design file differs from memory depth (23150) in the Memory Initialization File \"H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test.hex\" -- setting initial value for remaining addresses to 0" {  } { { "memory_on_board.v" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/memory_on_board.v" 82 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1430988799220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430988799335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430988799335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a memory_on_board:inst15\|altsyncram:altsyncram_component\|altsyncram_pt91:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"memory_on_board:inst15\|altsyncram:altsyncram_component\|altsyncram_pt91:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_pt91.tdf" "rden_decode" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/db/altsyncram_pt91.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988799335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/db/mux_6nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430988799404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430988799404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb memory_on_board:inst15\|altsyncram:altsyncram_component\|altsyncram_pt91:auto_generated\|mux_6nb:mux2 " "Elaborating entity \"mux_6nb\" for hierarchy \"memory_on_board:inst15\|altsyncram:altsyncram_component\|altsyncram_pt91:auto_generated\|mux_6nb:mux2\"" {  } { { "db/altsyncram_pt91.tdf" "mux2" { Text "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/db/altsyncram_pt91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430988799404 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CS GND " "Pin \"CS\" is stuck at GND" {  } { { "test_hardware.bdf" "" { Schematic "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test_hardware.bdf" { { 544 856 1032 560 "CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430988801178 "|test_hardware|CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLUE\[0\] GND " "Pin \"VGA_BLUE\[0\]\" is stuck at GND" {  } { { "test_hardware.bdf" "" { Schematic "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test_hardware.bdf" { { 312 776 952 328 "VGA_BLUE\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430988801178 "|test_hardware|VGA_BLUE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[1\] GND " "Pin \"VGA_GREEN\[1\]\" is stuck at GND" {  } { { "test_hardware.bdf" "" { Schematic "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test_hardware.bdf" { { 296 776 952 312 "VGA_GREEN\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430988801178 "|test_hardware|VGA_GREEN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[0\] GND " "Pin \"VGA_GREEN\[0\]\" is stuck at GND" {  } { { "test_hardware.bdf" "" { Schematic "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test_hardware.bdf" { { 296 776 952 312 "VGA_GREEN\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430988801178 "|test_hardware|VGA_GREEN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RED\[0\] GND " "Pin \"VGA_RED\[0\]\" is stuck at GND" {  } { { "test_hardware.bdf" "" { Schematic "H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/test_hardware.bdf" { { 280 776 952 296 "VGA_RED\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430988801178 "|test_hardware|VGA_RED[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1430988801178 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1430988801304 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1430988802162 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430988802969 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430988802969 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "401 " "Implemented 401 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430988804266 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430988804266 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1430988804266 ""} { "Info" "ICUT_CUT_TM_LCELLS" "322 " "Implemented 322 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430988804266 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1430988804266 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1430988804266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430988804266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430988805200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 13:53:25 2015 " "Processing ended: Thu May 07 13:53:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430988805200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430988805200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430988805200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430988805200 ""}
