Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/moe/文档/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4da20e3c81824f519157aadad2c4f05e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seg7_tb_behav xil_defaultlib.seg7_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port seg_out [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/seg7_tb.v:46]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port a [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/seg7_tb.v:54]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port seg_out [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/seg7_tb.v:47]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port seg_out [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/seg7_tb.v:48]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port seg_out [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/seg7_tb.v:49]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port seg_out [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/seg7_tb.v:50]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port seg_out [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/seg7_tb.v:51]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port seg_out [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/seg7_tb.v:52]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port seg_out [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/seg7_tb.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_7seg
Compiling module xil_defaultlib.seg_scanner
Compiling module xil_defaultlib.seg7_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seg7_tb_behav
