{"Chong-Min Kyung": [0.5, ["A C-Based RTL Design Verification Methodology for Complex Microprocessor", ["Joon-Seo Yim", "Yoon-Ho Hwang", "Chang-Jae Park", "Hoon Choi", "Woo-Seung Yang", "Hun-Seung Oh", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/266021.266040", 6, "dac", 1997]], "Sung-Mo Kang": [0.8804953843355179, ["Statistical Estimation of Average Power Dissipation in Sequential Circuits", ["Li-Pen Yuan", "Chin-Chi Teng", "Sung-Mo Kang"], "https://doi.org/10.1145/266021.266175", 6, "dac", 1997], ["An Efficient Transistor Folding Algorithm for Row-Based CMOS Layout Design", ["Jaewon Kim", "Sung-Mo Kang"], "https://doi.org/10.1145/266021.266199", 4, "dac", 1997]], "Kiyoung Choi": [1, ["Power-conscious High Level Synthesis Using Loop Folding", ["Daehong Kim", "Kiyoung Choi"], "https://doi.org/10.1145/266021.266194", 5, "dac", 1997]]}