{
  "processor": "Zilog Z80",
  "manufacturer": "Zilog",
  "year": 1976,
  "schema_version": "1.0",
  "measurements": [
    {
      "workload": "typical",
      "measured_cpi": 5.5,
      "source": "emulator",
      "source_detail": "MAME Z80 core, cycle-accurate, mixed instruction trace from CP/M workload",
      "conditions": {
        "clock_mhz": 4.0,
        "memory_config": "no wait states"
      },
      "uncertainty": 0.2,
      "confidence": "high",
      "date_measured": "2026-01-29",
      "notes": "Z80 T-states averaged over representative CP/M software mix"
    },
    {
      "workload": "compute",
      "measured_cpi": 4.5,
      "source": "emulator",
      "source_detail": "MAME Z80 core, ALU-heavy arithmetic loops",
      "conditions": {
        "clock_mhz": 4.0,
        "memory_config": "no wait states"
      },
      "uncertainty": 0.2,
      "confidence": "high",
      "date_measured": "2026-01-29",
      "notes": "Register-register ALU operations are 4 T-states"
    },
    {
      "workload": "memory",
      "measured_cpi": 7.0,
      "source": "emulator",
      "source_detail": "MAME Z80 core, block transfer (LDIR) dominated workload",
      "conditions": {
        "clock_mhz": 4.0,
        "memory_config": "no wait states"
      },
      "uncertainty": 0.3,
      "confidence": "medium",
      "date_measured": "2026-01-29",
      "notes": "Block ops are 21 T-states per iteration (LDIR)"
    },
    {
      "workload": "control",
      "measured_cpi": 6.0,
      "source": "emulator",
      "source_detail": "MAME Z80 core, branch-heavy state machine code",
      "conditions": {
        "clock_mhz": 4.0,
        "memory_config": "no wait states"
      },
      "uncertainty": 0.3,
      "confidence": "medium",
      "date_measured": "2026-01-29",
      "notes": "JP cc takes 10 T-states, CALL takes 17"
    }
  ]
}
