Summary
Top-level Name,clock_tree_design

Clocks
Enabled,,\clk1,I/O,inf
Enabled,,\clk2,I/O,inf
Enabled,,\clk3,I/O,inf
Enabled,,\clk4,I/O,inf
Enabled,,\clk5,I/O,inf
Enabled,,\clk6,I/O,inf

Fabric Logic Element
Enabled,2,,\clk1,0.125,Typical
Enabled,2,,\clk2,0.125,Typical
Enabled,3,,\clk3,0.125,Typical
Enabled,3,,\clk4,0.125,Typical
Enabled,2,,\clk5,0.125,Typical
Enabled,4,,\clk6,0.125,Typical
Enabled,,6,\clk4,0.125,Typical,1.000000
Enabled,,6,\clk3,0.125,Typical,1.000000
Enabled,,6,\clk6,0.125,Typical,1.000000
Enabled,,6,\clk5,0.125,Typical,1.000000
Enabled,,6,\clk2,0.125,Typical,1.000000
Enabled,,6,\clk1,0.125,Typical,1.000000

BRAM
,0,,,,,,,,,,

DSP

I/O
Enabled,\clk1,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\clk1
Enabled,\clk2,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\clk2
Enabled,\clk3,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\clk3
Enabled,\clk4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\clk4
Enabled,\clk5,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\clk5
Enabled,\clk6,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\clk6
Enabled,\clr_n,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk1
Enabled,\t,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk1
Enabled,\sel,2,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk1
Enabled,\mux_out,20,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk1
Enabled,\mux_out,20,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk2
Enabled,\mux_out,20,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk3
Enabled,\mux_out,20,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk4
Enabled,\mux_out,20,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk5
Disabled,\mux_out,20,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
