<!doctype html>
<html>
<head>
<title>ATTR_38 (PCIE_ATTRIB) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___pcie_attrib.html")>PCIE_ATTRIB Module</a> &gt; ATTR_38 (PCIE_ATTRIB) Register</p><h1>ATTR_38 (PCIE_ATTRIB) Register</h1>
<h2>ATTR_38 (PCIE_ATTRIB) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ATTR_38</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000098</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD480098 (PCIE_ATTRIB)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000120</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>ATTR_38</td></tr>
</table>
<p>This register should only be written to during reset of the PCIe block</p>
<h2>ATTR_38 (PCIE_ATTRIB) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>attr_mps_force</td><td class="center"> 9</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>If set, causes the core to use the MPS value on cfg_force_mps for checking the payload size of received TLPs and for replay/acknak timeouts, instead of using Device Ctrl[7:5]. It does not change Device Ctrl[7:5].; EP=0x0000; RP=0x0000</td></tr>
<tr valign=top><td>attr_link_status_slot_clock_config</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Slot Clock Configuration.<br/>Indicates where the component uses the same physical reference clock that the platform provides on the connector.<br/>For a port that connects to the slot, indicates that it uses a clock with a common source to that used by the slot. For an adaptor inserted in the slot, indicates that it uses the same clock source as the slot, not a locally-derived clock source.<br/>Transferred to the Link Status register.; EP=0x0001; RP=0x0001</td></tr>
<tr valign=top><td>attr_link_ctrl2_target_link_speed</td><td class="center"> 7:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x2</td><td>Set an upper limit on the speed advertised by the Upstream component (Root). The value is transferred to the Link Control2[3:0] Register.; EP=0x0002; RP=0x0002</td></tr>
<tr valign=top><td>attr_link_ctrl2_hw_autonomous_speed_disable</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>When TRUE disables hardware from changing the link speed for reasons other than reliability. The value is transferred to the Link Control2 Register[5].; EP=0x0000; RP=0x0000</td></tr>
<tr valign=top><td>attr_link_ctrl2_deemphasis</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Sets the de-emphasis level used by upstream component in 5.0 GT/s mode. The value is transferred to the Link Control2 Register[12].<br/>0b = -6db<br/>1b = -3.5db.; EP=0x0000; RP=0x0000</td></tr>
<tr valign=top><td>attr_link_control_rcb</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>1' implies read completion boundary is 128 bits; '0' implies 64 bits.<br/>Transferred to the Link Control register.<br/>Only non-zero for a downstream-facing port.; EP=0x0000; RP=0x0000</td></tr>
<tr valign=top><td>attr_link_cap_surprise_down_error_capable</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Set on a downstream port if the detection and reporting of a surprise down event is supported; EP=0x0000; RP=0x0000</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>