// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "Vcore_v_mcu__Syms.h"


void Vcore_v_mcu::traceFullSub3(void* userp, VerilatedVcd* tracep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* const oldp = tracep->oldp(vlSymsp->__Vm_baseCode);
    if (false && oldp) {}  // Prevent unused
    // Variables
    WData/*127:0*/ __Vtemp10088[4];
    WData/*127:0*/ __Vtemp10091[4];
    WData/*95:0*/ __Vtemp10077[3];
    WData/*95:0*/ __Vtemp10078[3];
    WData/*95:0*/ __Vtemp10080[3];
    WData/*95:0*/ __Vtemp10081[3];
    WData/*95:0*/ __Vtemp10082[3];
    WData/*95:0*/ __Vtemp10083[3];
    WData/*95:0*/ __Vtemp10084[3];
    WData/*95:0*/ __Vtemp10085[3];
    WData/*127:0*/ __Vtemp10086[4];
    WData/*511:0*/ __Vtemp10087[16];
    WData/*1023:0*/ __Vtemp10089[32];
    WData/*511:0*/ __Vtemp10090[16];
    WData/*767:0*/ __Vtemp10092[24];
    WData/*319:0*/ __Vtemp10098[10];
    WData/*319:0*/ __Vtemp10100[10];
    WData/*319:0*/ __Vtemp10101[10];
    WData/*383:0*/ __Vtemp10093[12];
    WData/*95:0*/ __Vtemp10094[3];
    WData/*383:0*/ __Vtemp10095[12];
    WData/*95:0*/ __Vtemp10096[3];
    WData/*95:0*/ __Vtemp10097[3];
    WData/*383:0*/ __Vtemp10099[12];
    WData/*95:0*/ __Vtemp10102[3];
    WData/*95:0*/ __Vtemp10103[3];
    // Body
    {
        tracep->fullCData(oldp+18686,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__reg_data),8);
        tracep->fullCData(oldp+18687,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__reg_bit_count),3);
        tracep->fullCData(oldp+18688,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__reg_bit_count_next),3);
        tracep->fullCData(oldp+18689,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__s_target_bits),3);
        tracep->fullBit(oldp+18690,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__parity_bit));
        tracep->fullBit(oldp+18691,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__parity_bit_next));
        tracep->fullSData(oldp+18692,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__baud_cnt),16);
        tracep->fullBit(oldp+18693,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__baudgen_en));
        tracep->fullBit(oldp+18694,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__bit_done));
        tracep->fullBit(oldp+18695,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_en_rx_sync) 
                                           >> 2U))));
        tracep->fullBit(oldp+18696,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS))));
        tracep->fullCData(oldp+18697,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS),3);
        tracep->fullCData(oldp+18698,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__NS),3);
        tracep->fullCData(oldp+18699,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_rx_sync),3);
        tracep->fullCData(oldp+18700,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_bit_count),3);
        tracep->fullCData(oldp+18701,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_bit_count_next),3);
        tracep->fullCData(oldp+18702,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_target_bits),3);
        tracep->fullBit(oldp+18703,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__parity_bit));
        tracep->fullBit(oldp+18704,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__parity_bit_next));
        tracep->fullSData(oldp+18705,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__baud_cnt),16);
        tracep->fullBit(oldp+18706,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__baudgen_en));
        tracep->fullBit(oldp+18707,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__bit_done));
        tracep->fullBit(oldp+18708,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__start_bit));
        tracep->fullBit(oldp+18709,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_rx_fall));
        tracep->fullBit(oldp+18710,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_set_error_parity));
        tracep->fullBit(oldp+18711,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__r_error_parity));
        tracep->fullBit(oldp+18712,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_err_clear));
        tracep->fullCData(oldp+18713,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__sync_a),2);
        tracep->fullCData(oldp+18714,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__sync_a),2);
        tracep->fullCData(oldp+18715,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__sync_a),2);
        tracep->fullBit(oldp+18716,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall)))));
        tracep->fullBit(oldp+18717,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall));
        tracep->fullIData(oldp+18718,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data),32);
        tracep->fullBit(oldp+18719,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_up));
        tracep->fullBit(oldp+18720,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__latched_full_s));
        tracep->fullBit(oldp+18721,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        tracep->fullBit(oldp+18722,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_scl_oen)))));
        tracep->fullBit(oldp+18723,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sda_oen)))));
        tracep->fullCData(oldp+18724,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_data),8);
        tracep->fullBit(oldp+18725,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall)))));
        tracep->fullCData(oldp+18726,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token),4);
        tracep->fullCData(oldp+18727,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn),4);
        tracep->fullCData(oldp+18728,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),4);
        tracep->fullBit(oldp+18729,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall));
        tracep->fullIData(oldp+18730,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data),32);
        tracep->fullBit(oldp+18731,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_up));
        tracep->fullBit(oldp+18732,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__latched_full_s));
        tracep->fullBit(oldp+18733,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        tracep->fullBit(oldp+18734,((((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_busy)) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_busy)) 
                                     | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_al)) 
                                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_al)))));
        tracep->fullCData(oldp+18735,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS),4);
        tracep->fullSData(oldp+18736,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_div_num),16);
        tracep->fullCData(oldp+18737,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rpt_num),7);
        tracep->fullCData(oldp+18738,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits),8);
        tracep->fullBit(oldp+18739,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_core_rxd));
        tracep->fullBit(oldp+18740,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_sample_wd));
        tracep->fullBit(oldp+18741,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_wd));
        tracep->fullBit(oldp+18742,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rd_ack));
        tracep->fullBit(oldp+18743,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_bus_ctrl));
        tracep->fullBit(oldp+18744,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_scl_oen));
        tracep->fullBit(oldp+18745,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sda_oen));
        tracep->fullBit(oldp+18746,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done));
        tracep->fullBit(oldp+18747,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_busy));
        tracep->fullBit(oldp+18748,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_busy)) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_busy))));
        tracep->fullBit(oldp+18749,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_busy));
        tracep->fullBit(oldp+18750,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_al));
        tracep->fullBit(oldp+18751,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_al)) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_al))));
        tracep->fullBit(oldp+18752,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_al));
        tracep->fullBit(oldp+18753,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready));
        tracep->fullBit(oldp+18754,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_rx_valid));
        tracep->fullCData(oldp+18755,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_ev_sel),2);
        tracep->fullCData(oldp+18756,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_sync_scl),2);
        tracep->fullCData(oldp+18757,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_sync_sda),2);
        tracep->fullCData(oldp+18758,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_filter_scl),3);
        tracep->fullCData(oldp+18759,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_filter_sda),3);
        tracep->fullBit(oldp+18760,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__sSCL));
        tracep->fullBit(oldp+18761,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__sSDA));
        tracep->fullBit(oldp+18762,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__dSCL));
        tracep->fullBit(oldp+18763,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__dSDA));
        tracep->fullBit(oldp+18764,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__dscl_oen));
        tracep->fullBit(oldp+18765,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__sda_chk));
        tracep->fullBit(oldp+18766,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__clk_en));
        tracep->fullBit(oldp+18767,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__slave_wait));
        tracep->fullSData(oldp+18768,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__cnt),16);
        tracep->fullSData(oldp+18769,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_filter_cnt),14);
        tracep->fullBit(oldp+18770,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__dSCL) 
                                      & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__sSCL))) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_scl_oen))));
        tracep->fullBit(oldp+18771,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_start));
        tracep->fullBit(oldp+18772,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_stop));
        tracep->fullBit(oldp+18773,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_cmd_stop));
        tracep->fullCData(oldp+18774,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__CS),5);
        tracep->fullBit(oldp+18775,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_scl_oen)))));
        tracep->fullBit(oldp+18776,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sda_oen)))));
        tracep->fullCData(oldp+18777,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_data),8);
        tracep->fullBit(oldp+18778,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall)))));
        tracep->fullCData(oldp+18779,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token),4);
        tracep->fullCData(oldp+18780,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn),4);
        tracep->fullCData(oldp+18781,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),4);
        tracep->fullBit(oldp+18782,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall));
        tracep->fullIData(oldp+18783,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data),32);
        tracep->fullBit(oldp+18784,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_up));
        tracep->fullBit(oldp+18785,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__latched_full_s));
        tracep->fullBit(oldp+18786,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        tracep->fullBit(oldp+18787,((((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_busy)) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_busy)) 
                                     | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_al)) 
                                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_al)))));
        tracep->fullCData(oldp+18788,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS),4);
        tracep->fullSData(oldp+18789,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_div_num),16);
        tracep->fullCData(oldp+18790,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rpt_num),7);
        tracep->fullCData(oldp+18791,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits),8);
        tracep->fullBit(oldp+18792,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_core_rxd));
        tracep->fullBit(oldp+18793,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_sample_wd));
        tracep->fullBit(oldp+18794,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_wd));
        tracep->fullBit(oldp+18795,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rd_ack));
        tracep->fullBit(oldp+18796,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_bus_ctrl));
        tracep->fullBit(oldp+18797,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_scl_oen));
        tracep->fullBit(oldp+18798,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sda_oen));
        tracep->fullBit(oldp+18799,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done));
        tracep->fullBit(oldp+18800,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_busy));
        tracep->fullBit(oldp+18801,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_busy)) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_busy))));
        tracep->fullBit(oldp+18802,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_busy));
        tracep->fullBit(oldp+18803,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_al));
        tracep->fullBit(oldp+18804,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_al)) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_al))));
        tracep->fullBit(oldp+18805,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_al));
        tracep->fullBit(oldp+18806,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready));
        tracep->fullBit(oldp+18807,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_rx_valid));
        tracep->fullCData(oldp+18808,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_ev_sel),2);
        tracep->fullCData(oldp+18809,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_sync_scl),2);
        tracep->fullCData(oldp+18810,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_sync_sda),2);
        tracep->fullCData(oldp+18811,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_filter_scl),3);
        tracep->fullCData(oldp+18812,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_filter_sda),3);
        tracep->fullBit(oldp+18813,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__sSCL));
        tracep->fullBit(oldp+18814,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__sSDA));
        tracep->fullBit(oldp+18815,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__dSCL));
        tracep->fullBit(oldp+18816,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__dSDA));
        tracep->fullBit(oldp+18817,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__dscl_oen));
        tracep->fullBit(oldp+18818,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__sda_chk));
        tracep->fullBit(oldp+18819,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__clk_en));
        tracep->fullBit(oldp+18820,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__slave_wait));
        tracep->fullSData(oldp+18821,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__cnt),16);
        tracep->fullSData(oldp+18822,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_filter_cnt),14);
        tracep->fullBit(oldp+18823,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__dSCL) 
                                      & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__sSCL))) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_scl_oen))));
        tracep->fullBit(oldp+18824,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_start));
        tracep->fullBit(oldp+18825,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_stop));
        tracep->fullBit(oldp+18826,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__r_cmd_stop));
        tracep->fullCData(oldp+18827,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__bus_controller__DOT__CS),5);
        tracep->fullCData(oldp+18828,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__state),2);
        tracep->fullBit(oldp+18829,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__s_clock_enable));
        tracep->fullBit(oldp+18830,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__s_clk_div_valid));
        tracep->fullCData(oldp+18831,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__reg_clk_div),8);
        tracep->fullBit(oldp+18832,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__r_clockdiv_en));
        tracep->fullBit(oldp+18833,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__s_clockdiv_en));
        tracep->fullBit(oldp+18834,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__r_clockout_mux));
        tracep->fullBit(oldp+18835,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__s_clockout_mux));
        tracep->fullBit(oldp+18836,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__s_clk_out_div));
        tracep->fullCData(oldp+18837,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__i_clkdiv_cnt__DOT__r_counter),8);
        tracep->fullCData(oldp+18838,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__i_clkdiv_cnt__DOT__r_target),8);
        tracep->fullCData(oldp+18839,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__state),2);
        tracep->fullBit(oldp+18840,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clock_enable));
        tracep->fullBit(oldp+18841,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clk_div_valid));
        tracep->fullCData(oldp+18842,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__reg_clk_div),8);
        tracep->fullBit(oldp+18843,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__r_clockdiv_en));
        tracep->fullBit(oldp+18844,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clockdiv_en));
        tracep->fullBit(oldp+18845,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__r_clockout_mux));
        tracep->fullBit(oldp+18846,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clockout_mux));
        tracep->fullBit(oldp+18847,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clk_out_div));
        tracep->fullCData(oldp+18848,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_clkdiv_cnt__DOT__r_counter),8);
        tracep->fullCData(oldp+18849,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_clkdiv_cnt__DOT__r_target),8);
        tracep->fullCData(oldp+18850,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__state),2);
        tracep->fullBit(oldp+18851,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clock_enable));
        tracep->fullBit(oldp+18852,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clk_div_valid));
        tracep->fullCData(oldp+18853,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__reg_clk_div),8);
        tracep->fullBit(oldp+18854,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__r_clockdiv_en));
        tracep->fullBit(oldp+18855,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clockdiv_en));
        tracep->fullBit(oldp+18856,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__r_clockout_mux));
        tracep->fullBit(oldp+18857,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clockout_mux));
        tracep->fullBit(oldp+18858,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clk_out_div));
        tracep->fullCData(oldp+18859,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_clkdiv_cnt__DOT__r_counter),8);
        tracep->fullCData(oldp+18860,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_clkdiv_cnt__DOT__r_target),8);
        tracep->fullIData(oldp+18861,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_rx_startaddr),19);
        tracep->fullIData(oldp+18862,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_rx_size),20);
        tracep->fullBit(oldp+18863,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_rx_continuous));
        tracep->fullBit(oldp+18864,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_rx_en));
        tracep->fullBit(oldp+18865,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_rx_clr));
        tracep->fullCData(oldp+18866,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_rx_datasize),2);
        tracep->fullBit(oldp+18867,((1U & (~ (IData)(
                                                     (0U 
                                                      != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_dout__DOT__empty)))))));
        tracep->fullSData(oldp+18868,((0xffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_size 
                                                  >> 0x10U))),16);
        tracep->fullCData(oldp+18869,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_filter 
                                                >> 0x10U))),8);
        tracep->fullCData(oldp+18870,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_filter 
                                                >> 8U))),8);
        tracep->fullCData(oldp+18871,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_filter)),8);
        tracep->fullBit(oldp+18872,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_vsync_polarity));
        tracep->fullIData(oldp+18873,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg),32);
        tracep->fullIData(oldp+18874,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_ll),32);
        tracep->fullIData(oldp+18875,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_ur),32);
        tracep->fullIData(oldp+18876,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_filter),32);
        tracep->fullIData(oldp+18877,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_size),32);
        tracep->fullBit(oldp+18878,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg)));
        tracep->fullCData(oldp+18879,((0x3fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg 
                                                >> 1U))),6);
        tracep->fullBit(oldp+18880,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg 
                                           >> 7U))));
        tracep->fullCData(oldp+18881,((7U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg 
                                             >> 8U))),3);
        tracep->fullCData(oldp+18882,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg 
                                               >> 0xbU))),4);
        tracep->fullBit(oldp+18883,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg 
                                           >> 0x1fU))));
        tracep->fullSData(oldp+18884,((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_ll)),16);
        tracep->fullSData(oldp+18885,((0xffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_ll 
                                                  >> 0x10U))),16);
        tracep->fullSData(oldp+18886,((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_ur)),16);
        tracep->fullSData(oldp+18887,((0xffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg_ur 
                                                  >> 0x10U))),16);
        tracep->fullCData(oldp+18888,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__read_pointer),8);
        tracep->fullCData(oldp+18889,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),3);
        tracep->fullCData(oldp+18890,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_dout__DOT__read_token),8);
        tracep->fullCData(oldp+18891,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_dout__DOT__write_token_dn),8);
        tracep->fullCData(oldp+18892,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_dout__DOT__empty),8);
        tracep->fullCData(oldp+18893,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_dout__DOT__empty_synch__DOT__d_middle),8);
        tracep->fullWData(oldp+18894,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr),152);
        tracep->fullWData(oldp+18899,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size),160);
        tracep->fullCData(oldp+18904,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_continuous),8);
        tracep->fullCData(oldp+18905,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en),8);
        tracep->fullCData(oldp+18906,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr),8);
        tracep->fullIData(oldp+18907,((0x7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[0U])),19);
        tracep->fullIData(oldp+18908,((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[0U])),20);
        tracep->fullBit(oldp+18909,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_continuous))));
        tracep->fullBit(oldp+18910,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en))));
        tracep->fullBit(oldp+18911,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr))));
        tracep->fullIData(oldp+18912,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[1U] 
                                                    << 0xdU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[0U] 
                                                      >> 0x13U)))),19);
        tracep->fullIData(oldp+18913,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[1U] 
                                                    << 0xcU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[0U] 
                                                      >> 0x14U)))),20);
        tracep->fullBit(oldp+18914,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_continuous) 
                                           >> 1U))));
        tracep->fullBit(oldp+18915,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en) 
                                           >> 1U))));
        tracep->fullBit(oldp+18916,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr) 
                                           >> 1U))));
        tracep->fullIData(oldp+18917,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[2U] 
                                                    << 0x1aU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[1U] 
                                                      >> 6U)))),19);
        tracep->fullIData(oldp+18918,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[2U] 
                                                    << 0x18U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[1U] 
                                                      >> 8U)))),20);
        tracep->fullBit(oldp+18919,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_continuous) 
                                           >> 2U))));
        tracep->fullBit(oldp+18920,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en) 
                                           >> 2U))));
        tracep->fullBit(oldp+18921,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr) 
                                           >> 2U))));
        tracep->fullIData(oldp+18922,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[2U] 
                                                    << 7U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[1U] 
                                                      >> 0x19U)))),19);
        tracep->fullIData(oldp+18923,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[2U] 
                                                    << 4U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[1U] 
                                                      >> 0x1cU)))),20);
        tracep->fullBit(oldp+18924,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_continuous) 
                                           >> 3U))));
        tracep->fullBit(oldp+18925,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en) 
                                           >> 3U))));
        tracep->fullBit(oldp+18926,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr) 
                                           >> 3U))));
        tracep->fullIData(oldp+18927,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[3U] 
                                                    << 0x14U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[2U] 
                                                      >> 0xcU)))),19);
        tracep->fullIData(oldp+18928,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[3U] 
                                                    << 0x10U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[2U] 
                                                      >> 0x10U)))),20);
        tracep->fullBit(oldp+18929,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_continuous) 
                                           >> 4U))));
        tracep->fullBit(oldp+18930,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en) 
                                           >> 4U))));
        tracep->fullBit(oldp+18931,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr) 
                                           >> 4U))));
        tracep->fullIData(oldp+18932,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[3U] 
                                                    << 1U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[2U] 
                                                      >> 0x1fU)))),19);
        tracep->fullIData(oldp+18933,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[4U] 
                                                    << 0x1cU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[3U] 
                                                      >> 4U)))),20);
        tracep->fullBit(oldp+18934,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_continuous) 
                                           >> 5U))));
        tracep->fullBit(oldp+18935,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en) 
                                           >> 5U))));
        tracep->fullBit(oldp+18936,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr) 
                                           >> 5U))));
        tracep->fullIData(oldp+18937,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[4U] 
                                                    << 0xeU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[3U] 
                                                      >> 0x12U)))),19);
        tracep->fullIData(oldp+18938,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[4U] 
                                                    << 8U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[3U] 
                                                      >> 0x18U)))),20);
        tracep->fullBit(oldp+18939,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_continuous) 
                                           >> 6U))));
        tracep->fullBit(oldp+18940,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en) 
                                           >> 6U))));
        tracep->fullBit(oldp+18941,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr) 
                                           >> 6U))));
        tracep->fullIData(oldp+18942,((0x7ffffU & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_startaddr[4U] 
                                                   >> 5U))),19);
        tracep->fullIData(oldp+18943,((0xfffffU & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_size[4U] 
                                                   >> 0xcU))),20);
        tracep->fullBit(oldp+18944,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_continuous) 
                                           >> 7U))));
        tracep->fullBit(oldp+18945,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_en) 
                                           >> 7U))));
        tracep->fullBit(oldp+18946,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_clr) 
                                           >> 7U))));
        tracep->fullIData(oldp+18947,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_startaddr),19);
        tracep->fullIData(oldp+18948,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_size),20);
        tracep->fullBit(oldp+18949,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_continuous));
        tracep->fullBit(oldp+18950,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_en));
        tracep->fullBit(oldp+18951,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_clr));
        tracep->fullIData(oldp+18952,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_startaddr),19);
        tracep->fullIData(oldp+18953,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_size),20);
        tracep->fullBit(oldp+18954,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_continuous));
        tracep->fullBit(oldp+18955,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_en));
        tracep->fullBit(oldp+18956,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_clr));
        tracep->fullBit(oldp+18957,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__0__KET____DOT__i_uart__data_tx_req_o));
        tracep->fullBit(oldp+18958,((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+18959,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_stop_bits));
        tracep->fullBit(oldp+18960,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_parity_en));
        tracep->fullSData(oldp+18961,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_div),16);
        tracep->fullCData(oldp+18962,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_bits),2);
        tracep->fullBit(oldp+18963,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_clean_fifo));
        tracep->fullBit(oldp+18964,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en));
        tracep->fullBit(oldp+18965,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en));
        tracep->fullBit(oldp+18966,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_err_irq_en));
        tracep->fullBit(oldp+18967,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_en_rx));
        tracep->fullBit(oldp+18968,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_en_tx));
        tracep->fullBit(oldp+18969,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+18970,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__stall)))));
        tracep->fullCData(oldp+18971,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__buffer
                                      [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out]),8);
        tracep->fullCData(oldp+18972,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_status_sync),4);
        tracep->fullCData(oldp+18973,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_status_sync) 
                                             >> 2U))),2);
        tracep->fullBit(oldp+18974,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_err_parity));
        tracep->fullBit(oldp+18975,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_err_overflow));
        tracep->fullCData(oldp+18976,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_data),8);
        tracep->fullBit(oldp+18977,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_data_valid));
        tracep->fullCData(oldp+18978,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements),2);
        tracep->fullCData(oldp+18979,((3U & ((IData)(2U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements)))),2);
        tracep->fullCData(oldp+18980,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__r_inflight),2);
        tracep->fullBit(oldp+18981,(((3U & ((IData)(2U) 
                                            - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__r_inflight))));
        tracep->fullBit(oldp+18982,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__pointer_in));
        tracep->fullBit(oldp+18983,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out));
        tracep->fullCData(oldp+18984,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__buffer[0]),8);
        tracep->fullCData(oldp+18985,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__buffer[1]),8);
        tracep->fullBit(oldp+18986,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullIData(oldp+18987,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__loop1),32);
        tracep->fullCData(oldp+18988,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__write_token),4);
        tracep->fullBit(oldp+18989,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__stall));
        tracep->fullBit(oldp+18990,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_enable));
        tracep->fullCData(oldp+18991,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer),4);
        tracep->fullIData(oldp+18992,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__data),32);
        tracep->fullCData(oldp+18993,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),2);
        tracep->fullCData(oldp+18994,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_enable)
                                        ? ((0xeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__write_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__write_token) 
                                               >> 3U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__write_token))),4);
        tracep->fullBit(oldp+18995,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__full__DOT__full_up));
        tracep->fullBit(oldp+18996,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__full__DOT__latched_full_s));
        tracep->fullBit(oldp+18997,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        tracep->fullWData(oldp+18998,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr),171);
        tracep->fullWData(oldp+19004,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size),180);
        tracep->fullSData(oldp+19010,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_continuous),9);
        tracep->fullSData(oldp+19011,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en),9);
        tracep->fullSData(oldp+19012,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr),9);
        tracep->fullSData(oldp+19013,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_req),9);
        tracep->fullSData(oldp+19014,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_ready),9);
        tracep->fullIData(oldp+19015,((0x7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[0U])),19);
        tracep->fullIData(oldp+19016,((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[0U])),20);
        tracep->fullBit(oldp+19017,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_continuous))));
        tracep->fullBit(oldp+19018,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en))));
        tracep->fullBit(oldp+19019,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr))));
        tracep->fullIData(oldp+19020,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[1U] 
                                                    << 0xdU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[0U] 
                                                      >> 0x13U)))),19);
        tracep->fullIData(oldp+19021,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[1U] 
                                                    << 0xcU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[0U] 
                                                      >> 0x14U)))),20);
        tracep->fullBit(oldp+19022,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_continuous) 
                                           >> 1U))));
        tracep->fullBit(oldp+19023,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en) 
                                           >> 1U))));
        tracep->fullBit(oldp+19024,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr) 
                                           >> 1U))));
        tracep->fullIData(oldp+19025,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[2U] 
                                                    << 0x1aU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[1U] 
                                                      >> 6U)))),19);
        tracep->fullIData(oldp+19026,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[2U] 
                                                    << 0x18U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[1U] 
                                                      >> 8U)))),20);
        tracep->fullBit(oldp+19027,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_continuous) 
                                           >> 2U))));
        tracep->fullBit(oldp+19028,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en) 
                                           >> 2U))));
        tracep->fullBit(oldp+19029,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr) 
                                           >> 2U))));
        tracep->fullIData(oldp+19030,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[2U] 
                                                    << 7U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[1U] 
                                                      >> 0x19U)))),19);
        tracep->fullIData(oldp+19031,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[2U] 
                                                    << 4U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[1U] 
                                                      >> 0x1cU)))),20);
        tracep->fullBit(oldp+19032,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_continuous) 
                                           >> 3U))));
        tracep->fullBit(oldp+19033,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en) 
                                           >> 3U))));
        tracep->fullBit(oldp+19034,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr) 
                                           >> 3U))));
        tracep->fullIData(oldp+19035,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[3U] 
                                                    << 0x14U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[2U] 
                                                      >> 0xcU)))),19);
        tracep->fullIData(oldp+19036,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[3U] 
                                                    << 0x10U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[2U] 
                                                      >> 0x10U)))),20);
        tracep->fullBit(oldp+19037,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_continuous) 
                                           >> 4U))));
        tracep->fullBit(oldp+19038,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en) 
                                           >> 4U))));
        tracep->fullBit(oldp+19039,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr) 
                                           >> 4U))));
        tracep->fullIData(oldp+19040,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[3U] 
                                                    << 1U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[2U] 
                                                      >> 0x1fU)))),19);
        tracep->fullIData(oldp+19041,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[4U] 
                                                    << 0x1cU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[3U] 
                                                      >> 4U)))),20);
        tracep->fullBit(oldp+19042,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_continuous) 
                                           >> 5U))));
        tracep->fullBit(oldp+19043,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en) 
                                           >> 5U))));
        tracep->fullBit(oldp+19044,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr) 
                                           >> 5U))));
        tracep->fullIData(oldp+19045,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[4U] 
                                                    << 0xeU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[3U] 
                                                      >> 0x12U)))),19);
        tracep->fullIData(oldp+19046,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[4U] 
                                                    << 8U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[3U] 
                                                      >> 0x18U)))),20);
        tracep->fullBit(oldp+19047,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_continuous) 
                                           >> 6U))));
        tracep->fullBit(oldp+19048,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en) 
                                           >> 6U))));
        tracep->fullBit(oldp+19049,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr) 
                                           >> 6U))));
        tracep->fullIData(oldp+19050,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[5U] 
                                                    << 0x1bU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[4U] 
                                                      >> 5U)))),19);
        tracep->fullIData(oldp+19051,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[5U] 
                                                    << 0x14U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[4U] 
                                                      >> 0xcU)))),20);
        tracep->fullBit(oldp+19052,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_continuous) 
                                           >> 7U))));
        tracep->fullBit(oldp+19053,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en) 
                                           >> 7U))));
        tracep->fullBit(oldp+19054,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr) 
                                           >> 7U))));
        tracep->fullIData(oldp+19055,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[5U] 
                                                    << 8U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_startaddr[4U] 
                                                      >> 0x18U)))),19);
        tracep->fullIData(oldp+19056,((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_size[5U])),20);
        tracep->fullBit(oldp+19057,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_continuous) 
                                           >> 8U))));
        tracep->fullBit(oldp+19058,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_en) 
                                           >> 8U))));
        tracep->fullBit(oldp+19059,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_cfg_clr) 
                                           >> 8U))));
        tracep->fullCData(oldp+19060,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__data 
                                                >> 
                                                (0x1fU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                    << 3U))))),8);
        tracep->fullBit(oldp+19061,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                            & ((0xeU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 1U)) 
                                               | (1U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 3U)))))));
        tracep->fullBit(oldp+19062,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                            & ((0xcU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 2U)) 
                                               | (3U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 2U)))))));
        tracep->fullBit(oldp+19063,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                            & ((8U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 3U)) 
                                               | (7U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 1U)))))));
        tracep->fullBit(oldp+19064,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                              & ((0xeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                       >> 3U))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                                & ((0xcU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                         >> 2U)))))) 
                                     | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                               & ((8U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      << 3U)) 
                                                  | (7U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                        >> 1U))))))));
        tracep->fullBit(oldp+19065,((1U & (~ (IData)(
                                                     (0U 
                                                      != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))))));
        tracep->fullCData(oldp+19066,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer),4);
        tracep->fullCData(oldp+19067,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),2);
        tracep->fullCData(oldp+19068,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token),4);
        tracep->fullCData(oldp+19069,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__write_token_dn),4);
        tracep->fullCData(oldp+19070,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty),4);
        tracep->fullCData(oldp+19071,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),4);
        tracep->fullIData(oldp+19072,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_startaddr),19);
        tracep->fullIData(oldp+19073,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_size),20);
        tracep->fullBit(oldp+19074,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_continuous));
        tracep->fullBit(oldp+19075,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_en));
        tracep->fullBit(oldp+19076,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_rx_clr));
        tracep->fullIData(oldp+19077,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_startaddr),19);
        tracep->fullIData(oldp+19078,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_size),20);
        tracep->fullBit(oldp+19079,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_continuous));
        tracep->fullBit(oldp+19080,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_en));
        tracep->fullBit(oldp+19081,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_tx_clr));
        tracep->fullBit(oldp+19082,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__1__KET____DOT__i_uart__data_tx_req_o));
        tracep->fullBit(oldp+19083,((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+19084,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_stop_bits));
        tracep->fullBit(oldp+19085,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_parity_en));
        tracep->fullSData(oldp+19086,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_div),16);
        tracep->fullCData(oldp+19087,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_bits),2);
        tracep->fullBit(oldp+19088,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_clean_fifo));
        tracep->fullBit(oldp+19089,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en));
        tracep->fullBit(oldp+19090,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en));
        tracep->fullBit(oldp+19091,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_err_irq_en));
        tracep->fullBit(oldp+19092,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_en_rx));
        tracep->fullBit(oldp+19093,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_en_tx));
        tracep->fullBit(oldp+19094,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+19095,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__stall)))));
        tracep->fullCData(oldp+19096,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__buffer
                                      [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out]),8);
        tracep->fullCData(oldp+19097,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_status_sync),4);
        tracep->fullCData(oldp+19098,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_status_sync) 
                                             >> 2U))),2);
        tracep->fullBit(oldp+19099,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_err_parity));
        tracep->fullBit(oldp+19100,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_err_overflow));
        tracep->fullCData(oldp+19101,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_data),8);
        tracep->fullBit(oldp+19102,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_data_valid));
        tracep->fullCData(oldp+19103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements),2);
        tracep->fullCData(oldp+19104,((3U & ((IData)(2U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements)))),2);
        tracep->fullCData(oldp+19105,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__r_inflight),2);
        tracep->fullBit(oldp+19106,(((3U & ((IData)(2U) 
                                            - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__r_inflight))));
        tracep->fullBit(oldp+19107,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__pointer_in));
        tracep->fullBit(oldp+19108,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out));
        tracep->fullCData(oldp+19109,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__buffer[0]),8);
        tracep->fullCData(oldp+19110,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__buffer[1]),8);
        tracep->fullBit(oldp+19111,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullIData(oldp+19112,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_fifo__DOT__i_fifo__DOT__loop1),32);
        tracep->fullCData(oldp+19113,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__write_token),4);
        tracep->fullBit(oldp+19114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__stall));
        tracep->fullBit(oldp+19115,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_enable));
        tracep->fullCData(oldp+19116,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer),4);
        tracep->fullIData(oldp+19117,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__data),32);
        tracep->fullCData(oldp+19118,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),2);
        tracep->fullCData(oldp+19119,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_enable)
                                        ? ((0xeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__write_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__write_token) 
                                               >> 3U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__write_token))),4);
        tracep->fullBit(oldp+19120,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__full__DOT__full_up));
        tracep->fullBit(oldp+19121,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__full__DOT__latched_full_s));
        tracep->fullBit(oldp+19122,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        tracep->fullCData(oldp+19123,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__data 
                                                >> 
                                                (0x1fU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                    << 3U))))),8);
        tracep->fullBit(oldp+19124,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                            & ((0xeU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 1U)) 
                                               | (1U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 3U)))))));
        tracep->fullBit(oldp+19125,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                            & ((0xcU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 2U)) 
                                               | (3U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 2U)))))));
        tracep->fullBit(oldp+19126,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                            & ((8U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 3U)) 
                                               | (7U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 1U)))))));
        tracep->fullBit(oldp+19127,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                              & ((0xeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                       >> 3U))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                                & ((0xcU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                         >> 2U)))))) 
                                     | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer) 
                                               & ((8U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      << 3U)) 
                                                  | (7U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                        >> 1U))))))));
        tracep->fullBit(oldp+19128,((1U & (~ (IData)(
                                                     (0U 
                                                      != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))))));
        tracep->fullCData(oldp+19129,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer),4);
        tracep->fullCData(oldp+19130,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),2);
        tracep->fullCData(oldp+19131,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token),4);
        tracep->fullCData(oldp+19132,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__write_token_dn),4);
        tracep->fullCData(oldp+19133,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty),4);
        tracep->fullCData(oldp+19134,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),4);
        tracep->fullIData(oldp+19135,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_startaddr),19);
        tracep->fullIData(oldp+19136,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_size),20);
        tracep->fullBit(oldp+19137,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_continuous));
        tracep->fullBit(oldp+19138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_en));
        tracep->fullBit(oldp+19139,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_clr));
        tracep->fullIData(oldp+19140,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_startaddr),19);
        tracep->fullIData(oldp+19141,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_size),20);
        tracep->fullBit(oldp+19142,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_continuous));
        tracep->fullBit(oldp+19143,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_en));
        tracep->fullBit(oldp+19144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_clr));
        tracep->fullBit(oldp+19145,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_i2c_gen__BRA__0__KET____DOT__i_i2c__data_tx_req_o));
        tracep->fullBit(oldp+19146,((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+19147,((1U & (~ (IData)(
                                                     (0U 
                                                      != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))))));
        tracep->fullCData(oldp+19148,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__buffer
                                      [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__pointer_out]),8);
        tracep->fullBit(oldp+19149,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+19150,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__stall)))));
        tracep->fullBit(oldp+19151,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst));
        tracep->fullBit(oldp+19152,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_al));
        tracep->fullBit(oldp+19153,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_busy));
        tracep->fullCData(oldp+19154,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements),2);
        tracep->fullCData(oldp+19155,((3U & ((IData)(2U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements)))),2);
        tracep->fullCData(oldp+19156,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__r_inflight),2);
        tracep->fullBit(oldp+19157,(((3U & ((IData)(2U) 
                                            - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__r_inflight))));
        tracep->fullBit(oldp+19158,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__pointer_in));
        tracep->fullBit(oldp+19159,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__pointer_out));
        tracep->fullCData(oldp+19160,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__buffer[0]),8);
        tracep->fullCData(oldp+19161,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__buffer[1]),8);
        tracep->fullBit(oldp+19162,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullIData(oldp+19163,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__loop1),32);
        tracep->fullCData(oldp+19164,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__write_token),4);
        tracep->fullBit(oldp+19165,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__stall));
        tracep->fullBit(oldp+19166,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_enable));
        tracep->fullCData(oldp+19167,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer),4);
        tracep->fullIData(oldp+19168,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__data),32);
        tracep->fullCData(oldp+19169,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),2);
        tracep->fullCData(oldp+19170,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_enable)
                                        ? ((0xeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__write_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__write_token) 
                                               >> 3U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__write_token))),4);
        tracep->fullBit(oldp+19171,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__full__DOT__full_up));
        tracep->fullBit(oldp+19172,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__full__DOT__latched_full_s));
        tracep->fullBit(oldp+19173,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        tracep->fullCData(oldp+19174,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer),4);
        tracep->fullCData(oldp+19175,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),2);
        tracep->fullCData(oldp+19176,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token),4);
        tracep->fullCData(oldp+19177,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__write_token_dn),4);
        tracep->fullCData(oldp+19178,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty),4);
        tracep->fullCData(oldp+19179,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),4);
        tracep->fullBit(oldp+19180,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                            & ((0xeU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 1U)) 
                                               | (1U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 3U)))))));
        tracep->fullBit(oldp+19181,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                            & ((0xcU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 2U)) 
                                               | (3U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 2U)))))));
        tracep->fullBit(oldp+19182,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                            & ((8U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 3U)) 
                                               | (7U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 1U)))))));
        tracep->fullBit(oldp+19183,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                              & ((0xeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                       >> 3U))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                & ((0xcU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                         >> 2U)))))) 
                                     | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                               & ((8U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      << 3U)) 
                                                  | (7U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                        >> 1U))))))));
        tracep->fullBit(oldp+19184,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                            & ((0xeU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 1U)) 
                                               | (1U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 3U)))))));
        tracep->fullBit(oldp+19185,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                            & ((0xcU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 2U)) 
                                               | (3U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 2U)))))));
        tracep->fullBit(oldp+19186,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                            & ((8U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 3U)) 
                                               | (7U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 1U)))))));
        tracep->fullBit(oldp+19187,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                              & ((0xeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                       >> 3U))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                                & ((0xcU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                         >> 2U)))))) 
                                     | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                               & ((8U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                      << 3U)) 
                                                  | (7U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                        >> 1U))))))));
        tracep->fullIData(oldp+19188,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_startaddr),19);
        tracep->fullIData(oldp+19189,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_size),20);
        tracep->fullBit(oldp+19190,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_continuous));
        tracep->fullBit(oldp+19191,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_en));
        tracep->fullBit(oldp+19192,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_rx_clr));
        tracep->fullIData(oldp+19193,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_startaddr),19);
        tracep->fullIData(oldp+19194,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_size),20);
        tracep->fullBit(oldp+19195,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_continuous));
        tracep->fullBit(oldp+19196,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_en));
        tracep->fullBit(oldp+19197,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_tx_clr));
        tracep->fullBit(oldp+19198,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_i2c_gen__BRA__1__KET____DOT__i_i2c__data_tx_req_o));
        tracep->fullBit(oldp+19199,((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+19200,((1U & (~ (IData)(
                                                     (0U 
                                                      != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))))));
        tracep->fullCData(oldp+19201,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__buffer
                                      [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__pointer_out]),8);
        tracep->fullBit(oldp+19202,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+19203,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__stall)))));
        tracep->fullBit(oldp+19204,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst));
        tracep->fullBit(oldp+19205,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_al));
        tracep->fullBit(oldp+19206,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_busy));
        tracep->fullCData(oldp+19207,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements),2);
        tracep->fullCData(oldp+19208,((3U & ((IData)(2U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements)))),2);
        tracep->fullCData(oldp+19209,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__r_inflight),2);
        tracep->fullBit(oldp+19210,(((3U & ((IData)(2U) 
                                            - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__r_inflight))));
        tracep->fullBit(oldp+19211,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__pointer_in));
        tracep->fullBit(oldp+19212,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__pointer_out));
        tracep->fullCData(oldp+19213,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__buffer[0]),8);
        tracep->fullCData(oldp+19214,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__buffer[1]),8);
        tracep->fullBit(oldp+19215,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullIData(oldp+19216,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_tx_fifo__DOT__i_fifo__DOT__loop1),32);
        tracep->fullCData(oldp+19217,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__write_token),4);
        tracep->fullBit(oldp+19218,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__stall));
        tracep->fullBit(oldp+19219,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_enable));
        tracep->fullCData(oldp+19220,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer),4);
        tracep->fullIData(oldp+19221,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__data),32);
        tracep->fullCData(oldp+19222,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),2);
        tracep->fullCData(oldp+19223,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_enable)
                                        ? ((0xeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__write_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__write_token) 
                                               >> 3U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__write_token))),4);
        tracep->fullBit(oldp+19224,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__full__DOT__full_up));
        tracep->fullBit(oldp+19225,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__full__DOT__latched_full_s));
        tracep->fullBit(oldp+19226,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        tracep->fullCData(oldp+19227,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer),4);
        tracep->fullCData(oldp+19228,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),2);
        tracep->fullCData(oldp+19229,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token),4);
        tracep->fullCData(oldp+19230,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__write_token_dn),4);
        tracep->fullCData(oldp+19231,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty),4);
        tracep->fullCData(oldp+19232,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),4);
        tracep->fullBit(oldp+19233,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                            & ((0xeU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 1U)) 
                                               | (1U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 3U)))))));
        tracep->fullBit(oldp+19234,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                            & ((0xcU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 2U)) 
                                               | (3U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 2U)))))));
        tracep->fullBit(oldp+19235,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                            & ((8U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 3U)) 
                                               | (7U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 1U)))))));
        tracep->fullBit(oldp+19236,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                              & ((0xeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                       >> 3U))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                & ((0xcU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                         >> 2U)))))) 
                                     | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                               & ((8U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      << 3U)) 
                                                  | (7U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                        >> 1U))))))));
        tracep->fullBit(oldp+19237,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                            & ((0xeU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 1U)) 
                                               | (1U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 3U)))))));
        tracep->fullBit(oldp+19238,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                            & ((0xcU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 2U)) 
                                               | (3U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 2U)))))));
        tracep->fullBit(oldp+19239,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                            & ((8U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 3U)) 
                                               | (7U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 1U)))))));
        tracep->fullBit(oldp+19240,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                              & ((0xeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                       >> 3U))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                                & ((0xcU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                         >> 2U)))))) 
                                     | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                               & ((8U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                      << 3U)) 
                                                  | (7U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                        >> 1U))))))));
        tracep->fullIData(oldp+19241,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_rx_startaddr),19);
        tracep->fullIData(oldp+19242,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_rx_size),20);
        tracep->fullBit(oldp+19243,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_rx_continuous));
        tracep->fullBit(oldp+19244,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_rx_en));
        tracep->fullBit(oldp+19245,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_rx_clr));
        tracep->fullIData(oldp+19246,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_tx_startaddr),19);
        tracep->fullIData(oldp+19247,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_tx_size),20);
        tracep->fullBit(oldp+19248,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_tx_continuous));
        tracep->fullBit(oldp+19249,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_tx_en));
        tracep->fullBit(oldp+19250,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_tx_clr));
        tracep->fullBit(oldp+19251,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_sdio_gen__BRA__0__KET____DOT__i_sdio__data_tx_req_o));
        tracep->fullBit(oldp+19252,((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+19253,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+19254,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__stall)))));
        tracep->fullCData(oldp+19255,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_cmd_rsp_type),3);
        tracep->fullBit(oldp+19256,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_data_en));
        tracep->fullBit(oldp+19257,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_data_rwn));
        tracep->fullBit(oldp+19258,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_data_quad));
        tracep->fullSData(oldp+19259,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_data_block_size),10);
        tracep->fullCData(oldp+19260,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_data_block_num),8);
        tracep->fullBit(oldp+19261,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_sdio_start));
        tracep->fullCData(oldp+19262,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_clk_div_data),8);
        tracep->fullBit(oldp+19263,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__i_edgeprop_soc__DOT__r_input_reg));
        tracep->fullWData(oldp+19264,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_rsp_data),136);
        tracep->fullBit(oldp+19269,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_clk_div_valid));
        tracep->fullSData(oldp+19270,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_status),16);
        tracep->fullBit(oldp+19271,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_eot));
        tracep->fullBit(oldp+19272,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_err));
        tracep->fullCData(oldp+19273,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__i_edgeprop_soc__DOT__sync_a),2);
        tracep->fullBit(oldp+19274,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_clk_div_valid) 
                                     | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__i_edgeprop_soc__DOT__r_input_reg) 
                                        & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__i_edgeprop_soc__DOT__sync_a))))));
        tracep->fullCData(oldp+19275,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_start_sync__DOT__sync_a),2);
        tracep->fullCData(oldp+19276,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_data_quad)
                                        ? 1U : 7U)),3);
        tracep->fullCData(oldp+19277,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__elements),2);
        tracep->fullCData(oldp+19278,((3U & ((IData)(2U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__elements)))),2);
        tracep->fullCData(oldp+19279,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__r_inflight),2);
        tracep->fullBit(oldp+19280,(((3U & ((IData)(2U) 
                                            - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__elements))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__r_inflight))));
        tracep->fullBit(oldp+19281,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__pointer_in));
        tracep->fullBit(oldp+19282,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullIData(oldp+19283,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__loop1),32);
        tracep->fullBit(oldp+19284,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__stall));
        tracep->fullBit(oldp+19285,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__full__DOT__full_up));
        tracep->fullBit(oldp+19286,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__full__DOT__latched_full_s));
        tracep->fullBit(oldp+19287,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        tracep->fullCData(oldp+19288,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token),4);
        tracep->fullCData(oldp+19289,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__write_token_dn),4);
        tracep->fullCData(oldp+19290,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),4);
        tracep->fullIData(oldp+19291,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_startaddr),19);
        tracep->fullIData(oldp+19292,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_size),20);
        tracep->fullBit(oldp+19293,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_continuous));
        tracep->fullBit(oldp+19294,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_en));
        tracep->fullBit(oldp+19295,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_clr));
        tracep->fullIData(oldp+19296,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_startaddr),19);
        tracep->fullIData(oldp+19297,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_size),20);
        tracep->fullBit(oldp+19298,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_continuous));
        tracep->fullBit(oldp+19299,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_en));
        tracep->fullBit(oldp+19300,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_clr));
        tracep->fullIData(oldp+19301,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_startaddr),19);
        tracep->fullIData(oldp+19302,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_size),20);
        tracep->fullBit(oldp+19303,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_continuous));
        tracep->fullBit(oldp+19304,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_en));
        tracep->fullBit(oldp+19305,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_clr));
        tracep->fullBit(oldp+19306,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__cmd_req_o));
        tracep->fullBit(oldp+19307,((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+19308,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__data_tx_req_o));
        tracep->fullCData(oldp+19309,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_datasize),2);
        tracep->fullBit(oldp+19310,((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullCData(oldp+19311,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_datasize),2);
        tracep->fullIData(oldp+19312,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__buffer
                                      [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out]),32);
        tracep->fullBit(oldp+19313,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+19314,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__stall)))));
        tracep->fullIData(oldp+19315,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_cmd),32);
        tracep->fullBit(oldp+19316,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+19317,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__stall)))));
        tracep->fullCData(oldp+19318,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_cmd 
                                               >> 0x1cU))),4);
        tracep->fullIData(oldp+19319,((0x7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_cmd)),19);
        tracep->fullIData(oldp+19320,((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_cmd)),20);
        tracep->fullBit(oldp+19321,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_cmd 
                                           >> 0x1bU))));
        tracep->fullCData(oldp+19322,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_cmd 
                                             >> 0x19U))),2);
        tracep->fullBit(oldp+19323,((0xdU == (0xfU 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_cmd 
                                                 >> 0x1cU)))));
        tracep->fullBit(oldp+19324,((0xeU == (0xfU 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_cmd 
                                                 >> 0x1cU)))));
        tracep->fullBit(oldp+19325,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__stall));
        tracep->fullBit(oldp+19326,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_enable));
        tracep->fullWData(oldp+19327,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__data),256);
        tracep->fullBit(oldp+19335,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__full__DOT__full_up));
        tracep->fullBit(oldp+19336,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__full__DOT__latched_full_s));
        tracep->fullBit(oldp+19337,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        tracep->fullCData(oldp+19338,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements),2);
        tracep->fullCData(oldp+19339,((3U & ((IData)(2U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements)))),2);
        tracep->fullCData(oldp+19340,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__r_inflight),2);
        tracep->fullBit(oldp+19341,(((3U & ((IData)(2U) 
                                            - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__r_inflight))));
        tracep->fullBit(oldp+19342,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__pointer_in));
        tracep->fullBit(oldp+19343,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__pointer_out));
        tracep->fullIData(oldp+19344,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__buffer[0]),32);
        tracep->fullIData(oldp+19345,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__buffer[1]),32);
        tracep->fullBit(oldp+19346,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullIData(oldp+19347,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__loop1),32);
        tracep->fullBit(oldp+19348,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__stall));
        tracep->fullBit(oldp+19349,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_enable));
        tracep->fullWData(oldp+19350,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__data),256);
        tracep->fullBit(oldp+19358,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__full__DOT__full_up));
        tracep->fullBit(oldp+19359,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__full__DOT__latched_full_s));
        tracep->fullBit(oldp+19360,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        tracep->fullCData(oldp+19361,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements),2);
        tracep->fullCData(oldp+19362,((3U & ((IData)(2U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements)))),2);
        tracep->fullCData(oldp+19363,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__r_inflight),2);
        tracep->fullBit(oldp+19364,(((3U & ((IData)(2U) 
                                            - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__r_inflight))));
        tracep->fullBit(oldp+19365,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__pointer_in));
        tracep->fullBit(oldp+19366,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out));
        tracep->fullIData(oldp+19367,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__buffer[0]),32);
        tracep->fullIData(oldp+19368,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__buffer[1]),32);
        tracep->fullBit(oldp+19369,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullIData(oldp+19370,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__loop1),32);
        tracep->fullCData(oldp+19371,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__read_token),8);
        tracep->fullCData(oldp+19372,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__write_token_dn),8);
        tracep->fullCData(oldp+19373,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),8);
        tracep->fullCData(oldp+19374,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__sync_a),2);
        tracep->fullCData(oldp+19375,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__sync_a),2);
        tracep->fullCData(oldp+19376,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__sync_a),2);
        tracep->fullCData(oldp+19377,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__sync_a),2);
        tracep->fullIData(oldp+19378,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_startaddr),19);
        tracep->fullIData(oldp+19379,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_size),20);
        tracep->fullBit(oldp+19380,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_continuous));
        tracep->fullBit(oldp+19381,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_en));
        tracep->fullBit(oldp+19382,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cmd_clr));
        tracep->fullIData(oldp+19383,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_startaddr),19);
        tracep->fullIData(oldp+19384,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_size),20);
        tracep->fullBit(oldp+19385,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_continuous));
        tracep->fullBit(oldp+19386,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_en));
        tracep->fullBit(oldp+19387,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_clr));
        tracep->fullIData(oldp+19388,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_startaddr),19);
        tracep->fullIData(oldp+19389,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_size),20);
        tracep->fullBit(oldp+19390,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_continuous));
        tracep->fullBit(oldp+19391,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_en));
        tracep->fullBit(oldp+19392,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_clr));
        tracep->fullBit(oldp+19393,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__cmd_req_o));
        tracep->fullBit(oldp+19394,((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+19395,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__data_tx_req_o));
        tracep->fullCData(oldp+19396,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_tx_datasize),2);
        tracep->fullBit(oldp+19397,((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullCData(oldp+19398,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_rx_datasize),2);
        tracep->fullIData(oldp+19399,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__buffer
                                      [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out]),32);
        tracep->fullBit(oldp+19400,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+19401,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__stall)))));
        tracep->fullIData(oldp+19402,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_cmd),32);
        tracep->fullBit(oldp+19403,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+19404,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__stall)))));
        tracep->fullCData(oldp+19405,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_cmd 
                                               >> 0x1cU))),4);
        tracep->fullIData(oldp+19406,((0x7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_cmd)),19);
        tracep->fullIData(oldp+19407,((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_cmd)),20);
        tracep->fullBit(oldp+19408,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_cmd 
                                           >> 0x1bU))));
        tracep->fullCData(oldp+19409,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_cmd 
                                             >> 0x19U))),2);
        tracep->fullBit(oldp+19410,((0xdU == (0xfU 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_cmd 
                                                 >> 0x1cU)))));
        tracep->fullBit(oldp+19411,((0xeU == (0xfU 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_cmd 
                                                 >> 0x1cU)))));
        tracep->fullBit(oldp+19412,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__stall));
        tracep->fullBit(oldp+19413,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_enable));
        tracep->fullWData(oldp+19414,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__data),256);
        tracep->fullBit(oldp+19422,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__full__DOT__full_up));
        tracep->fullBit(oldp+19423,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__full__DOT__latched_full_s));
        tracep->fullBit(oldp+19424,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        tracep->fullCData(oldp+19425,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements),2);
        tracep->fullCData(oldp+19426,((3U & ((IData)(2U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements)))),2);
        tracep->fullCData(oldp+19427,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__r_inflight),2);
        tracep->fullBit(oldp+19428,(((3U & ((IData)(2U) 
                                            - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__r_inflight))));
        tracep->fullBit(oldp+19429,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__pointer_in));
        tracep->fullBit(oldp+19430,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__pointer_out));
        tracep->fullIData(oldp+19431,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__buffer[0]),32);
        tracep->fullIData(oldp+19432,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__buffer[1]),32);
        tracep->fullBit(oldp+19433,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullIData(oldp+19434,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_cmd_fifo__DOT__i_fifo__DOT__loop1),32);
        tracep->fullBit(oldp+19435,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__stall));
        tracep->fullBit(oldp+19436,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_enable));
        tracep->fullWData(oldp+19437,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__data),256);
        tracep->fullBit(oldp+19445,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__full__DOT__full_up));
        tracep->fullBit(oldp+19446,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__full__DOT__latched_full_s));
        tracep->fullBit(oldp+19447,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        tracep->fullCData(oldp+19448,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements),2);
        tracep->fullCData(oldp+19449,((3U & ((IData)(2U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements)))),2);
        tracep->fullCData(oldp+19450,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__r_inflight),2);
        tracep->fullBit(oldp+19451,(((3U & ((IData)(2U) 
                                            - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__r_inflight))));
        tracep->fullBit(oldp+19452,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__pointer_in));
        tracep->fullBit(oldp+19453,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out));
        tracep->fullIData(oldp+19454,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__buffer[0]),32);
        tracep->fullIData(oldp+19455,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__buffer[1]),32);
        tracep->fullBit(oldp+19456,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullIData(oldp+19457,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_fifo__DOT__i_fifo__DOT__loop1),32);
        tracep->fullCData(oldp+19458,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__read_token),8);
        tracep->fullCData(oldp+19459,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__write_token_dn),8);
        tracep->fullCData(oldp+19460,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),8);
        tracep->fullCData(oldp+19461,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__sync_a),2);
        tracep->fullCData(oldp+19462,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__sync_a),2);
        tracep->fullCData(oldp+19463,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__sync_a),2);
        tracep->fullCData(oldp+19464,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__sync_a),2);
        tracep->fullIData(oldp+19465,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__r_loc_pointer),19);
        tracep->fullCData(oldp+19466,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_rx_datasize),2);
        tracep->fullBit(oldp+19467,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__elements))));
        tracep->fullIData(oldp+19468,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__buffer
                                      [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__pointer_out]),32);
        tracep->fullCData(oldp+19469,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_req),2);
        tracep->fullCData(oldp+19470,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_datasize),4);
        tracep->fullQData(oldp+19471,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_addr),38);
        tracep->fullCData(oldp+19473,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_ready),2);
        tracep->fullBit(oldp+19474,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_event));
        tracep->fullBit(oldp+19475,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_bincu_en_counter) 
                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_bincu__DOT__s_counter_of) 
                                        & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_bincu__DOT__r_count_of))))));
        tracep->fullCData(oldp+19476,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_datasize),6);
        tracep->fullBit(oldp+19477,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_running))));
        tracep->fullIData(oldp+19478,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_loc_pointer),19);
        tracep->fullCData(oldp+19479,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_datasize))),2);
        tracep->fullBit(oldp+19480,((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+19481,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_running))));
        tracep->fullIData(oldp+19482,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_loc_pointer),19);
        tracep->fullCData(oldp+19483,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_datasize) 
                                             >> 2U))),2);
        tracep->fullBit(oldp+19484,((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullIData(oldp+19485,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__s_fifoout)),32);
        tracep->fullBit(oldp+19486,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+19487,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__s_fifoout 
                                                   >> 0x20U)))));
        tracep->fullBit(oldp+19488,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__s_fifoout 
                                                   >> 0x21U)))));
        tracep->fullIData(oldp+19489,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__buffer
                                              [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out])),32);
        tracep->fullBit(oldp+19490,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+19491,((1U & (IData)((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__buffer
                                                   [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out] 
                                                   >> 0x20U)))));
        tracep->fullBit(oldp+19492,((1U & (IData)((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__buffer
                                                   [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out] 
                                                   >> 0x21U)))));
        tracep->fullIData(oldp+19493,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_outpostshift),32);
        tracep->fullBit(oldp+19494,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_au_out_valid));
        tracep->fullBit(oldp+19495,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_au_out_ready));
        tracep->fullBit(oldp+19496,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_bincu_in_ready));
        tracep->fullBit(oldp+19497,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_out_valid) 
                                      & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_out))) 
                                     & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__elements)))));
        tracep->fullBit(oldp+19498,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_out_valid) 
                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_out)))));
        tracep->fullBit(oldp+19499,((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+19500,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_out));
        tracep->fullBit(oldp+19501,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_out_valid));
        tracep->fullBit(oldp+19502,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_opa));
        tracep->fullBit(oldp+19503,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_opa_valid));
        tracep->fullBit(oldp+19504,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_opb_valid));
        tracep->fullBit(oldp+19505,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_bincu));
        tracep->fullBit(oldp+19506,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_bincu_valid));
        tracep->fullBit(oldp+19507,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_start_cha));
        tracep->fullBit(oldp+19508,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_start_chb));
        tracep->fullBit(oldp+19509,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_start_out));
        tracep->fullBit(oldp+19510,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_start_bcu));
        tracep->fullCData(oldp+19511,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_status),3);
        tracep->fullCData(oldp+19512,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__r_status),3);
        tracep->fullBit(oldp+19513,((7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_status))));
        tracep->fullBit(oldp+19514,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__r_done));
        tracep->fullCData(oldp+19515,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_mode),4);
        tracep->fullBit(oldp+19516,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_cfg_filter_start));
        tracep->fullQData(oldp+19517,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_start_addr),38);
        tracep->fullCData(oldp+19519,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_datasize),4);
        tracep->fullCData(oldp+19520,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_mode),4);
        tracep->fullQData(oldp+19521,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0),40);
        tracep->fullQData(oldp+19523,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1),40);
        tracep->fullQData(oldp+19525,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len2),40);
        tracep->fullIData(oldp+19527,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_rx_start_addr),19);
        tracep->fullCData(oldp+19528,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_rx_mode),2);
        tracep->fullIData(oldp+19529,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_rx_len0),20);
        tracep->fullIData(oldp+19530,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_rx_len1),20);
        tracep->fullIData(oldp+19531,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_rx_len2),20);
        tracep->fullBit(oldp+19532,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_au_use_signed));
        tracep->fullBit(oldp+19533,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_au_bypass));
        tracep->fullCData(oldp+19534,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_au_mode),4);
        tracep->fullCData(oldp+19535,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_au_shift),5);
        tracep->fullIData(oldp+19536,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_au_reg0),32);
        tracep->fullIData(oldp+19537,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_au_reg1),32);
        tracep->fullIData(oldp+19538,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_bincu_threshold),32);
        tracep->fullCData(oldp+19539,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_bincu_datasize),2);
        tracep->fullIData(oldp+19540,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_bincu_counter),20);
        tracep->fullIData(oldp+19541,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_bincu__DOT__r_counter),20);
        tracep->fullBit(oldp+19542,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_bincu_en_counter));
        tracep->fullQData(oldp+19543,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_tx_start_addr),38);
        tracep->fullCData(oldp+19545,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_tx_datasize),4);
        tracep->fullCData(oldp+19546,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_tx_mode),4);
        tracep->fullQData(oldp+19547,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_tx_len0),40);
        tracep->fullQData(oldp+19549,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_tx_len1),40);
        tracep->fullQData(oldp+19551,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_tx_len2),40);
        tracep->fullIData(oldp+19553,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_rx_start_addr),19);
        tracep->fullCData(oldp+19554,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_rx_datasize),2);
        tracep->fullCData(oldp+19555,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_rx_mode),2);
        tracep->fullIData(oldp+19556,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_rx_len0),20);
        tracep->fullIData(oldp+19557,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_rx_len1),20);
        tracep->fullIData(oldp+19558,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_rx_len2),20);
        tracep->fullBit(oldp+19559,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_au_use_signed));
        tracep->fullBit(oldp+19560,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_au_bypass));
        tracep->fullCData(oldp+19561,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_au_mode),4);
        tracep->fullCData(oldp+19562,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_au_shift),5);
        tracep->fullIData(oldp+19563,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_au_reg0),32);
        tracep->fullIData(oldp+19564,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_au_reg1),32);
        tracep->fullIData(oldp+19565,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_bincu_threshold),32);
        tracep->fullIData(oldp+19566,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_bincu_counter),20);
        tracep->fullCData(oldp+19567,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_bincu_datasize),2);
        tracep->fullBit(oldp+19568,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_bincu_en_counter));
        tracep->fullCData(oldp+19569,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_mode),4);
        tracep->fullBit(oldp+19570,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_start));
        tracep->fullBit(oldp+19571,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_filter_done));
        tracep->fullBit(oldp+19572,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_sample_commit));
        tracep->fullBit(oldp+19573,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_set_pending));
        tracep->fullBit(oldp+19574,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_clr_pending));
        tracep->fullBit(oldp+19575,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_pending));
        tracep->fullCData(oldp+19576,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_state),2);
        tracep->fullCData(oldp+19577,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_state),2);
        tracep->fullIData(oldp+19578,((0x7ffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_start_addr))),19);
        tracep->fullCData(oldp+19579,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_mode))),2);
        tracep->fullIData(oldp+19580,((0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0))),20);
        tracep->fullIData(oldp+19581,((0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1))),20);
        tracep->fullIData(oldp+19582,((0xfffffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len2))),20);
        tracep->fullIData(oldp+19583,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_loc_startaddr),19);
        tracep->fullIData(oldp+19584,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_l),20);
        tracep->fullIData(oldp+19585,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_ptn_buffer_w),20);
        tracep->fullBit(oldp+19586,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_data_tx_req));
        tracep->fullCData(oldp+19587,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_mode),2);
        tracep->fullIData(oldp+19588,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_datasize_toadd),20);
        tracep->fullBit(oldp+19589,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_start));
        tracep->fullBit(oldp+19590,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_running));
        tracep->fullBit(oldp+19591,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_issof));
        tracep->fullCData(oldp+19592,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__r_state),2);
        tracep->fullCData(oldp+19593,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__elements),3);
        tracep->fullCData(oldp+19594,((7U & ((IData)(4U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__elements)))),3);
        tracep->fullCData(oldp+19595,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_inflight),3);
        tracep->fullCData(oldp+19596,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_mark_sof_cnt),3);
        tracep->fullCData(oldp+19597,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_mark_eof_cnt),3);
        tracep->fullBit(oldp+19598,(((7U & ((IData)(4U) 
                                            - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__elements))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_inflight))));
        tracep->fullBit(oldp+19599,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_mark_sof_cnt))));
        tracep->fullBit(oldp+19600,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_mark_eof_cnt))));
        tracep->fullQData(oldp+19601,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__s_fifoout),34);
        tracep->fullCData(oldp+19603,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__pointer_in),2);
        tracep->fullCData(oldp+19604,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out),2);
        tracep->fullQData(oldp+19605,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__buffer[0]),34);
        tracep->fullQData(oldp+19607,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__buffer[1]),34);
        tracep->fullQData(oldp+19609,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__buffer[2]),34);
        tracep->fullQData(oldp+19611,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__buffer[3]),34);
        tracep->fullBit(oldp+19613,((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullIData(oldp+19614,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__loop1),32);
        tracep->fullIData(oldp+19615,((0x7ffffU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_start_addr 
                                                           >> 0x13U)))),19);
        tracep->fullCData(oldp+19616,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_mode) 
                                             >> 2U))),2);
        tracep->fullIData(oldp+19617,((0xfffffU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len0 
                                                           >> 0x14U)))),20);
        tracep->fullIData(oldp+19618,((0xfffffU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len1 
                                                           >> 0x14U)))),20);
        tracep->fullIData(oldp+19619,((0xfffffU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_filter_tx_len2 
                                                           >> 0x14U)))),20);
        tracep->fullIData(oldp+19620,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_loc_startaddr),19);
        tracep->fullIData(oldp+19621,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_l),20);
        tracep->fullIData(oldp+19622,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_ptn_buffer_w),20);
        tracep->fullBit(oldp+19623,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_data_tx_req));
        tracep->fullCData(oldp+19624,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_mode),2);
        tracep->fullIData(oldp+19625,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_datasize_toadd),20);
        tracep->fullBit(oldp+19626,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_start));
        tracep->fullBit(oldp+19627,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_running));
        tracep->fullBit(oldp+19628,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_issof));
        tracep->fullCData(oldp+19629,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__r_state),2);
        tracep->fullCData(oldp+19630,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__elements),3);
        tracep->fullCData(oldp+19631,((7U & ((IData)(4U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__elements)))),3);
        tracep->fullCData(oldp+19632,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_inflight),3);
        tracep->fullCData(oldp+19633,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_mark_sof_cnt),3);
        tracep->fullCData(oldp+19634,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_mark_eof_cnt),3);
        tracep->fullBit(oldp+19635,(((7U & ((IData)(4U) 
                                            - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__elements))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_inflight))));
        tracep->fullBit(oldp+19636,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_mark_sof_cnt))));
        tracep->fullBit(oldp+19637,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_mark_eof_cnt))));
        tracep->fullQData(oldp+19638,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__buffer
                                      [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out]),34);
        tracep->fullCData(oldp+19640,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__pointer_in),2);
        tracep->fullCData(oldp+19641,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__pointer_out),2);
        tracep->fullQData(oldp+19642,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__buffer[0]),34);
        tracep->fullQData(oldp+19644,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__buffer[1]),34);
        tracep->fullQData(oldp+19646,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__buffer[2]),34);
        tracep->fullQData(oldp+19648,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__buffer[3]),34);
        tracep->fullBit(oldp+19650,((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullIData(oldp+19651,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__loop1),32);
        VL_EXTENDS_WI(66,32, __Vtemp10077, vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__r_operanda);
        __Vtemp10078[0U] = __Vtemp10077[0U];
        __Vtemp10078[1U] = __Vtemp10077[1U];
        __Vtemp10078[2U] = (3U & __Vtemp10077[2U]);
        VL_EXTENDS_WI(66,32, __Vtemp10080, vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_opb);
        __Vtemp10081[0U] = __Vtemp10080[0U];
        __Vtemp10081[1U] = __Vtemp10080[1U];
        __Vtemp10081[2U] = (3U & __Vtemp10080[2U]);
        VL_MULS_WWW(66,66,66, __Vtemp10082, __Vtemp10078, __Vtemp10081);
        VL_EXTENDS_WQ(66,33, __Vtemp10083, (((QData)((IData)(
                                                             ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_sum 
                                                               >> 0x1fU) 
                                                              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__r_commit_au_use_signed)))) 
                                             << 0x20U) 
                                            | (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_sum))));
        VL_ADD_W(3, __Vtemp10084, __Vtemp10082, __Vtemp10083);
        __Vtemp10085[0U] = __Vtemp10084[0U];
        __Vtemp10085[1U] = __Vtemp10084[1U];
        __Vtemp10085[2U] = (3U & __Vtemp10084[2U]);
        tracep->fullWData(oldp+19652,(__Vtemp10085),66);
        tracep->fullIData(oldp+19655,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_sum),32);
        tracep->fullIData(oldp+19656,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__r_operanda),32);
        tracep->fullIData(oldp+19657,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_opb),32);
        tracep->fullIData(oldp+19658,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__r_accumulator),32);
        tracep->fullIData(oldp+19659,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__r_operandb),32);
        tracep->fullBit(oldp+19660,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_en_opb));
        tracep->fullBit(oldp+19661,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_mulb_opa));
        tracep->fullBit(oldp+19662,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_mulb_opb));
        tracep->fullBit(oldp+19663,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_mulb_reg));
        tracep->fullBit(oldp+19664,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_sum_acc));
        tracep->fullBit(oldp+19665,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_sum_reg));
        tracep->fullBit(oldp+19666,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_sum_opb));
        tracep->fullBit(oldp+19667,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_sum_inv));
        tracep->fullBit(oldp+19668,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__r_sample_dly));
        tracep->fullBit(oldp+19669,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__r_sample_out));
        tracep->fullIData(oldp+19670,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_in_opb),32);
        tracep->fullBit(oldp+19671,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__r_sof));
        tracep->fullBit(oldp+19672,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__r_eof));
        tracep->fullBit(oldp+19673,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__r_accoutvalid));
        tracep->fullBit(oldp+19674,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_bincu__DOT__s_counter_of));
        tracep->fullBit(oldp+19675,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_bincu__DOT__r_count_of));
        tracep->fullIData(oldp+19676,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__r_loc_startaddr),19);
        tracep->fullIData(oldp+19677,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__r_ptn_buffer_l),20);
        tracep->fullIData(oldp+19678,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__r_ptn_buffer_w),20);
        tracep->fullCData(oldp+19679,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__r_mode),2);
        tracep->fullIData(oldp+19680,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_datasize_toadd),20);
        tracep->fullBit(oldp+19681,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_start));
        tracep->fullBit(oldp+19682,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_running));
        tracep->fullCData(oldp+19683,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__r_state),2);
        tracep->fullCData(oldp+19684,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__elements),3);
        tracep->fullCData(oldp+19685,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__pointer_in),2);
        tracep->fullCData(oldp+19686,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__pointer_out),2);
        tracep->fullIData(oldp+19687,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__buffer[0]),32);
        tracep->fullIData(oldp+19688,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__buffer[1]),32);
        tracep->fullIData(oldp+19689,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__buffer[2]),32);
        tracep->fullIData(oldp+19690,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__buffer[3]),32);
        tracep->fullBit(oldp+19691,((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__elements))));
        tracep->fullIData(oldp+19692,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__i_fifo__DOT__loop1),32);
        tracep->fullBit(oldp+19693,(((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_mark_sof_cnt)) 
                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid) 
                                        & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__elements))))));
        tracep->fullBit(oldp+19694,(((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_mark_eof_cnt)) 
                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid) 
                                        & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__elements))))));
        tracep->fullQData(oldp+19695,((((QData)((IData)(
                                                        ((1U 
                                                          == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_mark_eof_cnt)) 
                                                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid) 
                                                            & (4U 
                                                               != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__elements)))))) 
                                        << 0x21U) | 
                                       (((QData)((IData)(
                                                         ((1U 
                                                           == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_mark_sof_cnt)) 
                                                          & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid) 
                                                             & (4U 
                                                                != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__i_fifo__DOT__elements)))))) 
                                         << 0x20U) 
                                        | (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_udmacore__tx_ext_data_o))))),34);
        tracep->fullBit(oldp+19697,(((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_mark_sof_cnt)) 
                                     & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid) 
                                         >> 1U) & (4U 
                                                   != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__elements))))));
        tracep->fullBit(oldp+19698,(((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_mark_eof_cnt)) 
                                     & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid) 
                                         >> 1U) & (4U 
                                                   != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__elements))))));
        tracep->fullQData(oldp+19699,((((QData)((IData)(
                                                        ((1U 
                                                          == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_mark_eof_cnt)) 
                                                         & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid) 
                                                             >> 1U) 
                                                            & (4U 
                                                               != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__elements)))))) 
                                        << 0x21U) | 
                                       (((QData)((IData)(
                                                         ((1U 
                                                           == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_mark_sof_cnt)) 
                                                          & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid) 
                                                              >> 1U) 
                                                             & (4U 
                                                                != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__i_fifo__DOT__elements)))))) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_udmacore__tx_ext_data_o 
                                                           >> 0x20U)))))),34);
        tracep->fullBit(oldp+19701,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__serial_q));
        tracep->fullBit(oldp+19702,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__i_sync_clkb__DOT__serial_q));
        tracep->fullBit(oldp+19703,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__serial_q));
        tracep->fullBit(oldp+19704,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__serial_q));
        tracep->fullBit(oldp+19705,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__i_sync_clkb__DOT__serial_q));
        tracep->fullBit(oldp+19706,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__serial_q));
        tracep->fullQData(oldp+19707,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data),57);
        tracep->fullIData(oldp+19709,((0xfffffU & vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add)),20);
        tracep->fullBit(oldp+19710,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x38U)))));
        tracep->fullCData(oldp+19711,((0xfU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                       >> 0x20U)))),4);
        tracep->fullIData(oldp+19712,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data)),32);
        tracep->fullBit(oldp+19713,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x10U)))));
        tracep->fullBit(oldp+19714,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x11U)))));
        tracep->fullBit(oldp+19715,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x12U)))));
        tracep->fullBit(oldp+19716,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x13U)))));
        tracep->fullBit(oldp+19717,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x14U)))));
        tracep->fullBit(oldp+19718,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x15U)))));
        tracep->fullBit(oldp+19719,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x16U)))));
        tracep->fullBit(oldp+19720,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x17U)))));
        tracep->fullBit(oldp+19721,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x18U)))));
        tracep->fullBit(oldp+19722,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x19U)))));
        tracep->fullBit(oldp+19723,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x1aU)))));
        tracep->fullBit(oldp+19724,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x1bU)))));
        tracep->fullBit(oldp+19725,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x1cU)))));
        tracep->fullBit(oldp+19726,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x1dU)))));
        tracep->fullBit(oldp+19727,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x1eU)))));
        tracep->fullBit(oldp+19728,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x1fU)))));
        tracep->fullBit(oldp+19729,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x20U)))));
        tracep->fullBit(oldp+19730,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x21U)))));
        tracep->fullBit(oldp+19731,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x22U)))));
        tracep->fullBit(oldp+19732,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0x23U)))));
        tracep->fullBit(oldp+19733,((1U & vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add)));
        tracep->fullBit(oldp+19734,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                           >> 1U))));
        tracep->fullBit(oldp+19735,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                           >> 2U))));
        tracep->fullBit(oldp+19736,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                           >> 3U))));
        tracep->fullBit(oldp+19737,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                           >> 4U))));
        tracep->fullBit(oldp+19738,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                           >> 5U))));
        tracep->fullBit(oldp+19739,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                           >> 6U))));
        tracep->fullBit(oldp+19740,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                           >> 7U))));
        tracep->fullBit(oldp+19741,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                           >> 8U))));
        tracep->fullBit(oldp+19742,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                           >> 9U))));
        tracep->fullBit(oldp+19743,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                           >> 0xaU))));
        tracep->fullBit(oldp+19744,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                           >> 0xbU))));
        tracep->fullBit(oldp+19745,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                           >> 0xcU))));
        tracep->fullBit(oldp+19746,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                           >> 0xdU))));
        tracep->fullBit(oldp+19747,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                           >> 0xeU))));
        tracep->fullBit(oldp+19748,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                           >> 0xfU))));
        tracep->fullBit(oldp+19749,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                           >> 0x10U))));
        tracep->fullBit(oldp+19750,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                           >> 0x11U))));
        tracep->fullBit(oldp+19751,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                           >> 0x12U))));
        tracep->fullBit(oldp+19752,((1U & (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add 
                                           >> 0x13U))));
        tracep->fullBit(oldp+19753,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data))));
        tracep->fullBit(oldp+19754,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 1U)))));
        tracep->fullBit(oldp+19755,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 2U)))));
        tracep->fullBit(oldp+19756,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 3U)))));
        tracep->fullBit(oldp+19757,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 4U)))));
        tracep->fullBit(oldp+19758,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 5U)))));
        tracep->fullBit(oldp+19759,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 6U)))));
        tracep->fullBit(oldp+19760,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 7U)))));
        tracep->fullBit(oldp+19761,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 8U)))));
        tracep->fullBit(oldp+19762,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 9U)))));
        tracep->fullBit(oldp+19763,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0xaU)))));
        tracep->fullBit(oldp+19764,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0xbU)))));
        tracep->fullBit(oldp+19765,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0xcU)))));
        tracep->fullBit(oldp+19766,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0xdU)))));
        tracep->fullBit(oldp+19767,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0xeU)))));
        tracep->fullBit(oldp+19768,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                   >> 0xfU)))));
        tracep->fullIData(oldp+19769,((0xfffffU & vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add)),20);
        tracep->fullIData(oldp+19770,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data)),32);
        tracep->fullCData(oldp+19771,((0xfU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__apbt1_interface__efpga_req_data 
                                                       >> 0x20U)))),4);
        tracep->fullIData(oldp+19772,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_int.add),32);
        tracep->fullIData(oldp+19773,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout),32);
        tracep->fullBit(oldp+19774,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+19775,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+19776,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+19777,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+19778,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+19779,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+19780,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0x19U))));
        tracep->fullBit(oldp+19781,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0x18U))));
        tracep->fullBit(oldp+19782,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0x17U))));
        tracep->fullBit(oldp+19783,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0x16U))));
        tracep->fullBit(oldp+19784,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0x15U))));
        tracep->fullBit(oldp+19785,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0x14U))));
        tracep->fullBit(oldp+19786,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0x13U))));
        tracep->fullBit(oldp+19787,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0x12U))));
        tracep->fullBit(oldp+19788,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0x11U))));
        tracep->fullBit(oldp+19789,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0x10U))));
        tracep->fullBit(oldp+19790,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0xfU))));
        tracep->fullBit(oldp+19791,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0xeU))));
        tracep->fullBit(oldp+19792,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0xdU))));
        tracep->fullBit(oldp+19793,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0xcU))));
        tracep->fullBit(oldp+19794,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0xbU))));
        tracep->fullBit(oldp+19795,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 0xaU))));
        tracep->fullBit(oldp+19796,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 9U))));
        tracep->fullBit(oldp+19797,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 8U))));
        tracep->fullBit(oldp+19798,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 7U))));
        tracep->fullBit(oldp+19799,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 6U))));
        tracep->fullBit(oldp+19800,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 5U))));
        tracep->fullBit(oldp+19801,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 4U))));
        tracep->fullBit(oldp+19802,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 3U))));
        tracep->fullBit(oldp+19803,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 2U))));
        tracep->fullBit(oldp+19804,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout 
                                           >> 1U))));
        tracep->fullBit(oldp+19805,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout)));
        tracep->fullIData(oldp+19806,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_dataout),32);
        tracep->fullIData(oldp+19807,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout),32);
        tracep->fullBit(oldp+19808,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+19809,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+19810,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+19811,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+19812,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+19813,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+19814,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0x19U))));
        tracep->fullBit(oldp+19815,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0x18U))));
        tracep->fullBit(oldp+19816,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0x17U))));
        tracep->fullBit(oldp+19817,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0x16U))));
        tracep->fullBit(oldp+19818,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0x15U))));
        tracep->fullBit(oldp+19819,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0x14U))));
        tracep->fullBit(oldp+19820,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0x13U))));
        tracep->fullBit(oldp+19821,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0x12U))));
        tracep->fullBit(oldp+19822,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0x11U))));
        tracep->fullBit(oldp+19823,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0x10U))));
        tracep->fullBit(oldp+19824,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0xfU))));
        tracep->fullBit(oldp+19825,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0xeU))));
        tracep->fullBit(oldp+19826,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0xdU))));
        tracep->fullBit(oldp+19827,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0xcU))));
        tracep->fullBit(oldp+19828,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0xbU))));
        tracep->fullBit(oldp+19829,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 0xaU))));
        tracep->fullBit(oldp+19830,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 9U))));
        tracep->fullBit(oldp+19831,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 8U))));
        tracep->fullBit(oldp+19832,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 7U))));
        tracep->fullBit(oldp+19833,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 6U))));
        tracep->fullBit(oldp+19834,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 5U))));
        tracep->fullBit(oldp+19835,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 4U))));
        tracep->fullBit(oldp+19836,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 3U))));
        tracep->fullBit(oldp+19837,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 2U))));
        tracep->fullBit(oldp+19838,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout 
                                           >> 1U))));
        tracep->fullBit(oldp+19839,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout)));
        tracep->fullIData(oldp+19840,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_dataout),32);
        tracep->fullIData(oldp+19841,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout),32);
        tracep->fullBit(oldp+19842,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0xbU))));
        tracep->fullBit(oldp+19843,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0xaU))));
        tracep->fullBit(oldp+19844,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 9U))));
        tracep->fullBit(oldp+19845,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 8U))));
        tracep->fullBit(oldp+19846,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 7U))));
        tracep->fullBit(oldp+19847,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 6U))));
        tracep->fullBit(oldp+19848,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 5U))));
        tracep->fullBit(oldp+19849,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 4U))));
        tracep->fullBit(oldp+19850,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 3U))));
        tracep->fullBit(oldp+19851,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 2U))));
        tracep->fullBit(oldp+19852,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 1U))));
        tracep->fullBit(oldp+19853,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout)));
        tracep->fullBit(oldp+19854,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+19855,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+19856,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+19857,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+19858,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+19859,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+19860,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0x19U))));
        tracep->fullBit(oldp+19861,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0x18U))));
        tracep->fullBit(oldp+19862,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0x17U))));
        tracep->fullBit(oldp+19863,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0x16U))));
        tracep->fullBit(oldp+19864,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0x15U))));
        tracep->fullBit(oldp+19865,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0x14U))));
        tracep->fullBit(oldp+19866,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0x13U))));
        tracep->fullBit(oldp+19867,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0x12U))));
        tracep->fullBit(oldp+19868,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0x11U))));
        tracep->fullBit(oldp+19869,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0x10U))));
        tracep->fullBit(oldp+19870,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0xfU))));
        tracep->fullBit(oldp+19871,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0xeU))));
        tracep->fullBit(oldp+19872,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0xdU))));
        tracep->fullBit(oldp+19873,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout 
                                           >> 0xcU))));
        tracep->fullIData(oldp+19874,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_dataout),32);
        tracep->fullIData(oldp+19875,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout),32);
        tracep->fullBit(oldp+19876,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0xbU))));
        tracep->fullBit(oldp+19877,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0xaU))));
        tracep->fullBit(oldp+19878,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 9U))));
        tracep->fullBit(oldp+19879,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 8U))));
        tracep->fullBit(oldp+19880,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 7U))));
        tracep->fullBit(oldp+19881,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 6U))));
        tracep->fullBit(oldp+19882,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 5U))));
        tracep->fullBit(oldp+19883,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 4U))));
        tracep->fullBit(oldp+19884,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 3U))));
        tracep->fullBit(oldp+19885,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 2U))));
        tracep->fullBit(oldp+19886,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 1U))));
        tracep->fullBit(oldp+19887,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout)));
        tracep->fullBit(oldp+19888,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+19889,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+19890,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+19891,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+19892,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+19893,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+19894,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0x19U))));
        tracep->fullBit(oldp+19895,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0x18U))));
        tracep->fullBit(oldp+19896,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0x17U))));
        tracep->fullBit(oldp+19897,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0x16U))));
        tracep->fullBit(oldp+19898,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0x15U))));
        tracep->fullBit(oldp+19899,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0x14U))));
        tracep->fullBit(oldp+19900,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0x13U))));
        tracep->fullBit(oldp+19901,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0x12U))));
        tracep->fullBit(oldp+19902,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0x11U))));
        tracep->fullBit(oldp+19903,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0x10U))));
        tracep->fullBit(oldp+19904,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0xfU))));
        tracep->fullBit(oldp+19905,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0xeU))));
        tracep->fullBit(oldp+19906,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0xdU))));
        tracep->fullBit(oldp+19907,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout 
                                           >> 0xcU))));
        tracep->fullIData(oldp+19908,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_dataout),32);
        tracep->fullIData(oldp+19909,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC0_OUT),32);
        tracep->fullSData(oldp+19910,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC1_OUT),16);
        tracep->fullSData(oldp+19911,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC2_OUT),16);
        tracep->fullIData(oldp+19912,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MATHB_EFPGA_MAC_OUT),32);
        tracep->fullBit(oldp+19913,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19914,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19915,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19916,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19917,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19918,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19919,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19920,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19921,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19922,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19923,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19924,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19925,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19926,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19927,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullQData(oldp+19928,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_w_data),64);
        tracep->fullQData(oldp+19930,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_w_data),64);
        tracep->fullIData(oldp+19932,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC0_OUT),32);
        tracep->fullSData(oldp+19933,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC1_OUT),16);
        tracep->fullSData(oldp+19934,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC2_OUT),16);
        tracep->fullIData(oldp+19935,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MATHB_EFPGA_MAC_OUT),32);
        tracep->fullBit(oldp+19936,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19937,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19938,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19939,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19940,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19941,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19942,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19943,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19944,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19945,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19946,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19947,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19948,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19949,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19950,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullQData(oldp+19951,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_w_data),64);
        tracep->fullIData(oldp+19953,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC0_OUT),32);
        tracep->fullSData(oldp+19954,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC1_OUT),16);
        tracep->fullSData(oldp+19955,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC2_OUT),16);
        tracep->fullIData(oldp+19956,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MATHB_EFPGA_MAC_OUT),32);
        tracep->fullBit(oldp+19957,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19958,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19959,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19960,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19961,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19962,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19963,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19964,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19965,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19966,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19967,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19968,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19969,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19970,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19971,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullQData(oldp+19972,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_w_data),64);
        tracep->fullQData(oldp+19974,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_w_data),64);
        tracep->fullIData(oldp+19976,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC0_OUT),32);
        tracep->fullSData(oldp+19977,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC1_OUT),16);
        tracep->fullSData(oldp+19978,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC2_OUT),16);
        tracep->fullIData(oldp+19979,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MATHB_EFPGA_MAC_OUT),32);
        tracep->fullBit(oldp+19980,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19981,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19982,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19983,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19984,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19985,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19986,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19987,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19988,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19989,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19990,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19991,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19992,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19993,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullBit(oldp+19994,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__is_not_saturation));
        tracep->fullQData(oldp+19995,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_w_data),64);
        tracep->fullIData(oldp+19997,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in),32);
        tracep->fullIData(oldp+19998,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__status_out),32);
        tracep->fullBit(oldp+19999,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in)));
        tracep->fullBit(oldp+20000,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 1U))));
        tracep->fullBit(oldp+20001,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 2U))));
        tracep->fullBit(oldp+20002,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 3U))));
        tracep->fullBit(oldp+20003,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 4U))));
        tracep->fullBit(oldp+20004,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 5U))));
        tracep->fullBit(oldp+20005,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 6U))));
        tracep->fullBit(oldp+20006,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 7U))));
        tracep->fullBit(oldp+20007,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 8U))));
        tracep->fullBit(oldp+20008,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 9U))));
        tracep->fullBit(oldp+20009,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0xaU))));
        tracep->fullBit(oldp+20010,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0xbU))));
        tracep->fullBit(oldp+20011,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0xcU))));
        tracep->fullBit(oldp+20012,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0xdU))));
        tracep->fullBit(oldp+20013,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0xeU))));
        tracep->fullBit(oldp+20014,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0xfU))));
        tracep->fullBit(oldp+20015,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0x10U))));
        tracep->fullBit(oldp+20016,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0x11U))));
        tracep->fullBit(oldp+20017,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0x12U))));
        tracep->fullBit(oldp+20018,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0x13U))));
        tracep->fullBit(oldp+20019,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0x14U))));
        tracep->fullBit(oldp+20020,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0x15U))));
        tracep->fullBit(oldp+20021,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0x16U))));
        tracep->fullBit(oldp+20022,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0x17U))));
        tracep->fullBit(oldp+20023,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0x18U))));
        tracep->fullBit(oldp+20024,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0x19U))));
        tracep->fullBit(oldp+20025,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+20026,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+20027,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+20028,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+20029,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+20030,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+20031,((1U & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in))));
        tracep->fullBit(oldp+20032,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 1U)))));
        tracep->fullBit(oldp+20033,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0xaU)))));
        tracep->fullBit(oldp+20034,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0xbU)))));
        tracep->fullBit(oldp+20035,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0xcU)))));
        tracep->fullBit(oldp+20036,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0xdU)))));
        tracep->fullBit(oldp+20037,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0xeU)))));
        tracep->fullBit(oldp+20038,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0xfU)))));
        tracep->fullBit(oldp+20039,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0x10U)))));
        tracep->fullBit(oldp+20040,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0x11U)))));
        tracep->fullBit(oldp+20041,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 2U)))));
        tracep->fullBit(oldp+20042,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 3U)))));
        tracep->fullBit(oldp+20043,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 4U)))));
        tracep->fullBit(oldp+20044,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 5U)))));
        tracep->fullBit(oldp+20045,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 6U)))));
        tracep->fullBit(oldp+20046,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 7U)))));
        tracep->fullBit(oldp+20047,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 8U)))));
        tracep->fullBit(oldp+20048,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 9U)))));
        tracep->fullBit(oldp+20049,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0x12U)))));
        tracep->fullBit(oldp+20050,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0x13U)))));
        tracep->fullBit(oldp+20051,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0x1cU)))));
        tracep->fullBit(oldp+20052,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0x1dU)))));
        tracep->fullBit(oldp+20053,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0x14U)))));
        tracep->fullBit(oldp+20054,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0x15U)))));
        tracep->fullBit(oldp+20055,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0x16U)))));
        tracep->fullBit(oldp+20056,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0x17U)))));
        tracep->fullBit(oldp+20057,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0x18U)))));
        tracep->fullBit(oldp+20058,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0x19U)))));
        tracep->fullBit(oldp+20059,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0x1aU)))));
        tracep->fullBit(oldp+20060,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0x1bU)))));
        tracep->fullBit(oldp+20061,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0x1eU)))));
        tracep->fullBit(oldp+20062,((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in 
                                              >> 0x1fU)))));
        tracep->fullIData(oldp+20063,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in),32);
        tracep->fullIData(oldp+20064,((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in)),32);
        tracep->fullSData(oldp+20065,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate),16);
        tracep->fullBit(oldp+20066,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate))));
        tracep->fullBit(oldp+20067,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                           >> 1U))));
        tracep->fullBit(oldp+20068,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                           >> 2U))));
        tracep->fullBit(oldp+20069,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                           >> 3U))));
        tracep->fullBit(oldp+20070,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                           >> 4U))));
        tracep->fullBit(oldp+20071,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                           >> 5U))));
        tracep->fullBit(oldp+20072,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                           >> 6U))));
        tracep->fullBit(oldp+20073,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                           >> 7U))));
        tracep->fullBit(oldp+20074,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                           >> 8U))));
        tracep->fullBit(oldp+20075,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                           >> 9U))));
        tracep->fullBit(oldp+20076,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+20077,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                           >> 0xbU))));
        tracep->fullBit(oldp+20078,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                           >> 0xcU))));
        tracep->fullBit(oldp+20079,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                           >> 0xdU))));
        tracep->fullBit(oldp+20080,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                           >> 0xeU))));
        tracep->fullBit(oldp+20081,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_gate) 
                                           >> 0xfU))));
        tracep->fullIData(oldp+20082,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data),32);
        tracep->fullBit(oldp+20083,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+20084,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+20085,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+20086,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+20087,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+20088,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+20089,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x19U))));
        tracep->fullBit(oldp+20090,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x18U))));
        tracep->fullBit(oldp+20091,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x17U))));
        tracep->fullBit(oldp+20092,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x16U))));
        tracep->fullBit(oldp+20093,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x15U))));
        tracep->fullBit(oldp+20094,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x14U))));
        tracep->fullBit(oldp+20095,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x13U))));
        tracep->fullBit(oldp+20096,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x12U))));
        tracep->fullBit(oldp+20097,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x11U))));
        tracep->fullBit(oldp+20098,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x10U))));
        tracep->fullBit(oldp+20099,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0xfU))));
        tracep->fullBit(oldp+20100,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0xeU))));
        tracep->fullBit(oldp+20101,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0xdU))));
        tracep->fullBit(oldp+20102,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0xcU))));
        tracep->fullBit(oldp+20103,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0xbU))));
        tracep->fullBit(oldp+20104,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0xaU))));
        tracep->fullBit(oldp+20105,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 9U))));
        tracep->fullBit(oldp+20106,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 8U))));
        tracep->fullBit(oldp+20107,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 7U))));
        tracep->fullBit(oldp+20108,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 6U))));
        tracep->fullBit(oldp+20109,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 5U))));
        tracep->fullBit(oldp+20110,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 4U))));
        tracep->fullBit(oldp+20111,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 3U))));
        tracep->fullBit(oldp+20112,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 2U))));
        tracep->fullBit(oldp+20113,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 1U))));
        tracep->fullBit(oldp+20114,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data)));
        tracep->fullIData(oldp+20115,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data),32);
        tracep->fullIData(oldp+20116,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA),32);
        tracep->fullQData(oldp+20117,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A),40);
        tracep->fullSData(oldp+20119,((0xffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                  >> 0x10U))),16);
        tracep->fullIData(oldp+20120,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__A),20);
        tracep->fullSData(oldp+20121,((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA)),16);
        tracep->fullIData(oldp+20122,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__A),20);
        tracep->fullCData(oldp+20123,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                >> 0x18U))),8);
        tracep->fullSData(oldp+20124,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
        tracep->fullCData(oldp+20125,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                >> 0x10U))),8);
        tracep->fullSData(oldp+20126,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
        tracep->fullCData(oldp+20127,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                >> 8U))),8);
        tracep->fullSData(oldp+20128,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
        tracep->fullCData(oldp+20129,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA)),8);
        tracep->fullSData(oldp+20130,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
        tracep->fullCData(oldp+20131,((0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA)),4);
        tracep->fullSData(oldp+20132,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20133,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                               >> 4U))),4);
        tracep->fullSData(oldp+20134,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20135,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                               >> 8U))),4);
        tracep->fullSData(oldp+20136,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20137,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                               >> 0xcU))),4);
        tracep->fullSData(oldp+20138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20139,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                               >> 0x10U))),4);
        tracep->fullSData(oldp+20140,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20141,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                               >> 0x14U))),4);
        tracep->fullSData(oldp+20142,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20143,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                               >> 0x18U))),4);
        tracep->fullSData(oldp+20144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20145,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                               >> 0x1cU))),4);
        tracep->fullSData(oldp+20146,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullIData(oldp+20147,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data),32);
        tracep->fullBit(oldp+20148,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+20149,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+20150,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+20151,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+20152,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+20153,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+20154,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x19U))));
        tracep->fullBit(oldp+20155,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x18U))));
        tracep->fullBit(oldp+20156,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x17U))));
        tracep->fullBit(oldp+20157,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x16U))));
        tracep->fullBit(oldp+20158,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x15U))));
        tracep->fullBit(oldp+20159,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x14U))));
        tracep->fullBit(oldp+20160,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x13U))));
        tracep->fullBit(oldp+20161,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x12U))));
        tracep->fullBit(oldp+20162,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x11U))));
        tracep->fullBit(oldp+20163,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x10U))));
        tracep->fullBit(oldp+20164,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0xfU))));
        tracep->fullBit(oldp+20165,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0xeU))));
        tracep->fullBit(oldp+20166,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0xdU))));
        tracep->fullBit(oldp+20167,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0xcU))));
        tracep->fullBit(oldp+20168,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0xbU))));
        tracep->fullBit(oldp+20169,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0xaU))));
        tracep->fullBit(oldp+20170,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 9U))));
        tracep->fullBit(oldp+20171,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 8U))));
        tracep->fullBit(oldp+20172,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 7U))));
        tracep->fullBit(oldp+20173,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 6U))));
        tracep->fullBit(oldp+20174,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 5U))));
        tracep->fullBit(oldp+20175,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 4U))));
        tracep->fullBit(oldp+20176,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 3U))));
        tracep->fullBit(oldp+20177,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 2U))));
        tracep->fullBit(oldp+20178,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 1U))));
        tracep->fullBit(oldp+20179,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data)));
        tracep->fullIData(oldp+20180,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data),32);
        tracep->fullIData(oldp+20181,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA),32);
        tracep->fullQData(oldp+20182,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A),40);
        tracep->fullSData(oldp+20184,((0xffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                  >> 0x10U))),16);
        tracep->fullIData(oldp+20185,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__A),20);
        tracep->fullSData(oldp+20186,((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA)),16);
        tracep->fullIData(oldp+20187,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__A),20);
        tracep->fullCData(oldp+20188,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                >> 0x18U))),8);
        tracep->fullSData(oldp+20189,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
        tracep->fullCData(oldp+20190,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                >> 0x10U))),8);
        tracep->fullSData(oldp+20191,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
        tracep->fullCData(oldp+20192,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                >> 8U))),8);
        tracep->fullSData(oldp+20193,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
        tracep->fullCData(oldp+20194,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA)),8);
        tracep->fullSData(oldp+20195,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
        tracep->fullCData(oldp+20196,((0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA)),4);
        tracep->fullSData(oldp+20197,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20198,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                               >> 4U))),4);
        tracep->fullSData(oldp+20199,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20200,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                               >> 8U))),4);
        tracep->fullSData(oldp+20201,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20202,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                               >> 0xcU))),4);
        tracep->fullSData(oldp+20203,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20204,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                               >> 0x10U))),4);
        tracep->fullSData(oldp+20205,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20206,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                               >> 0x14U))),4);
        tracep->fullSData(oldp+20207,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20208,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                               >> 0x18U))),4);
        tracep->fullSData(oldp+20209,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20210,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                               >> 0x1cU))),4);
        tracep->fullSData(oldp+20211,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullIData(oldp+20212,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data),32);
        tracep->fullBit(oldp+20213,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+20214,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+20215,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+20216,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+20217,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+20218,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+20219,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x19U))));
        tracep->fullBit(oldp+20220,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x18U))));
        tracep->fullBit(oldp+20221,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x17U))));
        tracep->fullBit(oldp+20222,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x16U))));
        tracep->fullBit(oldp+20223,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x15U))));
        tracep->fullBit(oldp+20224,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x14U))));
        tracep->fullBit(oldp+20225,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x13U))));
        tracep->fullBit(oldp+20226,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x12U))));
        tracep->fullBit(oldp+20227,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x11U))));
        tracep->fullBit(oldp+20228,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x10U))));
        tracep->fullBit(oldp+20229,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0xfU))));
        tracep->fullBit(oldp+20230,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0xeU))));
        tracep->fullBit(oldp+20231,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0xdU))));
        tracep->fullBit(oldp+20232,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0xcU))));
        tracep->fullBit(oldp+20233,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0xbU))));
        tracep->fullBit(oldp+20234,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0xaU))));
        tracep->fullBit(oldp+20235,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 9U))));
        tracep->fullBit(oldp+20236,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 8U))));
        tracep->fullBit(oldp+20237,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 7U))));
        tracep->fullBit(oldp+20238,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 6U))));
        tracep->fullBit(oldp+20239,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 5U))));
        tracep->fullBit(oldp+20240,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 4U))));
        tracep->fullBit(oldp+20241,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 3U))));
        tracep->fullBit(oldp+20242,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 2U))));
        tracep->fullBit(oldp+20243,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 1U))));
        tracep->fullBit(oldp+20244,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data)));
        tracep->fullIData(oldp+20245,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_r_data),32);
        tracep->fullIData(oldp+20246,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA),32);
        tracep->fullQData(oldp+20247,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B),40);
        tracep->fullSData(oldp+20249,((0xffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                  >> 0x10U))),16);
        tracep->fullIData(oldp+20250,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__B),20);
        tracep->fullSData(oldp+20251,((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA)),16);
        tracep->fullIData(oldp+20252,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__B),20);
        tracep->fullCData(oldp+20253,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                >> 0x18U))),8);
        tracep->fullSData(oldp+20254,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
        tracep->fullCData(oldp+20255,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                >> 0x10U))),8);
        tracep->fullSData(oldp+20256,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
        tracep->fullCData(oldp+20257,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                >> 8U))),8);
        tracep->fullSData(oldp+20258,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
        tracep->fullCData(oldp+20259,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA)),8);
        tracep->fullSData(oldp+20260,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
        tracep->fullCData(oldp+20261,((0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA)),4);
        tracep->fullSData(oldp+20262,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20263,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                               >> 4U))),4);
        tracep->fullSData(oldp+20264,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20265,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                               >> 8U))),4);
        tracep->fullSData(oldp+20266,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20267,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                               >> 0xcU))),4);
        tracep->fullSData(oldp+20268,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20269,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                               >> 0x10U))),4);
        tracep->fullSData(oldp+20270,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20271,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                               >> 0x14U))),4);
        tracep->fullSData(oldp+20272,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20273,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                               >> 0x18U))),4);
        tracep->fullSData(oldp+20274,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20275,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                               >> 0x1cU))),4);
        tracep->fullSData(oldp+20276,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullIData(oldp+20277,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA),32);
        tracep->fullQData(oldp+20278,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B),40);
        tracep->fullSData(oldp+20280,((0xffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                  >> 0x10U))),16);
        tracep->fullIData(oldp+20281,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__B),20);
        tracep->fullSData(oldp+20282,((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA)),16);
        tracep->fullIData(oldp+20283,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__B),20);
        tracep->fullCData(oldp+20284,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                >> 0x18U))),8);
        tracep->fullSData(oldp+20285,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
        tracep->fullCData(oldp+20286,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                >> 0x10U))),8);
        tracep->fullSData(oldp+20287,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
        tracep->fullCData(oldp+20288,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                >> 8U))),8);
        tracep->fullSData(oldp+20289,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
        tracep->fullCData(oldp+20290,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA)),8);
        tracep->fullSData(oldp+20291,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
        tracep->fullCData(oldp+20292,((0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA)),4);
        tracep->fullSData(oldp+20293,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20294,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                               >> 4U))),4);
        tracep->fullSData(oldp+20295,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20296,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                               >> 8U))),4);
        tracep->fullSData(oldp+20297,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20298,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                               >> 0xcU))),4);
        tracep->fullSData(oldp+20299,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20300,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                               >> 0x10U))),4);
        tracep->fullSData(oldp+20301,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20302,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                               >> 0x14U))),4);
        tracep->fullSData(oldp+20303,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20304,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                               >> 0x18U))),4);
        tracep->fullSData(oldp+20305,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20306,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                               >> 0x1cU))),4);
        tracep->fullSData(oldp+20307,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullIData(oldp+20308,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data),32);
        tracep->fullBit(oldp+20309,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+20310,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+20311,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+20312,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+20313,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+20314,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+20315,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x19U))));
        tracep->fullBit(oldp+20316,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x18U))));
        tracep->fullBit(oldp+20317,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x17U))));
        tracep->fullBit(oldp+20318,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x16U))));
        tracep->fullBit(oldp+20319,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x15U))));
        tracep->fullBit(oldp+20320,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x14U))));
        tracep->fullBit(oldp+20321,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x13U))));
        tracep->fullBit(oldp+20322,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x12U))));
        tracep->fullBit(oldp+20323,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x11U))));
        tracep->fullBit(oldp+20324,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0x10U))));
        tracep->fullBit(oldp+20325,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0xfU))));
        tracep->fullBit(oldp+20326,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0xeU))));
        tracep->fullBit(oldp+20327,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0xdU))));
        tracep->fullBit(oldp+20328,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0xcU))));
        tracep->fullBit(oldp+20329,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0xbU))));
        tracep->fullBit(oldp+20330,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 0xaU))));
        tracep->fullBit(oldp+20331,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 9U))));
        tracep->fullBit(oldp+20332,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 8U))));
        tracep->fullBit(oldp+20333,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 7U))));
        tracep->fullBit(oldp+20334,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 6U))));
        tracep->fullBit(oldp+20335,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 5U))));
        tracep->fullBit(oldp+20336,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 4U))));
        tracep->fullBit(oldp+20337,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 3U))));
        tracep->fullBit(oldp+20338,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 2U))));
        tracep->fullBit(oldp+20339,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data 
                                           >> 1U))));
        tracep->fullBit(oldp+20340,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data)));
        tracep->fullIData(oldp+20341,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_r_data),32);
        tracep->fullIData(oldp+20342,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA),32);
        tracep->fullQData(oldp+20343,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A),40);
        tracep->fullSData(oldp+20345,((0xffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                  >> 0x10U))),16);
        tracep->fullIData(oldp+20346,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__A),20);
        tracep->fullSData(oldp+20347,((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA)),16);
        tracep->fullIData(oldp+20348,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__A),20);
        tracep->fullCData(oldp+20349,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                >> 0x18U))),8);
        tracep->fullSData(oldp+20350,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
        tracep->fullCData(oldp+20351,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                >> 0x10U))),8);
        tracep->fullSData(oldp+20352,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
        tracep->fullCData(oldp+20353,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                >> 8U))),8);
        tracep->fullSData(oldp+20354,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
        tracep->fullCData(oldp+20355,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA)),8);
        tracep->fullSData(oldp+20356,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
        tracep->fullCData(oldp+20357,((0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA)),4);
        tracep->fullSData(oldp+20358,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20359,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                               >> 4U))),4);
        tracep->fullSData(oldp+20360,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20361,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                               >> 8U))),4);
        tracep->fullSData(oldp+20362,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20363,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                               >> 0xcU))),4);
        tracep->fullSData(oldp+20364,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20365,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                               >> 0x10U))),4);
        tracep->fullSData(oldp+20366,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20367,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                               >> 0x14U))),4);
        tracep->fullSData(oldp+20368,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20369,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                               >> 0x18U))),4);
        tracep->fullSData(oldp+20370,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20371,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                               >> 0x1cU))),4);
        tracep->fullSData(oldp+20372,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullIData(oldp+20373,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data),32);
        tracep->fullBit(oldp+20374,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+20375,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+20376,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+20377,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+20378,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+20379,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+20380,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x19U))));
        tracep->fullBit(oldp+20381,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x18U))));
        tracep->fullBit(oldp+20382,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x17U))));
        tracep->fullBit(oldp+20383,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x16U))));
        tracep->fullBit(oldp+20384,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x15U))));
        tracep->fullBit(oldp+20385,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x14U))));
        tracep->fullBit(oldp+20386,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x13U))));
        tracep->fullBit(oldp+20387,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x12U))));
        tracep->fullBit(oldp+20388,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x11U))));
        tracep->fullBit(oldp+20389,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0x10U))));
        tracep->fullBit(oldp+20390,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0xfU))));
        tracep->fullBit(oldp+20391,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0xeU))));
        tracep->fullBit(oldp+20392,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0xdU))));
        tracep->fullBit(oldp+20393,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0xcU))));
        tracep->fullBit(oldp+20394,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0xbU))));
        tracep->fullBit(oldp+20395,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 0xaU))));
        tracep->fullBit(oldp+20396,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 9U))));
        tracep->fullBit(oldp+20397,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 8U))));
        tracep->fullBit(oldp+20398,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 7U))));
        tracep->fullBit(oldp+20399,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 6U))));
        tracep->fullBit(oldp+20400,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 5U))));
        tracep->fullBit(oldp+20401,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 4U))));
        tracep->fullBit(oldp+20402,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 3U))));
        tracep->fullBit(oldp+20403,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 2U))));
        tracep->fullBit(oldp+20404,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data 
                                           >> 1U))));
        tracep->fullBit(oldp+20405,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data)));
        tracep->fullIData(oldp+20406,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_r_data),32);
        tracep->fullIData(oldp+20407,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA),32);
        tracep->fullQData(oldp+20408,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A),40);
        tracep->fullSData(oldp+20410,((0xffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                  >> 0x10U))),16);
        tracep->fullIData(oldp+20411,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__A),20);
        tracep->fullSData(oldp+20412,((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA)),16);
        tracep->fullIData(oldp+20413,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__A),20);
        tracep->fullCData(oldp+20414,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                >> 0x18U))),8);
        tracep->fullSData(oldp+20415,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
        tracep->fullCData(oldp+20416,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                >> 0x10U))),8);
        tracep->fullSData(oldp+20417,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
        tracep->fullCData(oldp+20418,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                >> 8U))),8);
        tracep->fullSData(oldp+20419,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
        tracep->fullCData(oldp+20420,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA)),8);
        tracep->fullSData(oldp+20421,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__A),12);
        tracep->fullCData(oldp+20422,((0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA)),4);
        tracep->fullSData(oldp+20423,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20424,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                               >> 4U))),4);
        tracep->fullSData(oldp+20425,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20426,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                               >> 8U))),4);
        tracep->fullSData(oldp+20427,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20428,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                               >> 0xcU))),4);
        tracep->fullSData(oldp+20429,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20430,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                               >> 0x10U))),4);
        tracep->fullSData(oldp+20431,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20432,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                               >> 0x14U))),4);
        tracep->fullSData(oldp+20433,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20434,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                               >> 0x18U))),4);
        tracep->fullSData(oldp+20435,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullCData(oldp+20436,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                               >> 0x1cU))),4);
        tracep->fullSData(oldp+20437,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__A),10);
        tracep->fullIData(oldp+20438,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data),32);
        tracep->fullBit(oldp+20439,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+20440,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+20441,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+20442,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+20443,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+20444,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+20445,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x19U))));
        tracep->fullBit(oldp+20446,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x18U))));
        tracep->fullBit(oldp+20447,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x17U))));
        tracep->fullBit(oldp+20448,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x16U))));
        tracep->fullBit(oldp+20449,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x15U))));
        tracep->fullBit(oldp+20450,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x14U))));
        tracep->fullBit(oldp+20451,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x13U))));
        tracep->fullBit(oldp+20452,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x12U))));
        tracep->fullBit(oldp+20453,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x11U))));
        tracep->fullBit(oldp+20454,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0x10U))));
        tracep->fullBit(oldp+20455,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0xfU))));
        tracep->fullBit(oldp+20456,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0xeU))));
        tracep->fullBit(oldp+20457,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0xdU))));
        tracep->fullBit(oldp+20458,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0xcU))));
        tracep->fullBit(oldp+20459,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0xbU))));
        tracep->fullBit(oldp+20460,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 0xaU))));
        tracep->fullBit(oldp+20461,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 9U))));
        tracep->fullBit(oldp+20462,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 8U))));
        tracep->fullBit(oldp+20463,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 7U))));
        tracep->fullBit(oldp+20464,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 6U))));
        tracep->fullBit(oldp+20465,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 5U))));
        tracep->fullBit(oldp+20466,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 4U))));
        tracep->fullBit(oldp+20467,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 3U))));
        tracep->fullBit(oldp+20468,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 2U))));
        tracep->fullBit(oldp+20469,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data 
                                           >> 1U))));
        tracep->fullBit(oldp+20470,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data)));
        tracep->fullIData(oldp+20471,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_r_data),32);
        tracep->fullIData(oldp+20472,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA),32);
        tracep->fullQData(oldp+20473,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B),40);
        tracep->fullSData(oldp+20475,((0xffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                  >> 0x10U))),16);
        tracep->fullIData(oldp+20476,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__B),20);
        tracep->fullSData(oldp+20477,((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA)),16);
        tracep->fullIData(oldp+20478,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__B),20);
        tracep->fullCData(oldp+20479,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                >> 0x18U))),8);
        tracep->fullSData(oldp+20480,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
        tracep->fullCData(oldp+20481,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                >> 0x10U))),8);
        tracep->fullSData(oldp+20482,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
        tracep->fullCData(oldp+20483,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                >> 8U))),8);
        tracep->fullSData(oldp+20484,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
        tracep->fullCData(oldp+20485,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA)),8);
        tracep->fullSData(oldp+20486,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
        tracep->fullCData(oldp+20487,((0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA)),4);
        tracep->fullSData(oldp+20488,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20489,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                               >> 4U))),4);
        tracep->fullSData(oldp+20490,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20491,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                               >> 8U))),4);
        tracep->fullSData(oldp+20492,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20493,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                               >> 0xcU))),4);
        tracep->fullSData(oldp+20494,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20495,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                               >> 0x10U))),4);
        tracep->fullSData(oldp+20496,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20497,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                               >> 0x14U))),4);
        tracep->fullSData(oldp+20498,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20499,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                               >> 0x18U))),4);
        tracep->fullSData(oldp+20500,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20501,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                               >> 0x1cU))),4);
        tracep->fullSData(oldp+20502,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullIData(oldp+20503,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA),32);
        tracep->fullQData(oldp+20504,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B),40);
        tracep->fullSData(oldp+20506,((0xffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                  >> 0x10U))),16);
        tracep->fullIData(oldp+20507,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__B),20);
        tracep->fullSData(oldp+20508,((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA)),16);
        tracep->fullIData(oldp+20509,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT____Vcellinp__U_DW02_mac__B),20);
        tracep->fullCData(oldp+20510,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                >> 0x18U))),8);
        tracep->fullSData(oldp+20511,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
        tracep->fullCData(oldp+20512,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                >> 0x10U))),8);
        tracep->fullSData(oldp+20513,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
        tracep->fullCData(oldp+20514,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                >> 8U))),8);
        tracep->fullSData(oldp+20515,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
        tracep->fullCData(oldp+20516,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA)),8);
        tracep->fullSData(oldp+20517,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT____Vcellinp__U_DW02_mac__B),12);
        tracep->fullCData(oldp+20518,((0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA)),4);
        tracep->fullSData(oldp+20519,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20520,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                               >> 4U))),4);
        tracep->fullSData(oldp+20521,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20522,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                               >> 8U))),4);
        tracep->fullSData(oldp+20523,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20524,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                               >> 0xcU))),4);
        tracep->fullSData(oldp+20525,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20526,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                               >> 0x10U))),4);
        tracep->fullSData(oldp+20527,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20528,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                               >> 0x14U))),4);
        tracep->fullSData(oldp+20529,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20530,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                               >> 0x18U))),4);
        tracep->fullSData(oldp+20531,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullCData(oldp+20532,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                               >> 0x1cU))),4);
        tracep->fullSData(oldp+20533,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT____Vcellinp__U_DW02_mac__B),10);
        tracep->fullBit(oldp+20534,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_start));
        tracep->fullBit(oldp+20535,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_stop));
        tracep->fullBit(oldp+20536,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_arm));
        tracep->fullBit(oldp+20537,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_update));
        tracep->fullCData(oldp+20538,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_in_sel),8);
        tracep->fullCData(oldp+20539,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_in_mode),3);
        tracep->fullCData(oldp+20540,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_presc),8);
        tracep->fullCData(oldp+20541,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch0_mode),3);
        tracep->fullSData(oldp+20542,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch0_th),16);
        tracep->fullCData(oldp+20543,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch1_mode),3);
        tracep->fullSData(oldp+20544,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch1_th),16);
        tracep->fullCData(oldp+20545,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch2_mode),3);
        tracep->fullSData(oldp+20546,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch2_th),16);
        tracep->fullCData(oldp+20547,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch3_mode),3);
        tracep->fullSData(oldp+20548,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch3_th),16);
        tracep->fullBit(oldp+20549,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_start));
        tracep->fullBit(oldp+20550,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_stop));
        tracep->fullBit(oldp+20551,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_arm));
        tracep->fullBit(oldp+20552,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_update));
        tracep->fullCData(oldp+20553,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_in_sel),8);
        tracep->fullCData(oldp+20554,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_in_mode),3);
        tracep->fullCData(oldp+20555,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_presc),8);
        tracep->fullCData(oldp+20556,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch0_mode),3);
        tracep->fullSData(oldp+20557,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch0_th),16);
        tracep->fullCData(oldp+20558,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch1_mode),3);
        tracep->fullSData(oldp+20559,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch1_th),16);
        tracep->fullCData(oldp+20560,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch2_mode),3);
        tracep->fullSData(oldp+20561,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch2_th),16);
        tracep->fullCData(oldp+20562,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch3_mode),3);
        tracep->fullSData(oldp+20563,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch3_th),16);
        tracep->fullBit(oldp+20564,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_start));
        tracep->fullBit(oldp+20565,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_stop));
        tracep->fullBit(oldp+20566,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_arm));
        tracep->fullBit(oldp+20567,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_update));
        tracep->fullCData(oldp+20568,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_in_sel),8);
        tracep->fullCData(oldp+20569,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_in_mode),3);
        tracep->fullCData(oldp+20570,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_presc),8);
        tracep->fullCData(oldp+20571,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch0_mode),3);
        tracep->fullSData(oldp+20572,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch0_th),16);
        tracep->fullCData(oldp+20573,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch1_mode),3);
        tracep->fullSData(oldp+20574,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch1_th),16);
        tracep->fullCData(oldp+20575,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch2_mode),3);
        tracep->fullSData(oldp+20576,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch2_th),16);
        tracep->fullCData(oldp+20577,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch3_mode),3);
        tracep->fullSData(oldp+20578,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch3_th),16);
        tracep->fullBit(oldp+20579,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_start));
        tracep->fullBit(oldp+20580,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_stop));
        tracep->fullBit(oldp+20581,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_arm));
        tracep->fullBit(oldp+20582,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_update));
        tracep->fullCData(oldp+20583,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_in_sel),8);
        tracep->fullCData(oldp+20584,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_in_mode),3);
        tracep->fullCData(oldp+20585,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_presc),8);
        tracep->fullCData(oldp+20586,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch0_mode),3);
        tracep->fullSData(oldp+20587,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch0_th),16);
        tracep->fullCData(oldp+20588,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch1_mode),3);
        tracep->fullSData(oldp+20589,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch1_th),16);
        tracep->fullCData(oldp+20590,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch2_mode),3);
        tracep->fullSData(oldp+20591,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch2_th),16);
        tracep->fullCData(oldp+20592,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch3_mode),3);
        tracep->fullSData(oldp+20593,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch3_th),16);
        tracep->fullBit(oldp+20594,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_in_clk));
        tracep->fullBit(oldp+20595,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_in_clk));
        tracep->fullBit(oldp+20596,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_in_clk));
        tracep->fullBit(oldp+20597,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_in_clk));
        tracep->fullQData(oldp+20598,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__s_timer0_signal),48);
        tracep->fullQData(oldp+20600,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__s_timer1_signal),48);
        tracep->fullQData(oldp+20602,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__s_timer2_signal),48);
        tracep->fullQData(oldp+20604,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__s_timer3_signal),48);
        tracep->fullBit(oldp+20606,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__s_int_evnt));
        tracep->fullBit(oldp+20607,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__s_int_sig));
        tracep->fullBit(oldp+20608,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__s_int_evnt));
        tracep->fullBit(oldp+20609,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__s_int_sig));
        tracep->fullBit(oldp+20610,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__s_int_evnt));
        tracep->fullBit(oldp+20611,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__s_int_sig));
        tracep->fullBit(oldp+20612,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__s_int_evnt));
        tracep->fullBit(oldp+20613,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__s_int_sig));
        tracep->fullCData(oldp+20614,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_uart_status),2);
        tracep->fullBit(oldp+20615,((1U & (~ (IData)(
                                                     (0U 
                                                      != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__empty)))))));
        tracep->fullBit(oldp+20616,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_data_rx_dc_valid));
        tracep->fullCData(oldp+20617,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data),8);
        tracep->fullCData(oldp+20618,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer),4);
        tracep->fullCData(oldp+20619,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),2);
        tracep->fullCData(oldp+20620,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__empty),4);
        tracep->fullCData(oldp+20621,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__NS),3);
        tracep->fullBit(oldp+20622,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__sampleData));
        tracep->fullCData(oldp+20623,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data_next),8);
        tracep->fullBit(oldp+20624,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_sample_data));
        tracep->fullBit(oldp+20625,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__r_input_reg));
        tracep->fullBit(oldp+20626,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__r_input_reg));
        tracep->fullBit(oldp+20627,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__r_input_reg));
        tracep->fullBit(oldp+20628,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_err_rx_overflow));
        tracep->fullBit(oldp+20629,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_rx_char_event));
        tracep->fullBit(oldp+20630,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable));
        tracep->fullCData(oldp+20631,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_uart_status),2);
        tracep->fullBit(oldp+20632,((1U & (~ (IData)(
                                                     (0U 
                                                      != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__empty)))))));
        tracep->fullBit(oldp+20633,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_data_rx_dc_valid));
        tracep->fullCData(oldp+20634,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data),8);
        tracep->fullCData(oldp+20635,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__read_pointer),4);
        tracep->fullCData(oldp+20636,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),2);
        tracep->fullCData(oldp+20637,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__empty),4);
        tracep->fullCData(oldp+20638,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__NS),3);
        tracep->fullBit(oldp+20639,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__sampleData));
        tracep->fullCData(oldp+20640,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_data_next),8);
        tracep->fullBit(oldp+20641,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_sample_data));
        tracep->fullBit(oldp+20642,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__r_input_reg));
        tracep->fullBit(oldp+20643,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__r_input_reg));
        tracep->fullBit(oldp+20644,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__r_input_reg));
        tracep->fullBit(oldp+20645,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_err_rx_overflow));
        tracep->fullBit(oldp+20646,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_rx_char_event));
        tracep->fullBit(oldp+20647,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable));
        tracep->fullBit(oldp+20648,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__udma_tx_valid_flush));
        tracep->fullCData(oldp+20649,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__s_r_pix),8);
        tracep->fullSData(oldp+20650,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__s_data_filter_shift),16);
        tracep->fullBit(oldp+20651,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_enable));
        tracep->fullCData(oldp+20652,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__write_token),8);
        tracep->fullCData(oldp+20653,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer),8);
        tracep->fullCData(oldp+20654,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),3);
        tracep->fullCData(oldp+20655,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__write_token),4);
        tracep->fullCData(oldp+20656,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer),4);
        tracep->fullCData(oldp+20657,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),2);
        tracep->fullCData(oldp+20658,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__write_token),4);
        tracep->fullCData(oldp+20659,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer),4);
        tracep->fullCData(oldp+20660,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),2);
        tracep->fullBit(oldp+20661,((1U & (~ (IData)(
                                                     (0U 
                                                      != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))));
        tracep->fullCData(oldp+20662,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer),4);
        tracep->fullCData(oldp+20663,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),2);
        tracep->fullCData(oldp+20664,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty),4);
        tracep->fullCData(oldp+20665,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__write_token),4);
        tracep->fullCData(oldp+20666,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer),4);
        tracep->fullCData(oldp+20667,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),2);
        tracep->fullBit(oldp+20668,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode));
        tracep->fullBit(oldp+20669,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_div));
        tracep->fullBit(oldp+20670,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_rpt));
        tracep->fullBit(oldp+20671,((1U & (~ (IData)(
                                                     (0U 
                                                      != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))));
        tracep->fullCData(oldp+20672,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__read_pointer),4);
        tracep->fullCData(oldp+20673,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),2);
        tracep->fullCData(oldp+20674,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty),4);
        tracep->fullCData(oldp+20675,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__write_token),4);
        tracep->fullCData(oldp+20676,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer),4);
        tracep->fullCData(oldp+20677,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),2);
        tracep->fullBit(oldp+20678,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode));
        tracep->fullBit(oldp+20679,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_div));
        tracep->fullBit(oldp+20680,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_rpt));
        tracep->fullWData(oldp+20681,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o),288);
        tracep->fullSData(oldp+20690,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid),9);
        tracep->fullCData(oldp+20691,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid),2);
        tracep->fullQData(oldp+20692,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_udmacore__tx_ext_data_o),64);
        tracep->fullQData(oldp+20694,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream),38);
        tracep->fullIData(oldp+20696,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream)),32);
        tracep->fullBit(oldp+20697,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream 
                                                   >> 0x22U)))));
        tracep->fullCData(oldp+20698,((3U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream 
                                                     >> 0x20U)))),2);
        tracep->fullBit(oldp+20699,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream 
                                                   >> 0x25U)))));
        tracep->fullBit(oldp+20700,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream 
                                                   >> 0x24U)))));
        tracep->fullBit(oldp+20701,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_ready_demux));
        tracep->fullBit(oldp+20702,((1U & (~ (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream 
                                                      >> 0x22U))))));
        tracep->fullIData(oldp+20703,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[0U]),32);
        tracep->fullBit(oldp+20704,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid))));
        tracep->fullCData(oldp+20705,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[0U])),8);
        tracep->fullIData(oldp+20706,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[1U]),32);
        tracep->fullBit(oldp+20707,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid) 
                                           >> 1U))));
        tracep->fullCData(oldp+20708,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[1U])),8);
        tracep->fullIData(oldp+20709,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[4U]),32);
        tracep->fullBit(oldp+20710,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid) 
                                           >> 4U))));
        tracep->fullIData(oldp+20711,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[2U]),32);
        tracep->fullBit(oldp+20712,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid) 
                                           >> 2U))));
        tracep->fullIData(oldp+20713,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[5U]),32);
        tracep->fullBit(oldp+20714,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid) 
                                           >> 5U))));
        tracep->fullIData(oldp+20715,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[3U]),32);
        tracep->fullBit(oldp+20716,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid) 
                                           >> 3U))));
        tracep->fullCData(oldp+20717,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[6U])),8);
        tracep->fullBit(oldp+20718,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid) 
                                           >> 6U))));
        tracep->fullCData(oldp+20719,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[7U])),8);
        tracep->fullBit(oldp+20720,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid) 
                                           >> 7U))));
        tracep->fullIData(oldp+20721,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_data_o[8U]),32);
        tracep->fullBit(oldp+20722,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_valid) 
                                           >> 8U))));
        tracep->fullBit(oldp+20723,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid))));
        tracep->fullIData(oldp+20724,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_udmacore__tx_ext_data_o)),32);
        tracep->fullBit(oldp+20725,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_valid) 
                                           >> 1U))));
        tracep->fullIData(oldp+20726,((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_udmacore__tx_ext_data_o 
                                               >> 0x20U))),32);
        tracep->fullCData(oldp+20727,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en),8);
        tracep->fullBit(oldp+20728,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_en));
        tracep->fullIData(oldp+20729,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_addresses),19);
        tracep->fullIData(oldp+20730,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_counters),20);
        tracep->fullCData(oldp+20731,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_stream),2);
        tracep->fullBit(oldp+20732,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_stream_id));
        tracep->fullBit(oldp+20733,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_event));
        tracep->fullBit(oldp+20734,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_ch_en));
        tracep->fullBit(oldp+20735,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_sot));
        tracep->fullBit(oldp+20736,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_pending_en));
        tracep->fullBit(oldp+20737,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_en));
        tracep->fullIData(oldp+20738,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_addresses),19);
        tracep->fullIData(oldp+20739,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_counters),20);
        tracep->fullCData(oldp+20740,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_stream),2);
        tracep->fullBit(oldp+20741,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_stream_id));
        tracep->fullBit(oldp+20742,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_event));
        tracep->fullBit(oldp+20743,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_ch_en));
        tracep->fullBit(oldp+20744,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_sot));
        tracep->fullBit(oldp+20745,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_pending_en));
        tracep->fullBit(oldp+20746,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_en));
        tracep->fullIData(oldp+20747,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_addresses),19);
        tracep->fullIData(oldp+20748,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_counters),20);
        tracep->fullCData(oldp+20749,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_stream),2);
        tracep->fullBit(oldp+20750,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_stream_id));
        tracep->fullBit(oldp+20751,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_event));
        tracep->fullBit(oldp+20752,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_ch_en));
        tracep->fullBit(oldp+20753,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_sot));
        tracep->fullBit(oldp+20754,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_pending_en));
        tracep->fullBit(oldp+20755,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_en));
        tracep->fullIData(oldp+20756,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_addresses),19);
        tracep->fullIData(oldp+20757,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_counters),20);
        tracep->fullCData(oldp+20758,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_stream),2);
        tracep->fullBit(oldp+20759,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_stream_id));
        tracep->fullBit(oldp+20760,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_event));
        tracep->fullBit(oldp+20761,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_ch_en));
        tracep->fullBit(oldp+20762,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_sot));
        tracep->fullBit(oldp+20763,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_pending_en));
        tracep->fullBit(oldp+20764,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_en));
        tracep->fullIData(oldp+20765,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_addresses),19);
        tracep->fullIData(oldp+20766,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_counters),20);
        tracep->fullCData(oldp+20767,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_stream),2);
        tracep->fullBit(oldp+20768,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_stream_id));
        tracep->fullBit(oldp+20769,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_event));
        tracep->fullBit(oldp+20770,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_ch_en));
        tracep->fullBit(oldp+20771,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_sot));
        tracep->fullBit(oldp+20772,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_pending_en));
        tracep->fullBit(oldp+20773,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_en));
        tracep->fullIData(oldp+20774,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_addresses),19);
        tracep->fullIData(oldp+20775,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_counters),20);
        tracep->fullCData(oldp+20776,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_stream),2);
        tracep->fullBit(oldp+20777,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_stream_id));
        tracep->fullBit(oldp+20778,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_event));
        tracep->fullBit(oldp+20779,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_ch_en));
        tracep->fullBit(oldp+20780,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_sot));
        tracep->fullBit(oldp+20781,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_pending_en));
        tracep->fullBit(oldp+20782,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_en));
        tracep->fullIData(oldp+20783,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_addresses),19);
        tracep->fullIData(oldp+20784,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_counters),20);
        tracep->fullCData(oldp+20785,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_stream),2);
        tracep->fullBit(oldp+20786,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_stream_id));
        tracep->fullBit(oldp+20787,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_event));
        tracep->fullBit(oldp+20788,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_ch_en));
        tracep->fullBit(oldp+20789,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_sot));
        tracep->fullBit(oldp+20790,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_pending_en));
        tracep->fullBit(oldp+20791,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_en));
        tracep->fullIData(oldp+20792,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_addresses),19);
        tracep->fullIData(oldp+20793,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_counters),20);
        tracep->fullCData(oldp+20794,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_stream),2);
        tracep->fullBit(oldp+20795,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_stream_id));
        tracep->fullBit(oldp+20796,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_event));
        tracep->fullBit(oldp+20797,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_ch_en));
        tracep->fullBit(oldp+20798,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_sot));
        tracep->fullBit(oldp+20799,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_pending_en));
        tracep->fullBit(oldp+20800,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en))));
        tracep->fullBit(oldp+20801,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                           >> 1U))));
        tracep->fullBit(oldp+20802,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                           >> 2U))));
        tracep->fullBit(oldp+20803,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                           >> 3U))));
        tracep->fullBit(oldp+20804,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                           >> 4U))));
        tracep->fullBit(oldp+20805,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                           >> 5U))));
        tracep->fullBit(oldp+20806,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                           >> 6U))));
        tracep->fullBit(oldp+20807,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en) 
                                           >> 7U))));
        tracep->fullBit(oldp+20808,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+20809,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+20810,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+20811,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+20812,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+20813,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+20814,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+20815,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+20816,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+20817,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+20818,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+20819,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+20820,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_fsm_cs) 
                                           >> 2U))));
        tracep->fullIData(oldp+20821,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_misaligned_ex)
                                        ? (0xfffffffcU 
                                           & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                        : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)),32);
        tracep->fullIData(oldp+20822,(((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__wdata_offset))
                                        ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__wdata_offset))
                                            ? ((0xff000000U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_c_ex 
                                                   << 0x18U)) 
                                               | (0xffffffU 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_c_ex 
                                                     >> 8U)))
                                            : ((0xffff0000U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_c_ex 
                                                   << 0x10U)) 
                                               | (0xffffU 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_c_ex 
                                                     >> 0x10U))))
                                        : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__wdata_offset))
                                            ? ((0xffffff00U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_c_ex 
                                                   << 8U)) 
                                               | (0xffU 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_c_ex 
                                                     >> 0x18U)))
                                            : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_c_ex))),32);
        tracep->fullBit(oldp+20823,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__trans_valid));
        tracep->fullBit(oldp+20824,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_we_ex));
        tracep->fullCData(oldp+20825,(((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_type_ex))
                                        ? ((2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                            ? ((1U 
                                                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                ? 8U
                                                : 4U)
                                            : ((1U 
                                                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                ? 2U
                                                : 1U))
                                        : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_type_ex))
                                            ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_misaligned_ex)
                                                ? 1U
                                                : (
                                                   (2U 
                                                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                    ? 
                                                   ((1U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                     ? 8U
                                                     : 0xcU)
                                                    : 
                                                   ((1U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                     ? 6U
                                                     : 3U)))
                                            : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_misaligned_ex)
                                                ? (
                                                   (2U 
                                                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                    ? 
                                                   ((1U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                     ? 7U
                                                     : 3U)
                                                    : 
                                                   ((1U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                     ? 1U
                                                     : 0U))
                                                : (
                                                   (2U 
                                                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                    ? 
                                                   ((1U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                     ? 8U
                                                     : 0xcU)
                                                    : 
                                                   ((1U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int)
                                                     ? 0xeU
                                                     : 0xfU)))))),4);
        tracep->fullSData(oldp+20826,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__apu_flags_ex),15);
        tracep->fullBit(oldp+20827,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_fsm_cs))));
        tracep->fullBit(oldp+20828,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_fsm_cs) 
                                           >> 1U))));
        tracep->fullCData(oldp+20829,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_atop_ex),6);
        tracep->fullBit(oldp+20830,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_valid_id));
        tracep->fullIData(oldp+20831,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id),32);
        tracep->fullBit(oldp+20832,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__is_compressed_id));
        tracep->fullBit(oldp+20833,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__illegal_c_insn_id));
        tracep->fullBit(oldp+20834,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__is_fetch_failed_id));
        tracep->fullIData(oldp+20835,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__aligner_i__DOT__pc_q),32);
        tracep->fullIData(oldp+20836,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__pc_id),32);
        tracep->fullBit(oldp+20837,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__useincr_addr_ex));
        tracep->fullBit(oldp+20838,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_misaligned));
        tracep->fullBit(oldp+20839,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_multicycle));
        tracep->fullIData(oldp+20840,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__jump_target),32);
        tracep->fullIData(oldp+20841,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_c_ex),32);
        tracep->fullBit(oldp+20842,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__branch_in_ex));
        tracep->fullBit(oldp+20843,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
                                           >> 3U))));
        tracep->fullBit(oldp+20844,(((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__cnt_q)) 
                                     | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__trans_valid))));
        tracep->fullIData(oldp+20845,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__pc_ex),32);
        tracep->fullBit(oldp+20846,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_en_ex));
        tracep->fullCData(oldp+20847,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex),7);
        tracep->fullIData(oldp+20848,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex),32);
        tracep->fullIData(oldp+20849,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex),32);
        tracep->fullCData(oldp+20850,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__bmask_a_ex),5);
        tracep->fullCData(oldp+20851,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__bmask_b_ex),5);
        tracep->fullCData(oldp+20852,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__imm_vec_ext_ex),2);
        tracep->fullCData(oldp+20853,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_vec_mode_ex),2);
        tracep->fullBit(oldp+20854,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_is_clpx_ex));
        tracep->fullBit(oldp+20855,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_is_subrot_ex));
        tracep->fullCData(oldp+20856,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_clpx_shift_ex),2);
        tracep->fullCData(oldp+20857,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operator_ex),3);
        tracep->fullIData(oldp+20858,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_a_ex),32);
        tracep->fullIData(oldp+20859,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_b_ex),32);
        tracep->fullIData(oldp+20860,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_c_ex),32);
        tracep->fullBit(oldp+20861,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_en_ex));
        tracep->fullBit(oldp+20862,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_sel_subword_ex));
        tracep->fullCData(oldp+20863,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_signed_mode_ex),2);
        tracep->fullCData(oldp+20864,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_imm_ex),5);
        tracep->fullIData(oldp+20865,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_a_ex),32);
        tracep->fullIData(oldp+20866,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_b_ex),32);
        tracep->fullIData(oldp+20867,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_c_ex),32);
        tracep->fullCData(oldp+20868,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_signed_ex),2);
        tracep->fullBit(oldp+20869,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_is_clpx_ex));
        tracep->fullCData(oldp+20870,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_clpx_shift_ex),2);
        tracep->fullBit(oldp+20871,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__apu_en_ex));
        tracep->fullCData(oldp+20872,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__apu_op_ex),6);
        tracep->fullCData(oldp+20873,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__apu_lat_ex),2);
        tracep->fullWData(oldp+20874,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT____Vcellout__id_stage_i__apu_operands_ex_o),96);
        tracep->fullCData(oldp+20877,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__apu_waddr_ex),6);
        tracep->fullCData(oldp+20878,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_waddr_ex),6);
        tracep->fullBit(oldp+20879,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_we_ex));
        tracep->fullCData(oldp+20880,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__regfile_waddr_lsu),6);
        tracep->fullBit(oldp+20881,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_we_wb));
        tracep->fullCData(oldp+20882,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_alu_waddr_ex),6);
        tracep->fullBit(oldp+20883,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_alu_we_ex));
        tracep->fullBit(oldp+20884,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_alu_we_fw));
        tracep->fullBit(oldp+20885,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_access_ex));
        tracep->fullCData(oldp+20886,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_op_ex),2);
        tracep->fullIData(oldp+20887,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mtvec_q),24);
        tracep->fullCData(oldp+20888,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mtvec_mode_q),2);
        tracep->fullSData(oldp+20889,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_addr_int),12);
        tracep->fullCData(oldp+20890,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_type_ex),2);
        tracep->fullCData(oldp+20891,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_sign_ext_ex),2);
        tracep->fullCData(oldp+20892,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_reg_offset_ex),2);
        tracep->fullBit(oldp+20893,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_req_ex));
        tracep->fullBit(oldp+20894,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_load_event_ex));
        tracep->fullBit(oldp+20895,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_misaligned_ex));
        tracep->fullBit(oldp+20896,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_load_event_ex) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__trans_valid))));
        tracep->fullBit(oldp+20897,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_req_int));
        tracep->fullBit(oldp+20898,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mstatus_q) 
                                            >> 5U) 
                                           & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dcsr_q 
                                                  >> 2U) 
                                                 & (~ 
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dcsr_q 
                                                     >> 0xbU))))))));
        tracep->fullBit(oldp+20899,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mstatus_q) 
                                            >> 6U) 
                                           & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dcsr_q 
                                                  >> 2U) 
                                                 & (~ 
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dcsr_q 
                                                     >> 0xbU))))))));
        tracep->fullIData(oldp+20900,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mepc_q),32);
        tracep->fullIData(oldp+20901,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__depc_q),32);
        tracep->fullIData(oldp+20902,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mie_bypass),32);
        tracep->fullIData(oldp+20903,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_q),32);
        tracep->fullBit(oldp+20904,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q));
        tracep->fullBit(oldp+20905,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dcsr_q 
                                           >> 2U))));
        tracep->fullBit(oldp+20906,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dcsr_q 
                                           >> 0xfU))));
        tracep->fullBit(oldp+20907,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dcsr_q 
                                           >> 0xcU))));
        tracep->fullBit(oldp+20908,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__trigger_match));
        tracep->fullBit(oldp+20909,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_minstret));
        tracep->fullBit(oldp+20910,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_load));
        tracep->fullBit(oldp+20911,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_store));
        tracep->fullBit(oldp+20912,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_jump));
        tracep->fullBit(oldp+20913,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_branch));
        tracep->fullBit(oldp+20914,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_branch_taken));
        tracep->fullBit(oldp+20915,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_compressed));
        tracep->fullBit(oldp+20916,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_jr_stall));
        tracep->fullBit(oldp+20917,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_imiss));
        tracep->fullBit(oldp+20918,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_ld_stall));
        tracep->fullBit(oldp+20919,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mhpmevent_pipe_stall));
        tracep->fullBit(oldp+20920,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__state_q)))));
        tracep->fullCData(oldp+20921,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__status_cnt_q),2);
        tracep->fullIData(oldp+20922,((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__mem_q 
                                               >> (0x3fU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__read_pointer_q) 
                                                      << 5U))))),32);
        tracep->fullBit(oldp+20923,((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__status_cnt_q))));
        tracep->fullBit(oldp+20924,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__prefetch_controller_i__DOT__state_q));
        tracep->fullCData(oldp+20925,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__prefetch_controller_i__DOT__cnt_q),2);
        tracep->fullCData(oldp+20926,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__prefetch_controller_i__DOT__flush_cnt_q),2);
        tracep->fullIData(oldp+20927,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__prefetch_controller_i__DOT__trans_addr_q),32);
        tracep->fullIData(oldp+20928,(((IData)(4U) 
                                       + (0xfffffffcU 
                                          & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__prefetch_controller_i__DOT__trans_addr_q))),32);
        tracep->fullBit(oldp+20929,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__status_cnt_q))));
        tracep->fullBit(oldp+20930,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__status_cnt_q))));
        tracep->fullBit(oldp+20931,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__read_pointer_q));
        tracep->fullBit(oldp+20932,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__write_pointer_q));
        tracep->fullQData(oldp+20933,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__mem_q),64);
        tracep->fullBit(oldp+20935,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__obi_we_o));
        tracep->fullCData(oldp+20936,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__obi_be_o),4);
        tracep->fullIData(oldp+20937,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__obi_wdata_o),32);
        tracep->fullCData(oldp+20938,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__obi_atop_o),6);
        tracep->fullBit(oldp+20939,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__state_q));
        tracep->fullIData(oldp+20940,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__gen_no_trans_stable__DOT__obi_addr_q),32);
        tracep->fullBit(oldp+20941,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__gen_no_trans_stable__DOT__obi_we_q));
        tracep->fullCData(oldp+20942,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__gen_no_trans_stable__DOT__obi_be_q),4);
        tracep->fullIData(oldp+20943,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__gen_no_trans_stable__DOT__obi_wdata_q),32);
        tracep->fullCData(oldp+20944,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__gen_no_trans_stable__DOT__obi_atop_q),6);
        tracep->fullCData(oldp+20945,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__aligner_i__DOT__state),3);
        tracep->fullSData(oldp+20946,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__aligner_i__DOT__r_instr_h),16);
        tracep->fullIData(oldp+20947,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__aligner_i__DOT__hwlp_addr_q),32);
        tracep->fullIData(oldp+20948,(((IData)(4U) 
                                       + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__aligner_i__DOT__pc_q)),32);
        tracep->fullIData(oldp+20949,(((IData)(2U) 
                                       + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__aligner_i__DOT__pc_q)),32);
        tracep->fullBit(oldp+20950,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__aligner_i__DOT__aligner_ready_q));
        tracep->fullBit(oldp+20951,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__aligner_i__DOT__hwlp_update_pc_q));
        tracep->fullBit(oldp+20952,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__ebrk_insn_dec));
        tracep->fullBit(oldp+20953,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__mret_insn_dec));
        tracep->fullBit(oldp+20954,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__uret_insn_dec));
        tracep->fullBit(oldp+20955,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__ecall_insn_dec));
        tracep->fullBit(oldp+20956,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__wfi_insn_dec));
        tracep->fullBit(oldp+20957,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__fencei_insn_dec));
        tracep->fullBit(oldp+20958,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__rega_used_dec));
        tracep->fullBit(oldp+20959,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regb_used_dec));
        tracep->fullBit(oldp+20960,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regc_used_dec));
        tracep->fullBit(oldp+20961,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__branch_taken_ex));
        tracep->fullCData(oldp+20962,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__decoder_i__DOT__ctrl_transfer_insn),2);
        tracep->fullBit(oldp+20963,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__jr_stall));
        tracep->fullBit(oldp+20964,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__csr_access) 
                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__apu_en_ex) 
                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__apu_lat_ex) 
                                           >> 1U)))));
        tracep->fullIData(oldp+20965,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_i_type),32);
        tracep->fullIData(oldp+20966,((0xfffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                 >> 0x14U))),32);
        tracep->fullIData(oldp+20967,(((0xfffff000U 
                                        & ((- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                          >> 0x1fU)))) 
                                           << 0xcU)) 
                                       | ((0xfe0U & 
                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                            >> 0x14U)) 
                                          | (0x1fU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                >> 7U))))),32);
        tracep->fullIData(oldp+20968,(((0xffffe000U 
                                        & ((- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                          >> 0x1fU)))) 
                                           << 0xdU)) 
                                       | ((0x1000U 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                              >> 0x13U)) 
                                          | ((0x800U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                 << 4U)) 
                                             | ((0x7e0U 
                                                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                    >> 0x14U)) 
                                                | (0x1eU 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                      >> 7U))))))),32);
        tracep->fullIData(oldp+20969,((0xfffff000U 
                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id)),32);
        tracep->fullIData(oldp+20970,(((0xfff00000U 
                                        & ((- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                          >> 0x1fU)))) 
                                           << 0x14U)) 
                                       | ((0xff000U 
                                           & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id) 
                                          | ((0x800U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                 >> 9U)) 
                                             | (0x7feU 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                   >> 0x14U)))))),32);
        tracep->fullIData(oldp+20971,((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                >> 0xfU))),32);
        tracep->fullIData(oldp+20972,((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                >> 0x14U))),32);
        tracep->fullIData(oldp+20973,(((0xffffffe0U 
                                        & ((- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                          >> 0x18U)))) 
                                           << 5U)) 
                                       | (0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                   >> 0x14U)))),32);
        tracep->fullIData(oldp+20974,((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                >> 0x19U))),32);
        tracep->fullIData(oldp+20975,(((0xffffffc0U 
                                        & ((- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                          >> 0x18U)))) 
                                           << 6U)) 
                                       | ((0x3eU & 
                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                            >> 0x13U)) 
                                          | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                   >> 0x19U))))),32);
        tracep->fullIData(oldp+20976,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_vu_type),32);
        tracep->fullIData(oldp+20977,(((0x3000000U 
                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                           >> 3U)) 
                                       | ((0x30000U 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                              >> 7U)) 
                                          | ((0x300U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                 >> 0xdU)) 
                                             | ((2U 
                                                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                    >> 0x13U)) 
                                                | (1U 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                      >> 0x19U))))))),32);
        tracep->fullIData(oldp+20978,(((0x10000U & 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                         >> 4U)) | 
                                       (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                              >> 0x19U)))),32);
        tracep->fullIData(oldp+20979,((((IData)(1U) 
                                        << (0x1fU & 
                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                             >> 0x14U))) 
                                       - (IData)(1U))),32);
        tracep->fullIData(oldp+20980,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_a),32);
        tracep->fullBit(oldp+20981,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_sec_q));
        tracep->fullCData(oldp+20982,((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                >> 0xfU))),6);
        tracep->fullCData(oldp+20983,((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                >> 0x14U))),6);
        tracep->fullCData(oldp+20984,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regfile_addr_rc_id),6);
        tracep->fullCData(oldp+20985,((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                >> 7U))),6);
        tracep->fullCData(oldp+20986,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regfile_alu_waddr_id),6);
        tracep->fullBit(oldp+20987,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we));
        tracep->fullIData(oldp+20988,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regfile_data_ra_id),32);
        tracep->fullIData(oldp+20989,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__register_file_i__DOT__mem[
                                      (0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                >> 0x14U))]),32);
        tracep->fullIData(oldp+20990,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__register_file_i__DOT__mem[
                                      (0x1fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regfile_addr_rc_id))]),32);
        tracep->fullCData(oldp+20991,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__alu_op_a_mux_sel),3);
        tracep->fullCData(oldp+20992,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__alu_op_c_mux_sel),2);
        tracep->fullCData(oldp+20993,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regc_mux),2);
        tracep->fullBit(oldp+20994,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_a_mux_sel));
        tracep->fullCData(oldp+20995,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__ctrl_transfer_target_mux_sel),2);
        tracep->fullCData(oldp+20996,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__mult_operator),3);
        tracep->fullCData(oldp+20997,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__mult_signed_mode),2);
        tracep->fullBit(oldp+20998,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regfile_alu_waddr_mux_sel));
        tracep->fullBit(oldp+20999,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__data_we_id));
        tracep->fullCData(oldp+21000,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__data_type_id),2);
        tracep->fullCData(oldp+21001,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__data_sign_ext_id),2);
        tracep->fullBit(oldp+21002,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__csr_access));
        tracep->fullBit(oldp+21003,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__prepost_useincr));
        tracep->fullCData(oldp+21004,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__operand_a_fw_mux_sel),2);
        tracep->fullCData(oldp+21005,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__operand_b_fw_mux_sel),2);
        tracep->fullCData(oldp+21006,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__operand_c_fw_mux_sel),2);
        tracep->fullCData(oldp+21007,((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_vu_type)),2);
        tracep->fullBit(oldp+21008,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__reg_d_ex_is_reg_a_id));
        tracep->fullBit(oldp+21009,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__reg_d_ex_is_reg_b_id));
        tracep->fullBit(oldp+21010,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__reg_d_ex_is_reg_c_id));
        tracep->fullBit(oldp+21011,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__reg_d_wb_is_reg_a_id));
        tracep->fullBit(oldp+21012,(((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__regfile_waddr_lsu) 
                                       == (0x1fU & 
                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                            >> 0x14U))) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regb_used_dec)) 
                                     & (0U != (0x1fU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                  >> 0x14U))))));
        tracep->fullBit(oldp+21013,(((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__regfile_waddr_lsu) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regfile_addr_rc_id)) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regc_used_dec)) 
                                     & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regfile_addr_rc_id)))));
        tracep->fullBit(oldp+21014,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__reg_d_alu_is_reg_a_id));
        tracep->fullBit(oldp+21015,(((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_alu_waddr_ex) 
                                       == (0x1fU & 
                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                            >> 0x14U))) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regb_used_dec)) 
                                     & (0U != (0x1fU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                  >> 0x14U))))));
        tracep->fullBit(oldp+21016,(((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_alu_waddr_ex) 
                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regfile_addr_rc_id)) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regc_used_dec)) 
                                     & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regfile_addr_rc_id)))));
        tracep->fullBit(oldp+21017,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__mret_dec));
        tracep->fullBit(oldp+21018,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__uret_dec));
        tracep->fullBit(oldp+21019,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__dret_dec));
        tracep->fullBit(oldp+21020,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__id_valid_q));
        tracep->fullBit(oldp+21021,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__perf_pipeline_stall));
        tracep->fullWData(oldp+21022,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__register_file_i__DOT__mem),1024);
        tracep->fullIData(oldp+21054,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__register_file_i__DOT__we_a_dec),32);
        tracep->fullIData(oldp+21055,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__register_file_i__DOT__we_b_dec),32);
        tracep->fullBit(oldp+21056,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_mem_we));
        tracep->fullBit(oldp+21057,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__decoder_i__DOT__data_req));
        tracep->fullBit(oldp+21058,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__decoder_i__DOT__alu_en));
        tracep->fullBit(oldp+21059,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en));
        tracep->fullCData(oldp+21060,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs),5);
        tracep->fullCData(oldp+21061,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_fsm_cs),3);
        tracep->fullBit(oldp+21062,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__jump_done_q));
        tracep->fullBit(oldp+21063,((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__decoder_i__DOT__ctrl_transfer_insn))));
        tracep->fullBit(oldp+21064,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__data_err_q));
        tracep->fullBit(oldp+21065,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_q));
        tracep->fullBit(oldp+21066,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_req_entry_q));
        tracep->fullBit(oldp+21067,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_force_wakeup_q));
        tracep->fullBit(oldp+21068,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__regfile_we_lsu));
        tracep->fullBit(oldp+21069,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_ready));
        tracep->fullIData(oldp+21070,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev),32);
        tracep->fullIData(oldp+21071,((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex)),32);
        tracep->fullIData(oldp+21072,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev),32);
        tracep->fullIData(oldp+21073,((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex)),32);
        tracep->fullBit(oldp+21074,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__div_valid));
        tracep->fullIData(oldp+21075,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__bmask),32);
        tracep->fullBit(oldp+21076,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b_negate));
        tracep->fullIData(oldp+21077,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_a),32);
        tracep->fullIData(oldp+21078,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b),32);
        tracep->fullQData(oldp+21079,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a),36);
        tracep->fullQData(oldp+21081,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b),36);
        tracep->fullIData(oldp+21083,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result),32);
        tracep->fullQData(oldp+21084,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded),37);
        tracep->fullIData(oldp+21086,((((((0x1cU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex)) 
                                          | (0x1dU 
                                             == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
                                         | (0x1eU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
                                        | (0x1fU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex)))
                                        ? (0x7fffffffU 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__bmask 
                                              >> 1U))
                                        : 0U)),32);
        tracep->fullIData(oldp+21087,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result 
                                       + (((((0x1cU 
                                              == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex)) 
                                             | (0x1dU 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
                                            | (0x1eU 
                                               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
                                           | (0x1fU 
                                              == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex)))
                                           ? (0x7fffffffU 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__bmask 
                                                 >> 1U))
                                           : 0U))),32);
        tracep->fullBit(oldp+21088,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left));
        tracep->fullBit(oldp+21089,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_use_round));
        tracep->fullBit(oldp+21090,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic));
        tracep->fullIData(oldp+21091,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_is_clpx_ex)
                                        ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_clpx_shift_ex) 
                                            << 0x10U) 
                                           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_clpx_shift_ex))
                                        : (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__bmask_b_ex) 
                                            << 0x18U) 
                                           | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__bmask_b_ex) 
                                               << 0x10U) 
                                              | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__bmask_b_ex) 
                                                  << 8U) 
                                                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__bmask_b_ex)))))),32);
        tracep->fullIData(oldp+21092,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a),32);
        tracep->fullSData(oldp+21093,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_clpx_shift_ex),16);
        tracep->fullQData(oldp+21094,(((0x26U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))
                                        ? (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a)) 
                                            << 0x20U) 
                                           | (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a)))
                                        : (((QData)((IData)(
                                                            (- (IData)(
                                                                       ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic) 
                                                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
                                                                           >> 0x1fU)))))) 
                                            << 0x20U) 
                                           | (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a))))),64);
        tracep->fullCData(oldp+21096,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal),4);
        tracep->fullCData(oldp+21097,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater),4);
        tracep->fullCData(oldp+21098,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed),4);
        tracep->fullCData(oldp+21099,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec),4);
        tracep->fullCData(oldp+21100,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec),4);
        tracep->fullIData(oldp+21101,(((0x17U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))
                                        ? 0U : (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex))),32);
        tracep->fullBit(oldp+21102,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_clip));
        tracep->fullCData(oldp+21103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result),4);
        tracep->fullIData(oldp+21104,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__result_minmax),32);
        tracep->fullCData(oldp+21105,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__sel_minmax),4);
        tracep->fullBit(oldp+21106,(((((0x10U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex)) 
                                       | (0x11U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
                                      | (0x16U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))) 
                                     | (0x17U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex)))));
        tracep->fullIData(oldp+21107,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__minmax_b),32);
        tracep->fullIData(oldp+21108,(((0x17U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))
                                        ? ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex 
                                                   >> 0x1fU) 
                                                  | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_clip)))
                                            ? 0U : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__result_minmax)
                                        : ((1U & ((IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded 
                                                           >> 0x24U)) 
                                                  | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_clip)))
                                            ? (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex)
                                            : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__result_minmax))),32);
        tracep->fullCData(oldp+21109,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel),8);
        tracep->fullCData(oldp+21110,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel),4);
        tracep->fullCData(oldp+21111,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg1_sel),2);
        tracep->fullCData(oldp+21112,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg0_sel),2);
        tracep->fullCData(oldp+21113,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through),4);
        tracep->fullIData(oldp+21114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1),32);
        tracep->fullIData(oldp+21115,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0),32);
        tracep->fullIData(oldp+21116,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in),32);
        tracep->fullIData(oldp+21117,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in),32);
        tracep->fullIData(oldp+21118,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_result),32);
        tracep->fullIData(oldp+21119,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__pack_result),32);
        tracep->fullIData(oldp+21120,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input),32);
        tracep->fullCData(oldp+21121,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__cnt_result),6);
        tracep->fullBit(oldp+21122,((0x28U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))));
        tracep->fullIData(oldp+21123,(((IData)(0xfffffffeU) 
                                       << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__bmask_a_ex))),32);
        tracep->fullIData(oldp+21124,((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__bmask)),32);
        tracep->fullIData(oldp+21125,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex 
                                       & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__bmask))),32);
        tracep->fullIData(oldp+21126,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_a_ex 
                                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__bmask)),32);
        tracep->fullCData(oldp+21127,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__bmask_a_ex))),2);
        tracep->fullIData(oldp+21128,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResInv_SP)
                                        ? (- vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__OutMux_D)
                                        : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__OutMux_D)),32);
        tracep->fullBit(oldp+21129,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))));
        tracep->fullBit(oldp+21130,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__div_op_a_signed));
        tracep->fullIData(oldp+21131,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__popcnt_i__DOT__cnt_l1),32);
        tracep->fullIData(oldp+21132,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__popcnt_i__DOT__cnt_l2),24);
        tracep->fullSData(oldp+21133,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__popcnt_i__DOT__cnt_l3),16);
        tracep->fullSData(oldp+21134,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__popcnt_i__DOT__cnt_l4),10);
        tracep->fullBit(oldp+21135,((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__cnt_result))));
        tracep->fullCData(oldp+21136,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operator_ex))),2);
        tracep->fullIData(oldp+21137,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP),32);
        tracep->fullIData(oldp+21138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResReg_DP_rev),32);
        tracep->fullIData(oldp+21139,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__AReg_DP),32);
        tracep->fullIData(oldp+21140,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__BReg_DP),32);
        tracep->fullBit(oldp+21141,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__RemSel_SP));
        tracep->fullBit(oldp+21142,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__CompInv_SP));
        tracep->fullBit(oldp+21143,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResInv_SP));
        tracep->fullIData(oldp+21144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__OutMux_D),32);
        tracep->fullCData(oldp+21145,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__Cnt_DP),6);
        tracep->fullBit(oldp+21146,((1U & (~ (IData)(
                                                     (0U 
                                                      != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__Cnt_DP)))))));
        tracep->fullBit(oldp+21147,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ABComp_S));
        tracep->fullCData(oldp+21148,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__State_SP),2);
        tracep->fullQData(oldp+21149,((0x1ffffffffULL 
                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
                                           ? (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_carry_q)) 
                                               << 0x20U) 
                                              | (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_c_ex)))
                                           : VL_EXTENDS_QI(33,32, vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_c_ex)))),33);
        tracep->fullIData(oldp+21151,(((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operator_ex))
                                        ? (0x7fffffffU 
                                           & (((IData)(1U) 
                                               << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_imm_ex)) 
                                              >> 1U))
                                        : 0U)),32);
        tracep->fullIData(oldp+21152,(((IData)(1U) 
                                       << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_imm_ex))),32);
        tracep->fullCData(oldp+21153,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
                                        ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_imm)
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_imm_ex))),5);
        tracep->fullCData(oldp+21154,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__short_subword),2);
        tracep->fullCData(oldp+21155,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__short_signed),2);
        tracep->fullBit(oldp+21156,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__short_shift_arith));
        tracep->fullCData(oldp+21157,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_imm),5);
        tracep->fullCData(oldp+21158,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_subword),2);
        tracep->fullCData(oldp+21159,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_signed),2);
        tracep->fullBit(oldp+21160,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_shift_arith));
        tracep->fullBit(oldp+21161,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_carry_q));
        tracep->fullBit(oldp+21162,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active));
        tracep->fullBit(oldp+21163,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_save));
        tracep->fullBit(oldp+21164,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_clearcarry));
        tracep->fullCData(oldp+21165,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS),3);
        tracep->fullIData(oldp+21166,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_a_ex 
                                       ^ (- (IData)(
                                                    (1U 
                                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operator_ex)))))),32);
        tracep->fullIData(oldp+21167,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_b_ex 
                                       & (- (IData)(
                                                    (1U 
                                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operator_ex)))))),32);
        tracep->fullIData(oldp+21168,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_c_ex 
                                        + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_b_ex 
                                           & (- (IData)(
                                                        (1U 
                                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operator_ex)))))) 
                                       + VL_MULS_III(32,32,32, 
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_a_ex 
                                                      ^ 
                                                      (- (IData)(
                                                                 (1U 
                                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operator_ex))))), vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operand_b_ex))),32);
        tracep->fullBit(oldp+21169,((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_operator_ex))));
        tracep->fullIData(oldp+21170,(((((VL_EXTENDS_II(32,18, 
                                                        (0x3ffffU 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_mul[0U])) 
                                          + VL_EXTENDS_II(32,18, 
                                                          (0x3ffffU 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_mul[1U] 
                                                               << 0xeU) 
                                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_mul[0U] 
                                                                 >> 0x12U))))) 
                                         + VL_EXTENDS_II(32,18, 
                                                         (0x3ffffU 
                                                          & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_mul[2U] 
                                                              << 0x1cU) 
                                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_mul[1U] 
                                                                >> 4U))))) 
                                        + VL_EXTENDS_II(32,18, 
                                                        (0x3ffffU 
                                                         & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_mul[2U] 
                                                             << 0xaU) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_mul[1U] 
                                                               >> 0x16U))))) 
                                       + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_c_ex)),32);
        tracep->fullQData(oldp+21171,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_result),33);
        tracep->fullIData(oldp+21173,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_is_clpx_ex)
                                        ? (VL_EXTENDS_II(32,17, 
                                                         (0x1ffffU 
                                                          & (IData)(
                                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_op_b 
                                                                     >> 0x11U)))) 
                                           & (- (IData)(
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_is_clpx_ex))))))
                                        : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_dot_op_c_ex)),32);
        tracep->fullSData(oldp+21174,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__clpx_shift_result),16);
        tracep->fullQData(oldp+21175,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_op_a),36);
        tracep->fullQData(oldp+21177,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_op_b),36);
        tracep->fullWData(oldp+21179,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_char_mul),72);
        tracep->fullQData(oldp+21182,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_op_a),34);
        tracep->fullQData(oldp+21184,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_op_b),34);
        tracep->fullWData(oldp+21186,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_mul),68);
        tracep->fullIData(oldp+21189,((0x1ffffU & ((IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_op_a 
                                                            >> 0x11U)) 
                                                   ^ 
                                                   (- (IData)(
                                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_is_clpx_ex) 
                                                               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_is_clpx_ex)))))))),17);
        tracep->fullIData(oldp+21190,(VL_EXTENDS_II(32,17, 
                                                    (0x1ffffU 
                                                     & (IData)(
                                                               (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__dot_short_op_b 
                                                                >> 0x11U))))),32);
        tracep->fullCData(oldp+21191,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__cnt_q),2);
        tracep->fullIData(oldp+21192,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_addr_int),32);
        tracep->fullCData(oldp+21193,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_type_q),2);
        tracep->fullCData(oldp+21194,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__rdata_offset_q),2);
        tracep->fullCData(oldp+21195,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_sign_ext_q),2);
        tracep->fullBit(oldp+21196,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_we_q));
        tracep->fullBit(oldp+21197,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_load_event_q));
        tracep->fullCData(oldp+21198,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__wdata_offset),2);
        tracep->fullIData(oldp+21199,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__rdata_q),32);
        tracep->fullBit(oldp+21200,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_we_int));
        tracep->fullCData(oldp+21201,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__frm_q),3);
        tracep->fullCData(oldp+21202,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__frm_n),3);
        tracep->fullCData(oldp+21203,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__fflags_q),5);
        tracep->fullCData(oldp+21204,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__fflags_n),5);
        tracep->fullIData(oldp+21205,((0x28001040U 
                                       | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_control_exec_q) 
                                          << 2U))),32);
        tracep->fullIData(oldp+21206,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_value_q),32);
        tracep->fullIData(oldp+21207,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dcsr_q),32);
        tracep->fullIData(oldp+21208,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dscratch0_q),32);
        tracep->fullIData(oldp+21209,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dscratch1_q),32);
        tracep->fullIData(oldp+21210,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mscratch_q),32);
        tracep->fullCData(oldp+21211,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mstatus_q),7);
        tracep->fullCData(oldp+21212,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mcause_q),6);
        tracep->fullIData(oldp+21213,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mie_q),32);
        tracep->fullIData(oldp+21214,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_mie_wdata),32);
        tracep->fullBit(oldp+21215,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_mie_we));
        tracep->fullSData(oldp+21216,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__hpm_events),16);
        tracep->fullIData(oldp+21217,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_lower),32);
        tracep->fullIData(oldp+21218,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_upper),32);
        tracep->fullBit(oldp+21219,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_we_int) 
                                     & (0x306U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_addr_int)))));
        tracep->fullBit(oldp+21220,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_we_int) 
                                     & (0x320U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_addr_int)))));
        tracep->fullBit(oldp+21221,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmevent_we));
        tracep->fullBit(oldp+21222,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__gen_trigger_regs__DOT__tmatch_control_exec_q));
        tracep->fullBit(oldp+21223,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_we_int) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q)) 
                                     & (0x7a1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_addr_int)))));
        tracep->fullBit(oldp+21224,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_we_int) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q)) 
                                     & (0x7a2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_addr_int)))));
        tracep->fullWData(oldp+21225,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_add),96);
        tracep->fullCData(oldp+21228,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wen),3);
        tracep->fullWData(oldp+21229,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wdata),96);
        tracep->fullSData(oldp+21232,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_be),12);
        tracep->fullCData(oldp+21233,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o),2);
        tracep->fullIData(oldp+21234,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__tcdm_fc_data_addr_remapped.add),32);
        tracep->fullBit(oldp+21235,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+21236,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+21237,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullIData(oldp+21238,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]),32);
        tracep->fullBit(oldp+21239,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))));
        tracep->fullIData(oldp+21240,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U]),32);
        tracep->fullCData(oldp+21241,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_be))),4);
        tracep->fullBit(oldp+21242,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__data_we_ex)))));
        tracep->fullIData(oldp+21243,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U]),32);
        tracep->fullBit(oldp+21244,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 2U))));
        tracep->fullIData(oldp+21245,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U]),32);
        tracep->fullCData(oldp+21246,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 8U))),4);
        tracep->fullIData(oldp+21247,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U]),32);
        tracep->fullBit(oldp+21248,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 1U))));
        tracep->fullIData(oldp+21249,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U]),32);
        tracep->fullCData(oldp+21250,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 4U))),4);
        tracep->fullBit(oldp+21251,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wen))));
        tracep->fullWData(oldp+21252,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_q),2048);
        tracep->fullWData(oldp+21316,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmevent_q),1024);
        tracep->fullIData(oldp+21348,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mcountinhibit_q),32);
        tracep->fullBit(oldp+21349,((1U & (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn)) 
                                                        & ((8U 
                                                            & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn) 
                                                               << 3U)) 
                                                           | (7U 
                                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn) 
                                                                 >> 1U)))) 
                                                       & ((0xcU 
                                                           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                              << 2U)) 
                                                          | (3U 
                                                             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                                >> 2U))))))))));
        tracep->fullBit(oldp+21350,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__latched_full_s) 
                                              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_up))))));
        __Vtemp10086[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_rsp[0U];
        __Vtemp10086[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_rsp[1U];
        __Vtemp10086[2U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_rsp[2U];
        __Vtemp10086[3U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_rsp[3U];
        tracep->fullWData(oldp+21351,(__Vtemp10086),128);
        tracep->fullSData(oldp+21355,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__s_status),16);
        tracep->fullBit(oldp+21356,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_cmd_mux)
                                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__r_cmd_eot) 
                                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__r_data_eot))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_eot))));
        tracep->fullBit(oldp+21357,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__s_status))));
        tracep->fullCData(oldp+21358,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_eot_sync__DOT__sync_a),2);
        tracep->fullBit(oldp+21359,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_eot_sync__DOT__r_input_reg));
        tracep->fullBit(oldp+21360,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_cmd_mux)
                                       ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__r_cmd_eot) 
                                          & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__r_data_eot))
                                       : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_eot)) 
                                     | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_eot_sync__DOT__r_input_reg) 
                                        & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_eot_sync__DOT__sync_a))))));
        tracep->fullBit(oldp+21361,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_start_write));
        tracep->fullBit(oldp+21362,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_start_read));
        tracep->fullBit(oldp+21363,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_eot));
        tracep->fullCData(oldp+21364,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_status),6);
        tracep->fullBit(oldp+21365,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_stopcmd_start));
        tracep->fullBit(oldp+21366,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_cmd_mux));
        tracep->fullBit(oldp+21367,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__r_cmd_eot) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__r_data_eot))));
        tracep->fullBit(oldp+21368,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_clear_eot));
        tracep->fullCData(oldp+21369,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_status),6);
        tracep->fullBit(oldp+21370,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_data_last));
        tracep->fullBit(oldp+21371,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__r_cmd_eot));
        tracep->fullBit(oldp+21372,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__r_data_eot));
        tracep->fullBit(oldp+21373,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_sample_eot));
        tracep->fullBit(oldp+21374,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__r_single_block));
        tracep->fullBit(oldp+21375,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_busy));
        tracep->fullCData(oldp+21376,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__r_state),2);
        tracep->fullCData(oldp+21377,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state),4);
        tracep->fullCData(oldp+21378,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__i_cmd_crc__DOT__r_crc),7);
        tracep->fullBit(oldp+21379,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__i_cmd_crc__DOT__r_crc) 
                                           >> 6U))));
        tracep->fullBit(oldp+21380,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_crc_en));
        tracep->fullBit(oldp+21381,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_crc_clr));
        tracep->fullBit(oldp+21382,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_crc_shift));
        tracep->fullQData(oldp+21383,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cmd),38);
        tracep->fullWData(oldp+21385,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_rsp),136);
        tracep->fullBit(oldp+21390,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_shift_cmd));
        tracep->fullBit(oldp+21391,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_shift_resp));
        tracep->fullBit(oldp+21392,((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cnt))));
        tracep->fullCData(oldp+21393,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cnt),8);
        tracep->fullBit(oldp+21394,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cnt_running));
        tracep->fullCData(oldp+21395,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_state),5);
        tracep->fullQData(oldp+21396,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc),64);
        tracep->fullCData(oldp+21398,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_out),4);
        tracep->fullBit(oldp+21399,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_en));
        tracep->fullBit(oldp+21400,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_shift));
        tracep->fullBit(oldp+21401,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_intx));
        tracep->fullIData(oldp+21402,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_data),32);
        tracep->fullBit(oldp+21403,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_sddata_oen));
        tracep->fullBit(oldp+21404,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_shift_data));
        tracep->fullSData(oldp+21405,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt),9);
        tracep->fullBit(oldp+21406,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt_running));
        tracep->fullCData(oldp+21407,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_bit_cnt),3);
        tracep->fullCData(oldp+21408,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt_block),8);
        tracep->fullBit(oldp+21409,((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt_block))));
        tracep->fullBit(oldp+21410,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_cnt_byte));
        tracep->fullCData(oldp+21411,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_byte_in_word),2);
        tracep->fullBit(oldp+21412,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_rx_en));
        tracep->fullSData(oldp+21413,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_sdio_timeout),11);
        tracep->fullSData(oldp+21414,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc),16);
        tracep->fullBit(oldp+21415,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__r_crc) 
                                           >> 0xfU))));
        tracep->fullSData(oldp+21416,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc),16);
        tracep->fullBit(oldp+21417,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__r_crc) 
                                           >> 0xfU))));
        tracep->fullSData(oldp+21418,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc),16);
        tracep->fullBit(oldp+21419,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__r_crc) 
                                           >> 0xfU))));
        tracep->fullSData(oldp+21420,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc),16);
        tracep->fullBit(oldp+21421,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__r_crc) 
                                           >> 0xfU))));
        tracep->fullCData(oldp+21422,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer),4);
        tracep->fullCData(oldp+21423,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),2);
        tracep->fullCData(oldp+21424,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token),4);
        tracep->fullCData(oldp+21425,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn),4);
        tracep->fullCData(oldp+21426,((((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn)) 
                                        & ((8U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn) 
                                                  << 3U)) 
                                           | (7U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn) 
                                               >> 1U)))) 
                                       & ((0xcU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                   << 2U)) 
                                          | (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                   >> 2U))))),4);
        tracep->fullCData(oldp+21427,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),4);
        tracep->fullCData(oldp+21428,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__write_token),4);
        tracep->fullBit(oldp+21429,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__latched_full_s) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_up))));
        tracep->fullCData(oldp+21430,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer),4);
        tracep->fullWData(oldp+21431,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data),128);
        tracep->fullCData(oldp+21435,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),2);
        tracep->fullBit(oldp+21436,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_up));
        tracep->fullBit(oldp+21437,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__latched_full_s));
        tracep->fullBit(oldp+21438,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        tracep->fullIData(oldp+21439,((((0U == (0x1fU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                   << 5U)))
                                         ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data[
                                                 ((IData)(1U) 
                                                  + 
                                                  (3U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin)))] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                      << 5U))))) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data[
                                          (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin))] 
                                          >> (0x1fU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                 << 5U))))),32);
        tracep->fullIData(oldp+21440,((((0U == (0x1fU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                   << 5U)))
                                         ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__data[
                                                 ((IData)(1U) 
                                                  + 
                                                  (3U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin)))] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                      << 5U))))) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__data[
                                          (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin))] 
                                          >> (0x1fU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                 << 5U))))),32);
        tracep->fullCData(oldp+21441,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_cmd_mux)
                                        ? 0xcU : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_cmd_op))),6);
        tracep->fullIData(oldp+21442,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_cmd_mux)
                                        ? 0U : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_cmd_arg)),32);
        tracep->fullBit(oldp+21443,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                            & ((0xeU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 1U)) 
                                               | (1U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 3U)))))));
        tracep->fullBit(oldp+21444,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                            & ((0xcU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 2U)) 
                                               | (3U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 2U)))))));
        tracep->fullBit(oldp+21445,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                            & ((8U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 3U)) 
                                               | (7U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 1U)))))));
        tracep->fullBit(oldp+21446,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                              & ((0xeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                       >> 3U))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                & ((0xcU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                         >> 2U)))))) 
                                     | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                               & ((8U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                      << 3U)) 
                                                  | (7U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer) 
                                                        >> 1U))))))));
        tracep->fullBit(oldp+21447,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                            & ((0xeU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 1U)) 
                                               | (1U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 3U)))))));
        tracep->fullBit(oldp+21448,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                            & ((0xcU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 2U)) 
                                               | (3U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 2U)))))));
        tracep->fullBit(oldp+21449,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                            & ((8U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 3U)) 
                                               | (7U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 1U)))))));
        tracep->fullBit(oldp+21450,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                              & ((0xeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                       >> 3U))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                                & ((0xcU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                         >> 2U)))))) 
                                     | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                               & ((8U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                      << 3U)) 
                                                  | (7U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                        >> 1U))))))));
        tracep->fullCData(oldp+21451,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__s_sddata_oen),4);
        tracep->fullCData(oldp+21452,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_en),4);
        tracep->fullCData(oldp+21453,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_shift),4);
        tracep->fullBit(oldp+21454,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_shift))));
        tracep->fullBit(oldp+21455,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_en))));
        tracep->fullBit(oldp+21456,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_shift) 
                                           >> 1U))));
        tracep->fullBit(oldp+21457,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_en) 
                                           >> 1U))));
        tracep->fullBit(oldp+21458,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_shift) 
                                           >> 2U))));
        tracep->fullBit(oldp+21459,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_en) 
                                           >> 2U))));
        tracep->fullBit(oldp+21460,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_shift) 
                                           >> 3U))));
        tracep->fullBit(oldp+21461,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_en) 
                                           >> 3U))));
        tracep->fullBit(oldp+21462,(((~ (IData)((0U 
                                                 != 
                                                 (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn)) 
                                                   & ((8U 
                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn) 
                                                          << 3U)) 
                                                      | (7U 
                                                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn) 
                                                            >> 1U)))) 
                                                  & ((0xcU 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                           >> 2U))))))) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_in_data_ready))));
        tracep->fullCData(oldp+21463,((((~ (IData)(
                                                   (0U 
                                                    != 
                                                    (((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn)) 
                                                      & ((8U 
                                                          & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn) 
                                                             << 3U)) 
                                                         | (7U 
                                                            & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn) 
                                                               >> 1U)))) 
                                                     & ((0xcU 
                                                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                            << 2U)) 
                                                        | (3U 
                                                           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__read_pointer) 
                                                              >> 2U))))))) 
                                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_in_data_ready))
                                        ? ((0xeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token) 
                                               >> 3U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token))),4);
        tracep->fullCData(oldp+21464,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable)
                                        ? ((0xeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__write_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__write_token) 
                                               >> 3U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__write_token))),4);
        tracep->fullBit(oldp+21465,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_sdcmd_oen));
        tracep->fullBit(oldp+21466,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_sdcmd));
        tracep->fullCData(oldp+21467,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__r_sddata),4);
        tracep->fullBit(oldp+21468,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_csn0_o));
        tracep->fullBit(oldp+21469,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_csn1_o));
        tracep->fullBit(oldp+21470,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_csn2_o));
        tracep->fullBit(oldp+21471,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_csn3_o));
        tracep->fullCData(oldp+21472,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_status),2);
        tracep->fullBit(oldp+21473,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_done));
        tracep->fullBit(oldp+21474,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_data_ready));
        tracep->fullBit(oldp+21475,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__stall)))));
        tracep->fullBit(oldp+21476,((1U & (~ (IData)(
                                                     (0U 
                                                      != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty)))))));
        tracep->fullBit(oldp+21477,((1U & (~ (IData)(
                                                     (0U 
                                                      != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))));
        tracep->fullCData(oldp+21478,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cfg_clkdiv),8);
        tracep->fullBit(oldp+21479,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_edgeprop__DOT__r_input_reg));
        tracep->fullBit(oldp+21480,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cfg_cpol));
        tracep->fullBit(oldp+21481,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cfg_cpha));
        tracep->fullCData(oldp+21482,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer),8);
        tracep->fullCData(oldp+21483,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),3);
        tracep->fullCData(oldp+21484,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token),8);
        tracep->fullCData(oldp+21485,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__write_token_dn),8);
        tracep->fullCData(oldp+21486,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty),8);
        tracep->fullCData(oldp+21487,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty_synch__DOT__d_middle),8);
        tracep->fullCData(oldp+21488,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer),8);
        tracep->fullCData(oldp+21489,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),3);
        tracep->fullCData(oldp+21490,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__read_token),8);
        tracep->fullCData(oldp+21491,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__write_token_dn),8);
        tracep->fullCData(oldp+21492,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty),8);
        tracep->fullCData(oldp+21493,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),8);
        tracep->fullCData(oldp+21494,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__write_token),8);
        tracep->fullBit(oldp+21495,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__stall));
        tracep->fullCData(oldp+21496,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer),8);
        tracep->fullWData(oldp+21497,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__data),256);
        tracep->fullCData(oldp+21505,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),3);
        tracep->fullBit(oldp+21506,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__full__DOT__full_up));
        tracep->fullBit(oldp+21507,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__full__DOT__latched_full_s));
        tracep->fullBit(oldp+21508,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        tracep->fullCData(oldp+21509,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state),3);
        tracep->fullBit(oldp+21510,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_update_cfg));
        tracep->fullBit(oldp+21511,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_clear_cs));
        tracep->fullCData(oldp+21512,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_evt_sel),2);
        tracep->fullBit(oldp+21513,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_qpi));
        tracep->fullSData(oldp+21514,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk),16);
        tracep->fullCData(oldp+21515,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk_type),2);
        tracep->fullBit(oldp+21516,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_dummy));
        tracep->fullSData(oldp+21517,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_rpt_num),16);
        tracep->fullBit(oldp+21518,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_ful));
        tracep->fullBit(oldp+21519,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_tx_done));
        tracep->fullBit(oldp+21520,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_rx_done));
        tracep->fullBit(oldp+21521,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk_result));
        tracep->fullQData(oldp+21522,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out),33);
        tracep->fullBit(oldp+21524,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))));
        tracep->fullBit(oldp+21525,((6U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))));
        tracep->fullBit(oldp+21526,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay));
        tracep->fullBit(oldp+21527,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                   >> 0x20U)))));
        tracep->fullBit(oldp+21528,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_first_replay));
        tracep->fullBit(oldp+21529,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_clr_first_reply));
        tracep->fullCData(oldp+21530,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cnt_state),2);
        tracep->fullBit(oldp+21531,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_done));
        tracep->fullBit(oldp+21532,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_update));
        tracep->fullCData(oldp+21533,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cnt_target),8);
        tracep->fullCData(oldp+21534,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cnt),8);
        tracep->fullCData(oldp+21535,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_next),8);
        tracep->fullCData(oldp+21536,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_edgeprop__DOT__sync_a),2);
        tracep->fullBit(oldp+21537,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_update_cfg) 
                                     | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_edgeprop__DOT__r_input_reg) 
                                        & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_edgeprop__DOT__sync_a))))));
        tracep->fullCData(oldp+21538,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements),4);
        tracep->fullCData(oldp+21539,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__pointer_in),3);
        tracep->fullCData(oldp+21540,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__pointer_out),3);
        tracep->fullQData(oldp+21541,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[0]),33);
        tracep->fullQData(oldp+21543,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[1]),33);
        tracep->fullQData(oldp+21545,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[2]),33);
        tracep->fullQData(oldp+21547,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[3]),33);
        tracep->fullQData(oldp+21549,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[4]),33);
        tracep->fullQData(oldp+21551,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[5]),33);
        tracep->fullBit(oldp+21553,((6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))));
        tracep->fullIData(oldp+21554,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__loop1),32);
        tracep->fullCData(oldp+21555,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state),4);
        tracep->fullCData(oldp+21556,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state),4);
        tracep->fullSData(oldp+21557,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_counter_hi),16);
        tracep->fullSData(oldp+21558,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_hi),16);
        tracep->fullBit(oldp+21559,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_hi));
        tracep->fullIData(oldp+21560,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_shift_reg),32);
        tracep->fullIData(oldp+21561,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_shift_reg),32);
        tracep->fullBit(oldp+21562,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_clken));
        tracep->fullBit(oldp+21563,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_clken));
        tracep->fullBit(oldp+21564,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_clken));
        tracep->fullBit(oldp+21565,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_is_last));
        tracep->fullBit(oldp+21566,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_is_last));
        tracep->fullBit(oldp+21567,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done));
        tracep->fullBit(oldp+21568,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_is_ful));
        tracep->fullBit(oldp+21569,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_lsbfirst));
        tracep->fullCData(oldp+21570,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_bitsword),5);
        tracep->fullCData(oldp+21571,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_wordtransf),2);
        tracep->fullCData(oldp+21572,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_bits),5);
        tracep->fullCData(oldp+21573,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_counter_transf),2);
        tracep->fullCData(oldp+21574,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_transf),2);
        tracep->fullBit(oldp+21575,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_transf));
        tracep->fullCData(oldp+21576,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index),5);
        tracep->fullCData(oldp+21577,(((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_wordtransf))
                                        ? 8U : ((1U 
                                                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_wordtransf))
                                                 ? 0x10U
                                                 : 0U))),5);
        tracep->fullCData(oldp+21578,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_bit_offset),5);
        tracep->fullBit(oldp+21579,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_transf_done));
        tracep->fullCData(oldp+21580,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__sync_a),2);
        tracep->fullBit(oldp+21581,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__r_input_reg));
        tracep->fullIData(oldp+21582,((((0U == (0x1fU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                   << 5U)))
                                         ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__data[
                                                 ((IData)(1U) 
                                                  + 
                                                  (7U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin)))] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                      << 5U))))) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__data[
                                          (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin))] 
                                          >> (0x1fU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                 << 5U))))),32);
        tracep->fullBit(oldp+21583,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                            & ((0xfeU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                   << 1U)) 
                                               | (1U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                     >> 7U)))))));
        tracep->fullBit(oldp+21584,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                            & ((0xfcU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                   << 2U)) 
                                               | (3U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                     >> 6U)))))));
        tracep->fullBit(oldp+21585,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                            & ((0xf8U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                   << 3U)) 
                                               | (7U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                     >> 5U)))))));
        tracep->fullBit(oldp+21586,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                              & ((0xfeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                       >> 7U))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                                & ((0xfcU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                         >> 6U)))))) 
                                     | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                               & ((0xf8U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                      << 3U)) 
                                                  | (7U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                        >> 5U))))))));
        tracep->fullBit(oldp+21587,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                            & ((0xfeU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 1U)) 
                                               | (1U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 7U)))))));
        tracep->fullBit(oldp+21588,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                            & ((0xfcU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 2U)) 
                                               | (3U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 6U)))))));
        tracep->fullBit(oldp+21589,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                            & ((0xf8U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 3U)) 
                                               | (7U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 5U)))))));
        tracep->fullBit(oldp+21590,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                              & ((0xfeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                       >> 7U))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                                & ((0xfcU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                         >> 6U)))))) 
                                     | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                               & ((0xf8U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                      << 3U)) 
                                                  | (7U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                        >> 5U))))))));
        tracep->fullBit(oldp+21591,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                            & ((0xfeU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 1U)) 
                                               | (1U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 7U)))))));
        tracep->fullBit(oldp+21592,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                            & ((0xfcU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 2U)) 
                                               | (3U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 6U)))))));
        tracep->fullBit(oldp+21593,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                            & ((0xf8U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 3U)) 
                                               | (7U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 5U)))))));
        tracep->fullBit(oldp+21594,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                              & ((0xfeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                       >> 7U))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                                & ((0xfcU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                         >> 6U)))))) 
                                     | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                               & ((0xf8U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                      << 3U)) 
                                                  | (7U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                        >> 5U))))))));
        tracep->fullBit(oldp+21595,(((~ (IData)((0U 
                                                 != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty)))) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_tx_data_ready))));
        tracep->fullCData(oldp+21596,((((~ (IData)(
                                                   (0U 
                                                    != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty)))) 
                                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_tx_data_ready))
                                        ? ((0xfeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__read_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__read_token) 
                                               >> 7U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__read_token))),8);
        tracep->fullCData(oldp+21597,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_enable)
                                        ? ((0xfeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__write_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__write_token) 
                                               >> 7U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__write_token))),8);
        tracep->fullCData(oldp+21598,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                ? (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                           >> 0x1cU))
                                                : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                                   >> 0x1cU)))),4);
        tracep->fullBit(oldp+21599,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                            ? (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                       >> 9U))
                                            : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                               >> 9U)))));
        tracep->fullBit(oldp+21600,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                            ? (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                       >> 8U))
                                            : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                               >> 8U)))));
        tracep->fullCData(oldp+21601,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                 ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                                 : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async))),8);
        tracep->fullCData(oldp+21602,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                              ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                              : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async))),2);
        tracep->fullSData(oldp+21603,((0xffffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                                   : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async))),16);
        tracep->fullBit(oldp+21604,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                            : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async))));
        tracep->fullBit(oldp+21605,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                            ? (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                       >> 1U))
                                            : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                               >> 1U)))));
        tracep->fullCData(oldp+21606,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                              ? (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                         >> 0x18U))
                                              : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                                 >> 0x18U)))),2);
        tracep->fullCData(oldp+21607,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                 ? (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                            >> 8U))
                                                 : 
                                                (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                                 >> 8U)))),8);
        tracep->fullQData(oldp+21608,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out
                                        : (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_first_replay)) 
                                            << 0x20U) 
                                           | (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async))))),33);
        tracep->fullBit(oldp+21610,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_eot) 
                                     | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__r_input_reg) 
                                        & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__sync_a))))));
        tracep->fullBit(oldp+21611,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_sdo0_o));
        tracep->fullBit(oldp+21612,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_sdo1_o));
        tracep->fullBit(oldp+21613,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_sdo2_o));
        tracep->fullBit(oldp+21614,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_sdo3_o));
        tracep->fullCData(oldp+21615,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__r_spi_mode),2);
        tracep->fullBit(oldp+21616,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_csn0_o));
        tracep->fullBit(oldp+21617,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_csn1_o));
        tracep->fullBit(oldp+21618,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_csn2_o));
        tracep->fullBit(oldp+21619,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_csn3_o));
        tracep->fullCData(oldp+21620,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_status),2);
        tracep->fullBit(oldp+21621,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_done));
        tracep->fullBit(oldp+21622,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_data_ready));
        tracep->fullBit(oldp+21623,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__stall)))));
        tracep->fullBit(oldp+21624,((1U & (~ (IData)(
                                                     (0U 
                                                      != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty)))))));
        tracep->fullBit(oldp+21625,((1U & (~ (IData)(
                                                     (0U 
                                                      != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))));
        tracep->fullCData(oldp+21626,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cfg_clkdiv),8);
        tracep->fullBit(oldp+21627,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_edgeprop__DOT__r_input_reg));
        tracep->fullBit(oldp+21628,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cfg_cpol));
        tracep->fullBit(oldp+21629,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cfg_cpha));
        tracep->fullCData(oldp+21630,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer),8);
        tracep->fullCData(oldp+21631,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),3);
        tracep->fullCData(oldp+21632,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token),8);
        tracep->fullCData(oldp+21633,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__write_token_dn),8);
        tracep->fullCData(oldp+21634,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty),8);
        tracep->fullCData(oldp+21635,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty_synch__DOT__d_middle),8);
        tracep->fullCData(oldp+21636,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer),8);
        tracep->fullCData(oldp+21637,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),3);
        tracep->fullCData(oldp+21638,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__read_token),8);
        tracep->fullCData(oldp+21639,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__write_token_dn),8);
        tracep->fullCData(oldp+21640,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty),8);
        tracep->fullCData(oldp+21641,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),8);
        tracep->fullCData(oldp+21642,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__write_token),8);
        tracep->fullBit(oldp+21643,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__stall));
        tracep->fullCData(oldp+21644,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer),8);
        tracep->fullWData(oldp+21645,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__data),256);
        tracep->fullCData(oldp+21653,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),3);
        tracep->fullBit(oldp+21654,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__full__DOT__full_up));
        tracep->fullBit(oldp+21655,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__full__DOT__latched_full_s));
        tracep->fullBit(oldp+21656,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        tracep->fullCData(oldp+21657,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state),3);
        tracep->fullBit(oldp+21658,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_update_cfg));
        tracep->fullBit(oldp+21659,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_clear_cs));
        tracep->fullCData(oldp+21660,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_evt_sel),2);
        tracep->fullBit(oldp+21661,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_qpi));
        tracep->fullSData(oldp+21662,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk),16);
        tracep->fullCData(oldp+21663,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk_type),2);
        tracep->fullBit(oldp+21664,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_dummy));
        tracep->fullSData(oldp+21665,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_rpt_num),16);
        tracep->fullBit(oldp+21666,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_ful));
        tracep->fullBit(oldp+21667,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_tx_done));
        tracep->fullBit(oldp+21668,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_rx_done));
        tracep->fullBit(oldp+21669,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_chk_result));
        tracep->fullQData(oldp+21670,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out),33);
        tracep->fullBit(oldp+21672,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))));
        tracep->fullBit(oldp+21673,((6U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))));
        tracep->fullBit(oldp+21674,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay));
        tracep->fullBit(oldp+21675,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                   >> 0x20U)))));
        tracep->fullBit(oldp+21676,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_first_replay));
        tracep->fullBit(oldp+21677,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_clr_first_reply));
        tracep->fullCData(oldp+21678,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cnt_state),2);
        tracep->fullBit(oldp+21679,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_done));
        tracep->fullBit(oldp+21680,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_update));
        tracep->fullCData(oldp+21681,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cnt_target),8);
        tracep->fullCData(oldp+21682,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cnt),8);
        tracep->fullCData(oldp+21683,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_next),8);
        tracep->fullCData(oldp+21684,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_edgeprop__DOT__sync_a),2);
        tracep->fullBit(oldp+21685,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_update_cfg) 
                                     | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_edgeprop__DOT__r_input_reg) 
                                        & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_edgeprop__DOT__sync_a))))));
        tracep->fullCData(oldp+21686,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements),4);
        tracep->fullCData(oldp+21687,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__pointer_in),3);
        tracep->fullCData(oldp+21688,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__pointer_out),3);
        tracep->fullQData(oldp+21689,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[0]),33);
        tracep->fullQData(oldp+21691,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[1]),33);
        tracep->fullQData(oldp+21693,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[2]),33);
        tracep->fullQData(oldp+21695,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[3]),33);
        tracep->fullQData(oldp+21697,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[4]),33);
        tracep->fullQData(oldp+21699,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__buffer[5]),33);
        tracep->fullBit(oldp+21701,((6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))));
        tracep->fullIData(oldp+21702,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__loop1),32);
        tracep->fullCData(oldp+21703,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state),4);
        tracep->fullCData(oldp+21704,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state),4);
        tracep->fullSData(oldp+21705,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_counter_hi),16);
        tracep->fullSData(oldp+21706,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_hi),16);
        tracep->fullBit(oldp+21707,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_hi));
        tracep->fullIData(oldp+21708,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_shift_reg),32);
        tracep->fullIData(oldp+21709,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_shift_reg),32);
        tracep->fullBit(oldp+21710,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_clken));
        tracep->fullBit(oldp+21711,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_clken));
        tracep->fullBit(oldp+21712,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_clken));
        tracep->fullBit(oldp+21713,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_tx_is_last));
        tracep->fullBit(oldp+21714,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_rx_is_last));
        tracep->fullBit(oldp+21715,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bits_done));
        tracep->fullBit(oldp+21716,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_is_ful));
        tracep->fullBit(oldp+21717,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_lsbfirst));
        tracep->fullCData(oldp+21718,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_bitsword),5);
        tracep->fullCData(oldp+21719,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_wordtransf),2);
        tracep->fullCData(oldp+21720,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_bits),5);
        tracep->fullCData(oldp+21721,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_counter_transf),2);
        tracep->fullCData(oldp+21722,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_counter_transf),2);
        tracep->fullBit(oldp+21723,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_transf));
        tracep->fullCData(oldp+21724,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_bit_index),5);
        tracep->fullCData(oldp+21725,(((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_wordtransf))
                                        ? 8U : ((1U 
                                                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_wordtransf))
                                                 ? 0x10U
                                                 : 0U))),5);
        tracep->fullCData(oldp+21726,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_bit_offset),5);
        tracep->fullBit(oldp+21727,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_transf_done));
        tracep->fullCData(oldp+21728,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__sync_a),2);
        tracep->fullBit(oldp+21729,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__r_input_reg));
        tracep->fullIData(oldp+21730,((((0U == (0x1fU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                   << 5U)))
                                         ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__data[
                                                 ((IData)(1U) 
                                                  + 
                                                  (7U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin)))] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                      << 5U))))) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__data[
                                          (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin))] 
                                          >> (0x1fU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                 << 5U))))),32);
        tracep->fullBit(oldp+21731,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                            & ((0xfeU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                   << 1U)) 
                                               | (1U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                     >> 7U)))))));
        tracep->fullBit(oldp+21732,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                            & ((0xfcU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                   << 2U)) 
                                               | (3U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                     >> 6U)))))));
        tracep->fullBit(oldp+21733,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                            & ((0xf8U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                   << 3U)) 
                                               | (7U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                     >> 5U)))))));
        tracep->fullBit(oldp+21734,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                              & ((0xfeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                       >> 7U))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                                & ((0xfcU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                         >> 6U)))))) 
                                     | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__read_pointer) 
                                               & ((0xf8U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                      << 3U)) 
                                                  | (7U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer) 
                                                        >> 5U))))))));
        tracep->fullBit(oldp+21735,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                            & ((0xfeU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 1U)) 
                                               | (1U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 7U)))))));
        tracep->fullBit(oldp+21736,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                            & ((0xfcU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 2U)) 
                                               | (3U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 6U)))))));
        tracep->fullBit(oldp+21737,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                            & ((0xf8U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                   << 3U)) 
                                               | (7U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                     >> 5U)))))));
        tracep->fullBit(oldp+21738,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                              & ((0xfeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                       >> 7U))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                                & ((0xfcU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                         >> 6U)))))) 
                                     | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__read_pointer) 
                                               & ((0xf8U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                      << 3U)) 
                                                  | (7U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer) 
                                                        >> 5U))))))));
        tracep->fullBit(oldp+21739,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                            & ((0xfeU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 1U)) 
                                               | (1U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 7U)))))));
        tracep->fullBit(oldp+21740,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                            & ((0xfcU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 2U)) 
                                               | (3U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 6U)))))));
        tracep->fullBit(oldp+21741,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                            & ((0xf8U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 3U)) 
                                               | (7U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 5U)))))));
        tracep->fullBit(oldp+21742,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                              & ((0xfeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                       >> 7U))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                                & ((0xfcU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                         >> 6U)))))) 
                                     | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer) 
                                               & ((0xf8U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                      << 3U)) 
                                                  | (7U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_pointer) 
                                                        >> 5U))))))));
        tracep->fullBit(oldp+21743,(((~ (IData)((0U 
                                                 != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty)))) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_tx_data_ready))));
        tracep->fullCData(oldp+21744,((((~ (IData)(
                                                   (0U 
                                                    != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty)))) 
                                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_tx_data_ready))
                                        ? ((0xfeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__read_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__read_token) 
                                               >> 7U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__read_token))),8);
        tracep->fullCData(oldp+21745,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_enable)
                                        ? ((0xfeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__write_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__write_token) 
                                               >> 7U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__write_token))),8);
        tracep->fullCData(oldp+21746,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                ? (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                           >> 0x1cU))
                                                : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                                   >> 0x1cU)))),4);
        tracep->fullBit(oldp+21747,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                            ? (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                       >> 9U))
                                            : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                               >> 9U)))));
        tracep->fullBit(oldp+21748,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                            ? (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                       >> 8U))
                                            : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                               >> 8U)))));
        tracep->fullCData(oldp+21749,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                 ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                                 : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async))),8);
        tracep->fullCData(oldp+21750,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                              ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                              : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async))),2);
        tracep->fullSData(oldp+21751,((0xffffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                                   : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async))),16);
        tracep->fullBit(oldp+21752,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                            : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async))));
        tracep->fullBit(oldp+21753,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                            ? (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                       >> 1U))
                                            : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                               >> 1U)))));
        tracep->fullCData(oldp+21754,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                              ? (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                         >> 0x18U))
                                              : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                                 >> 0x18U)))),2);
        tracep->fullCData(oldp+21755,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                 ? (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out 
                                                            >> 8U))
                                                 : 
                                                (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async 
                                                 >> 8U)))),8);
        tracep->fullQData(oldp+21756,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out
                                        : (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_first_replay)) 
                                            << 0x20U) 
                                           | (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async))))),33);
        tracep->fullBit(oldp+21758,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_eot) 
                                     | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__r_input_reg) 
                                        & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__sync_a))))));
        tracep->fullBit(oldp+21759,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_sdo0_o));
        tracep->fullBit(oldp+21760,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_sdo1_o));
        tracep->fullBit(oldp+21761,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_sdo2_o));
        tracep->fullBit(oldp+21762,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_sdo3_o));
        tracep->fullCData(oldp+21763,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__r_spi_mode),2);
        tracep->fullBit(oldp+21764,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__efpga_fmo));
        tracep->fullCData(oldp+21765,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush1),3);
        tracep->fullCData(oldp+21766,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2),3);
        tracep->fullCData(oldp+21767,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg),3);
        tracep->fullBit(oldp+21768,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo));
        tracep->fullBit(oldp+21769,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow));
        tracep->fullBit(oldp+21770,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__almost_empty));
        tracep->fullCData(oldp+21771,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop1),3);
        tracep->fullCData(oldp+21772,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop2),3);
        tracep->fullCData(oldp+21773,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg),3);
        tracep->fullBit(oldp+21774,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo));
        tracep->fullBit(oldp+21775,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae));
        tracep->fullBit(oldp+21776,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow));
        tracep->fullCData(oldp+21777,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr),3);
        tracep->fullCData(oldp+21778,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp),3);
        tracep->fullBit(oldp+21779,(((7U & ((IData)(1U) 
                                            + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+21780,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+21781,(((3U & ((IData)(1U) 
                                            + (7U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+21782,(((3U & ((IData)(1U) 
                                            + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+21783,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                 - 
                                                 ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
        tracep->fullBit(oldp+21784,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))));
        tracep->fullBit(oldp+21785,(((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
                                            & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty))))
                                      ? (2U > (7U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                - ((IData)(1U) 
                                                   + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))
                                      : (2U > (7U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
        tracep->fullCData(oldp+21786,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                             - ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
        tracep->fullCData(oldp+21787,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        tracep->fullBit(oldp+21788,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf));
        tracep->fullWData(oldp+21789,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram),228);
        tracep->fullCData(oldp+21797,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr),2);
        tracep->fullBit(oldp+21798,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__efpga_fmo));
        tracep->fullCData(oldp+21799,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush1),3);
        tracep->fullCData(oldp+21800,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2),3);
        tracep->fullCData(oldp+21801,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg),3);
        tracep->fullBit(oldp+21802,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo));
        tracep->fullBit(oldp+21803,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow));
        tracep->fullBit(oldp+21804,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__almost_empty));
        tracep->fullCData(oldp+21805,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop1),3);
        tracep->fullCData(oldp+21806,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop2),3);
        tracep->fullCData(oldp+21807,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg),3);
        tracep->fullBit(oldp+21808,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo));
        tracep->fullBit(oldp+21809,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae));
        tracep->fullBit(oldp+21810,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow));
        tracep->fullCData(oldp+21811,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr),3);
        tracep->fullCData(oldp+21812,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp),3);
        tracep->fullBit(oldp+21813,(((7U & ((IData)(1U) 
                                            + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+21814,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+21815,(((3U & ((IData)(1U) 
                                            + (7U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+21816,(((3U & ((IData)(1U) 
                                            + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+21817,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                 - 
                                                 ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
        tracep->fullBit(oldp+21818,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))));
        tracep->fullBit(oldp+21819,(((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
                                            & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty))))
                                      ? (2U > (7U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                - ((IData)(1U) 
                                                   + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))
                                      : (2U > (7U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
        tracep->fullCData(oldp+21820,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                             - ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
        tracep->fullCData(oldp+21821,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        tracep->fullBit(oldp+21822,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf));
        tracep->fullWData(oldp+21823,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram),228);
        tracep->fullCData(oldp+21831,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr),2);
        tracep->fullBit(oldp+21832,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__efpga_fmo));
        tracep->fullCData(oldp+21833,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush1),3);
        tracep->fullCData(oldp+21834,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2),3);
        tracep->fullCData(oldp+21835,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg),3);
        tracep->fullBit(oldp+21836,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo));
        tracep->fullBit(oldp+21837,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow));
        tracep->fullBit(oldp+21838,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__almost_empty));
        tracep->fullCData(oldp+21839,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop1),3);
        tracep->fullCData(oldp+21840,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop2),3);
        tracep->fullCData(oldp+21841,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg),3);
        tracep->fullBit(oldp+21842,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo));
        tracep->fullBit(oldp+21843,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae));
        tracep->fullBit(oldp+21844,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow));
        tracep->fullCData(oldp+21845,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr),3);
        tracep->fullCData(oldp+21846,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp),3);
        tracep->fullBit(oldp+21847,(((7U & ((IData)(1U) 
                                            + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+21848,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+21849,(((3U & ((IData)(1U) 
                                            + (7U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+21850,(((3U & ((IData)(1U) 
                                            + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+21851,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                 - 
                                                 ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
        tracep->fullBit(oldp+21852,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))));
        tracep->fullBit(oldp+21853,(((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
                                            & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty))))
                                      ? (2U > (7U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                - ((IData)(1U) 
                                                   + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))
                                      : (2U > (7U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
        tracep->fullCData(oldp+21854,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                             - ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
        tracep->fullCData(oldp+21855,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        tracep->fullBit(oldp+21856,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf));
        tracep->fullWData(oldp+21857,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram),228);
        tracep->fullCData(oldp+21865,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr),2);
        tracep->fullBit(oldp+21866,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__efpga_fmo));
        tracep->fullCData(oldp+21867,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush1),3);
        tracep->fullCData(oldp+21868,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2),3);
        tracep->fullCData(oldp+21869,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg),3);
        tracep->fullBit(oldp+21870,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo));
        tracep->fullBit(oldp+21871,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow));
        tracep->fullBit(oldp+21872,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__almost_empty));
        tracep->fullCData(oldp+21873,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop1),3);
        tracep->fullCData(oldp+21874,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop2),3);
        tracep->fullCData(oldp+21875,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg),3);
        tracep->fullBit(oldp+21876,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo));
        tracep->fullBit(oldp+21877,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae));
        tracep->fullBit(oldp+21878,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow));
        tracep->fullCData(oldp+21879,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr),3);
        tracep->fullCData(oldp+21880,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp),3);
        tracep->fullBit(oldp+21881,(((7U & ((IData)(1U) 
                                            + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+21882,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+21883,(((3U & ((IData)(1U) 
                                            + (7U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+21884,(((3U & ((IData)(1U) 
                                            + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+21885,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                 - 
                                                 ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
        tracep->fullBit(oldp+21886,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))));
        tracep->fullBit(oldp+21887,(((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty)) 
                                            & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty))))
                                      ? (2U > (7U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                - ((IData)(1U) 
                                                   + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))
                                      : (2U > (7U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
        tracep->fullCData(oldp+21888,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                             - ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
        tracep->fullCData(oldp+21889,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        tracep->fullBit(oldp+21890,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf));
        tracep->fullWData(oldp+21891,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ram__DOT__data_ram),228);
        tracep->fullCData(oldp+21899,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr),2);
        tracep->fullBit(oldp+21900,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q));
        tracep->fullBit(oldp+21901,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q));
        tracep->fullBit(oldp+21902,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q));
        tracep->fullBit(oldp+21903,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q));
        tracep->fullBit(oldp+21904,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))))));
        tracep->fullBit(oldp+21905,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->fullBit(oldp+21906,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))))));
        tracep->fullBit(oldp+21907,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->fullBit(oldp+21908,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))))));
        tracep->fullBit(oldp+21909,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->fullBit(oldp+21910,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))))));
        tracep->fullBit(oldp+21911,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->fullBit(oldp+21912,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q));
        tracep->fullBit(oldp+21913,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q));
        tracep->fullBit(oldp+21914,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q));
        tracep->fullBit(oldp+21915,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q));
        tracep->fullBit(oldp+21916,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))))));
        tracep->fullBit(oldp+21917,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->fullBit(oldp+21918,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))))));
        tracep->fullBit(oldp+21919,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->fullBit(oldp+21920,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))))));
        tracep->fullBit(oldp+21921,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->fullBit(oldp+21922,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))))));
        tracep->fullBit(oldp+21923,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->fullWData(oldp+21924,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga),80);
        tracep->fullCData(oldp+21927,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wen_fpga),4);
        tracep->fullWData(oldp+21928,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wdata_fpga),128);
        tracep->fullSData(oldp+21932,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_be_fpga),16);
        tracep->fullBit(oldp+21933,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__acc_ff_rstn));
        tracep->fullBit(oldp+21934,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__acc_ff_rstn));
        tracep->fullBit(oldp+21935,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__acc_ff_rstn));
        tracep->fullBit(oldp+21936,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__acc_ff_rstn));
        tracep->fullQData(oldp+21937,((((QData)((IData)(
                                                        (1U 
                                                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wen_fpga)))) 
                                        << 0x38U) | 
                                       (((QData)((IData)(
                                                         (0xfffffU 
                                                          & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[0U]))) 
                                         << 0x24U) 
                                        | (((QData)((IData)(
                                                            (0xfU 
                                                             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_be_fpga)))) 
                                            << 0x20U) 
                                           | (QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wdata_fpga[0U])))))),57);
        tracep->fullQData(oldp+21939,((((QData)((IData)(
                                                        (1U 
                                                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wen_fpga) 
                                                            >> 1U)))) 
                                        << 0x38U) | 
                                       (((QData)((IData)(
                                                         (0xfffffU 
                                                          & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[1U] 
                                                              << 0xcU) 
                                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[0U] 
                                                                >> 0x14U))))) 
                                         << 0x24U) 
                                        | (((QData)((IData)(
                                                            (0xfU 
                                                             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_be_fpga) 
                                                                >> 4U)))) 
                                            << 0x20U) 
                                           | (QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wdata_fpga[1U])))))),57);
        tracep->fullQData(oldp+21941,((((QData)((IData)(
                                                        (1U 
                                                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wen_fpga) 
                                                            >> 2U)))) 
                                        << 0x38U) | 
                                       (((QData)((IData)(
                                                         (0xfffffU 
                                                          & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[2U] 
                                                              << 0x18U) 
                                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[1U] 
                                                                >> 8U))))) 
                                         << 0x24U) 
                                        | (((QData)((IData)(
                                                            (0xfU 
                                                             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_be_fpga) 
                                                                >> 8U)))) 
                                            << 0x20U) 
                                           | (QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wdata_fpga[2U])))))),57);
        tracep->fullQData(oldp+21943,((((QData)((IData)(
                                                        (1U 
                                                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wen_fpga) 
                                                            >> 3U)))) 
                                        << 0x38U) | 
                                       (((QData)((IData)(
                                                         (0xfffffU 
                                                          & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[2U] 
                                                              << 4U) 
                                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[1U] 
                                                                >> 0x1cU))))) 
                                         << 0x24U) 
                                        | (((QData)((IData)(
                                                            (0xfU 
                                                             & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_be_fpga) 
                                                                >> 0xcU)))) 
                                            << 0x20U) 
                                           | (QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wdata_fpga[3U])))))),57);
        tracep->fullIData(oldp+21945,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[2U] 
                                                    << 4U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[1U] 
                                                      >> 0x1cU)))),32);
        tracep->fullBit(oldp+21946,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wen_fpga) 
                                           >> 3U))));
        tracep->fullIData(oldp+21947,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wdata_fpga[3U]),32);
        tracep->fullCData(oldp+21948,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_be_fpga) 
                                               >> 0xcU))),4);
        tracep->fullIData(oldp+21949,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[2U] 
                                                    << 0x18U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[1U] 
                                                      >> 8U)))),32);
        tracep->fullBit(oldp+21950,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wen_fpga) 
                                           >> 2U))));
        tracep->fullIData(oldp+21951,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wdata_fpga[2U]),32);
        tracep->fullCData(oldp+21952,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_be_fpga) 
                                               >> 8U))),4);
        tracep->fullIData(oldp+21953,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[1U] 
                                                    << 0xcU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[0U] 
                                                      >> 0x14U)))),32);
        tracep->fullBit(oldp+21954,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wen_fpga) 
                                           >> 1U))));
        tracep->fullIData(oldp+21955,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wdata_fpga[1U]),32);
        tracep->fullCData(oldp+21956,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_be_fpga) 
                                               >> 4U))),4);
        tracep->fullIData(oldp+21957,((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_addr_fpga[0U])),32);
        tracep->fullBit(oldp+21958,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wen_fpga))));
        tracep->fullIData(oldp+21959,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_wdata_fpga[0U]),32);
        tracep->fullCData(oldp+21960,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_be_fpga))),4);
        tracep->fullIData(oldp+21961,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),20);
        tracep->fullIData(oldp+21962,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),20);
        tracep->fullIData(oldp+21963,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),20);
        tracep->fullIData(oldp+21964,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),20);
        tracep->fullIData(oldp+21965,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),20);
        tracep->fullIData(oldp+21966,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),20);
        tracep->fullIData(oldp+21967,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),20);
        tracep->fullIData(oldp+21968,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),20);
        tracep->fullIData(oldp+21969,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),20);
        tracep->fullIData(oldp+21970,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),20);
        tracep->fullIData(oldp+21971,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),20);
        tracep->fullIData(oldp+21972,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),20);
        tracep->fullIData(oldp+21973,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[12]),20);
        tracep->fullIData(oldp+21974,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[13]),20);
        tracep->fullIData(oldp+21975,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[14]),20);
        tracep->fullIData(oldp+21976,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[15]),20);
        tracep->fullIData(oldp+21977,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[16]),20);
        tracep->fullIData(oldp+21978,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[17]),20);
        tracep->fullIData(oldp+21979,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[18]),20);
        tracep->fullIData(oldp+21980,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[19]),20);
        tracep->fullIData(oldp+21981,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),20);
        tracep->fullIData(oldp+21982,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),20);
        tracep->fullIData(oldp+21983,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),20);
        tracep->fullIData(oldp+21984,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),20);
        tracep->fullIData(oldp+21985,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),20);
        tracep->fullIData(oldp+21986,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),20);
        tracep->fullIData(oldp+21987,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),20);
        tracep->fullIData(oldp+21988,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),20);
        tracep->fullIData(oldp+21989,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),20);
        tracep->fullIData(oldp+21990,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),20);
        tracep->fullIData(oldp+21991,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),20);
        tracep->fullIData(oldp+21992,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),20);
        tracep->fullIData(oldp+21993,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[12]),20);
        tracep->fullIData(oldp+21994,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[13]),20);
        tracep->fullIData(oldp+21995,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[14]),20);
        tracep->fullIData(oldp+21996,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[15]),20);
        tracep->fullIData(oldp+21997,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[16]),20);
        tracep->fullIData(oldp+21998,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[17]),20);
        tracep->fullIData(oldp+21999,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[18]),20);
        tracep->fullIData(oldp+22000,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[19]),20);
        tracep->fullSData(oldp+22001,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
        tracep->fullSData(oldp+22002,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
        tracep->fullSData(oldp+22003,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
        tracep->fullSData(oldp+22004,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
        tracep->fullSData(oldp+22005,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
        tracep->fullSData(oldp+22006,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
        tracep->fullSData(oldp+22007,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
        tracep->fullSData(oldp+22008,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
        tracep->fullSData(oldp+22009,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
        tracep->fullSData(oldp+22010,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
        tracep->fullSData(oldp+22011,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
        tracep->fullSData(oldp+22012,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
        tracep->fullSData(oldp+22013,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
        tracep->fullSData(oldp+22014,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
        tracep->fullSData(oldp+22015,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
        tracep->fullSData(oldp+22016,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
        tracep->fullSData(oldp+22017,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
        tracep->fullSData(oldp+22018,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
        tracep->fullSData(oldp+22019,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
        tracep->fullSData(oldp+22020,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
        tracep->fullSData(oldp+22021,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
        tracep->fullSData(oldp+22022,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
        tracep->fullSData(oldp+22023,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
        tracep->fullSData(oldp+22024,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
        tracep->fullSData(oldp+22025,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
        tracep->fullSData(oldp+22026,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
        tracep->fullSData(oldp+22027,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
        tracep->fullSData(oldp+22028,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
        tracep->fullSData(oldp+22029,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
        tracep->fullSData(oldp+22030,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
        tracep->fullSData(oldp+22031,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
        tracep->fullSData(oldp+22032,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
        tracep->fullSData(oldp+22033,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
        tracep->fullSData(oldp+22034,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
        tracep->fullSData(oldp+22035,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
        tracep->fullSData(oldp+22036,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
        tracep->fullSData(oldp+22037,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
        tracep->fullSData(oldp+22038,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
        tracep->fullSData(oldp+22039,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
        tracep->fullSData(oldp+22040,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
        tracep->fullSData(oldp+22041,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
        tracep->fullSData(oldp+22042,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
        tracep->fullSData(oldp+22043,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
        tracep->fullSData(oldp+22044,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
        tracep->fullSData(oldp+22045,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
        tracep->fullSData(oldp+22046,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
        tracep->fullSData(oldp+22047,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
        tracep->fullSData(oldp+22048,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
        tracep->fullSData(oldp+22049,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22050,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22051,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22052,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22053,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22054,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22055,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22056,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22057,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22058,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22059,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22060,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22061,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22062,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22063,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22064,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22065,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22066,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22067,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22068,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22069,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22070,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22071,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22072,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22073,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22074,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22075,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22076,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22077,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22078,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22079,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22080,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22081,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22082,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22083,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22084,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22085,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22086,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22087,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22088,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22089,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22090,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22091,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22092,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22093,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22094,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22095,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22096,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22097,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22098,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22099,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22100,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22101,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22102,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22104,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22105,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22106,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22107,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22108,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22109,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22110,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22111,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22112,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22113,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22115,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22116,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22117,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22118,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22119,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22120,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22121,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22122,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22123,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22124,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22125,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22126,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22127,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22128,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullIData(oldp+22129,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),20);
        tracep->fullIData(oldp+22130,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),20);
        tracep->fullIData(oldp+22131,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),20);
        tracep->fullIData(oldp+22132,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),20);
        tracep->fullIData(oldp+22133,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),20);
        tracep->fullIData(oldp+22134,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),20);
        tracep->fullIData(oldp+22135,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),20);
        tracep->fullIData(oldp+22136,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),20);
        tracep->fullIData(oldp+22137,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),20);
        tracep->fullIData(oldp+22138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),20);
        tracep->fullIData(oldp+22139,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),20);
        tracep->fullIData(oldp+22140,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),20);
        tracep->fullIData(oldp+22141,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[12]),20);
        tracep->fullIData(oldp+22142,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[13]),20);
        tracep->fullIData(oldp+22143,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[14]),20);
        tracep->fullIData(oldp+22144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[15]),20);
        tracep->fullIData(oldp+22145,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[16]),20);
        tracep->fullIData(oldp+22146,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[17]),20);
        tracep->fullIData(oldp+22147,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[18]),20);
        tracep->fullIData(oldp+22148,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[19]),20);
        tracep->fullIData(oldp+22149,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),20);
        tracep->fullIData(oldp+22150,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),20);
        tracep->fullIData(oldp+22151,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),20);
        tracep->fullIData(oldp+22152,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),20);
        tracep->fullIData(oldp+22153,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),20);
        tracep->fullIData(oldp+22154,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),20);
        tracep->fullIData(oldp+22155,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),20);
        tracep->fullIData(oldp+22156,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),20);
        tracep->fullIData(oldp+22157,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),20);
        tracep->fullIData(oldp+22158,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),20);
        tracep->fullIData(oldp+22159,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),20);
        tracep->fullIData(oldp+22160,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),20);
        tracep->fullIData(oldp+22161,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[12]),20);
        tracep->fullIData(oldp+22162,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[13]),20);
        tracep->fullIData(oldp+22163,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[14]),20);
        tracep->fullIData(oldp+22164,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[15]),20);
        tracep->fullIData(oldp+22165,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[16]),20);
        tracep->fullIData(oldp+22166,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[17]),20);
        tracep->fullIData(oldp+22167,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[18]),20);
        tracep->fullIData(oldp+22168,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[19]),20);
        tracep->fullSData(oldp+22169,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
        tracep->fullSData(oldp+22170,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
        tracep->fullSData(oldp+22171,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
        tracep->fullSData(oldp+22172,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
        tracep->fullSData(oldp+22173,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
        tracep->fullSData(oldp+22174,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
        tracep->fullSData(oldp+22175,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
        tracep->fullSData(oldp+22176,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
        tracep->fullSData(oldp+22177,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
        tracep->fullSData(oldp+22178,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
        tracep->fullSData(oldp+22179,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
        tracep->fullSData(oldp+22180,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
        tracep->fullSData(oldp+22181,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
        tracep->fullSData(oldp+22182,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
        tracep->fullSData(oldp+22183,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
        tracep->fullSData(oldp+22184,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
        tracep->fullSData(oldp+22185,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
        tracep->fullSData(oldp+22186,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
        tracep->fullSData(oldp+22187,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
        tracep->fullSData(oldp+22188,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
        tracep->fullSData(oldp+22189,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
        tracep->fullSData(oldp+22190,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
        tracep->fullSData(oldp+22191,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
        tracep->fullSData(oldp+22192,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
        tracep->fullSData(oldp+22193,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
        tracep->fullSData(oldp+22194,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
        tracep->fullSData(oldp+22195,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
        tracep->fullSData(oldp+22196,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
        tracep->fullSData(oldp+22197,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
        tracep->fullSData(oldp+22198,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
        tracep->fullSData(oldp+22199,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
        tracep->fullSData(oldp+22200,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
        tracep->fullSData(oldp+22201,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
        tracep->fullSData(oldp+22202,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
        tracep->fullSData(oldp+22203,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
        tracep->fullSData(oldp+22204,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
        tracep->fullSData(oldp+22205,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
        tracep->fullSData(oldp+22206,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
        tracep->fullSData(oldp+22207,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
        tracep->fullSData(oldp+22208,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
        tracep->fullSData(oldp+22209,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
        tracep->fullSData(oldp+22210,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
        tracep->fullSData(oldp+22211,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
        tracep->fullSData(oldp+22212,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
        tracep->fullSData(oldp+22213,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
        tracep->fullSData(oldp+22214,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
        tracep->fullSData(oldp+22215,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
        tracep->fullSData(oldp+22216,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
        tracep->fullSData(oldp+22217,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22218,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22219,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22220,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22221,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22222,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22223,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22224,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22225,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22226,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22227,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22228,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22229,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22230,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22231,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22232,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22233,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22234,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22235,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22236,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22237,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22238,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22239,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22240,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22241,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22242,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22243,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22244,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22245,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22246,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22247,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22248,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22249,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22250,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22251,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22252,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22253,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22254,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22255,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22256,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22257,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22258,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22259,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22260,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22261,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22262,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22263,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22264,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22265,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22266,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22267,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22268,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22269,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22270,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22271,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22272,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22273,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22274,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22275,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22276,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22277,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22278,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22279,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22280,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22281,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22282,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22283,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22284,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22285,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22286,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22287,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22288,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22289,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22290,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22291,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22292,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22293,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22294,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22295,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22296,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullIData(oldp+22297,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),20);
        tracep->fullIData(oldp+22298,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),20);
        tracep->fullIData(oldp+22299,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),20);
        tracep->fullIData(oldp+22300,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),20);
        tracep->fullIData(oldp+22301,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),20);
        tracep->fullIData(oldp+22302,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),20);
        tracep->fullIData(oldp+22303,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),20);
        tracep->fullIData(oldp+22304,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),20);
        tracep->fullIData(oldp+22305,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),20);
        tracep->fullIData(oldp+22306,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),20);
        tracep->fullIData(oldp+22307,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),20);
        tracep->fullIData(oldp+22308,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),20);
        tracep->fullIData(oldp+22309,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[12]),20);
        tracep->fullIData(oldp+22310,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[13]),20);
        tracep->fullIData(oldp+22311,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[14]),20);
        tracep->fullIData(oldp+22312,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[15]),20);
        tracep->fullIData(oldp+22313,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[16]),20);
        tracep->fullIData(oldp+22314,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[17]),20);
        tracep->fullIData(oldp+22315,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[18]),20);
        tracep->fullIData(oldp+22316,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[19]),20);
        tracep->fullIData(oldp+22317,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),20);
        tracep->fullIData(oldp+22318,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),20);
        tracep->fullIData(oldp+22319,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),20);
        tracep->fullIData(oldp+22320,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),20);
        tracep->fullIData(oldp+22321,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),20);
        tracep->fullIData(oldp+22322,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),20);
        tracep->fullIData(oldp+22323,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),20);
        tracep->fullIData(oldp+22324,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),20);
        tracep->fullIData(oldp+22325,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),20);
        tracep->fullIData(oldp+22326,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),20);
        tracep->fullIData(oldp+22327,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),20);
        tracep->fullIData(oldp+22328,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),20);
        tracep->fullIData(oldp+22329,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[12]),20);
        tracep->fullIData(oldp+22330,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[13]),20);
        tracep->fullIData(oldp+22331,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[14]),20);
        tracep->fullIData(oldp+22332,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[15]),20);
        tracep->fullIData(oldp+22333,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[16]),20);
        tracep->fullIData(oldp+22334,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[17]),20);
        tracep->fullIData(oldp+22335,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[18]),20);
        tracep->fullIData(oldp+22336,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[19]),20);
        tracep->fullSData(oldp+22337,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
        tracep->fullSData(oldp+22338,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
        tracep->fullSData(oldp+22339,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
        tracep->fullSData(oldp+22340,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
        tracep->fullSData(oldp+22341,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
        tracep->fullSData(oldp+22342,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
        tracep->fullSData(oldp+22343,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
        tracep->fullSData(oldp+22344,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
        tracep->fullSData(oldp+22345,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
        tracep->fullSData(oldp+22346,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
        tracep->fullSData(oldp+22347,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
        tracep->fullSData(oldp+22348,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
        tracep->fullSData(oldp+22349,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
        tracep->fullSData(oldp+22350,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
        tracep->fullSData(oldp+22351,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
        tracep->fullSData(oldp+22352,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
        tracep->fullSData(oldp+22353,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
        tracep->fullSData(oldp+22354,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
        tracep->fullSData(oldp+22355,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
        tracep->fullSData(oldp+22356,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
        tracep->fullSData(oldp+22357,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
        tracep->fullSData(oldp+22358,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
        tracep->fullSData(oldp+22359,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
        tracep->fullSData(oldp+22360,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
        tracep->fullSData(oldp+22361,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
        tracep->fullSData(oldp+22362,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
        tracep->fullSData(oldp+22363,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
        tracep->fullSData(oldp+22364,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
        tracep->fullSData(oldp+22365,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
        tracep->fullSData(oldp+22366,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
        tracep->fullSData(oldp+22367,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
        tracep->fullSData(oldp+22368,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
        tracep->fullSData(oldp+22369,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
        tracep->fullSData(oldp+22370,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
        tracep->fullSData(oldp+22371,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
        tracep->fullSData(oldp+22372,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
        tracep->fullSData(oldp+22373,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
        tracep->fullSData(oldp+22374,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
        tracep->fullSData(oldp+22375,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
        tracep->fullSData(oldp+22376,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
        tracep->fullSData(oldp+22377,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
        tracep->fullSData(oldp+22378,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
        tracep->fullSData(oldp+22379,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
        tracep->fullSData(oldp+22380,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
        tracep->fullSData(oldp+22381,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
        tracep->fullSData(oldp+22382,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
        tracep->fullSData(oldp+22383,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
        tracep->fullSData(oldp+22384,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
        tracep->fullSData(oldp+22385,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22386,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22387,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22388,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22389,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22390,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22391,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22392,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22393,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22394,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22395,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22396,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22397,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22398,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22399,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22400,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22401,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22402,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22403,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22404,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22405,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22406,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22407,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22408,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22409,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22410,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22411,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22412,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22413,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22414,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22415,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22416,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22417,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22418,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22419,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22420,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22421,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22422,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22423,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22424,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22425,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22426,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22427,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22428,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22429,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22430,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22431,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22432,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22433,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22434,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22435,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22436,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22437,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22438,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22439,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22440,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22441,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22442,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22443,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22444,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22445,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22446,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22447,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22448,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22449,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22450,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22451,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22452,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22453,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22454,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22455,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22456,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22457,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22458,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22459,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22460,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22461,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22462,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22463,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22464,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullIData(oldp+22465,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),20);
        tracep->fullIData(oldp+22466,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),20);
        tracep->fullIData(oldp+22467,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),20);
        tracep->fullIData(oldp+22468,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),20);
        tracep->fullIData(oldp+22469,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),20);
        tracep->fullIData(oldp+22470,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),20);
        tracep->fullIData(oldp+22471,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),20);
        tracep->fullIData(oldp+22472,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),20);
        tracep->fullIData(oldp+22473,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),20);
        tracep->fullIData(oldp+22474,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),20);
        tracep->fullIData(oldp+22475,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),20);
        tracep->fullIData(oldp+22476,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),20);
        tracep->fullIData(oldp+22477,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[12]),20);
        tracep->fullIData(oldp+22478,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[13]),20);
        tracep->fullIData(oldp+22479,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[14]),20);
        tracep->fullIData(oldp+22480,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[15]),20);
        tracep->fullIData(oldp+22481,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[16]),20);
        tracep->fullIData(oldp+22482,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[17]),20);
        tracep->fullIData(oldp+22483,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[18]),20);
        tracep->fullIData(oldp+22484,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[19]),20);
        tracep->fullIData(oldp+22485,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),20);
        tracep->fullIData(oldp+22486,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),20);
        tracep->fullIData(oldp+22487,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),20);
        tracep->fullIData(oldp+22488,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),20);
        tracep->fullIData(oldp+22489,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),20);
        tracep->fullIData(oldp+22490,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),20);
        tracep->fullIData(oldp+22491,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),20);
        tracep->fullIData(oldp+22492,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),20);
        tracep->fullIData(oldp+22493,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),20);
        tracep->fullIData(oldp+22494,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),20);
        tracep->fullIData(oldp+22495,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),20);
        tracep->fullIData(oldp+22496,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),20);
        tracep->fullIData(oldp+22497,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[12]),20);
        tracep->fullIData(oldp+22498,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[13]),20);
        tracep->fullIData(oldp+22499,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[14]),20);
        tracep->fullIData(oldp+22500,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[15]),20);
        tracep->fullIData(oldp+22501,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[16]),20);
        tracep->fullIData(oldp+22502,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[17]),20);
        tracep->fullIData(oldp+22503,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[18]),20);
        tracep->fullIData(oldp+22504,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[19]),20);
        tracep->fullSData(oldp+22505,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
        tracep->fullSData(oldp+22506,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
        tracep->fullSData(oldp+22507,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
        tracep->fullSData(oldp+22508,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
        tracep->fullSData(oldp+22509,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
        tracep->fullSData(oldp+22510,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
        tracep->fullSData(oldp+22511,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
        tracep->fullSData(oldp+22512,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
        tracep->fullSData(oldp+22513,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
        tracep->fullSData(oldp+22514,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
        tracep->fullSData(oldp+22515,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
        tracep->fullSData(oldp+22516,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
        tracep->fullSData(oldp+22517,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
        tracep->fullSData(oldp+22518,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
        tracep->fullSData(oldp+22519,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
        tracep->fullSData(oldp+22520,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
        tracep->fullSData(oldp+22521,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
        tracep->fullSData(oldp+22522,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
        tracep->fullSData(oldp+22523,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
        tracep->fullSData(oldp+22524,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
        tracep->fullSData(oldp+22525,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
        tracep->fullSData(oldp+22526,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
        tracep->fullSData(oldp+22527,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
        tracep->fullSData(oldp+22528,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
        tracep->fullSData(oldp+22529,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
        tracep->fullSData(oldp+22530,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
        tracep->fullSData(oldp+22531,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
        tracep->fullSData(oldp+22532,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
        tracep->fullSData(oldp+22533,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
        tracep->fullSData(oldp+22534,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
        tracep->fullSData(oldp+22535,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
        tracep->fullSData(oldp+22536,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
        tracep->fullSData(oldp+22537,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
        tracep->fullSData(oldp+22538,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
        tracep->fullSData(oldp+22539,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
        tracep->fullSData(oldp+22540,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
        tracep->fullSData(oldp+22541,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),12);
        tracep->fullSData(oldp+22542,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),12);
        tracep->fullSData(oldp+22543,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),12);
        tracep->fullSData(oldp+22544,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),12);
        tracep->fullSData(oldp+22545,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),12);
        tracep->fullSData(oldp+22546,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),12);
        tracep->fullSData(oldp+22547,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),12);
        tracep->fullSData(oldp+22548,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),12);
        tracep->fullSData(oldp+22549,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),12);
        tracep->fullSData(oldp+22550,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),12);
        tracep->fullSData(oldp+22551,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[10]),12);
        tracep->fullSData(oldp+22552,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[11]),12);
        tracep->fullSData(oldp+22553,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22554,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22555,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22556,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22557,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22558,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22559,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22560,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22561,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22562,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22563,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22564,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22565,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22566,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22567,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22568,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22569,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22570,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22571,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22572,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22573,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22574,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22575,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22576,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22577,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22578,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22579,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22580,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22581,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22582,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22583,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22584,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22585,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22586,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22587,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22588,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22589,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22590,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22591,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22592,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22593,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22594,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22595,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22596,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22597,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22598,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22599,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22600,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22601,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22602,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22603,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22604,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22605,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22606,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22607,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22608,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22609,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22610,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22611,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22612,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22613,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22614,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22615,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22616,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22617,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22618,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22619,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22620,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22621,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22622,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullSData(oldp+22623,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0]),10);
        tracep->fullSData(oldp+22624,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[1]),10);
        tracep->fullSData(oldp+22625,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[2]),10);
        tracep->fullSData(oldp+22626,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[3]),10);
        tracep->fullSData(oldp+22627,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[4]),10);
        tracep->fullSData(oldp+22628,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[5]),10);
        tracep->fullSData(oldp+22629,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[6]),10);
        tracep->fullSData(oldp+22630,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[7]),10);
        tracep->fullSData(oldp+22631,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[8]),10);
        tracep->fullSData(oldp+22632,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[9]),10);
        tracep->fullBit(oldp+22633,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__s_ctrl_update_cnt));
        tracep->fullBit(oldp+22634,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__s_ctrl_update_all));
        tracep->fullBit(oldp+22635,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__s_ctrl_rst));
        tracep->fullSData(oldp+22636,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__s_counter),16);
        tracep->fullSData(oldp+22637,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__s_start),16);
        tracep->fullSData(oldp+22638,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__s_end),16);
        tracep->fullBit(oldp+22639,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__s_direction));
        tracep->fullBit(oldp+22640,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__s_sawtooth));
        tracep->fullBit(oldp+22641,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__s_do_update));
        tracep->fullBit(oldp+22642,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__s_pending_update));
        tracep->fullBit(oldp+22643,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__s_ctrl_update_cnt));
        tracep->fullBit(oldp+22644,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__s_ctrl_update_all));
        tracep->fullBit(oldp+22645,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__s_ctrl_rst));
        tracep->fullSData(oldp+22646,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__s_counter),16);
        tracep->fullSData(oldp+22647,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__s_start),16);
        tracep->fullSData(oldp+22648,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__s_end),16);
        tracep->fullBit(oldp+22649,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__s_direction));
        tracep->fullBit(oldp+22650,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__s_sawtooth));
        tracep->fullBit(oldp+22651,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__s_do_update));
        tracep->fullBit(oldp+22652,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__s_pending_update));
        tracep->fullBit(oldp+22653,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__s_ctrl_update_cnt));
        tracep->fullBit(oldp+22654,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__s_ctrl_update_all));
        tracep->fullBit(oldp+22655,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__s_ctrl_rst));
        tracep->fullSData(oldp+22656,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__s_counter),16);
        tracep->fullSData(oldp+22657,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__s_start),16);
        tracep->fullSData(oldp+22658,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__s_end),16);
        tracep->fullBit(oldp+22659,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__s_direction));
        tracep->fullBit(oldp+22660,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__s_sawtooth));
        tracep->fullBit(oldp+22661,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__s_do_update));
        tracep->fullBit(oldp+22662,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__s_pending_update));
        tracep->fullBit(oldp+22663,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__s_ctrl_update_cnt));
        tracep->fullBit(oldp+22664,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__s_ctrl_update_all));
        tracep->fullBit(oldp+22665,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__s_ctrl_rst));
        tracep->fullSData(oldp+22666,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__s_counter),16);
        tracep->fullSData(oldp+22667,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__s_start),16);
        tracep->fullSData(oldp+22668,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__s_end),16);
        tracep->fullBit(oldp+22669,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__s_direction));
        tracep->fullBit(oldp+22670,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__s_sawtooth));
        tracep->fullBit(oldp+22671,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__s_do_update));
        tracep->fullBit(oldp+22672,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__s_pending_update));
        tracep->fullCData(oldp+22673,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async),8);
        tracep->fullBit(oldp+22674,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_start));
        tracep->fullBit(oldp+22675,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_stop));
        tracep->fullBit(oldp+22676,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_ack));
        tracep->fullBit(oldp+22677,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_nack));
        tracep->fullBit(oldp+22678,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait));
        tracep->fullBit(oldp+22679,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait_ev));
        tracep->fullBit(oldp+22680,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_ev));
        tracep->fullSData(oldp+22681,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_div_num),16);
        tracep->fullCData(oldp+22682,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_rpt_num),7);
        tracep->fullCData(oldp+22683,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data),8);
        tracep->fullBit(oldp+22684,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_core_txd));
        tracep->fullBit(oldp+22685,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_rd_ack));
        tracep->fullCData(oldp+22686,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd),3);
        tracep->fullBit(oldp+22687,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid));
        tracep->fullCData(oldp+22688,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async))),2);
        tracep->fullCData(oldp+22689,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async),8);
        tracep->fullBit(oldp+22690,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_start));
        tracep->fullBit(oldp+22691,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_stop));
        tracep->fullBit(oldp+22692,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_ack));
        tracep->fullBit(oldp+22693,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_nack));
        tracep->fullBit(oldp+22694,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait));
        tracep->fullBit(oldp+22695,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait_ev));
        tracep->fullBit(oldp+22696,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_ev));
        tracep->fullSData(oldp+22697,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_div_num),16);
        tracep->fullCData(oldp+22698,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_rpt_num),7);
        tracep->fullCData(oldp+22699,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data),8);
        tracep->fullBit(oldp+22700,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_core_txd));
        tracep->fullBit(oldp+22701,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_rd_ack));
        tracep->fullCData(oldp+22702,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd),3);
        tracep->fullBit(oldp+22703,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid));
        tracep->fullCData(oldp+22704,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async))),2);
        tracep->fullSData(oldp+22705,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en),9);
        tracep->fullBit(oldp+22706,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_en));
        tracep->fullIData(oldp+22707,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_addresses),19);
        tracep->fullIData(oldp+22708,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_counters),20);
        tracep->fullCData(oldp+22709,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_stream),2);
        tracep->fullBit(oldp+22710,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_stream_id));
        tracep->fullBit(oldp+22711,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_event));
        tracep->fullBit(oldp+22712,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_ch_en));
        tracep->fullBit(oldp+22713,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_sot));
        tracep->fullBit(oldp+22714,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_pending_en));
        tracep->fullBit(oldp+22715,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_en));
        tracep->fullIData(oldp+22716,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_addresses),19);
        tracep->fullIData(oldp+22717,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_counters),20);
        tracep->fullCData(oldp+22718,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_stream),2);
        tracep->fullBit(oldp+22719,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_stream_id));
        tracep->fullBit(oldp+22720,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_event));
        tracep->fullBit(oldp+22721,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_ch_en));
        tracep->fullBit(oldp+22722,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_sot));
        tracep->fullBit(oldp+22723,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_pending_en));
        tracep->fullBit(oldp+22724,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_en));
        tracep->fullIData(oldp+22725,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_addresses),19);
        tracep->fullIData(oldp+22726,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_counters),20);
        tracep->fullCData(oldp+22727,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_stream),2);
        tracep->fullBit(oldp+22728,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_stream_id));
        tracep->fullBit(oldp+22729,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_event));
        tracep->fullBit(oldp+22730,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_ch_en));
        tracep->fullBit(oldp+22731,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_sot));
        tracep->fullBit(oldp+22732,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_pending_en));
        tracep->fullBit(oldp+22733,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_en));
        tracep->fullIData(oldp+22734,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_addresses),19);
        tracep->fullIData(oldp+22735,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_counters),20);
        tracep->fullCData(oldp+22736,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_stream),2);
        tracep->fullBit(oldp+22737,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_stream_id));
        tracep->fullBit(oldp+22738,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_event));
        tracep->fullBit(oldp+22739,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_ch_en));
        tracep->fullBit(oldp+22740,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_sot));
        tracep->fullBit(oldp+22741,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_pending_en));
        tracep->fullBit(oldp+22742,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_en));
        tracep->fullIData(oldp+22743,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_addresses),19);
        tracep->fullIData(oldp+22744,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_counters),20);
        tracep->fullCData(oldp+22745,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_stream),2);
        tracep->fullBit(oldp+22746,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_stream_id));
        tracep->fullBit(oldp+22747,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_event));
        tracep->fullBit(oldp+22748,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_ch_en));
        tracep->fullBit(oldp+22749,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_sot));
        tracep->fullBit(oldp+22750,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_pending_en));
        tracep->fullBit(oldp+22751,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_en));
        tracep->fullIData(oldp+22752,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_addresses),19);
        tracep->fullIData(oldp+22753,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_counters),20);
        tracep->fullCData(oldp+22754,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_stream),2);
        tracep->fullBit(oldp+22755,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_stream_id));
        tracep->fullBit(oldp+22756,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_event));
        tracep->fullBit(oldp+22757,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_ch_en));
        tracep->fullBit(oldp+22758,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_sot));
        tracep->fullBit(oldp+22759,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_pending_en));
        tracep->fullBit(oldp+22760,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_en));
        tracep->fullIData(oldp+22761,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_addresses),19);
        tracep->fullIData(oldp+22762,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_counters),20);
        tracep->fullCData(oldp+22763,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_stream),2);
        tracep->fullBit(oldp+22764,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_stream_id));
        tracep->fullBit(oldp+22765,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_event));
        tracep->fullBit(oldp+22766,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_ch_en));
        tracep->fullBit(oldp+22767,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_sot));
        tracep->fullBit(oldp+22768,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_pending_en));
        tracep->fullBit(oldp+22769,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_en));
        tracep->fullIData(oldp+22770,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_addresses),19);
        tracep->fullIData(oldp+22771,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_counters),20);
        tracep->fullCData(oldp+22772,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_stream),2);
        tracep->fullBit(oldp+22773,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_stream_id));
        tracep->fullBit(oldp+22774,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_event));
        tracep->fullBit(oldp+22775,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_ch_en));
        tracep->fullBit(oldp+22776,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_sot));
        tracep->fullBit(oldp+22777,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_pending_en));
        tracep->fullBit(oldp+22778,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_en));
        tracep->fullIData(oldp+22779,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_addresses),19);
        tracep->fullIData(oldp+22780,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_counters),20);
        tracep->fullCData(oldp+22781,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_stream),2);
        tracep->fullBit(oldp+22782,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_stream_id));
        tracep->fullBit(oldp+22783,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_event));
        tracep->fullBit(oldp+22784,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_ch_en));
        tracep->fullBit(oldp+22785,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_sot));
        tracep->fullBit(oldp+22786,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_pending_en));
        tracep->fullBit(oldp+22787,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en))));
        tracep->fullBit(oldp+22788,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                           >> 1U))));
        tracep->fullBit(oldp+22789,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                           >> 4U))));
        tracep->fullBit(oldp+22790,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                           >> 2U))));
        tracep->fullBit(oldp+22791,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                           >> 5U))));
        tracep->fullBit(oldp+22792,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                           >> 3U))));
        tracep->fullBit(oldp+22793,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                           >> 6U))));
        tracep->fullBit(oldp+22794,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                           >> 7U))));
        tracep->fullBit(oldp+22795,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en) 
                                           >> 8U))));
        tracep->fullBit(oldp+22796,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_ref_clk_edge));
        tracep->fullBit(oldp+22797,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_ref_clk_edge_del));
        tracep->fullBit(oldp+22798,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_enable_count_lo));
        tracep->fullBit(oldp+22799,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_enable_count_hi));
        tracep->fullBit(oldp+22800,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_enable_count_prescaler_lo));
        tracep->fullBit(oldp+22801,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_enable_count_prescaler_hi));
        tracep->fullIData(oldp+22802,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_rdata_int),32);
        tracep->fullIData(oldp+22803,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__csr_wdata_int),32);
        tracep->fullIData(oldp+22804,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dscratch0_n),32);
        tracep->fullIData(oldp+22805,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dscratch1_n),32);
        tracep->fullIData(oldp+22806,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mscratch_n),32);
        tracep->fullCData(oldp+22807,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mtvec_mode_n),2);
        tracep->fullIData(oldp+22808,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mie_n),32);
        tracep->fullWData(oldp+22809,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmevent_n),1024);
        tracep->fullIData(oldp+22841,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mcountinhibit_n),32);
        tracep->fullWData(oldp+22842,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_increment),2048);
        tracep->fullIData(oldp+22906,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mhpmcounter_write_increment),32);
        tracep->fullBit(oldp+22907,((1U & (~ (IData)(
                                                     (0U 
                                                      != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))))));
        tracep->fullIData(oldp+22908,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__buffer
                                      [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__pointer_out]),32);
        tracep->fullCData(oldp+22909,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_cmd_op),6);
        tracep->fullIData(oldp+22910,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_cmd_arg),32);
        tracep->fullBit(oldp+22911,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_start_sync__DOT__r_input_reg));
        tracep->fullBit(oldp+22912,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__pointer_out));
        tracep->fullIData(oldp+22913,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__buffer[0]),32);
        tracep->fullIData(oldp+22914,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_tx_fifo__DOT__i_fifo__DOT__buffer[1]),32);
        tracep->fullCData(oldp+22915,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__write_token),4);
        tracep->fullBit(oldp+22916,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_enable));
        tracep->fullCData(oldp+22917,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_pointer),4);
        tracep->fullWData(oldp+22918,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__data),128);
        tracep->fullCData(oldp+22922,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),2);
        tracep->fullCData(oldp+22923,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__write_enable)
                                        ? ((0xeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__write_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__write_token) 
                                               >> 3U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__write_token))),4);
        tracep->fullCData(oldp+22924,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__read_pointer),4);
        tracep->fullCData(oldp+22925,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),2);
        tracep->fullCData(oldp+22926,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty),4);
        tracep->fullBit(oldp+22927,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_in_data_ready));
        tracep->fullBit(oldp+22928,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_out_data_valid));
        tracep->fullBit(oldp+22929,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_data_start));
        tracep->fullBit(oldp+22930,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_clk_en));
        tracep->fullBit(oldp+22931,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_rsp_en));
        tracep->fullCData(oldp+22932,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_rsp_len),8);
        tracep->fullBit(oldp+22933,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_rsp_crc));
        tracep->fullBit(oldp+22934,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_rsp_bsy));
        tracep->fullBit(oldp+22935,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_sdcmd_oen));
        tracep->fullCData(oldp+22936,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_sddata),4);
        tracep->fullBit(oldp+22937,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_done));
        tracep->fullBit(oldp+22938,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_byte_evnt));
        tracep->fullCData(oldp+22939,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_dataout),4);
        tracep->fullBit(oldp+22940,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_lastbitofword));
        tracep->fullSData(oldp+22941,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_sdio_timeout),11);
        tracep->fullBit(oldp+22942,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_in_data_ready)))));
        tracep->fullBit(oldp+22943,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable));
        tracep->fullBit(oldp+22944,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_start_sync__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+22945,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_start_sync__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+22946,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_sdcmd));
        tracep->fullCData(oldp+22947,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__i_cmd_crc__DOT__s_crc),7);
        tracep->fullBit(oldp+22948,((1U & (~ (IData)(
                                                     (0U 
                                                      != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty)))))));
        tracep->fullCData(oldp+22949,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token),8);
        tracep->fullCData(oldp+22950,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer),8);
        tracep->fullCData(oldp+22951,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),3);
        tracep->fullCData(oldp+22952,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token),8);
        tracep->fullCData(oldp+22953,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer),8);
        tracep->fullCData(oldp+22954,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),3);
        tracep->fullCData(oldp+22955,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer),8);
        tracep->fullCData(oldp+22956,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),3);
        tracep->fullCData(oldp+22957,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty),8);
        tracep->fullBit(oldp+22958,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__r_input_reg));
        tracep->fullBit(oldp+22959,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__r_input_reg));
        tracep->fullBit(oldp+22960,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__r_input_reg));
        tracep->fullBit(oldp+22961,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__r_input_reg));
        tracep->fullBit(oldp+22962,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_start));
        tracep->fullSData(oldp+22963,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_size),16);
        tracep->fullBit(oldp+22964,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_qpi));
        tracep->fullIData(oldp+22965,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_data),32);
        tracep->fullBit(oldp+22966,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_data_valid));
        tracep->fullBit(oldp+22967,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_data_ready));
        tracep->fullBit(oldp+22968,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_start));
        tracep->fullSData(oldp+22969,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_size),16);
        tracep->fullBit(oldp+22970,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_qpi));
        tracep->fullBit(oldp+22971,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_done));
        tracep->fullBit(oldp+22972,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_data_valid));
        tracep->fullBit(oldp+22973,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_rx_data_valid));
        tracep->fullBit(oldp+22974,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_tx_data_ready));
        tracep->fullIData(oldp+22975,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async),32);
        tracep->fullBit(oldp+22976,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_eot));
        tracep->fullCData(oldp+22977,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_bitsword),5);
        tracep->fullCData(oldp+22978,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_wordtransf),2);
        tracep->fullBit(oldp+22979,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_lsbfirst));
        tracep->fullCData(oldp+22980,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_bitsword),5);
        tracep->fullCData(oldp+22981,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_wordtransf),2);
        tracep->fullBit(oldp+22982,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_lsbfirst));
        tracep->fullBit(oldp+22983,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_tx_data_ready)))));
        tracep->fullBit(oldp+22984,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_enable));
        tracep->fullBit(oldp+22985,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_cfg));
        tracep->fullBit(oldp+22986,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi));
        tracep->fullBit(oldp+22987,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_cs));
        tracep->fullBit(oldp+22988,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_evt));
        tracep->fullBit(oldp+22989,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_chk));
        tracep->fullBit(oldp+22990,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg));
        tracep->fullBit(oldp+22991,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot));
        tracep->fullBit(oldp+22992,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc));
        tracep->fullBit(oldp+22993,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum));
        tracep->fullBit(oldp+22994,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai));
        tracep->fullBit(oldp+22995,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd));
        tracep->fullBit(oldp+22996,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd));
        tracep->fullBit(oldp+22997,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc));
        tracep->fullBit(oldp+22998,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpt));
        tracep->fullBit(oldp+22999,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpe));
        tracep->fullBit(oldp+23000,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_eot));
        tracep->fullBit(oldp+23001,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful));
        tracep->fullBit(oldp+23002,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_uca));
        tracep->fullBit(oldp+23003,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ucs));
        tracep->fullBit(oldp+23004,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb));
        tracep->fullBit(oldp+23005,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi));
        tracep->fullSData(oldp+23006,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size_long),16);
        tracep->fullCData(oldp+23007,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ),2);
        tracep->fullCData(oldp+23008,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_cyc),8);
        tracep->fullBit(oldp+23009,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi));
        tracep->fullBit(oldp+23010,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_dummy));
        tracep->fullBit(oldp+23011,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_setup_replay));
        tracep->fullBit(oldp+23012,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_ful));
        tracep->fullBit(oldp+23013,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_done));
        tracep->fullBit(oldp+23014,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_clr_rpt_buf));
        tracep->fullBit(oldp+23015,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_set_first_reply));
        tracep->fullCData(oldp+23016,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_wordstransf),2);
        tracep->fullCData(oldp+23017,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordstransf),2);
        tracep->fullCData(oldp+23018,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize),5);
        tracep->fullCData(oldp+23019,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_state_next),2);
        tracep->fullBit(oldp+23020,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_start));
        tracep->fullCData(oldp+23021,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_target),8);
        tracep->fullCData(oldp+23022,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state_next),4);
        tracep->fullCData(oldp+23023,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state_next),4);
        tracep->fullSData(oldp+23024,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_counter_hi),16);
        tracep->fullBit(oldp+23025,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_sample_hi));
        tracep->fullIData(oldp+23026,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_shift_reg),32);
        tracep->fullBit(oldp+23027,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_is_last));
        tracep->fullBit(oldp+23028,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_is_last));
        tracep->fullBit(oldp+23029,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_in));
        tracep->fullBit(oldp+23030,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_sample_rx_in));
        tracep->fullBit(oldp+23031,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_driving));
        tracep->fullBit(oldp+23032,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_sdo0));
        tracep->fullBit(oldp+23033,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_sdo1));
        tracep->fullBit(oldp+23034,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_sdo2));
        tracep->fullBit(oldp+23035,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_sdo3));
        tracep->fullCData(oldp+23036,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_mode),2);
        tracep->fullCData(oldp+23037,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_mode),2);
        tracep->fullCData(oldp+23038,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_driving)
                                        ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_mode)
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_mode))),2);
        tracep->fullBit(oldp+23039,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_idle));
        tracep->fullBit(oldp+23040,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_idle));
        tracep->fullBit(oldp+23041,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful));
        tracep->fullBit(oldp+23042,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_clken));
        tracep->fullCData(oldp+23043,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_counter_bits),5);
        tracep->fullCData(oldp+23044,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_counter_bits),5);
        tracep->fullBit(oldp+23045,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_bits));
        tracep->fullBit(oldp+23046,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_sample_bits));
        tracep->fullCData(oldp+23047,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_counter_transf),2);
        tracep->fullBit(oldp+23048,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_sample_transf));
        tracep->fullBit(oldp+23049,((1U & (~ (IData)(
                                                     (0U 
                                                      != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty)))))));
        tracep->fullCData(oldp+23050,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token),8);
        tracep->fullCData(oldp+23051,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_pointer),8);
        tracep->fullCData(oldp+23052,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),3);
        tracep->fullCData(oldp+23053,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token),8);
        tracep->fullCData(oldp+23054,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_pointer),8);
        tracep->fullCData(oldp+23055,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__write_pointer_bin),3);
        tracep->fullCData(oldp+23056,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__read_pointer),8);
        tracep->fullCData(oldp+23057,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin),3);
        tracep->fullCData(oldp+23058,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty),8);
        tracep->fullBit(oldp+23059,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__r_input_reg));
        tracep->fullBit(oldp+23060,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__r_input_reg));
        tracep->fullBit(oldp+23061,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__r_input_reg));
        tracep->fullBit(oldp+23062,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__r_input_reg));
        tracep->fullBit(oldp+23063,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start));
        tracep->fullSData(oldp+23064,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_size),16);
        tracep->fullBit(oldp+23065,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_qpi));
        tracep->fullIData(oldp+23066,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data),32);
        tracep->fullBit(oldp+23067,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid));
        tracep->fullBit(oldp+23068,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_ready));
        tracep->fullBit(oldp+23069,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start));
        tracep->fullSData(oldp+23070,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_size),16);
        tracep->fullBit(oldp+23071,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_qpi));
        tracep->fullBit(oldp+23072,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_done));
        tracep->fullBit(oldp+23073,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_data_valid));
        tracep->fullBit(oldp+23074,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_rx_data_valid));
        tracep->fullBit(oldp+23075,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_tx_data_ready));
        tracep->fullIData(oldp+23076,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async),32);
        tracep->fullBit(oldp+23077,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_eot));
        tracep->fullCData(oldp+23078,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_bitsword),5);
        tracep->fullCData(oldp+23079,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_wordtransf),2);
        tracep->fullBit(oldp+23080,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_lsbfirst));
        tracep->fullCData(oldp+23081,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_bitsword),5);
        tracep->fullCData(oldp+23082,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_wordtransf),2);
        tracep->fullBit(oldp+23083,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_lsbfirst));
        tracep->fullBit(oldp+23084,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_tx_data_ready)))));
        tracep->fullBit(oldp+23085,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__write_enable));
        tracep->fullBit(oldp+23086,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_cfg));
        tracep->fullBit(oldp+23087,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi));
        tracep->fullBit(oldp+23088,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_cs));
        tracep->fullBit(oldp+23089,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_evt));
        tracep->fullBit(oldp+23090,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_chk));
        tracep->fullBit(oldp+23091,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg));
        tracep->fullBit(oldp+23092,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot));
        tracep->fullBit(oldp+23093,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc));
        tracep->fullBit(oldp+23094,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum));
        tracep->fullBit(oldp+23095,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai));
        tracep->fullBit(oldp+23096,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd));
        tracep->fullBit(oldp+23097,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd));
        tracep->fullBit(oldp+23098,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc));
        tracep->fullBit(oldp+23099,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpt));
        tracep->fullBit(oldp+23100,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpe));
        tracep->fullBit(oldp+23101,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_eot));
        tracep->fullBit(oldp+23102,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful));
        tracep->fullBit(oldp+23103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_uca));
        tracep->fullBit(oldp+23104,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ucs));
        tracep->fullBit(oldp+23105,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb));
        tracep->fullBit(oldp+23106,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi));
        tracep->fullSData(oldp+23107,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size_long),16);
        tracep->fullCData(oldp+23108,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ),2);
        tracep->fullCData(oldp+23109,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_cyc),8);
        tracep->fullBit(oldp+23110,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi));
        tracep->fullBit(oldp+23111,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_dummy));
        tracep->fullBit(oldp+23112,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_setup_replay));
        tracep->fullBit(oldp+23113,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_ful));
        tracep->fullBit(oldp+23114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_done));
        tracep->fullBit(oldp+23115,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_clr_rpt_buf));
        tracep->fullBit(oldp+23116,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_set_first_reply));
        tracep->fullCData(oldp+23117,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_wordstransf),2);
        tracep->fullCData(oldp+23118,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordstransf),2);
        tracep->fullCData(oldp+23119,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize),5);
        tracep->fullCData(oldp+23120,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_state_next),2);
        tracep->fullBit(oldp+23121,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_start));
        tracep->fullCData(oldp+23122,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_target),8);
        tracep->fullCData(oldp+23123,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__tx_state_next),4);
        tracep->fullCData(oldp+23124,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__rx_state_next),4);
        tracep->fullSData(oldp+23125,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_counter_hi),16);
        tracep->fullBit(oldp+23126,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_sample_hi));
        tracep->fullIData(oldp+23127,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_shift_reg),32);
        tracep->fullBit(oldp+23128,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_is_last));
        tracep->fullBit(oldp+23129,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_is_last));
        tracep->fullBit(oldp+23130,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_in));
        tracep->fullBit(oldp+23131,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_sample_rx_in));
        tracep->fullBit(oldp+23132,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_driving));
        tracep->fullBit(oldp+23133,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_sdo0));
        tracep->fullBit(oldp+23134,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_sdo1));
        tracep->fullBit(oldp+23135,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_sdo2));
        tracep->fullBit(oldp+23136,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_sdo3));
        tracep->fullCData(oldp+23137,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_mode),2);
        tracep->fullCData(oldp+23138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_mode),2);
        tracep->fullCData(oldp+23139,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_driving)
                                        ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_mode)
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_mode))),2);
        tracep->fullBit(oldp+23140,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_idle));
        tracep->fullBit(oldp+23141,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_idle));
        tracep->fullBit(oldp+23142,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_is_ful));
        tracep->fullBit(oldp+23143,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_clken));
        tracep->fullCData(oldp+23144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_counter_bits),5);
        tracep->fullCData(oldp+23145,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_counter_bits),5);
        tracep->fullBit(oldp+23146,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_tx_sample_bits));
        tracep->fullBit(oldp+23147,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_sample_bits));
        tracep->fullCData(oldp+23148,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_counter_transf),2);
        tracep->fullBit(oldp+23149,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_sample_transf));
        tracep->fullBit(oldp+23150,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_empty)))));
        tracep->fullBit(oldp+23151,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_empty));
        tracep->fullCData(oldp+23152,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg),3);
        tracep->fullCData(oldp+23153,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr),3);
        tracep->fullCData(oldp+23154,((7U & ((3U & 
                                              (((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                               >> 1U)) 
                                             ^ ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
        tracep->fullCData(oldp+23155,((7U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        tracep->fullCData(oldp+23156,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))),2);
        tracep->fullCData(oldp+23157,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg),3);
        tracep->fullCData(oldp+23158,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr),3);
        tracep->fullCData(oldp+23159,((7U & ((3U & 
                                              (((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                               >> 1U)) 
                                             ^ ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))),3);
        tracep->fullCData(oldp+23160,((7U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))),3);
        tracep->fullBit(oldp+23161,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_empty)))));
        tracep->fullBit(oldp+23162,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_empty));
        tracep->fullCData(oldp+23163,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg),3);
        tracep->fullCData(oldp+23164,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr),3);
        tracep->fullCData(oldp+23165,((7U & ((3U & 
                                              (((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                               >> 1U)) 
                                             ^ ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
        tracep->fullCData(oldp+23166,((7U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        tracep->fullCData(oldp+23167,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))),2);
        tracep->fullCData(oldp+23168,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg),3);
        tracep->fullCData(oldp+23169,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr),3);
        tracep->fullCData(oldp+23170,((7U & ((3U & 
                                              (((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                               >> 1U)) 
                                             ^ ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))),3);
        tracep->fullCData(oldp+23171,((7U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))),3);
        tracep->fullBit(oldp+23172,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_empty)))));
        tracep->fullBit(oldp+23173,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_empty));
        tracep->fullCData(oldp+23174,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg),3);
        tracep->fullCData(oldp+23175,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr),3);
        tracep->fullCData(oldp+23176,((7U & ((3U & 
                                              (((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                               >> 1U)) 
                                             ^ ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
        tracep->fullCData(oldp+23177,((7U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        tracep->fullCData(oldp+23178,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))),2);
        tracep->fullCData(oldp+23179,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg),3);
        tracep->fullCData(oldp+23180,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr),3);
        tracep->fullCData(oldp+23181,((7U & ((3U & 
                                              (((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                               >> 1U)) 
                                             ^ ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))),3);
        tracep->fullCData(oldp+23182,((7U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))),3);
        tracep->fullBit(oldp+23183,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_empty)))));
        tracep->fullBit(oldp+23184,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_empty));
        tracep->fullCData(oldp+23185,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg),3);
        tracep->fullCData(oldp+23186,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr),3);
        tracep->fullCData(oldp+23187,((7U & ((3U & 
                                              (((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                               >> 1U)) 
                                             ^ ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
        tracep->fullCData(oldp+23188,((7U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        tracep->fullCData(oldp+23189,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))),2);
        tracep->fullCData(oldp+23190,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg),3);
        tracep->fullCData(oldp+23191,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr),3);
        tracep->fullCData(oldp+23192,((7U & ((3U & 
                                              (((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                               >> 1U)) 
                                             ^ ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))),3);
        tracep->fullCData(oldp+23193,((7U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))),3);
        tracep->fullBit(oldp+23194,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_full)))));
        tracep->fullBit(oldp+23195,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty)))));
        tracep->fullBit(oldp+23196,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_full));
        tracep->fullBit(oldp+23197,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty));
        tracep->fullCData(oldp+23198,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))),2);
        tracep->fullBit(oldp+23199,(((3U & ((IData)(1U) 
                                            + (3U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))) 
                                     == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+23200,(((3U & ((IData)(1U) 
                                            + (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                     == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+23201,((((4U & ((~ (1U 
                                                 & (((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                    >> 2U))) 
                                             << 2U)) 
                                      | (3U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
        tracep->fullBit(oldp+23202,((((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 >> 2U)) 
                                             << 2U)) 
                                      | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
        tracep->fullBit(oldp+23203,((2U > (7U & ((IData)(4U) 
                                                 - 
                                                 (((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   ? 
                                                  ((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                    + 
                                                    (7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))));
        tracep->fullBit(oldp+23204,((2U > (7U & ((IData)(4U) 
                                                 - 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   ? 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))));
        tracep->fullCData(oldp+23205,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr),3);
        tracep->fullCData(oldp+23206,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr),3);
        tracep->fullCData(oldp+23207,((7U & ((3U & 
                                              (((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                               >> 1U)) 
                                             ^ ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))),3);
        tracep->fullCData(oldp+23208,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp),3);
        tracep->fullCData(oldp+23209,((7U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))),3);
        tracep->fullCData(oldp+23210,((7U & ((IData)(4U) 
                                             - (((7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                 >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                 ? 
                                                ((7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                 : 
                                                ((IData)(1U) 
                                                 + 
                                                 ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                  + 
                                                  (7U 
                                                   & ((IData)(1U) 
                                                      + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))),3);
        tracep->fullCData(oldp+23211,((7U & ((IData)(4U) 
                                             - (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                 ? 
                                                ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                 : 
                                                ((IData)(1U) 
                                                 + 
                                                 ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))),3);
        tracep->fullCData(oldp+23212,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr),2);
        tracep->fullBit(oldp+23213,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty) 
                                           | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_empty))))));
        tracep->fullCData(oldp+23214,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr),3);
        tracep->fullCData(oldp+23215,((7U & ((3U & 
                                              (((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                               >> 1U)) 
                                             ^ ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
        tracep->fullBit(oldp+23216,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next));
        tracep->fullBit(oldp+23217,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next));
        tracep->fullCData(oldp+23218,((7U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        tracep->fullCData(oldp+23219,((3U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)))),2);
        tracep->fullCData(oldp+23220,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_gnt_fpga),4);
        tracep->fullCData(oldp+23221,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_valid_fpga),4);
        tracep->fullBit(oldp+23222,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_gnt_fpga) 
                                           >> 3U))));
        tracep->fullBit(oldp+23223,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_gnt_fpga) 
                                           >> 2U))));
        tracep->fullBit(oldp+23224,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_gnt_fpga) 
                                           >> 1U))));
        tracep->fullBit(oldp+23225,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_gnt_fpga))));
        tracep->fullBit(oldp+23226,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_valid_fpga) 
                                           >> 3U))));
        tracep->fullBit(oldp+23227,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_valid_fpga) 
                                           >> 2U))));
        tracep->fullBit(oldp+23228,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_valid_fpga) 
                                           >> 1U))));
        tracep->fullBit(oldp+23229,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_valid_fpga))));
        tracep->fullQData(oldp+23230,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__soc_req_data),57);
        tracep->fullWData(oldp+23232,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add),96);
        tracep->fullCData(oldp+23235,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen),3);
        tracep->fullWData(oldp+23236,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wdata),96);
        tracep->fullSData(oldp+23239,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_be),12);
        tracep->fullCData(oldp+23240,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o),2);
        tracep->fullIData(oldp+23241,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__0__KET__.add),32);
        tracep->fullBit(oldp+23242,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+23243,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+23244,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullIData(oldp+23245,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]),32);
        tracep->fullBit(oldp+23246,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))));
        tracep->fullIData(oldp+23247,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U]),32);
        tracep->fullCData(oldp+23248,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_be))),4);
        tracep->fullBit(oldp+23249,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__soc_req_data 
                                                   >> 0x38U)))));
        tracep->fullIData(oldp+23250,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__soc_req_data)),32);
        tracep->fullCData(oldp+23251,((0xfU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__soc_req_data 
                                                       >> 0x20U)))),4);
        tracep->fullIData(oldp+23252,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U]),32);
        tracep->fullBit(oldp+23253,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 2U))));
        tracep->fullIData(oldp+23254,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U]),32);
        tracep->fullCData(oldp+23255,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 8U))),4);
        tracep->fullIData(oldp+23256,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U]),32);
        tracep->fullBit(oldp+23257,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 1U))));
        tracep->fullIData(oldp+23258,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U]),32);
        tracep->fullCData(oldp+23259,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 4U))),4);
        tracep->fullBit(oldp+23260,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen))));
        tracep->fullWData(oldp+23261,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga),128);
        tracep->fullIData(oldp+23265,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U]),32);
        tracep->fullIData(oldp+23266,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U]),32);
        tracep->fullIData(oldp+23267,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U]),32);
        tracep->fullIData(oldp+23268,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U]),32);
        tracep->fullBit(oldp+23269,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 4U))));
        tracep->fullBit(oldp+23270,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 5U))));
        tracep->fullBit(oldp+23271,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 6U))));
        tracep->fullBit(oldp+23272,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 7U))));
        tracep->fullBit(oldp+23273,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 8U))));
        tracep->fullBit(oldp+23274,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 9U))));
        tracep->fullBit(oldp+23275,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0xaU))));
        tracep->fullBit(oldp+23276,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0xbU))));
        tracep->fullBit(oldp+23277,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0xcU))));
        tracep->fullBit(oldp+23278,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0xdU))));
        tracep->fullBit(oldp+23279,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0xeU))));
        tracep->fullBit(oldp+23280,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0xfU))));
        tracep->fullBit(oldp+23281,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0x10U))));
        tracep->fullBit(oldp+23282,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0x11U))));
        tracep->fullBit(oldp+23283,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0x12U))));
        tracep->fullBit(oldp+23284,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0x13U))));
        tracep->fullBit(oldp+23285,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0x14U))));
        tracep->fullBit(oldp+23286,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0x15U))));
        tracep->fullBit(oldp+23287,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0x16U))));
        tracep->fullBit(oldp+23288,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0x17U))));
        tracep->fullBit(oldp+23289,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0x18U))));
        tracep->fullBit(oldp+23290,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0x19U))));
        tracep->fullBit(oldp+23291,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+23292,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+23293,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+23294,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+23295,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+23296,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+23297,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U])));
        tracep->fullBit(oldp+23298,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 1U))));
        tracep->fullBit(oldp+23299,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 2U))));
        tracep->fullBit(oldp+23300,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 3U))));
        tracep->fullBit(oldp+23301,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 4U))));
        tracep->fullBit(oldp+23302,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 5U))));
        tracep->fullBit(oldp+23303,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 6U))));
        tracep->fullBit(oldp+23304,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 7U))));
        tracep->fullBit(oldp+23305,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 8U))));
        tracep->fullBit(oldp+23306,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 9U))));
        tracep->fullBit(oldp+23307,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0xaU))));
        tracep->fullBit(oldp+23308,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0xbU))));
        tracep->fullBit(oldp+23309,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0xcU))));
        tracep->fullBit(oldp+23310,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0xdU))));
        tracep->fullBit(oldp+23311,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0xeU))));
        tracep->fullBit(oldp+23312,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0xfU))));
        tracep->fullBit(oldp+23313,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0x10U))));
        tracep->fullBit(oldp+23314,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0x11U))));
        tracep->fullBit(oldp+23315,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0x12U))));
        tracep->fullBit(oldp+23316,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0x13U))));
        tracep->fullBit(oldp+23317,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0x14U))));
        tracep->fullBit(oldp+23318,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0x15U))));
        tracep->fullBit(oldp+23319,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0x16U))));
        tracep->fullBit(oldp+23320,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0x17U))));
        tracep->fullBit(oldp+23321,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0x18U))));
        tracep->fullBit(oldp+23322,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0x19U))));
        tracep->fullBit(oldp+23323,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+23324,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+23325,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+23326,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+23327,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+23328,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U] 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+23329,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U])));
        tracep->fullBit(oldp+23330,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 1U))));
        tracep->fullBit(oldp+23331,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 2U))));
        tracep->fullBit(oldp+23332,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 3U))));
        tracep->fullBit(oldp+23333,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 4U))));
        tracep->fullBit(oldp+23334,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 5U))));
        tracep->fullBit(oldp+23335,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 6U))));
        tracep->fullBit(oldp+23336,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 7U))));
        tracep->fullBit(oldp+23337,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 8U))));
        tracep->fullBit(oldp+23338,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 9U))));
        tracep->fullBit(oldp+23339,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0xaU))));
        tracep->fullBit(oldp+23340,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0xbU))));
        tracep->fullBit(oldp+23341,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0xcU))));
        tracep->fullBit(oldp+23342,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0xdU))));
        tracep->fullBit(oldp+23343,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0xeU))));
        tracep->fullBit(oldp+23344,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0xfU))));
        tracep->fullBit(oldp+23345,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0x10U))));
        tracep->fullBit(oldp+23346,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0x11U))));
        tracep->fullBit(oldp+23347,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0x12U))));
        tracep->fullBit(oldp+23348,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0x13U))));
        tracep->fullBit(oldp+23349,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0x14U))));
        tracep->fullBit(oldp+23350,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0x15U))));
        tracep->fullBit(oldp+23351,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0x16U))));
        tracep->fullBit(oldp+23352,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0x17U))));
        tracep->fullBit(oldp+23353,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0x18U))));
        tracep->fullBit(oldp+23354,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0x19U))));
        tracep->fullBit(oldp+23355,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+23356,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+23357,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+23358,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+23359,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+23360,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U] 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+23361,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U])));
        tracep->fullBit(oldp+23362,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 1U))));
        tracep->fullBit(oldp+23363,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 2U))));
        tracep->fullBit(oldp+23364,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 3U))));
        tracep->fullBit(oldp+23365,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 4U))));
        tracep->fullBit(oldp+23366,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 5U))));
        tracep->fullBit(oldp+23367,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 6U))));
        tracep->fullBit(oldp+23368,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 7U))));
        tracep->fullBit(oldp+23369,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 8U))));
        tracep->fullBit(oldp+23370,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 9U))));
        tracep->fullBit(oldp+23371,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0xaU))));
        tracep->fullBit(oldp+23372,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0xbU))));
        tracep->fullBit(oldp+23373,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0xcU))));
        tracep->fullBit(oldp+23374,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0xdU))));
        tracep->fullBit(oldp+23375,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0xeU))));
        tracep->fullBit(oldp+23376,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0xfU))));
        tracep->fullBit(oldp+23377,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0x10U))));
        tracep->fullBit(oldp+23378,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0x11U))));
        tracep->fullBit(oldp+23379,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0x12U))));
        tracep->fullBit(oldp+23380,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0x13U))));
        tracep->fullBit(oldp+23381,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0x14U))));
        tracep->fullBit(oldp+23382,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0x15U))));
        tracep->fullBit(oldp+23383,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0x16U))));
        tracep->fullBit(oldp+23384,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0x17U))));
        tracep->fullBit(oldp+23385,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0x18U))));
        tracep->fullBit(oldp+23386,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0x19U))));
        tracep->fullBit(oldp+23387,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+23388,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+23389,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+23390,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+23391,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+23392,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U] 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+23393,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U])));
        tracep->fullBit(oldp+23394,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 1U))));
        tracep->fullBit(oldp+23395,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 2U))));
        tracep->fullBit(oldp+23396,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U] 
                                           >> 3U))));
        tracep->fullIData(oldp+23397,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[0U]),32);
        tracep->fullIData(oldp+23398,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[1U]),32);
        tracep->fullIData(oldp+23399,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[2U]),32);
        tracep->fullIData(oldp+23400,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_rdata_fpga[3U]),32);
        tracep->fullBit(oldp+23401,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_full)))));
        tracep->fullBit(oldp+23402,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty)))));
        tracep->fullBit(oldp+23403,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_full));
        tracep->fullBit(oldp+23404,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty));
        tracep->fullCData(oldp+23405,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))),2);
        tracep->fullBit(oldp+23406,(((3U & ((IData)(1U) 
                                            + (3U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))) 
                                     == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+23407,(((3U & ((IData)(1U) 
                                            + (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                     == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+23408,((((4U & ((~ (1U 
                                                 & (((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                    >> 2U))) 
                                             << 2U)) 
                                      | (3U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
        tracep->fullBit(oldp+23409,((((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 >> 2U)) 
                                             << 2U)) 
                                      | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
        tracep->fullBit(oldp+23410,((2U > (7U & ((IData)(4U) 
                                                 - 
                                                 (((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   ? 
                                                  ((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                    + 
                                                    (7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))));
        tracep->fullBit(oldp+23411,((2U > (7U & ((IData)(4U) 
                                                 - 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   ? 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))));
        tracep->fullCData(oldp+23412,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr),3);
        tracep->fullCData(oldp+23413,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr),3);
        tracep->fullCData(oldp+23414,((7U & ((3U & 
                                              (((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                               >> 1U)) 
                                             ^ ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))),3);
        tracep->fullCData(oldp+23415,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp),3);
        tracep->fullCData(oldp+23416,((7U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))),3);
        tracep->fullCData(oldp+23417,((7U & ((IData)(4U) 
                                             - (((7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                 >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                 ? 
                                                ((7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                 : 
                                                ((IData)(1U) 
                                                 + 
                                                 ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                  + 
                                                  (7U 
                                                   & ((IData)(1U) 
                                                      + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))),3);
        tracep->fullCData(oldp+23418,((7U & ((IData)(4U) 
                                             - (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                 ? 
                                                ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                 : 
                                                ((IData)(1U) 
                                                 + 
                                                 ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))),3);
        tracep->fullCData(oldp+23419,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr),2);
        tracep->fullBit(oldp+23420,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty) 
                                           | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_empty))))));
        tracep->fullCData(oldp+23421,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr),3);
        tracep->fullCData(oldp+23422,((7U & ((3U & 
                                              (((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                               >> 1U)) 
                                             ^ ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
        tracep->fullBit(oldp+23423,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next));
        tracep->fullBit(oldp+23424,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next));
        tracep->fullCData(oldp+23425,((7U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        tracep->fullCData(oldp+23426,((3U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)))),2);
        tracep->fullQData(oldp+23427,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__soc_req_data),57);
        tracep->fullWData(oldp+23429,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add),96);
        tracep->fullCData(oldp+23432,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen),3);
        tracep->fullWData(oldp+23433,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wdata),96);
        tracep->fullSData(oldp+23436,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_be),12);
        tracep->fullCData(oldp+23437,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o),2);
        tracep->fullIData(oldp+23438,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__1__KET__.add),32);
        tracep->fullBit(oldp+23439,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+23440,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+23441,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullIData(oldp+23442,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]),32);
        tracep->fullBit(oldp+23443,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))));
        tracep->fullIData(oldp+23444,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U]),32);
        tracep->fullCData(oldp+23445,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_be))),4);
        tracep->fullBit(oldp+23446,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__soc_req_data 
                                                   >> 0x38U)))));
        tracep->fullIData(oldp+23447,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__soc_req_data)),32);
        tracep->fullCData(oldp+23448,((0xfU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__soc_req_data 
                                                       >> 0x20U)))),4);
        tracep->fullIData(oldp+23449,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U]),32);
        tracep->fullBit(oldp+23450,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 2U))));
        tracep->fullIData(oldp+23451,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U]),32);
        tracep->fullCData(oldp+23452,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 8U))),4);
        tracep->fullIData(oldp+23453,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U]),32);
        tracep->fullBit(oldp+23454,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 1U))));
        tracep->fullIData(oldp+23455,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U]),32);
        tracep->fullCData(oldp+23456,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 4U))),4);
        tracep->fullBit(oldp+23457,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen))));
        tracep->fullBit(oldp+23458,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_full)))));
        tracep->fullBit(oldp+23459,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty)))));
        tracep->fullBit(oldp+23460,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_full));
        tracep->fullBit(oldp+23461,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty));
        tracep->fullCData(oldp+23462,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))),2);
        tracep->fullBit(oldp+23463,(((3U & ((IData)(1U) 
                                            + (3U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))) 
                                     == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+23464,(((3U & ((IData)(1U) 
                                            + (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                     == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+23465,((((4U & ((~ (1U 
                                                 & (((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                    >> 2U))) 
                                             << 2U)) 
                                      | (3U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
        tracep->fullBit(oldp+23466,((((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 >> 2U)) 
                                             << 2U)) 
                                      | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
        tracep->fullBit(oldp+23467,((2U > (7U & ((IData)(4U) 
                                                 - 
                                                 (((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   ? 
                                                  ((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                    + 
                                                    (7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))));
        tracep->fullBit(oldp+23468,((2U > (7U & ((IData)(4U) 
                                                 - 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   ? 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))));
        tracep->fullCData(oldp+23469,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr),3);
        tracep->fullCData(oldp+23470,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr),3);
        tracep->fullCData(oldp+23471,((7U & ((3U & 
                                              (((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                               >> 1U)) 
                                             ^ ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))),3);
        tracep->fullCData(oldp+23472,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp),3);
        tracep->fullCData(oldp+23473,((7U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))),3);
        tracep->fullCData(oldp+23474,((7U & ((IData)(4U) 
                                             - (((7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                 >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                 ? 
                                                ((7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                 : 
                                                ((IData)(1U) 
                                                 + 
                                                 ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                  + 
                                                  (7U 
                                                   & ((IData)(1U) 
                                                      + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))),3);
        tracep->fullCData(oldp+23475,((7U & ((IData)(4U) 
                                             - (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                 ? 
                                                ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                 : 
                                                ((IData)(1U) 
                                                 + 
                                                 ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))),3);
        tracep->fullCData(oldp+23476,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr),2);
        tracep->fullBit(oldp+23477,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty) 
                                           | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_empty))))));
        tracep->fullCData(oldp+23478,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr),3);
        tracep->fullCData(oldp+23479,((7U & ((3U & 
                                              (((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                               >> 1U)) 
                                             ^ ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
        tracep->fullBit(oldp+23480,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next));
        tracep->fullBit(oldp+23481,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next));
        tracep->fullCData(oldp+23482,((7U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        tracep->fullCData(oldp+23483,((3U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)))),2);
        tracep->fullQData(oldp+23484,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__soc_req_data),57);
        tracep->fullWData(oldp+23486,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add),96);
        tracep->fullCData(oldp+23489,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen),3);
        tracep->fullWData(oldp+23490,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wdata),96);
        tracep->fullSData(oldp+23493,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_be),12);
        tracep->fullCData(oldp+23494,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o),2);
        tracep->fullIData(oldp+23495,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__2__KET__.add),32);
        tracep->fullBit(oldp+23496,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+23497,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+23498,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullIData(oldp+23499,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]),32);
        tracep->fullBit(oldp+23500,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))));
        tracep->fullIData(oldp+23501,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U]),32);
        tracep->fullCData(oldp+23502,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_be))),4);
        tracep->fullBit(oldp+23503,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__soc_req_data 
                                                   >> 0x38U)))));
        tracep->fullIData(oldp+23504,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__soc_req_data)),32);
        tracep->fullCData(oldp+23505,((0xfU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__soc_req_data 
                                                       >> 0x20U)))),4);
        tracep->fullIData(oldp+23506,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U]),32);
        tracep->fullBit(oldp+23507,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 2U))));
        tracep->fullIData(oldp+23508,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U]),32);
        tracep->fullCData(oldp+23509,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 8U))),4);
        tracep->fullIData(oldp+23510,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U]),32);
        tracep->fullBit(oldp+23511,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 1U))));
        tracep->fullIData(oldp+23512,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U]),32);
        tracep->fullCData(oldp+23513,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 4U))),4);
        tracep->fullBit(oldp+23514,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen))));
        tracep->fullBit(oldp+23515,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_full)))));
        tracep->fullBit(oldp+23516,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty)))));
        tracep->fullBit(oldp+23517,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_full));
        tracep->fullBit(oldp+23518,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty));
        tracep->fullCData(oldp+23519,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))),2);
        tracep->fullBit(oldp+23520,(((3U & ((IData)(1U) 
                                            + (3U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))) 
                                     == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+23521,(((3U & ((IData)(1U) 
                                            + (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                     == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+23522,((((4U & ((~ (1U 
                                                 & (((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                    >> 2U))) 
                                             << 2U)) 
                                      | (3U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
        tracep->fullBit(oldp+23523,((((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 >> 2U)) 
                                             << 2U)) 
                                      | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
        tracep->fullBit(oldp+23524,((2U > (7U & ((IData)(4U) 
                                                 - 
                                                 (((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   ? 
                                                  ((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                    + 
                                                    (7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))));
        tracep->fullBit(oldp+23525,((2U > (7U & ((IData)(4U) 
                                                 - 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   ? 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))));
        tracep->fullCData(oldp+23526,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr),3);
        tracep->fullCData(oldp+23527,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr),3);
        tracep->fullCData(oldp+23528,((7U & ((3U & 
                                              (((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                               >> 1U)) 
                                             ^ ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))),3);
        tracep->fullCData(oldp+23529,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp),3);
        tracep->fullCData(oldp+23530,((7U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))),3);
        tracep->fullCData(oldp+23531,((7U & ((IData)(4U) 
                                             - (((7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                 >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                 ? 
                                                ((7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                 : 
                                                ((IData)(1U) 
                                                 + 
                                                 ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                  + 
                                                  (7U 
                                                   & ((IData)(1U) 
                                                      + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))),3);
        tracep->fullCData(oldp+23532,((7U & ((IData)(4U) 
                                             - (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                 ? 
                                                ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                 : 
                                                ((IData)(1U) 
                                                 + 
                                                 ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))),3);
        tracep->fullCData(oldp+23533,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr),2);
        tracep->fullBit(oldp+23534,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty) 
                                           | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_empty))))));
        tracep->fullCData(oldp+23535,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr),3);
        tracep->fullCData(oldp+23536,((7U & ((3U & 
                                              (((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                               >> 1U)) 
                                             ^ ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
        tracep->fullBit(oldp+23537,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next));
        tracep->fullBit(oldp+23538,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next));
        tracep->fullCData(oldp+23539,((7U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        tracep->fullCData(oldp+23540,((3U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)))),2);
        tracep->fullQData(oldp+23541,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__soc_req_data),57);
        tracep->fullWData(oldp+23543,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add),96);
        tracep->fullCData(oldp+23546,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen),3);
        tracep->fullWData(oldp+23547,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wdata),96);
        tracep->fullSData(oldp+23550,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_be),12);
        tracep->fullCData(oldp+23551,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o),2);
        tracep->fullIData(oldp+23552,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_lint_efpga_bus__BRA__3__KET__.add),32);
        tracep->fullBit(oldp+23553,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+23554,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+23555,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullIData(oldp+23556,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]),32);
        tracep->fullBit(oldp+23557,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))));
        tracep->fullIData(oldp+23558,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U]),32);
        tracep->fullCData(oldp+23559,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_be))),4);
        tracep->fullBit(oldp+23560,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__soc_req_data 
                                                   >> 0x38U)))));
        tracep->fullIData(oldp+23561,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__soc_req_data)),32);
        tracep->fullCData(oldp+23562,((0xfU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__soc_req_data 
                                                       >> 0x20U)))),4);
        tracep->fullIData(oldp+23563,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U]),32);
        tracep->fullBit(oldp+23564,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 2U))));
        tracep->fullIData(oldp+23565,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U]),32);
        tracep->fullCData(oldp+23566,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 8U))),4);
        tracep->fullIData(oldp+23567,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U]),32);
        tracep->fullBit(oldp+23568,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 1U))));
        tracep->fullIData(oldp+23569,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U]),32);
        tracep->fullCData(oldp+23570,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 4U))),4);
        tracep->fullBit(oldp+23571,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen))));
        tracep->fullBit(oldp+23572,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+23573,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+23574,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+23575,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+23576,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+23577,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+23578,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+23579,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+23580,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+23581,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+23582,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+23583,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+23584,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+23585,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+23586,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+23587,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+23588,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__s_start_sync));
        tracep->fullBit(oldp+23589,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_clk_en));
        tracep->fullBit(oldp+23590,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_cmd_start));
        tracep->fullCData(oldp+23591,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_req_fpga_gated),4);
        tracep->fullBit(oldp+23592,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_req_fpga_gated))));
        tracep->fullBit(oldp+23593,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_push));
        tracep->fullBit(oldp+23594,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next));
        tracep->fullBit(oldp+23595,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_req_fpga_gated) 
                                           >> 1U))));
        tracep->fullBit(oldp+23596,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_push));
        tracep->fullBit(oldp+23597,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next));
        tracep->fullBit(oldp+23598,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_req_fpga_gated) 
                                           >> 2U))));
        tracep->fullBit(oldp+23599,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_push));
        tracep->fullBit(oldp+23600,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next));
        tracep->fullBit(oldp+23601,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_req_fpga_gated) 
                                           >> 3U))));
        tracep->fullBit(oldp+23602,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_push));
        tracep->fullBit(oldp+23603,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next));
        tracep->fullCData(oldp+23604,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_events),4);
        tracep->fullBit(oldp+23605,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_event));
        tracep->fullIData(oldp+23606,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__proc_s_event__DOT__unnamedblk1__DOT__i),32);
        tracep->fullCData(oldp+23607,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_events),4);
        tracep->fullBit(oldp+23608,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_event));
        tracep->fullIData(oldp+23609,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__proc_s_event__DOT__unnamedblk1__DOT__i),32);
        tracep->fullBit(oldp+23610,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_sample_sb));
        tracep->fullBit(oldp+23611,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_single_block));
        tracep->fullCData(oldp+23612,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_state),2);
        tracep->fullCData(oldp+23613,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready),8);
        tracep->fullBit(oldp+23614,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ext_ready));
        tracep->fullSData(oldp+23615,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__gnt),9);
        tracep->fullBit(oldp+23616,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__anyGnt));
        tracep->fullCData(oldp+23617,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_dest),2);
        tracep->fullCData(oldp+23618,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_size),2);
        tracep->fullSData(oldp+23619,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__g[0]),9);
        tracep->fullSData(oldp+23620,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__g[1]),9);
        tracep->fullSData(oldp+23621,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__g[2]),9);
        tracep->fullSData(oldp+23622,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__g[3]),9);
        tracep->fullSData(oldp+23623,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__g[4]),9);
        tracep->fullSData(oldp+23624,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__p[0]),9);
        tracep->fullSData(oldp+23625,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__p[1]),9);
        tracep->fullSData(oldp+23626,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__p[2]),9);
        tracep->fullSData(oldp+23627,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__p[3]),9);
        tracep->fullBit(oldp+23628,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready))));
        tracep->fullBit(oldp+23629,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                           >> 1U))));
        tracep->fullBit(oldp+23630,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                           >> 2U))));
        tracep->fullBit(oldp+23631,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                              >> 2U)))));
        tracep->fullBit(oldp+23632,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                           >> 3U))));
        tracep->fullBit(oldp+23633,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                              >> 3U)))));
        tracep->fullBit(oldp+23634,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                           >> 4U))));
        tracep->fullBit(oldp+23635,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                              >> 4U)))));
        tracep->fullBit(oldp+23636,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                           >> 5U))));
        tracep->fullBit(oldp+23637,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                              >> 5U)))));
        tracep->fullBit(oldp+23638,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                           >> 6U))));
        tracep->fullBit(oldp+23639,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                              >> 6U)))));
        tracep->fullBit(oldp+23640,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                           >> 7U))));
        tracep->fullBit(oldp+23641,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_done));
        tracep->fullIData(oldp+23642,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_loc_startaddr),19);
        tracep->fullIData(oldp+23643,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_loc_pointer),19);
        tracep->fullIData(oldp+23644,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_ptn_buffer_l),20);
        tracep->fullIData(oldp+23645,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_ptn_buffer_w),20);
        tracep->fullBit(oldp+23646,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_sample_loc_startaddr));
        tracep->fullBit(oldp+23647,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_sample_loc_pointer));
        tracep->fullBit(oldp+23648,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_sample_ptn_buffer_w));
        tracep->fullBit(oldp+23649,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_sample_ptn_buffer_l));
        tracep->fullCData(oldp+23650,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_rx_ch__DOT__s_state),2);
        tracep->fullBit(oldp+23651,((0U != (((((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_err[0U] 
                                                | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_err[1U]) 
                                               | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_err[2U]) 
                                              | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_err[3U]) 
                                             | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_err[4U]) 
                                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_err[5U]))));
        tracep->fullWData(oldp+23652,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_err),169);
        tracep->fullWData(oldp+23658,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events),169);
        tracep->fullBit(oldp+23664,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U])));
        tracep->fullBit(oldp+23665,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 1U))));
        tracep->fullBit(oldp+23666,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 2U))));
        tracep->fullBit(oldp+23667,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 3U))));
        tracep->fullBit(oldp+23668,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 4U))));
        tracep->fullBit(oldp+23669,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 5U))));
        tracep->fullBit(oldp+23670,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 6U))));
        tracep->fullBit(oldp+23671,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 7U))));
        tracep->fullBit(oldp+23672,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 8U))));
        tracep->fullBit(oldp+23673,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 9U))));
        tracep->fullBit(oldp+23674,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0xaU))));
        tracep->fullBit(oldp+23675,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0xbU))));
        tracep->fullBit(oldp+23676,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0xcU))));
        tracep->fullBit(oldp+23677,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0xdU))));
        tracep->fullBit(oldp+23678,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0xeU))));
        tracep->fullBit(oldp+23679,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0xfU))));
        tracep->fullBit(oldp+23680,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0x10U))));
        tracep->fullBit(oldp+23681,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0x11U))));
        tracep->fullBit(oldp+23682,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0x12U))));
        tracep->fullBit(oldp+23683,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0x13U))));
        tracep->fullBit(oldp+23684,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0x14U))));
        tracep->fullBit(oldp+23685,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0x15U))));
        tracep->fullBit(oldp+23686,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0x16U))));
        tracep->fullBit(oldp+23687,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0x17U))));
        tracep->fullBit(oldp+23688,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0x18U))));
        tracep->fullBit(oldp+23689,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0x19U))));
        tracep->fullBit(oldp+23690,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+23691,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+23692,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+23693,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+23694,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+23695,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+23696,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U])));
        tracep->fullBit(oldp+23697,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 1U))));
        tracep->fullBit(oldp+23698,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 2U))));
        tracep->fullBit(oldp+23699,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 3U))));
        tracep->fullBit(oldp+23700,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 4U))));
        tracep->fullBit(oldp+23701,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 5U))));
        tracep->fullBit(oldp+23702,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 6U))));
        tracep->fullBit(oldp+23703,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 7U))));
        tracep->fullBit(oldp+23704,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 8U))));
        tracep->fullBit(oldp+23705,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 9U))));
        tracep->fullBit(oldp+23706,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0xaU))));
        tracep->fullBit(oldp+23707,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0xbU))));
        tracep->fullBit(oldp+23708,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0xcU))));
        tracep->fullBit(oldp+23709,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0xdU))));
        tracep->fullBit(oldp+23710,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0xeU))));
        tracep->fullBit(oldp+23711,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0xfU))));
        tracep->fullBit(oldp+23712,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0x10U))));
        tracep->fullBit(oldp+23713,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0x11U))));
        tracep->fullBit(oldp+23714,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0x12U))));
        tracep->fullBit(oldp+23715,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0x13U))));
        tracep->fullBit(oldp+23716,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0x14U))));
        tracep->fullBit(oldp+23717,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0x15U))));
        tracep->fullBit(oldp+23718,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0x16U))));
        tracep->fullBit(oldp+23719,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0x17U))));
        tracep->fullBit(oldp+23720,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0x18U))));
        tracep->fullBit(oldp+23721,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0x19U))));
        tracep->fullBit(oldp+23722,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+23723,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+23724,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+23725,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+23726,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+23727,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+23728,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U])));
        tracep->fullBit(oldp+23729,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 1U))));
        tracep->fullBit(oldp+23730,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 2U))));
        tracep->fullBit(oldp+23731,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 3U))));
        tracep->fullBit(oldp+23732,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 4U))));
        tracep->fullBit(oldp+23733,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 5U))));
        tracep->fullBit(oldp+23734,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 6U))));
        tracep->fullBit(oldp+23735,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 7U))));
        tracep->fullBit(oldp+23736,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 8U))));
        tracep->fullBit(oldp+23737,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 9U))));
        tracep->fullBit(oldp+23738,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0xaU))));
        tracep->fullBit(oldp+23739,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0xbU))));
        tracep->fullBit(oldp+23740,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0xcU))));
        tracep->fullBit(oldp+23741,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0xdU))));
        tracep->fullBit(oldp+23742,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0xeU))));
        tracep->fullBit(oldp+23743,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0xfU))));
        tracep->fullBit(oldp+23744,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0x10U))));
        tracep->fullBit(oldp+23745,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0x11U))));
        tracep->fullBit(oldp+23746,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0x12U))));
        tracep->fullBit(oldp+23747,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0x13U))));
        tracep->fullBit(oldp+23748,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0x14U))));
        tracep->fullBit(oldp+23749,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0x15U))));
        tracep->fullBit(oldp+23750,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0x16U))));
        tracep->fullBit(oldp+23751,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0x17U))));
        tracep->fullBit(oldp+23752,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0x18U))));
        tracep->fullBit(oldp+23753,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0x19U))));
        tracep->fullBit(oldp+23754,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+23755,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+23756,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+23757,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+23758,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+23759,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+23760,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U])));
        tracep->fullBit(oldp+23761,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 1U))));
        tracep->fullBit(oldp+23762,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 2U))));
        tracep->fullBit(oldp+23763,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 3U))));
        tracep->fullBit(oldp+23764,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 4U))));
        tracep->fullBit(oldp+23765,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 5U))));
        tracep->fullBit(oldp+23766,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 6U))));
        tracep->fullBit(oldp+23767,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 7U))));
        tracep->fullBit(oldp+23768,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 8U))));
        tracep->fullBit(oldp+23769,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 9U))));
        tracep->fullBit(oldp+23770,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0xaU))));
        tracep->fullBit(oldp+23771,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0xbU))));
        tracep->fullBit(oldp+23772,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0xcU))));
        tracep->fullBit(oldp+23773,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0xdU))));
        tracep->fullBit(oldp+23774,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0xeU))));
        tracep->fullBit(oldp+23775,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0xfU))));
        tracep->fullBit(oldp+23776,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0x10U))));
        tracep->fullBit(oldp+23777,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0x11U))));
        tracep->fullBit(oldp+23778,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0x12U))));
        tracep->fullBit(oldp+23779,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0x13U))));
        tracep->fullBit(oldp+23780,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0x14U))));
        tracep->fullBit(oldp+23781,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0x15U))));
        tracep->fullBit(oldp+23782,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0x16U))));
        tracep->fullBit(oldp+23783,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0x17U))));
        tracep->fullBit(oldp+23784,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0x18U))));
        tracep->fullBit(oldp+23785,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0x19U))));
        tracep->fullBit(oldp+23786,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+23787,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+23788,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+23789,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+23790,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+23791,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+23792,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U])));
        tracep->fullBit(oldp+23793,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 1U))));
        tracep->fullBit(oldp+23794,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 2U))));
        tracep->fullBit(oldp+23795,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 3U))));
        tracep->fullBit(oldp+23796,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 4U))));
        tracep->fullBit(oldp+23797,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 5U))));
        tracep->fullBit(oldp+23798,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 6U))));
        tracep->fullBit(oldp+23799,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 7U))));
        tracep->fullBit(oldp+23800,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 8U))));
        tracep->fullBit(oldp+23801,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 9U))));
        tracep->fullBit(oldp+23802,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0xaU))));
        tracep->fullBit(oldp+23803,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0xbU))));
        tracep->fullBit(oldp+23804,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0xcU))));
        tracep->fullBit(oldp+23805,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0xdU))));
        tracep->fullBit(oldp+23806,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0xeU))));
        tracep->fullBit(oldp+23807,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0xfU))));
        tracep->fullBit(oldp+23808,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0x10U))));
        tracep->fullBit(oldp+23809,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0x11U))));
        tracep->fullBit(oldp+23810,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0x12U))));
        tracep->fullBit(oldp+23811,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0x13U))));
        tracep->fullBit(oldp+23812,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0x14U))));
        tracep->fullBit(oldp+23813,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0x15U))));
        tracep->fullBit(oldp+23814,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0x16U))));
        tracep->fullBit(oldp+23815,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0x17U))));
        tracep->fullBit(oldp+23816,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0x18U))));
        tracep->fullBit(oldp+23817,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0x19U))));
        tracep->fullBit(oldp+23818,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+23819,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+23820,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+23821,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+23822,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+23823,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+23824,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U])));
        tracep->fullBit(oldp+23825,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                           >> 1U))));
        tracep->fullBit(oldp+23826,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                           >> 2U))));
        tracep->fullBit(oldp+23827,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                           >> 3U))));
        tracep->fullBit(oldp+23828,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                           >> 4U))));
        tracep->fullBit(oldp+23829,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                           >> 5U))));
        tracep->fullBit(oldp+23830,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                           >> 6U))));
        tracep->fullBit(oldp+23831,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                           >> 7U))));
        tracep->fullBit(oldp+23832,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                           >> 8U))));
        tracep->fullBit(oldp+23833,(vlTOPp->jtag_tck_i));
        tracep->fullBit(oldp+23834,(vlTOPp->jtag_tdi_i));
        tracep->fullBit(oldp+23835,(vlTOPp->jtag_tdo_o));
        tracep->fullBit(oldp+23836,(vlTOPp->jtag_tms_i));
        tracep->fullBit(oldp+23837,(vlTOPp->jtag_trst_i));
        tracep->fullBit(oldp+23838,(vlTOPp->ref_clk_i));
        tracep->fullBit(oldp+23839,(vlTOPp->slow_clk_o));
        tracep->fullBit(oldp+23840,(vlTOPp->rstn_i));
        tracep->fullBit(oldp+23841,(vlTOPp->bootsel_i));
        tracep->fullBit(oldp+23842,(vlTOPp->stm_i));
        tracep->fullQData(oldp+23843,(vlTOPp->io_in_i),48);
        tracep->fullQData(oldp+23845,(vlTOPp->io_out_o),48);
        tracep->fullWData(oldp+23847,(vlTOPp->pad_cfg_o),288);
        tracep->fullQData(oldp+23856,(vlTOPp->io_oe_o),48);
        tracep->fullQData(oldp+23858,(vlTOPp->core_v_mcu__DOT__s_io_out),48);
        tracep->fullQData(oldp+23860,(vlTOPp->core_v_mcu__DOT__s_io_oe),48);
        tracep->fullQData(oldp+23862,(vlTOPp->core_v_mcu__DOT__s_perio_out),47);
        tracep->fullQData(oldp+23864,(vlTOPp->core_v_mcu__DOT__s_perio_oe),47);
        tracep->fullQData(oldp+23866,(vlTOPp->core_v_mcu__DOT__s_apbio_out),51);
        tracep->fullQData(oldp+23868,(vlTOPp->core_v_mcu__DOT__s_apbio_oe),51);
        tracep->fullBit(oldp+23870,((1U & (IData)((vlTOPp->io_in_i 
                                                   >> 5U)))));
        tracep->fullIData(oldp+23871,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events),32);
        tracep->fullBit(oldp+23872,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_soc_rstn));
        tracep->fullBit(oldp+23873,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__ep_pf_evt_i__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__ep_pf_evt_i__DOT__i_sync_clkb__DOT__serial_q))))));
        tracep->fullBit(oldp+23874,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__ep_pf_evt_i__DOT__i_sync_clkb__DOT__serial_q));
        tracep->fullCData(oldp+23875,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_events[1U] 
                                              << 0x19U) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_events[0U] 
                                                >> 7U)))),2);
        tracep->fullBit(oldp+23876,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_ref_clk_sync__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_ref_clk_sync__DOT__serial_q))))));
        tracep->fullBit(oldp+23877,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_ref_clk_sync__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_ref_clk_sync__DOT__serial_q))));
        tracep->fullWData(oldp+23878,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_events),128);
        tracep->fullWData(oldp+23882,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_events),160);
        tracep->fullSData(oldp+23887,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_events),16);
        tracep->fullBit(oldp+23888,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_ref_clk_sync__DOT__serial_q));
        tracep->fullSData(oldp+23889,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pready),11);
        tracep->fullCData(oldp+23890,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll1_valid)
                                        ? (0x1fU & 
                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0U])
                                        : 0U)),5);
        tracep->fullCData(oldp+23891,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll2_valid)
                                        ? (0x1fU & 
                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0U])
                                        : 0U)),5);
        tracep->fullCData(oldp+23892,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll3_valid)
                                        ? (0x1fU & 
                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0U])
                                        : 0U)),5);
        tracep->fullBit(oldp+23893,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_udma__L2_ro_req_o));
        tracep->fullIData(oldp+23894,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_datasize),18);
        tracep->fullWData(oldp+23895,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_data),256);
        tracep->fullCData(oldp+23903,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_valid),8);
        tracep->fullSData(oldp+23904,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_datasize),16);
        tracep->fullBit(oldp+23905,((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_stream_sel)) 
                                           & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream 
                                                      >> 0x25U))))));
        tracep->fullBit(oldp+23906,((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_stream_sel)) 
                                           & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream 
                                                      >> 0x24U))))));
        tracep->fullBit(oldp+23907,(((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_opa_valid) 
                                       & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_opa))) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_sample_opa)) 
                                     | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_bincu_valid) 
                                         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_bincu))) 
                                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_bincu_in_ready)))));
        tracep->fullCData(oldp+23908,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_spi_eot),2);
        tracep->fullCData(oldp+23909,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_uart_evt),2);
        tracep->fullCData(oldp+23910,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_uart_err),2);
        tracep->fullBit(oldp+23911,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__s_sdio_eot));
        tracep->fullBit(oldp+23912,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__s_sdio_err));
        tracep->fullBit(oldp+23913,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_fifo_out_req) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_stream_buf_en))));
        tracep->fullQData(oldp+23914,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_addr),57);
        tracep->fullCData(oldp+23916,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_ready),3);
        tracep->fullSData(oldp+23917,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_req),12);
        tracep->fullSData(oldp+23918,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_ready),12);
        tracep->fullBit(oldp+23919,(((0U != ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_ready)) 
                                             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp))) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_valid))));
        tracep->fullSData(oldp+23920,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_req),9);
        tracep->fullIData(oldp+23921,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_data),32);
        tracep->fullBit(oldp+23922,(((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_filter_fifo__DOT__elements)) 
                                     & (~ (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream 
                                                   >> 0x22U))))));
        tracep->fullBit(oldp+23923,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_l2_gnt) 
                                      & ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_fifo__DOT__elements)) 
                                         & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout 
                                                    >> 0x38U)))) 
                                     & (~ (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout 
                                                   >> 0x37U))))));
        tracep->fullBit(oldp+23924,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_do_jump) 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_rd_ptr 
                                               == vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_jump_src))
                                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_jump_dst
                                            : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_rd_ptr 
                                               + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_datasize_toadd)))));
        tracep->fullBit(oldp+23925,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_wr_ptr 
                                           + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_datasize_toadd))));
        tracep->fullBit(oldp+23926,(((IData)(vlTOPp->ref_clk_i) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__0__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+23927,(((IData)(vlTOPp->ref_clk_i) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__1__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+23928,(((IData)(vlTOPp->ref_clk_i) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__2__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+23929,(((IData)(vlTOPp->ref_clk_i) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__3__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+23930,(((IData)(vlTOPp->ref_clk_i) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__4__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+23931,(((IData)(vlTOPp->ref_clk_i) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__5__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+23932,(((IData)(vlTOPp->ref_clk_i) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__6__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+23933,(((IData)(vlTOPp->ref_clk_i) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__7__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+23934,(((IData)(vlTOPp->ref_clk_i) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__8__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+23935,((((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                        >> 1U) & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__serial_q))) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en)) 
                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en)))));
        tracep->fullBit(oldp+23936,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_err_rx_overflow_sync) 
                                      | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_err_rx_parity_sync)) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_err_irq_en))));
        tracep->fullIData(oldp+23937,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__0__KET____DOT__i_uart__data_rx_o),32);
        tracep->fullBit(oldp+23938,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en) 
                                            | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en))
                                            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr)
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready)))));
        tracep->fullBit(oldp+23939,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_err_rx_overflow_sync));
        tracep->fullBit(oldp+23940,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_err_rx_parity_sync));
        tracep->fullBit(oldp+23941,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__serial_q))))));
        tracep->fullCData(oldp+23942,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__0__KET____DOT__i_uart__data_rx_o)),8);
        tracep->fullBit(oldp+23943,(((~ (IData)((0U 
                                                 != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__empty)))) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_data_tx_dc_ready))));
        tracep->fullCData(oldp+23944,((((~ (IData)(
                                                   (0U 
                                                    != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__empty)))) 
                                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_data_tx_dc_ready))
                                        ? ((0xeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__read_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__read_token) 
                                               >> 3U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__read_token))),4);
        tracep->fullCData(oldp+23945,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__reg_data_next),8);
        tracep->fullCData(oldp+23946,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data 
                                                >> 
                                                (0x1fU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                    << 3U))))),8);
        tracep->fullCData(oldp+23947,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable)
                                        ? ((0xeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__write_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__write_token) 
                                               >> 3U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__write_token))),4);
        tracep->fullBit(oldp+23948,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                            & ((0xeU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 1U)) 
                                               | (1U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 3U)))))));
        tracep->fullBit(oldp+23949,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                            & ((0xcU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 2U)) 
                                               | (3U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 2U)))))));
        tracep->fullBit(oldp+23950,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                            & ((8U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 3U)) 
                                               | (7U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 1U)))))));
        tracep->fullBit(oldp+23951,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                              & ((0xeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                       >> 3U))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                                & ((0xcU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                         >> 2U)))))) 
                                     | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                               & ((8U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                      << 3U)) 
                                                  | (7U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                        >> 1U))))))));
        tracep->fullBit(oldp+23952,((1U & ((~ (IData)(
                                                      (0U 
                                                       != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))) 
                                           & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en) 
                                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en))
                                               ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr)
                                               : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready))))));
        tracep->fullBit(oldp+23953,((1U & (~ (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en) 
                                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en))
                                               ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr)
                                               : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready))))));
        tracep->fullCData(oldp+23954,(((1U & ((~ (IData)(
                                                         (0U 
                                                          != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))) 
                                              & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en) 
                                                  | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en))
                                                  ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr)
                                                  : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready))))
                                        ? ((0xeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token) 
                                               >> 3U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token))),4);
        tracep->fullBit(oldp+23955,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_err_rx_overflow) 
                                     | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__r_input_reg) 
                                        & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__sync_a))))));
        tracep->fullBit(oldp+23956,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->fullBit(oldp+23957,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_err_rx_parity) 
                                     | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__r_input_reg) 
                                        & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__sync_a))))));
        tracep->fullBit(oldp+23958,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->fullBit(oldp+23959,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_rx_char_event) 
                                     | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__r_input_reg) 
                                        & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__sync_a))))));
        tracep->fullBit(oldp+23960,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->fullBit(oldp+23961,((((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                        >> 1U) & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__serial_q))) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en)) 
                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en)))));
        tracep->fullBit(oldp+23962,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_err_rx_overflow_sync) 
                                      | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_err_rx_parity_sync)) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_err_irq_en))));
        tracep->fullIData(oldp+23963,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__1__KET____DOT__i_uart__data_rx_o),32);
        tracep->fullBit(oldp+23964,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en) 
                                            | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en))
                                            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr)
                                            : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                               >> 1U)))));
        tracep->fullBit(oldp+23965,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_err_rx_overflow_sync));
        tracep->fullBit(oldp+23966,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_err_rx_parity_sync));
        tracep->fullBit(oldp+23967,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__serial_q))))));
        tracep->fullCData(oldp+23968,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__1__KET____DOT__i_uart__data_rx_o)),8);
        tracep->fullBit(oldp+23969,(((~ (IData)((0U 
                                                 != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__empty)))) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_data_tx_dc_ready))));
        tracep->fullCData(oldp+23970,((((~ (IData)(
                                                   (0U 
                                                    != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__empty)))) 
                                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_data_tx_dc_ready))
                                        ? ((0xeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__read_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__read_token) 
                                               >> 3U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__read_token))),4);
        tracep->fullCData(oldp+23971,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__reg_data_next),8);
        tracep->fullCData(oldp+23972,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data 
                                                >> 
                                                (0x1fU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                    << 3U))))),8);
        tracep->fullCData(oldp+23973,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable)
                                        ? ((0xeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__write_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__write_token) 
                                               >> 3U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__write_token))),4);
        tracep->fullBit(oldp+23974,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                            & ((0xeU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 1U)) 
                                               | (1U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 3U)))))));
        tracep->fullBit(oldp+23975,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                            & ((0xcU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 2U)) 
                                               | (3U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 2U)))))));
        tracep->fullBit(oldp+23976,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                            & ((8U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                   << 3U)) 
                                               | (7U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     >> 1U)))))));
        tracep->fullBit(oldp+23977,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                              & ((0xeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                       >> 3U))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                                & ((0xcU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                         >> 2U)))))) 
                                     | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__read_pointer) 
                                               & ((8U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                      << 3U)) 
                                                  | (7U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_pointer) 
                                                        >> 1U))))))));
        tracep->fullBit(oldp+23978,((1U & ((~ (IData)(
                                                      (0U 
                                                       != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))) 
                                           & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en) 
                                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en))
                                               ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr)
                                               : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                                  >> 1U))))));
        tracep->fullBit(oldp+23979,((1U & (~ (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en) 
                                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en))
                                               ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr)
                                               : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                                  >> 1U))))));
        tracep->fullCData(oldp+23980,(((1U & ((~ (IData)(
                                                         (0U 
                                                          != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))) 
                                              & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_irq_en) 
                                                  | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__r_uart_rx_polling_en))
                                                  ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr)
                                                  : 
                                                 ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                                  >> 1U))))
                                        ? ((0xeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token) 
                                               >> 3U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token))),4);
        tracep->fullBit(oldp+23981,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_err_rx_overflow) 
                                     | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__r_input_reg) 
                                        & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__sync_a))))));
        tracep->fullBit(oldp+23982,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->fullBit(oldp+23983,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_err_rx_parity) 
                                     | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__r_input_reg) 
                                        & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__sync_a))))));
        tracep->fullBit(oldp+23984,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->fullBit(oldp+23985,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_rx_char_event) 
                                     | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__r_input_reg) 
                                        & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__sync_a))))));
        tracep->fullBit(oldp+23986,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_event__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->fullBit(oldp+23987,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))))));
        tracep->fullBit(oldp+23988,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cfg_cpol)
                                            ? (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_clk))
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_clk)))));
        tracep->fullIData(oldp+23989,((((0U == (0x1fU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                   << 5U)))
                                         ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__data[
                                                 ((IData)(1U) 
                                                  + 
                                                  (7U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin)))] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                      << 5U))))) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__data[
                                          (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin))] 
                                          >> (0x1fU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                 << 5U))))),32);
        tracep->fullBit(oldp+23990,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__serial_q));
        tracep->fullCData(oldp+23991,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__state_next),2);
        tracep->fullBit(oldp+23992,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clk_div_valid_sync));
        tracep->fullBit(oldp+23993,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__serial_q))));
        tracep->fullBit(oldp+23994,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+23995,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullCData(oldp+23996,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_enable)
                                        ? ((0xfeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token) 
                                               >> 7U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token))),8);
        tracep->fullBit(oldp+23997,(((~ (IData)((0U 
                                                 != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_cmd_ready))));
        tracep->fullCData(oldp+23998,((((~ (IData)(
                                                   (0U 
                                                    != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))) 
                                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_cmd_ready))
                                        ? ((0xfeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token) 
                                               >> 7U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token))),8);
        tracep->fullCData(oldp+23999,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_enable)
                                        ? ((0xfeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token) 
                                               >> 7U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token))),8);
        tracep->fullBit(oldp+24000,((1U & ((~ (IData)(
                                                      (0U 
                                                       != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty)))) 
                                           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                              >> 2U)))));
        tracep->fullCData(oldp+24001,(((1U & ((~ (IData)(
                                                         (0U 
                                                          != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty)))) 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                                 >> 2U)))
                                        ? ((0xfeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__read_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__read_token) 
                                               >> 7U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__read_token))),8);
        tracep->fullCData(oldp+24002,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state_next),3);
        tracep->fullBit(oldp+24003,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q));
        tracep->fullBit(oldp+24004,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->fullBit(oldp+24005,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+24006,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+24007,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                                           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                                              & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__sync_a)))))));
        tracep->fullBit(oldp+24008,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                                            >> 1U) 
                                           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                                              & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__sync_a)))))));
        tracep->fullBit(oldp+24009,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                                            >> 2U) 
                                           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                                              & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__sync_a)))))));
        tracep->fullBit(oldp+24010,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                                            >> 3U) 
                                           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                                              & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__sync_a)))))));
        tracep->fullBit(oldp+24011,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))))));
        tracep->fullBit(oldp+24012,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_cfg_cpol)
                                            ? (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_clk))
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_clk)))));
        tracep->fullIData(oldp+24013,((((0U == (0x1fU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                   << 5U)))
                                         ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__data[
                                                 ((IData)(1U) 
                                                  + 
                                                  (7U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin)))] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                      << 5U))))) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__data[
                                          (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin))] 
                                          >> (0x1fU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                 << 5U))))),32);
        tracep->fullBit(oldp+24014,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__serial_q));
        tracep->fullCData(oldp+24015,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__state_next),2);
        tracep->fullBit(oldp+24016,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clk_div_valid_sync));
        tracep->fullBit(oldp+24017,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__serial_q))));
        tracep->fullBit(oldp+24018,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+24019,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullCData(oldp+24020,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__write_enable)
                                        ? ((0xfeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token) 
                                               >> 7U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__write_token))),8);
        tracep->fullBit(oldp+24021,(((~ (IData)((0U 
                                                 != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_cmd_ready))));
        tracep->fullCData(oldp+24022,((((~ (IData)(
                                                   (0U 
                                                    != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))) 
                                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_cmd_ready))
                                        ? ((0xfeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token) 
                                               >> 7U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__read_token))),8);
        tracep->fullCData(oldp+24023,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__write_enable)
                                        ? ((0xfeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token) 
                                               >> 7U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__write_token))),8);
        tracep->fullBit(oldp+24024,((1U & ((~ (IData)(
                                                      (0U 
                                                       != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty)))) 
                                           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                              >> 3U)))));
        tracep->fullCData(oldp+24025,(((1U & ((~ (IData)(
                                                         (0U 
                                                          != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__empty)))) 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                                 >> 3U)))
                                        ? ((0xfeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__read_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__read_token) 
                                               >> 7U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_dout__DOT__read_token))),8);
        tracep->fullCData(oldp+24026,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state_next),3);
        tracep->fullBit(oldp+24027,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q));
        tracep->fullBit(oldp+24028,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->fullBit(oldp+24029,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+24030,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+24031,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                                           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                                              & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__sync_a)))))));
        tracep->fullBit(oldp+24032,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                                            >> 1U) 
                                           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                                              & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__sync_a)))))));
        tracep->fullBit(oldp+24033,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                                            >> 2U) 
                                           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                                              & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__sync_a)))))));
        tracep->fullBit(oldp+24034,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                                            >> 3U) 
                                           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                                              & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__sync_a)))))));
        tracep->fullCData(oldp+24035,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data 
                                                >> 
                                                (0x1fU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                    << 3U))))),8);
        tracep->fullBit(oldp+24036,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst) 
                                     | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready))));
        tracep->fullBit(oldp+24037,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__s_data_rx_dc_valid));
        tracep->fullBit(oldp+24038,(((~ (IData)((0U 
                                                 != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))) 
                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst) 
                                        | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready)))));
        tracep->fullBit(oldp+24039,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst) 
                                              | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready))))));
        tracep->fullCData(oldp+24040,((((~ (IData)(
                                                   (0U 
                                                    != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))) 
                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst) 
                                           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready)))
                                        ? ((0xeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token) 
                                               >> 3U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token))),4);
        tracep->fullBit(oldp+24041,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable));
        tracep->fullCData(oldp+24042,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable)
                                        ? ((0xeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__write_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__write_token) 
                                               >> 3U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__write_token))),4);
        tracep->fullBit(oldp+24043,((1U & ((~ (IData)(
                                                      (0U 
                                                       != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))) 
                                           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                              >> 4U)))));
        tracep->fullCData(oldp+24044,(((1U & ((~ (IData)(
                                                         (0U 
                                                          != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))) 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                                 >> 4U)))
                                        ? ((0xeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token) 
                                               >> 3U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token))),4);
        tracep->fullCData(oldp+24045,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS),4);
        tracep->fullBit(oldp+24046,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode) 
                                     & (8U == (0xfU 
                                               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async) 
                                                  >> 4U))))));
        tracep->fullBit(oldp+24047,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode) 
                                     & (0xcU == (0xfU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async) 
                                                    >> 4U))))));
        tracep->fullBit(oldp+24048,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode) 
                                     & (0xeU == (0xfU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async) 
                                                    >> 4U))))));
        tracep->fullCData(oldp+24049,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits),8);
        tracep->fullBit(oldp+24050,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_event));
        tracep->fullIData(oldp+24051,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__proc_s_event__DOT__unnamedblk1__DOT__i),32);
        tracep->fullCData(oldp+24052,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data 
                                                >> 
                                                (0x1fU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                    << 3U))))),8);
        tracep->fullBit(oldp+24053,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst) 
                                     | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready))));
        tracep->fullBit(oldp+24054,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__s_data_rx_dc_valid));
        tracep->fullBit(oldp+24055,(((~ (IData)((0U 
                                                 != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))) 
                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst) 
                                        | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready)))));
        tracep->fullBit(oldp+24056,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst) 
                                              | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready))))));
        tracep->fullCData(oldp+24057,((((~ (IData)(
                                                   (0U 
                                                    != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))) 
                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__r_do_rst) 
                                           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data_tx_ready)))
                                        ? ((0xeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token) 
                                               >> 3U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__read_token))),4);
        tracep->fullBit(oldp+24058,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable));
        tracep->fullCData(oldp+24059,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable)
                                        ? ((0xeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__write_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__write_token) 
                                               >> 3U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__write_token))),4);
        tracep->fullBit(oldp+24060,((1U & ((~ (IData)(
                                                      (0U 
                                                       != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))) 
                                           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                              >> 5U)))));
        tracep->fullCData(oldp+24061,(((1U & ((~ (IData)(
                                                         (0U 
                                                          != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))) 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                                 >> 5U)))
                                        ? ((0xeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token) 
                                               >> 3U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token))),4);
        tracep->fullCData(oldp+24062,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__NS),4);
        tracep->fullBit(oldp+24063,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode) 
                                     & (8U == (0xfU 
                                               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async) 
                                                  >> 4U))))));
        tracep->fullBit(oldp+24064,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode) 
                                     & (0xcU == (0xfU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async) 
                                                    >> 4U))))));
        tracep->fullBit(oldp+24065,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_en_decode) 
                                     & (0xeU == (0xfU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__data_async) 
                                                    >> 4U))))));
        tracep->fullCData(oldp+24066,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bits),8);
        tracep->fullBit(oldp+24067,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_event));
        tracep->fullIData(oldp+24068,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__proc_s_event__DOT__unnamedblk1__DOT__i),32);
        tracep->fullBit(oldp+24069,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__i_edge_prop__DOT__serial_q));
        tracep->fullBit(oldp+24070,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__error_int_sync__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__error_int_sync__DOT__serial_q))));
        tracep->fullBit(oldp+24071,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__error_int_sync__DOT__serial_q));
        tracep->fullBit(oldp+24072,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__error_int_sync__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+24073,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__error_int_sync__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullCData(oldp+24074,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__state_next),2);
        tracep->fullBit(oldp+24075,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__s_clk_div_valid_sync));
        tracep->fullBit(oldp+24076,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__i_edge_prop__DOT__serial_q))));
        tracep->fullBit(oldp+24077,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+24078,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+24079,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_start_sync__DOT__i_sync_clkb__DOT__serial_q));
        tracep->fullBit(oldp+24080,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_sdio_start) 
                                     | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_start_sync__DOT__r_input_reg) 
                                        & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_start_sync__DOT__sync_a))))));
        tracep->fullBit(oldp+24081,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_start_sync__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_start_sync__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->fullBit(oldp+24082,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_eot_sync__DOT__i_sync_clkb__DOT__serial_q));
        tracep->fullBit(oldp+24083,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_eot_sync__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_eot_sync__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->fullBit(oldp+24084,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_eot_sync__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+24085,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_eot_sync__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullCData(oldp+24086,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_cmd_mux)
                                        ? 1U : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__r_cmd_rsp_type))),3);
        tracep->fullBit(oldp+24087,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_clk_en) 
                                     | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_clk_en))));
        tracep->fullBit(oldp+24088,((1U & ((~ (IData)(
                                                      (0U 
                                                       != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))) 
                                           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                              >> 6U)))));
        tracep->fullCData(oldp+24089,(((1U & ((~ (IData)(
                                                         (0U 
                                                          != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__empty)))) 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                                 >> 6U)))
                                        ? ((0xeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token) 
                                               >> 3U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_dout__DOT__read_token))),4);
        tracep->fullBit(oldp+24090,((1U & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg 
                                               >> 0x1fU)) 
                                           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                              >> 7U)))));
        tracep->fullCData(oldp+24091,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_enable)
                                        ? ((0xfeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__write_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__write_token) 
                                               >> 7U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__write_token))),8);
        tracep->fullBit(oldp+24092,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__read_pointer) 
                                            & ((0xfeU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                   << 1U)) 
                                               | (1U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                     >> 7U)))))));
        tracep->fullBit(oldp+24093,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__read_pointer) 
                                            & ((0xfcU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                   << 2U)) 
                                               | (3U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                     >> 6U)))))));
        tracep->fullBit(oldp+24094,((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__read_pointer) 
                                            & ((0xf8U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                   << 3U)) 
                                               | (7U 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                     >> 5U)))))));
        tracep->fullBit(oldp+24095,((((0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__read_pointer) 
                                              & ((0xfeU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                       >> 7U))))) 
                                      | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__read_pointer) 
                                                & ((0xfcU 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                         >> 6U)))))) 
                                     | (0U != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__read_pointer) 
                                               & ((0xf8U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                      << 3U)) 
                                                  | (7U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__write_pointer) 
                                                        >> 5U))))))));
        tracep->fullBit(oldp+24096,((1U & ((~ (IData)(
                                                      (0U 
                                                       != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_dout__DOT__empty)))) 
                                           & ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg 
                                                  >> 0x1fU)) 
                                              | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                                 >> 7U))))));
        tracep->fullBit(oldp+24097,((1U & (~ ((~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg 
                                                  >> 0x1fU)) 
                                              | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                                 >> 7U))))));
        tracep->fullCData(oldp+24098,(((1U & ((~ (IData)(
                                                         (0U 
                                                          != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_dout__DOT__empty)))) 
                                              & ((~ 
                                                  (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__r_cam_cfg 
                                                   >> 0x1fU)) 
                                                 | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_ready) 
                                                    >> 7U))))
                                        ? ((0xfeU & 
                                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_dout__DOT__read_token) 
                                             << 1U)) 
                                           | (1U & 
                                              ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_dout__DOT__read_token) 
                                               >> 7U)))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_dout__DOT__read_token))),8);
        tracep->fullBit(oldp+24099,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_opa)
                                            ? (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__s_fifoout 
                                                       >> 0x20U))
                                            : ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_stream_sel)) 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream 
                                                          >> 0x25U)))))));
        tracep->fullBit(oldp+24100,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_opa)
                                            ? (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__s_fifoout 
                                                       >> 0x21U))
                                            : ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_stream_sel)) 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout_stream 
                                                          >> 0x24U)))))));
        tracep->fullCData(oldp+24101,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_bincu)
                                        ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_operanda_datasize)
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT____Vcellout__genblk2__BRA__0__KET____DOT__i_stream_unit__out_stream_datasize_o))),2);
        tracep->fullIData(oldp+24102,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_out)
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_outpostshift
                                        : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_bincu__DOT__s_th_event)
                                            ? 1U : 0U))),32);
        tracep->fullSData(oldp+24103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__s_event_signals),16);
        tracep->fullBit(oldp+24104,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_in_clk)
                                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__s_int_evnt) 
                                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__s_rise_ls_clk))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__s_int_evnt))));
        tracep->fullBit(oldp+24105,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__r_oldval)) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__s_int_sig))));
        tracep->fullBit(oldp+24106,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__r_oldval) 
                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__s_int_sig)))));
        tracep->fullBit(oldp+24107,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_in_clk)
                                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__s_int_evnt) 
                                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__s_rise_ls_clk))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__s_int_evnt))));
        tracep->fullBit(oldp+24108,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__r_oldval)) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__s_int_sig))));
        tracep->fullBit(oldp+24109,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__r_oldval) 
                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__s_int_sig)))));
        tracep->fullBit(oldp+24110,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_in_clk)
                                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__s_int_evnt) 
                                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__s_rise_ls_clk))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__s_int_evnt))));
        tracep->fullBit(oldp+24111,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__r_oldval)) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__s_int_sig))));
        tracep->fullBit(oldp+24112,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__r_oldval) 
                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__s_int_sig)))));
        tracep->fullBit(oldp+24113,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_in_clk)
                                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__s_int_evnt) 
                                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__s_rise_ls_clk))
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__s_int_evnt))));
        tracep->fullBit(oldp+24114,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__r_oldval)) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__s_int_sig))));
        tracep->fullBit(oldp+24115,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__r_oldval) 
                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__s_int_sig)))));
        tracep->fullBit(oldp+24116,((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_valid_fc)) 
                                           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__fc_event_ready)))));
        tracep->fullCData(oldp+24117,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__FIFO_REGISTERS
                                      [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__Pop_Pointer_CS]),8);
        tracep->fullBit(oldp+24118,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_re_cs) 
                                     | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_re_cs_dly1cyc))));
        tracep->fullCData(oldp+24119,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_fmo_fpga),4);
        tracep->fullBit(oldp+24120,(((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_enable_inout_efpga))
                                      ? (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req) 
                                                >> 3U) 
                                               & (~ 
                                                  (1U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__d_lint_GNT) 
                                                      | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__d_lint_GNT) 
                                                         >> 1U))))))
                                      : 0U)));
        tracep->fullIData(oldp+24121,((((0U == (0x1fU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                   << 5U)))
                                         ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                                 ((IData)(1U) 
                                                  + 
                                                  (3U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr)))] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                      << 5U))))) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                          (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr))] 
                                          >> (0x1fU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                 << 5U))))),32);
        tracep->fullBit(oldp+24122,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_empty)))));
        tracep->fullBit(oldp+24123,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_empty));
        tracep->fullBit(oldp+24124,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_empty) 
                                     | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_GNT))));
        tracep->fullBit(oldp+24125,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next));
        tracep->fullBit(oldp+24126,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_GNT) 
                                      & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_empty)))
                                      ? (2U > (7U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                - ((IData)(1U) 
                                                   + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))
                                      : (2U > (7U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
        tracep->fullBit(oldp+24127,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next));
        tracep->fullBit(oldp+24128,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_VALID) 
                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__full)))));
        tracep->fullBit(oldp+24129,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_VALID)
                                      ? (((4U & ((~ 
                                                  (1U 
                                                   & (((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                      >> 2U))) 
                                                 << 2U)) 
                                          | (3U & ((IData)(1U) 
                                                   + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                      : (((4U & ((~ 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >> 2U)) 
                                                 << 2U)) 
                                          | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+24130,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_VALID)
                                      ? (2U > (7U & 
                                               ((IData)(4U) 
                                                - (
                                                   ((7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                    >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                    ? 
                                                   ((7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                    - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                    : 
                                                   ((IData)(1U) 
                                                    + 
                                                    ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                     + 
                                                     (7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))
                                      : (2U > (7U & 
                                               ((IData)(4U) 
                                                - (
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                    >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                    ? 
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                    - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                    : 
                                                   ((IData)(1U) 
                                                    + 
                                                    ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))));
        tracep->fullBit(oldp+24131,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next));
        tracep->fullBit(oldp+24132,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__full) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_VALID))));
        tracep->fullBit(oldp+24133,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_mclk_fe));
        tracep->fullSData(oldp+24134,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__addr_reg) 
                                        << 8U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_data_reg))),15);
        tracep->fullBit(oldp+24135,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_re_cs_dly1cyc));
        tracep->fullBit(oldp+24136,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_fmo_fpga) 
                                           >> 3U))));
        tracep->fullBit(oldp+24137,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_fmo_fpga) 
                                           >> 2U))));
        tracep->fullBit(oldp+24138,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_fmo_fpga) 
                                           >> 1U))));
        tracep->fullBit(oldp+24139,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_fmo_fpga))));
        tracep->fullCData(oldp+24140,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellinp__top1_rtl__RESET),4);
        tracep->fullCData(oldp+24141,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__cnt5),3);
        tracep->fullCData(oldp+24142,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__cnt4),3);
        tracep->fullCData(oldp+24143,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__cnt3),3);
        tracep->fullCData(oldp+24144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__cnt2),3);
        tracep->fullCData(oldp+24145,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__cnt1),3);
        tracep->fullIData(oldp+24146,(((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_dataout_sel))
                                        ? (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__out 
                                                   >> 0x20U))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__out))),32);
        tracep->fullCData(oldp+24147,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_dataout_sel),3);
        tracep->fullIData(oldp+24148,(((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_dataout_sel))
                                        ? (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__out 
                                                   >> 0x20U))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__out))),32);
        tracep->fullCData(oldp+24149,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_dataout_sel),3);
        tracep->fullIData(oldp+24150,(((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_dataout_sel))
                                        ? (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__out 
                                                   >> 0x20U))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__out))),32);
        tracep->fullCData(oldp+24151,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_dataout_sel),3);
        tracep->fullIData(oldp+24152,(((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_dataout_sel))
                                        ? (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__out 
                                                   >> 0x20U))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__U_TPRAM_512X64__DOT__out))),32);
        tracep->fullCData(oldp+24153,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_dataout_sel),3);
        tracep->fullIData(oldp+24154,(((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_dataout_sel))
                                        ? (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__out 
                                                   >> 0x20U))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__U_TPRAM_512X64__DOT__out))),32);
        tracep->fullCData(oldp+24155,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_dataout_sel),3);
        tracep->fullIData(oldp+24156,(((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_dataout_sel))
                                        ? (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__out 
                                                   >> 0x20U))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__U_TPRAM_512X64__DOT__out))),32);
        tracep->fullCData(oldp+24157,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_dataout_sel),3);
        tracep->fullIData(oldp+24158,((((0U == (0x1fU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                   << 5U)))
                                         ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                                 ((IData)(1U) 
                                                  + 
                                                  (3U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr)))] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                      << 5U))))) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                          (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr))] 
                                          >> (0x1fU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                 << 5U))))),32);
        tracep->fullBit(oldp+24159,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_empty) 
                                     | (IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__5__KET__.gnt))));
        tracep->fullBit(oldp+24160,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_push) 
                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_full)))));
        tracep->fullBit(oldp+24161,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_push)
                                      ? (((4U & ((~ 
                                                  (1U 
                                                   & (((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                      >> 2U))) 
                                                 << 2U)) 
                                          | (3U & ((IData)(1U) 
                                                   + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                      : (((4U & ((~ 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >> 2U)) 
                                                 << 2U)) 
                                          | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+24162,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_push)
                                      ? (2U > (7U & 
                                               ((IData)(4U) 
                                                - (
                                                   ((7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                    >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                    ? 
                                                   ((7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                    - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                    : 
                                                   ((IData)(1U) 
                                                    + 
                                                    ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                     + 
                                                     (7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))
                                      : (2U > (7U & 
                                               ((IData)(4U) 
                                                - (
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                    >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                    ? 
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                    - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                    : 
                                                   ((IData)(1U) 
                                                    + 
                                                    ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))));
        tracep->fullBit(oldp+24163,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_full) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_push))));
        tracep->fullIData(oldp+24164,((((0U == (0x1fU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                   << 5U)))
                                         ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                                 ((IData)(1U) 
                                                  + 
                                                  (3U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr)))] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                      << 5U))))) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                          (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr))] 
                                          >> (0x1fU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                 << 5U))))),32);
        tracep->fullBit(oldp+24165,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_empty) 
                                     | (IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__6__KET__.gnt))));
        tracep->fullBit(oldp+24166,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_push) 
                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_full)))));
        tracep->fullBit(oldp+24167,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_push)
                                      ? (((4U & ((~ 
                                                  (1U 
                                                   & (((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                      >> 2U))) 
                                                 << 2U)) 
                                          | (3U & ((IData)(1U) 
                                                   + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                      : (((4U & ((~ 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >> 2U)) 
                                                 << 2U)) 
                                          | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+24168,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_push)
                                      ? (2U > (7U & 
                                               ((IData)(4U) 
                                                - (
                                                   ((7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                    >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                    ? 
                                                   ((7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                    - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                    : 
                                                   ((IData)(1U) 
                                                    + 
                                                    ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                     + 
                                                     (7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))
                                      : (2U > (7U & 
                                               ((IData)(4U) 
                                                - (
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                    >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                    ? 
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                    - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                    : 
                                                   ((IData)(1U) 
                                                    + 
                                                    ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))));
        tracep->fullBit(oldp+24169,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_full) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_push))));
        tracep->fullIData(oldp+24170,((((0U == (0x1fU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                   << 5U)))
                                         ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                                 ((IData)(1U) 
                                                  + 
                                                  (3U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr)))] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                      << 5U))))) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                          (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr))] 
                                          >> (0x1fU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                 << 5U))))),32);
        tracep->fullBit(oldp+24171,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_empty) 
                                     | (IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__7__KET__.gnt))));
        tracep->fullBit(oldp+24172,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_push) 
                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_full)))));
        tracep->fullBit(oldp+24173,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_push)
                                      ? (((4U & ((~ 
                                                  (1U 
                                                   & (((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                      >> 2U))) 
                                                 << 2U)) 
                                          | (3U & ((IData)(1U) 
                                                   + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                      : (((4U & ((~ 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >> 2U)) 
                                                 << 2U)) 
                                          | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+24174,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_push)
                                      ? (2U > (7U & 
                                               ((IData)(4U) 
                                                - (
                                                   ((7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                    >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                    ? 
                                                   ((7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                    - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                    : 
                                                   ((IData)(1U) 
                                                    + 
                                                    ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                     + 
                                                     (7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))
                                      : (2U > (7U & 
                                               ((IData)(4U) 
                                                - (
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                    >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                    ? 
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                    - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                    : 
                                                   ((IData)(1U) 
                                                    + 
                                                    ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))));
        tracep->fullBit(oldp+24175,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_full) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_push))));
        tracep->fullIData(oldp+24176,((((0U == (0x1fU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                   << 5U)))
                                         ? 0U : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                                 ((IData)(1U) 
                                                  + 
                                                  (3U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr)))] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                      << 5U))))) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__data_ram[
                                          (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr))] 
                                          >> (0x1fU 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ram__DOT__latched_raddr) 
                                                 << 5U))))),32);
        tracep->fullBit(oldp+24177,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_empty) 
                                     | (IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__8__KET__.gnt))));
        tracep->fullBit(oldp+24178,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_push) 
                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_full)))));
        tracep->fullBit(oldp+24179,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_push)
                                      ? (((4U & ((~ 
                                                  (1U 
                                                   & (((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                      >> 2U))) 
                                                 << 2U)) 
                                          | (3U & ((IData)(1U) 
                                                   + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                      : (((4U & ((~ 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >> 2U)) 
                                                 << 2U)) 
                                          | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+24180,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_push)
                                      ? (2U > (7U & 
                                               ((IData)(4U) 
                                                - (
                                                   ((7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                    >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                    ? 
                                                   ((7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                    - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                    : 
                                                   ((IData)(1U) 
                                                    + 
                                                    ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                     + 
                                                     (7U 
                                                      & ((IData)(1U) 
                                                         + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))
                                      : (2U > (7U & 
                                               ((IData)(4U) 
                                                - (
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                    >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                    ? 
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                    - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                    : 
                                                   ((IData)(1U) 
                                                    + 
                                                    ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))));
        tracep->fullBit(oldp+24181,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_full) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_push))));
        tracep->fullCData(oldp+24182,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__RAM_256x8_behavioral_0__DOT__ram
                                      [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__ram_rd_addr]),8);
        tracep->fullCData(oldp+24183,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__RAM_256x8_behavioral_0__DOT__ram
                                      [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__ram_rd_addr]),8);
        tracep->fullBit(oldp+24184,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x41) 
                                      >> 2U) & ((((
                                                   ((((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x42) 
                                                        >> 7U) 
                                                       & (7U 
                                                          == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__wr_flags_reg))) 
                                                      | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x42) 
                                                          >> 6U) 
                                                         & (6U 
                                                            == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__wr_flags_reg)))) 
                                                     | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x42) 
                                                         >> 5U) 
                                                        & (5U 
                                                           == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__wr_flags_reg)))) 
                                                    | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x42) 
                                                        >> 4U) 
                                                       & (4U 
                                                          == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__wr_flags_reg)))) 
                                                   | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x42) 
                                                       >> 3U) 
                                                      & (3U 
                                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__wr_flags_reg)))) 
                                                  | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x42) 
                                                      >> 2U) 
                                                     & (2U 
                                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__wr_flags_reg)))) 
                                                 | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x42) 
                                                     >> 1U) 
                                                    & (1U 
                                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__wr_flags_reg)))) 
                                                | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x42) 
                                                   & (0U 
                                                      == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__wr_flags_reg)))))));
        tracep->fullBit(oldp+24185,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x41) 
                                      >> 1U) & ((((
                                                   ((((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x43) 
                                                        >> 7U) 
                                                       & (7U 
                                                          == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__rd_flags_reg))) 
                                                      | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x43) 
                                                          >> 6U) 
                                                         & (6U 
                                                            == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__rd_flags_reg)))) 
                                                     | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x43) 
                                                         >> 5U) 
                                                        & (5U 
                                                           == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__rd_flags_reg)))) 
                                                    | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x43) 
                                                        >> 4U) 
                                                       & (4U 
                                                          == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__rd_flags_reg)))) 
                                                   | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x43) 
                                                       >> 3U) 
                                                      & (3U 
                                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__rd_flags_reg)))) 
                                                  | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x43) 
                                                      >> 2U) 
                                                     & (2U 
                                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__rd_flags_reg)))) 
                                                 | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x43) 
                                                     >> 1U) 
                                                    & (1U 
                                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__rd_flags_reg)))) 
                                                | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x43) 
                                                   & (0U 
                                                      == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__rd_flags_reg)))))));
        tracep->fullBit(oldp+24186,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x51) 
                                      >> 2U) & ((((
                                                   ((((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x52) 
                                                        >> 7U) 
                                                       & (7U 
                                                          == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__wr_flags_reg))) 
                                                      | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x52) 
                                                          >> 6U) 
                                                         & (6U 
                                                            == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__wr_flags_reg)))) 
                                                     | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x52) 
                                                         >> 5U) 
                                                        & (5U 
                                                           == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__wr_flags_reg)))) 
                                                    | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x52) 
                                                        >> 4U) 
                                                       & (4U 
                                                          == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__wr_flags_reg)))) 
                                                   | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x52) 
                                                       >> 3U) 
                                                      & (3U 
                                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__wr_flags_reg)))) 
                                                  | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x52) 
                                                      >> 2U) 
                                                     & (2U 
                                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__wr_flags_reg)))) 
                                                 | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x52) 
                                                     >> 1U) 
                                                    & (1U 
                                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__wr_flags_reg)))) 
                                                | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x52) 
                                                   & (0U 
                                                      == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__wr_flags_reg)))))));
        tracep->fullBit(oldp+24187,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x51) 
                                      >> 1U) & ((((
                                                   ((((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x53) 
                                                        >> 7U) 
                                                       & (7U 
                                                          == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__rd_flags_reg))) 
                                                      | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x53) 
                                                          >> 6U) 
                                                         & (6U 
                                                            == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__rd_flags_reg)))) 
                                                     | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x53) 
                                                         >> 5U) 
                                                        & (5U 
                                                           == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__rd_flags_reg)))) 
                                                    | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x53) 
                                                        >> 4U) 
                                                       & (4U 
                                                          == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__rd_flags_reg)))) 
                                                   | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x53) 
                                                       >> 3U) 
                                                      & (3U 
                                                         == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__rd_flags_reg)))) 
                                                  | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x53) 
                                                      >> 2U) 
                                                     & (2U 
                                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__rd_flags_reg)))) 
                                                 | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x53) 
                                                     >> 1U) 
                                                    & (1U 
                                                       == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__rd_flags_reg)))) 
                                                | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x53) 
                                                   & (0U 
                                                      == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__rd_flags_reg)))))));
        tracep->fullBit(oldp+24188,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__full_reg)) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__fifo_i2c_to_apb_push))));
        tracep->fullBit(oldp+24189,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__full_reg)) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__fifo_apb_to_i2c_push))));
        tracep->fullBit(oldp+24190,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__ep_pf_evt_i__DOT__i_sync_clkb__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__ep_pf_evt_i__DOT__i_sync_clkb__DOT__serial_q))));
        tracep->fullIData(oldp+24191,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__r_int),32);
        tracep->fullBit(oldp+24192,((1U & ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q) 
                                             | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_req_q)) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dcsr_q 
                                               >> 2U)) 
                                           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__trigger_match)))));
        tracep->fullBit(oldp+24193,((0U != (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__r_int 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mie_bypass))));
        tracep->fullBit(oldp+24194,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_req_pending));
        tracep->fullIData(oldp+24195,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mcounteren_q),32);
        tracep->fullCData(oldp+24196,((1U & (IData)(
                                                    (vlTOPp->io_in_i 
                                                     >> 5U)))),2);
        tracep->fullBit(oldp+24197,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__u0__DOT__clkInternal));
        tracep->fullBit(oldp+24198,(((1U == (0xffU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config0 
                                                >> 4U)))
                                      ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__u0__DOT__clk)
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__u0__DOT__clkInternal))));
        tracep->fullCData(oldp+24199,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__u0__DOT__counter),8);
        tracep->fullBit(oldp+24200,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__u0__DOT__clkInternal));
        tracep->fullBit(oldp+24201,(((1U == (0xffU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config0 
                                                >> 4U)))
                                      ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__u0__DOT__clk)
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__u0__DOT__clkInternal))));
        tracep->fullCData(oldp+24202,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__u0__DOT__counter),8);
        tracep->fullBit(oldp+24203,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__u0__DOT__clkInternal));
        tracep->fullBit(oldp+24204,(((1U == (0xffU 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config0 
                                                >> 4U)))
                                      ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__u0__DOT__clk)
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__u0__DOT__clkInternal))));
        tracep->fullCData(oldp+24205,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__u0__DOT__counter),8);
        tracep->fullCData(oldp+24206,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_r_valid),5);
        tracep->fullBit(oldp+24207,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__tdo_oe_o));
        tracep->fullBit(oldp+24208,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__shift_ir)
                                            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__jtag_ir_shift_q)
                                            : ((1U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__jtag_ir_q))
                                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__idcode_q
                                                : (
                                                   (0x10U 
                                                    == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__jtag_ir_q))
                                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__dtmcs_q
                                                    : 
                                                   ((0x11U 
                                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__jtag_ir_q))
                                                     ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dr_q)
                                                     : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__bypass_q))))))));
        tracep->fullBit(oldp+24209,((1U & (~ (IData)(vlTOPp->jtag_tck_i)))));
        tracep->fullBit(oldp+24210,((1U & ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_enable_inout_efpga))
                                            ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__d_lint_GNT) 
                                                >> 4U) 
                                               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_empty)))
                                            : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req) 
                                               >> 3U)))));
        tracep->fullBit(oldp+24211,(((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__r_enable_inout_efpga))
                                      ? (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_lint_VALID))
                                      : 1U)));
        tracep->fullIData(oldp+24212,(0U),32);
        tracep->fullIData(oldp+24213,(0x20U),32);
        tracep->fullIData(oldp+24214,(0x40U),32);
        tracep->fullIData(oldp+24215,(6U),32);
        tracep->fullIData(oldp+24216,(8U),32);
        tracep->fullIData(oldp+24217,(4U),32);
        tracep->fullBit(oldp+24218,(vlTOPp->core_v_mcu__DOT__s_clk_in));
        tracep->fullBit(oldp+24219,(vlTOPp->core_v_mcu__DOT__s_rstn));
        tracep->fullBit(oldp+24220,(vlTOPp->core_v_mcu__DOT__s_pad_rstn));
        tracep->fullBit(oldp+24221,(vlTOPp->core_v_mcu__DOT__s_jtag_tck));
        tracep->fullBit(oldp+24222,(vlTOPp->core_v_mcu__DOT__s_jtag_tdi));
        tracep->fullBit(oldp+24223,(vlTOPp->core_v_mcu__DOT__s_jtag_tdo));
        tracep->fullBit(oldp+24224,(vlTOPp->core_v_mcu__DOT__s_jtag_tms));
        tracep->fullBit(oldp+24225,(vlTOPp->core_v_mcu__DOT__s_jtag_trst));
        tracep->fullBit(oldp+24226,(0U));
        tracep->fullBit(oldp+24227,(vlTOPp->core_v_mcu__DOT__s_soc_tck));
        tracep->fullBit(oldp+24228,(vlTOPp->core_v_mcu__DOT__s_soc_trstn));
        tracep->fullBit(oldp+24229,(vlTOPp->core_v_mcu__DOT__s_soc_tms));
        tracep->fullBit(oldp+24230,(vlTOPp->core_v_mcu__DOT__s_soc_tdi));
        tracep->fullBit(oldp+24231,(vlTOPp->core_v_mcu__DOT__s_efpga_clk));
        tracep->fullCData(oldp+24232,(vlTOPp->core_v_mcu__DOT__s_selected_pad_mode),2);
        tracep->fullCData(oldp+24233,(vlTOPp->core_v_mcu__DOT__efpga_test_M),6);
        tracep->fullBit(oldp+24234,(vlTOPp->core_v_mcu__DOT__efpga_test_fcb_pif_vldi));
        tracep->fullCData(oldp+24235,(vlTOPp->core_v_mcu__DOT__efpga_test_fcb_pif_di_l),4);
        tracep->fullCData(oldp+24236,(vlTOPp->core_v_mcu__DOT__efpga_test_fcb_pif_di_h),4);
        tracep->fullBit(oldp+24237,(vlTOPp->core_v_mcu__DOT__efpga_test_fcb_pif_vldo_en));
        tracep->fullBit(oldp+24238,(vlTOPp->core_v_mcu__DOT__efpga_test_fcb_pif_vldo));
        tracep->fullBit(oldp+24239,(vlTOPp->core_v_mcu__DOT__efpga_test_fcb_pif_do_l_en));
        tracep->fullCData(oldp+24240,(vlTOPp->core_v_mcu__DOT__efpga_test_fcb_pif_do_l),4);
        tracep->fullBit(oldp+24241,(vlTOPp->core_v_mcu__DOT__efpga_test_fcb_pif_do_h_en));
        tracep->fullCData(oldp+24242,(vlTOPp->core_v_mcu__DOT__efpga_test_fcb_pif_do_h),4);
        tracep->fullCData(oldp+24243,(vlTOPp->core_v_mcu__DOT__efpga_test_FB_SPE_OUT),4);
        tracep->fullCData(oldp+24244,(vlTOPp->core_v_mcu__DOT__efpga_test_FB_SPE_IN),4);
        tracep->fullBit(oldp+24245,(vlTOPp->core_v_mcu__DOT__efpga_test_MLATCH));
        tracep->fullCData(oldp+24246,(vlTOPp->core_v_mcu__DOT__s_spi_clk),2);
        tracep->fullCData(oldp+24247,(vlTOPp->core_v_mcu__DOT__s_spi_csn),8);
        tracep->fullCData(oldp+24248,(vlTOPp->core_v_mcu__DOT__s_spi_oen),8);
        tracep->fullCData(oldp+24249,(vlTOPp->core_v_mcu__DOT__s_spi_sdo),8);
        tracep->fullCData(oldp+24250,(vlTOPp->core_v_mcu__DOT__s_spi_sdi),8);
        tracep->fullCData(oldp+24251,(vlTOPp->core_v_mcu__DOT__s_i2c_scl_in),2);
        tracep->fullCData(oldp+24252,(vlTOPp->core_v_mcu__DOT__s_i2c_scl_out),2);
        tracep->fullCData(oldp+24253,(vlTOPp->core_v_mcu__DOT__s_i2c_scl_oe),2);
        tracep->fullCData(oldp+24254,(vlTOPp->core_v_mcu__DOT__s_i2c_sda_in),2);
        tracep->fullCData(oldp+24255,(vlTOPp->core_v_mcu__DOT__s_i2c_sda_out),2);
        tracep->fullCData(oldp+24256,(vlTOPp->core_v_mcu__DOT__s_i2c_sda_oe),2);
        tracep->fullBit(oldp+24257,(vlTOPp->core_v_mcu__DOT__s_bootsel));
        tracep->fullBit(oldp+24258,(vlTOPp->core_v_mcu__DOT__i_safe_domain__DOT__s_test_clk));
        tracep->fullWData(oldp+24259,(vlTOPp->core_v_mcu__DOT__i_safe_domain__DOT__s_gpio_cfg),192);
        tracep->fullIData(oldp+24265,(1U),32);
        tracep->fullIData(oldp+24266,(5U),32);
        tracep->fullIData(oldp+24267,(0x2bU),32);
        tracep->fullIData(oldp+24268,(2U),32);
        tracep->fullIData(oldp+24269,(1U),32);
        tracep->fullIData(oldp+24270,(2U),32);
        tracep->fullBit(oldp+24271,(0U));
        tracep->fullIData(oldp+24272,(0x7200U),32);
        tracep->fullIData(oldp+24273,(0xfU),32);
        tracep->fullIData(oldp+24274,(0xdU),32);
        tracep->fullCData(oldp+24275,(0U),6);
        tracep->fullCData(oldp+24276,(0U),4);
        tracep->fullSData(oldp+24277,(0U),11);
        tracep->fullBit(oldp+24278,(1U));
        tracep->fullIData(oldp+24279,(0x212380U),32);
        tracep->fullCData(oldp+24280,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_hwpe_events),2);
        tracep->fullCData(oldp+24281,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_soc_events_ack),8);
        tracep->fullCData(oldp+24282,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_soc_events_val),8);
        tracep->fullBit(oldp+24283,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_timer_lo_event));
        tracep->fullBit(oldp+24284,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_timer_hi_event));
        tracep->fullBit(oldp+24285,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_cl_event_ready));
        tracep->fullWData(oldp+24286,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_apb_mpu_rules),256);
        tracep->fullBit(oldp+24294,(1U));
        tracep->fullBit(oldp+24295,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_dma_pe_evt));
        tracep->fullBit(oldp+24296,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_dma_pe_irq));
        tracep->fullCData(oldp+24297,(0xfU),4);
        tracep->fullBit(oldp+24298,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__master_req));
        tracep->fullIData(oldp+24299,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__master_add),32);
        tracep->fullBit(oldp+24300,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__master_we));
        tracep->fullIData(oldp+24301,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__master_wdata),32);
        tracep->fullCData(oldp+24302,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__master_be),4);
        tracep->fullBit(oldp+24303,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__master_gnt));
        tracep->fullBit(oldp+24304,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__master_r_valid));
        tracep->fullIData(oldp+24305,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__master_r_rdata),32);
        tracep->fullCData(oldp+24306,(0U),8);
        tracep->fullBit(oldp+24307,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__spi_master0_csn3));
        tracep->fullBit(oldp+24308,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__spi_master0_csn2));
        tracep->fullBit(oldp+24309,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__pf_evt_valid_i));
        tracep->fullIData(oldp+24310,(1U),32);
        tracep->fullIData(oldp+24311,(0x8000U),32);
        tracep->fullIData(oldp+24312,(0x2000U),32);
        tracep->fullIData(oldp+24313,(0xfU),32);
        tracep->fullIData(oldp+24314,(0xdU),32);
        tracep->fullIData(oldp+24315,(0xdU),32);
        tracep->fullIData(oldp+24316,(0x2000U),32);
        tracep->fullIData(oldp+24317,(0xfU),32);
        tracep->fullIData(oldp+24318,(0x8000U),32);
        tracep->fullIData(oldp+24319,(0xbU),32);
        tracep->fullIData(oldp+24320,(0x11U),32);
        tracep->fullIData(oldp+24321,(0xcU),32);
        tracep->fullIData(oldp+24322,(0x14U),32);
        tracep->fullIData(oldp+24323,(0x10U),32);
        tracep->fullIData(oldp+24324,(0x80U),32);
        tracep->fullIData(oldp+24325,(3U),32);
        tracep->fullCData(oldp+24326,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_spim_event),2);
        tracep->fullBit(oldp+24327,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_uart_event));
        tracep->fullBit(oldp+24328,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_i2c_event));
        tracep->fullBit(oldp+24329,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_i2s_event));
        tracep->fullBit(oldp+24330,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_i2s_cam_event));
        tracep->fullCData(oldp+24331,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__tcdm_req),4);
        tracep->fullWData(oldp+24332,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__tcdm_addr),128);
        tracep->fullCData(oldp+24336,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__tcdm_wen),4);
        tracep->fullWData(oldp+24337,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__tcdm_wdata),128);
        tracep->fullSData(oldp+24341,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__tcdm_be),16);
        tracep->fullCData(oldp+24342,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__tcdm_gnt),4);
        tracep->fullWData(oldp+24343,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__tcdm_r_rdata),128);
        tracep->fullCData(oldp+24347,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__tcdm_r_valid),4);
        tracep->fullBit(oldp+24348,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_efpga_clk));
        tracep->fullIData(oldp+24349,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__udma2efpga_cfg_data),32);
        tracep->fullIData(oldp+24350,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__efpga2udma_cfg_data),32);
        tracep->fullBit(oldp+24351,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__efpga_udma_tx_lin_valid));
        tracep->fullIData(oldp+24352,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__efpga_udma_tx_lin_data),32);
        tracep->fullBit(oldp+24353,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__efpga_udma_tx_lin_ready));
        tracep->fullBit(oldp+24354,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__efpga_udma_rx_lin_valid));
        tracep->fullIData(oldp+24355,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__efpga_udma_rx_lin_data),32);
        tracep->fullBit(oldp+24356,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__efpga_udma_rx_lin_ready));
        tracep->fullBit(oldp+24357,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__enable_perf_counter_efpga_x));
        tracep->fullBit(oldp+24358,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__reset_perf_counter_efpga_x));
        tracep->fullIData(oldp+24359,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__perf_counter_value_x),32);
        tracep->fullWData(oldp+24360,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_pad_mux_local),96);
        tracep->fullWData(oldp+24363,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_pad_cfg_local),294);
        tracep->fullIData(oldp+24373,(2U),32);
        tracep->fullIData(oldp+24374,(0xbU),32);
        tracep->fullIData(oldp+24375,(0x20U),32);
        tracep->fullBit(oldp+24376,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll1_rd_access));
        tracep->fullBit(oldp+24377,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll1_wr_access));
        tracep->fullBit(oldp+24378,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll2_rd_access));
        tracep->fullBit(oldp+24379,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll2_wr_access));
        tracep->fullBit(oldp+24380,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll3_rd_access));
        tracep->fullBit(oldp+24381,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll3_wr_access));
        tracep->fullBit(oldp+24382,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__rvalid));
        tracep->fullCData(oldp+24383,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__state_next),4);
        tracep->fullIData(oldp+24384,(7U),32);
        tracep->fullIData(oldp+24385,(0x20U),32);
        tracep->fullIData(oldp+24386,(0U),32);
        tracep->fullIData(oldp+24387,(0x13U),32);
        tracep->fullIData(oldp+24388,(9U),32);
        tracep->fullCData(oldp+24389,(0U),2);
        tracep->fullBit(oldp+24390,(0U));
        tracep->fullCData(oldp+24391,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rf_event),2);
        tracep->fullBit(oldp+24392,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_i2c1_evt));
        tracep->fullIData(oldp+24393,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i),32);
        tracep->fullCData(oldp+24394,(0U),2);
        tracep->fullCData(oldp+24395,(0U),2);
        tracep->fullBit(oldp+24396,(0U));
        tracep->fullIData(oldp+24397,(0xaU),32);
        tracep->fullBit(oldp+24398,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_cfg_en));
        tracep->fullIData(oldp+24399,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_cfg_addr),19);
        tracep->fullIData(oldp+24400,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_cfg_buffsize),20);
        tracep->fullCData(oldp+24401,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_cfg_datasize),2);
        tracep->fullCData(oldp+24402,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_events),3);
        tracep->fullIData(oldp+24403,(1U),32);
        tracep->fullIData(oldp+24404,(0x1bU),32);
        tracep->fullIData(oldp+24405,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__i),32);
        tracep->fullCData(oldp+24406,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_size),2);
        tracep->fullIData(oldp+24407,(0xcU),32);
        tracep->fullIData(oldp+24408,(9U),32);
        tracep->fullIData(oldp+24409,(3U),32);
        tracep->fullIData(oldp+24410,(4U),32);
        tracep->fullIData(oldp+24411,(0xcU),32);
        tracep->fullBit(oldp+24412,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_continuous));
        tracep->fullBit(oldp+24413,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_continuous));
        tracep->fullBit(oldp+24414,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_continuous));
        tracep->fullBit(oldp+24415,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_continuous));
        tracep->fullBit(oldp+24416,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_continuous));
        tracep->fullBit(oldp+24417,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_continuous));
        tracep->fullBit(oldp+24418,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_continuous));
        tracep->fullBit(oldp+24419,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_continuous));
        tracep->fullBit(oldp+24420,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_continuous));
        tracep->fullCData(oldp+24421,(0U),2);
        tracep->fullCData(oldp+24422,(0U),2);
        tracep->fullBit(oldp+24423,(0U));
        tracep->fullIData(oldp+24424,(0x3bU),32);
        tracep->fullIData(oldp+24425,(0x26U),32);
        tracep->fullIData(oldp+24426,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__i),32);
        tracep->fullBit(oldp+24427,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_ready));
        tracep->fullIData(oldp+24428,(8U),32);
        tracep->fullIData(oldp+24429,(9U),32);
        tracep->fullBit(oldp+24430,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_continuous));
        tracep->fullBit(oldp+24431,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_continuous));
        tracep->fullBit(oldp+24432,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_continuous));
        tracep->fullBit(oldp+24433,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_continuous));
        tracep->fullBit(oldp+24434,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_continuous));
        tracep->fullBit(oldp+24435,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_continuous));
        tracep->fullBit(oldp+24436,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_continuous));
        tracep->fullBit(oldp+24437,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_continuous));
        tracep->fullCData(oldp+24438,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_datasize),2);
        tracep->fullIData(oldp+24439,(0xaU),32);
        tracep->fullBit(oldp+24440,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__s_sample_commit));
        tracep->fullBit(oldp+24441,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__s_set_pending));
        tracep->fullBit(oldp+24442,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__s_clr_pending));
        tracep->fullBit(oldp+24443,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__r_pending));
        tracep->fullCData(oldp+24444,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__r_state),2);
        tracep->fullCData(oldp+24445,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__s_state),2);
        tracep->fullIData(oldp+24446,(4U),32);
        tracep->fullIData(oldp+24447,(4U),32);
        tracep->fullCData(oldp+24448,(1U),2);
        tracep->fullCData(oldp+24449,(2U),2);
        tracep->fullCData(oldp+24450,(3U),2);
        tracep->fullBit(oldp+24451,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_customsize));
        tracep->fullBit(oldp+24452,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_customsize));
        tracep->fullCData(oldp+24453,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cnt_state),2);
        tracep->fullCData(oldp+24454,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_cnt_state_next),2);
        tracep->fullBit(oldp+24455,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_cnt_done));
        tracep->fullBit(oldp+24456,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_cnt_start));
        tracep->fullBit(oldp+24457,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_cnt_update));
        tracep->fullCData(oldp+24458,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_cnt_target),8);
        tracep->fullCData(oldp+24459,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cnt_target),8);
        tracep->fullCData(oldp+24460,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cnt),8);
        tracep->fullCData(oldp+24461,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_cnt_next),8);
        tracep->fullIData(oldp+24462,(8U),32);
        tracep->fullIData(oldp+24463,(3U),32);
        tracep->fullCData(oldp+24464,(0U),3);
        tracep->fullCData(oldp+24465,(1U),3);
        tracep->fullCData(oldp+24466,(2U),3);
        tracep->fullCData(oldp+24467,(3U),3);
        tracep->fullCData(oldp+24468,(4U),3);
        tracep->fullCData(oldp+24469,(5U),3);
        tracep->fullCData(oldp+24470,(6U),3);
        tracep->fullCData(oldp+24471,(7U),3);
        tracep->fullBit(oldp+24472,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wcy));
        tracep->fullCData(oldp+24473,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size),5);
        tracep->fullIData(oldp+24474,(0x21U),32);
        tracep->fullBit(oldp+24475,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_customsize));
        tracep->fullBit(oldp+24476,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_customsize));
        tracep->fullCData(oldp+24477,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cnt_state),2);
        tracep->fullCData(oldp+24478,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_cnt_state_next),2);
        tracep->fullBit(oldp+24479,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_cnt_done));
        tracep->fullBit(oldp+24480,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_cnt_start));
        tracep->fullBit(oldp+24481,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_cnt_update));
        tracep->fullCData(oldp+24482,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_cnt_target),8);
        tracep->fullCData(oldp+24483,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cnt_target),8);
        tracep->fullCData(oldp+24484,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__r_cnt),8);
        tracep->fullCData(oldp+24485,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_cnt_next),8);
        tracep->fullBit(oldp+24486,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wcy));
        tracep->fullCData(oldp+24487,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size),5);
        tracep->fullBit(oldp+24488,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_i2c_gen__BRA__0__KET____DOT__i_i2c__err_o));
        tracep->fullBit(oldp+24489,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_i2c_gen__BRA__1__KET____DOT__i_i2c__err_o));
        tracep->fullCData(oldp+24490,(0xcU),6);
        tracep->fullCData(oldp+24491,(1U),6);
        tracep->fullCData(oldp+24492,(2U),6);
        tracep->fullCData(oldp+24493,(4U),6);
        tracep->fullCData(oldp+24494,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__filter_id_i),8);
        tracep->fullIData(oldp+24495,(0x22U),32);
        tracep->fullBit(oldp+24496,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__s_mark));
        tracep->fullBit(oldp+24497,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__u_fifo__DOT__r_issof));
        tracep->fullBit(oldp+24498,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__s_mark));
        tracep->fullBit(oldp+24499,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__u_fifo__DOT__r_issof));
        tracep->fullCData(oldp+24500,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_bincu__DOT__output_datasize_o),2);
        tracep->fullIData(oldp+24501,(0xcU),32);
        tracep->fullIData(oldp+24502,(0U),32);
        tracep->fullIData(oldp+24503,(6U),32);
        tracep->fullIData(oldp+24504,(0x40U),32);
        tracep->fullSData(oldp+24505,(0x400U),12);
        tracep->fullSData(oldp+24506,(1U),16);
        tracep->fullSData(oldp+24507,(0U),16);
        tracep->fullBit(oldp+24508,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__s_apb_write));
        tracep->fullIData(oldp+24509,(0x30U),32);
        tracep->fullBit(oldp+24510,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__s_timer1_apb_in_clk));
        tracep->fullBit(oldp+24511,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__s_timer2_apb_in_clk));
        tracep->fullBit(oldp+24512,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__s_timer3_apb_in_clk));
        tracep->fullBit(oldp+24513,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__s_timer1_apb_start));
        tracep->fullBit(oldp+24514,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__s_timer1_apb_stop));
        tracep->fullBit(oldp+24515,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__s_timer2_apb_start));
        tracep->fullBit(oldp+24516,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__s_timer2_apb_stop));
        tracep->fullBit(oldp+24517,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__s_timer3_apb_start));
        tracep->fullBit(oldp+24518,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__s_timer3_apb_stop));
        tracep->fullBit(oldp+24519,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__s_cnt_update));
        tracep->fullBit(oldp+24520,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__s_event));
        tracep->fullBit(oldp+24521,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__r_active));
        tracep->fullIData(oldp+24522,(0x30U),32);
        tracep->fullBit(oldp+24523,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch0__DOT__r_active));
        tracep->fullBit(oldp+24524,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch1__DOT__r_active));
        tracep->fullBit(oldp+24525,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch2__DOT__r_active));
        tracep->fullBit(oldp+24526,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch3__DOT__r_active));
        tracep->fullBit(oldp+24527,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__s_cnt_update));
        tracep->fullBit(oldp+24528,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__s_event));
        tracep->fullBit(oldp+24529,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__r_active));
        tracep->fullBit(oldp+24530,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch0__DOT__r_active));
        tracep->fullBit(oldp+24531,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch1__DOT__r_active));
        tracep->fullBit(oldp+24532,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch2__DOT__r_active));
        tracep->fullBit(oldp+24533,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch3__DOT__r_active));
        tracep->fullBit(oldp+24534,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__s_cnt_update));
        tracep->fullBit(oldp+24535,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__s_event));
        tracep->fullBit(oldp+24536,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__r_active));
        tracep->fullBit(oldp+24537,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch0__DOT__r_active));
        tracep->fullBit(oldp+24538,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch1__DOT__r_active));
        tracep->fullBit(oldp+24539,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch2__DOT__r_active));
        tracep->fullBit(oldp+24540,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch3__DOT__r_active));
        tracep->fullBit(oldp+24541,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__s_cnt_update));
        tracep->fullBit(oldp+24542,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__s_event));
        tracep->fullBit(oldp+24543,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__r_active));
        tracep->fullBit(oldp+24544,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch0__DOT__r_active));
        tracep->fullBit(oldp+24545,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch1__DOT__r_active));
        tracep->fullBit(oldp+24546,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch2__DOT__r_active));
        tracep->fullBit(oldp+24547,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch3__DOT__r_active));
        tracep->fullIData(oldp+24548,(0xa0U),32);
        tracep->fullIData(oldp+24549,(0xa9U),32);
        tracep->fullBit(oldp+24550,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__fc_event_ready_i));
        tracep->fullIData(oldp+24551,(8U),32);
        tracep->fullBit(oldp+24552,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__test_mode_i));
        tracep->fullBit(oldp+24553,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_req));
        tracep->fullBit(oldp+24554,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_wen));
        tracep->fullIData(oldp+24555,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_addr),32);
        tracep->fullIData(oldp+24556,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_counter_val_lo),32);
        tracep->fullIData(oldp+24557,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_counter_val_hi),32);
        tracep->fullBit(oldp+24558,(0U));
        tracep->fullBit(oldp+24559,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__efpga_clock));
        tracep->fullIData(oldp+24560,(0x39U),32);
        tracep->fullCData(oldp+24561,(4U),4);
        tracep->fullCData(oldp+24562,(0x21U),8);
        tracep->fullSData(oldp+24563,(0xaU),11);
        tracep->fullSData(oldp+24564,(0x14U),11);
        tracep->fullSData(oldp+24565,(0x64U),11);
        tracep->fullSData(oldp+24566,(0x3e8U),11);
        tracep->fullCData(oldp+24567,(0xdU),6);
        tracep->fullCData(oldp+24568,(0x19U),6);
        tracep->fullIData(oldp+24569,(0U),18);
        tracep->fullBit(oldp+24570,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__shift_out) 
                                           >> 7U))));
        tracep->fullCData(oldp+24571,(0xa5U),8);
        tracep->fullCData(oldp+24572,(0x5aU),8);
        tracep->fullCData(oldp+24573,(0x12U),8);
        tracep->fullCData(oldp+24574,(2U),8);
        tracep->fullCData(oldp+24575,(0U),7);
        tracep->fullBit(oldp+24576,(1U));
        tracep->fullCData(oldp+24577,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__frfu_fpmu_vlp_0),8);
        tracep->fullCData(oldp+24578,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__frfu_fpmu_vlp_1),8);
        tracep->fullCData(oldp+24579,(0x40U),8);
        tracep->fullCData(oldp+24580,(0x1fU),8);
        tracep->fullCData(oldp+24581,(0xffU),8);
        tracep->fullCData(oldp+24582,(5U),6);
        tracep->fullBit(oldp+24583,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__rd_data_ack_reg));
        tracep->fullCData(oldp+24584,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__frfu_sfr_rd_data_syncff1),8);
        tracep->fullSData(oldp+24585,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__qf_rfm_f_INST__DOT__memory_data[0]),15);
        tracep->fullSData(oldp+24586,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__qf_rfm_f_INST__DOT__memory_data[1]),15);
        tracep->fullCData(oldp+24587,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__shift_in),8);
        tracep->fullCData(oldp+24588,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__shift_out),8);
        tracep->fullCData(oldp+24589,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__bit_cnt),3);
        tracep->fullCData(oldp+24590,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__bit_cnt_neg),3);
        tracep->fullBit(oldp+24591,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__rcv_byte_valid));
        tracep->fullBit(oldp+24592,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__addr_has_been_latched));
        tracep->fullBit(oldp+24593,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__first_data_has_been_latched));
        tracep->fullCData(oldp+24594,(3U),8);
        tracep->fullCData(oldp+24595,(0xb9U),8);
        tracep->fullCData(oldp+24596,(0xabU),8);
        tracep->fullSData(oldp+24597,(0x4c0U),11);
        tracep->fullSData(oldp+24598,(0x7ffU),11);
        tracep->fullCData(oldp+24599,(1U),8);
        tracep->fullCData(oldp+24600,(4U),8);
        tracep->fullCData(oldp+24601,(5U),8);
        tracep->fullCData(oldp+24602,(6U),8);
        tracep->fullCData(oldp+24603,(7U),8);
        tracep->fullCData(oldp+24604,(0x14U),8);
        tracep->fullCData(oldp+24605,(0x80U),8);
        tracep->fullCData(oldp+24606,(9U),8);
        tracep->fullBit(oldp+24607,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__IRQ_preamble));
        tracep->fullIData(oldp+24608,(5U),32);
        tracep->fullBit(oldp+24609,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_Rate_Clk));
        tracep->fullIData(oldp+24610,(0x28U),32);
        tracep->fullCData(oldp+24611,(5U),4);
        tracep->fullCData(oldp+24612,(6U),4);
        tracep->fullCData(oldp+24613,(7U),4);
        tracep->fullCData(oldp+24614,(8U),4);
        tracep->fullCData(oldp+24615,(9U),4);
        tracep->fullCData(oldp+24616,(0xaU),4);
        tracep->fullCData(oldp+24617,(0xbU),4);
        tracep->fullCData(oldp+24618,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_return_x_stm_cs),8);
        tracep->fullCData(oldp+24619,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_return_x_stm_ns),8);
        tracep->fullBit(oldp+24620,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__frfu_fpmu_prog_cfg_done_ns));
        tracep->fullBit(oldp+24621,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__frfu_fpmu_prog_pmu_chip_cmd_ns));
        tracep->fullBit(oldp+24622,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__fcb_pif_vldo_cs));
        tracep->fullBit(oldp+24623,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__fcb_pif_vldo_en_cs));
        tracep->fullCData(oldp+24624,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__fcb_pif_do_l_cs),4);
        tracep->fullBit(oldp+24625,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__fcb_pif_do_l_en_cs));
        tracep->fullCData(oldp+24626,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__fcb_pif_do_h_cs),4);
        tracep->fullBit(oldp+24627,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__fcb_pif_do_h_en_cs));
        tracep->fullBit(oldp+24628,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__fpif_frwf_pif_on_cs));
        tracep->fullBit(oldp+24629,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__fcb_pif_vldo_ns));
        tracep->fullBit(oldp+24630,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__fcb_pif_vldo_en_ns));
        tracep->fullCData(oldp+24631,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__fcb_pif_do_l_ns),4);
        tracep->fullBit(oldp+24632,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__fcb_pif_do_l_en_ns));
        tracep->fullCData(oldp+24633,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__fcb_pif_do_h_ns),4);
        tracep->fullBit(oldp+24634,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__fcb_pif_do_h_en_ns));
        tracep->fullBit(oldp+24635,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__fpif_frwf_pif_on_ns));
        tracep->fullCData(oldp+24636,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_return_stm_cs),8);
        tracep->fullCData(oldp+24637,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_return_stm_ns),8);
        tracep->fullSData(oldp+24638,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_prog_cs),16);
        tracep->fullBit(oldp+24639,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_prog_ifx_cs));
        tracep->fullSData(oldp+24640,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_prog_ns),16);
        tracep->fullBit(oldp+24641,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_prog_ifx_ns));
        tracep->fullIData(oldp+24642,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_wrd_cnt_cs),24);
        tracep->fullSData(oldp+24643,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_bl_pw_cfg_cs),16);
        tracep->fullCData(oldp+24644,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_wl_pw_cfg_cs),8);
        tracep->fullIData(oldp+24645,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_wrd_cnt_ns),24);
        tracep->fullSData(oldp+24646,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_bl_pw_cfg_ns),16);
        tracep->fullCData(oldp+24647,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_wl_pw_cfg_ns),8);
        tracep->fullSData(oldp+24648,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_ram_size),16);
        tracep->fullBit(oldp+24649,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__wff_wr_en));
        tracep->fullBit(oldp+24650,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__wff_full));
        tracep->fullIData(oldp+24651,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__wff_wdata),32);
        tracep->fullBit(oldp+24652,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__rff_rd_en));
        tracep->fullIData(oldp+24653,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__rff_rdata),32);
        tracep->fullCData(oldp+24654,(0x20U),7);
        tracep->fullBit(oldp+24655,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__NB));
        tracep->fullBit(oldp+24656,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__PB));
        tracep->fullCData(oldp+24657,(0x55U),8);
        tracep->fullBit(oldp+24658,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__sel_clk_type));
        tracep->fullBit(oldp+24659,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_ACC_CLK));
        tracep->fullIData(oldp+24660,(0x50U),32);
        tracep->fullIData(oldp+24661,(0x28U),32);
        tracep->fullIData(oldp+24662,(0x14U),32);
        tracep->fullBit(oldp+24663,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__sel_clk_type));
        tracep->fullBit(oldp+24664,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_ACC_CLK));
        tracep->fullBit(oldp+24665,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__sel_clk_type));
        tracep->fullBit(oldp+24666,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_ACC_CLK));
        tracep->fullBit(oldp+24667,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__sel_clk_type));
        tracep->fullBit(oldp+24668,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_ACC_CLK));
        tracep->fullCData(oldp+24669,(1U),4);
        tracep->fullCData(oldp+24670,(2U),4);
        tracep->fullCData(oldp+24671,(3U),4);
        tracep->fullCData(oldp+24672,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__reg_wdata),8);
        tracep->fullBit(oldp+24673,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__reg_wenable));
        tracep->fullBit(oldp+24674,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__reg_rcomplete));
        tracep->fullSData(oldp+24675,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__apb_slave_interface_i0__DOT__apb_reg_raddr),12);
        tracep->fullCData(oldp+24676,(0x6fU),7);
        tracep->fullCData(oldp+24677,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x31),8);
        tracep->fullIData(oldp+24678,(0x100U),32);
        tracep->fullBit(oldp+24679,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__core_irq_req));
        tracep->fullBit(oldp+24680,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__core_irq_sec));
        tracep->fullCData(oldp+24681,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__core_irq_id),5);
        tracep->fullCData(oldp+24682,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__core_irq_ack_id),5);
        tracep->fullBit(oldp+24683,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__core_irq_ack));
        tracep->fullIData(oldp+24684,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__core_irq_x),32);
        tracep->fullIData(oldp+24685,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__s_irq_o),32);
        tracep->fullBit(oldp+24686,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__core_busy_int));
        tracep->fullBit(oldp+24687,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__core_clock_en));
        tracep->fullBit(oldp+24688,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__fetch_en_eu));
        tracep->fullBit(oldp+24689,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__is_scm_instr_req));
        tracep->fullBit(oldp+24690,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__is_scm_data_req));
        tracep->fullBit(oldp+24691,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__apu_gnt));
        tracep->fullBit(oldp+24692,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__apu_rvalid));
        tracep->fullIData(oldp+24693,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__apu_rdata),32);
        tracep->fullCData(oldp+24694,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__apu_rflags),5);
        tracep->fullIData(oldp+24695,(0x1a110800U),32);
        tracep->fullIData(oldp+24696,(0x1a11080cU),32);
        tracep->fullCData(oldp+24697,(0U),5);
        tracep->fullSData(oldp+24698,(0U),12);
        tracep->fullIData(oldp+24699,(0U),24);
        tracep->fullCData(oldp+24700,(3U),2);
        tracep->fullQData(oldp+24701,(0ULL),64);
        tracep->fullQData(oldp+24703,(0ULL),64);
        tracep->fullQData(oldp+24705,(0ULL),64);
        __Vtemp10087[0U] = 0U;
        __Vtemp10087[1U] = 0U;
        __Vtemp10087[2U] = 0U;
        __Vtemp10087[3U] = 0U;
        __Vtemp10087[4U] = 0U;
        __Vtemp10087[5U] = 0U;
        __Vtemp10087[6U] = 0U;
        __Vtemp10087[7U] = 0U;
        __Vtemp10087[8U] = 0U;
        __Vtemp10087[9U] = 0U;
        __Vtemp10087[0xaU] = 0U;
        __Vtemp10087[0xbU] = 0U;
        __Vtemp10087[0xcU] = 0U;
        __Vtemp10087[0xdU] = 0U;
        __Vtemp10087[0xeU] = 0U;
        __Vtemp10087[0xfU] = 0U;
        tracep->fullWData(oldp+24707,(__Vtemp10087),512);
        __Vtemp10088[0U] = 0U;
        __Vtemp10088[1U] = 0U;
        __Vtemp10088[2U] = 0U;
        __Vtemp10088[3U] = 0U;
        tracep->fullWData(oldp+24723,(__Vtemp10088),128);
        tracep->fullIData(oldp+24727,(0x18U),32);
        tracep->fullIData(oldp+24728,(0x1fU),32);
        tracep->fullCData(oldp+24729,(0U),3);
        tracep->fullCData(oldp+24730,(2U),2);
        tracep->fullSData(oldp+24731,(0U),15);
        __Vtemp10089[0U] = 0U;
        __Vtemp10089[1U] = 0U;
        __Vtemp10089[2U] = 0U;
        __Vtemp10089[3U] = 0U;
        __Vtemp10089[4U] = 0U;
        __Vtemp10089[5U] = 0U;
        __Vtemp10089[6U] = 0U;
        __Vtemp10089[7U] = 0U;
        __Vtemp10089[8U] = 0U;
        __Vtemp10089[9U] = 0U;
        __Vtemp10089[0xaU] = 0U;
        __Vtemp10089[0xbU] = 0U;
        __Vtemp10089[0xcU] = 0U;
        __Vtemp10089[0xdU] = 0U;
        __Vtemp10089[0xeU] = 0U;
        __Vtemp10089[0xfU] = 0U;
        __Vtemp10089[0x10U] = 0U;
        __Vtemp10089[0x11U] = 0U;
        __Vtemp10089[0x12U] = 0U;
        __Vtemp10089[0x13U] = 0U;
        __Vtemp10089[0x14U] = 0U;
        __Vtemp10089[0x15U] = 0U;
        __Vtemp10089[0x16U] = 0U;
        __Vtemp10089[0x17U] = 0U;
        __Vtemp10089[0x18U] = 0U;
        __Vtemp10089[0x19U] = 0U;
        __Vtemp10089[0x1aU] = 0U;
        __Vtemp10089[0x1bU] = 0U;
        __Vtemp10089[0x1cU] = 0U;
        __Vtemp10089[0x1dU] = 0U;
        __Vtemp10089[0x1eU] = 0U;
        __Vtemp10089[0x1fU] = 0U;
        tracep->fullWData(oldp+24732,(__Vtemp10089),1024);
        tracep->fullCData(oldp+24764,(6U),4);
        tracep->fullCData(oldp+24765,(0U),2);
        tracep->fullBit(oldp+24766,(0U));
        __Vtemp10090[0U] = 0U;
        __Vtemp10090[1U] = 0U;
        __Vtemp10090[2U] = 0U;
        __Vtemp10090[3U] = 0U;
        __Vtemp10090[4U] = 0U;
        __Vtemp10090[5U] = 0U;
        __Vtemp10090[6U] = 0U;
        __Vtemp10090[7U] = 0U;
        __Vtemp10090[8U] = 0U;
        __Vtemp10090[9U] = 0U;
        __Vtemp10090[0xaU] = 0U;
        __Vtemp10090[0xbU] = 0U;
        __Vtemp10090[0xcU] = 0U;
        __Vtemp10090[0xdU] = 0U;
        __Vtemp10090[0xeU] = 0U;
        __Vtemp10090[0xfU] = 0U;
        tracep->fullWData(oldp+24767,(__Vtemp10090),512);
        __Vtemp10091[0U] = 0U;
        __Vtemp10091[1U] = 0U;
        __Vtemp10091[2U] = 0U;
        __Vtemp10091[3U] = 0U;
        tracep->fullWData(oldp+24783,(__Vtemp10091),128);
        tracep->fullIData(oldp+24787,(0x40001104U),32);
        tracep->fullSData(oldp+24788,(4U),16);
        tracep->fullCData(oldp+24789,(3U),2);
        __Vtemp10092[0U] = 0U;
        __Vtemp10092[1U] = 0U;
        __Vtemp10092[2U] = 0U;
        __Vtemp10092[3U] = 0U;
        __Vtemp10092[4U] = 0U;
        __Vtemp10092[5U] = 0U;
        __Vtemp10092[6U] = 0U;
        __Vtemp10092[7U] = 0U;
        __Vtemp10092[8U] = 0U;
        __Vtemp10092[9U] = 0U;
        __Vtemp10092[0xaU] = 0U;
        __Vtemp10092[0xbU] = 0U;
        __Vtemp10092[0xcU] = 0U;
        __Vtemp10092[0xdU] = 0U;
        __Vtemp10092[0xeU] = 0U;
        __Vtemp10092[0xfU] = 0U;
        __Vtemp10092[0x10U] = 0U;
        __Vtemp10092[0x11U] = 0U;
        __Vtemp10092[0x12U] = 0U;
        __Vtemp10092[0x13U] = 0U;
        __Vtemp10092[0x14U] = 0U;
        __Vtemp10092[0x15U] = 0U;
        __Vtemp10092[0x16U] = 0U;
        __Vtemp10092[0x17U] = 0U;
        tracep->fullWData(oldp+24790,(__Vtemp10092),768);
        tracep->fullBit(oldp+24814,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__TQ));
        tracep->fullBit(oldp+24815,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__JTQ));
        tracep->fullBit(oldp+24816,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__pll_clk));
        tracep->fullSData(oldp+24817,(0x28U),11);
        tracep->fullBit(oldp+24818,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__u0__DOT__CK_PLL_OUT1));
        tracep->fullBit(oldp+24819,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__u0__DOT__clk));
        tracep->fullBit(oldp+24820,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__TQ));
        tracep->fullBit(oldp+24821,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__JTQ));
        tracep->fullBit(oldp+24822,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__pll_clk));
        tracep->fullBit(oldp+24823,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__u0__DOT__CK_PLL_OUT1));
        tracep->fullBit(oldp+24824,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__u0__DOT__clk));
        tracep->fullBit(oldp+24825,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__TQ));
        tracep->fullBit(oldp+24826,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__JTQ));
        tracep->fullBit(oldp+24827,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__pll_clk));
        tracep->fullBit(oldp+24828,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__u0__DOT__CK_PLL_OUT1));
        tracep->fullBit(oldp+24829,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__u0__DOT__clk));
        tracep->fullIData(oldp+24830,(0U),32);
        tracep->fullIData(oldp+24831,(4U),32);
        tracep->fullIData(oldp+24832,(0x20U),32);
        tracep->fullIData(oldp+24833,(0x40U),32);
        tracep->fullIData(oldp+24834,(6U),32);
        __Vtemp10093[0U] = 0x1c090000U;
        __Vtemp10093[1U] = 0x1c010000U;
        __Vtemp10093[2U] = 2U;
        __Vtemp10093[3U] = 0x1a400000U;
        __Vtemp10093[4U] = 0x1a300000U;
        __Vtemp10093[5U] = 1U;
        __Vtemp10093[6U] = 0x1a040000U;
        __Vtemp10093[7U] = 0x1a000000U;
        __Vtemp10093[8U] = 1U;
        __Vtemp10093[9U] = 0x1c010000U;
        __Vtemp10093[0xaU] = 0x1c000000U;
        __Vtemp10093[0xbU] = 1U;
        tracep->fullWData(oldp+24835,(__Vtemp10093),384);
        __Vtemp10094[0U] = 0x1c090000U;
        __Vtemp10094[1U] = 0x1c010000U;
        __Vtemp10094[2U] = 1U;
        tracep->fullWData(oldp+24847,(__Vtemp10094),96);
        __Vtemp10095[0U] = 0x1a400000U;
        __Vtemp10095[1U] = 0x1a300000U;
        __Vtemp10095[2U] = 3U;
        __Vtemp10095[3U] = 0x1a040000U;
        __Vtemp10095[4U] = 0x1a000000U;
        __Vtemp10095[5U] = 2U;
        __Vtemp10095[6U] = 0x1c010000U;
        __Vtemp10095[7U] = 0x1c008000U;
        __Vtemp10095[8U] = 1U;
        __Vtemp10095[9U] = 0x1c008000U;
        __Vtemp10095[0xaU] = 0x1c000000U;
        __Vtemp10095[0xbU] = 0U;
        tracep->fullWData(oldp+24850,(__Vtemp10095),384);
        __Vtemp10096[0U] = 0x1a300000U;
        __Vtemp10096[1U] = 0x1a100000U;
        __Vtemp10096[2U] = 0U;
        tracep->fullWData(oldp+24862,(__Vtemp10096),96);
        __Vtemp10097[0U] = 0x1a300000U;
        __Vtemp10097[1U] = 0x1a100000U;
        __Vtemp10097[2U] = 0U;
        tracep->fullWData(oldp+24865,(__Vtemp10097),96);
        tracep->fullIData(oldp+24868,(5U),32);
        __Vtemp10098[0U] = 1U;
        __Vtemp10098[1U] = 0x20U;
        __Vtemp10098[2U] = 0x20U;
        __Vtemp10098[3U] = 1U;
        __Vtemp10098[4U] = 1U;
        __Vtemp10098[5U] = 0x241fU;
        __Vtemp10098[6U] = 0x800U;
        __Vtemp10098[7U] = 0x800U;
        __Vtemp10098[8U] = 0x6800U;
        __Vtemp10098[9U] = 0U;
        tracep->fullWData(oldp+24869,(__Vtemp10098),299);
        tracep->fullIData(oldp+24879,(0x45U),32);
        tracep->fullIData(oldp+24880,(0x21U),32);
        tracep->fullBit(oldp+24881,(1U));
        tracep->fullBit(oldp+24882,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullIData(oldp+24883,(7U),32);
        tracep->fullIData(oldp+24884,(9U),32);
        tracep->fullIData(oldp+24885,(0x11U),32);
        tracep->fullIData(oldp+24886,(0x13U),32);
        tracep->fullIData(oldp+24887,(0xaU),32);
        tracep->fullIData(oldp+24888,(0x15U),32);
        tracep->fullIData(oldp+24889,(0x17U),32);
        tracep->fullIData(oldp+24890,(0x19U),32);
        tracep->fullBit(oldp+24891,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel));
        tracep->fullIData(oldp+24892,(0x1bU),32);
        tracep->fullBit(oldp+24893,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel));
        tracep->fullIData(oldp+24894,(0xeU),32);
        tracep->fullIData(oldp+24895,(0x1dU),32);
        tracep->fullBit(oldp+24896,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24897,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel));
        tracep->fullBit(oldp+24898,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel));
        tracep->fullBit(oldp+24899,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24900,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel));
        tracep->fullBit(oldp+24901,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel));
        tracep->fullBit(oldp+24902,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24903,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel));
        tracep->fullBit(oldp+24904,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel));
        tracep->fullIData(oldp+24905,(0U),20);
        tracep->fullBit(oldp+24906,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24907,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel));
        tracep->fullBit(oldp+24908,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel));
        tracep->fullBit(oldp+24909,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24910,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel));
        tracep->fullBit(oldp+24911,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel));
        tracep->fullBit(oldp+24912,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24913,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel));
        tracep->fullBit(oldp+24914,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel));
        tracep->fullBit(oldp+24915,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24916,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel));
        tracep->fullBit(oldp+24917,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel));
        tracep->fullBit(oldp+24918,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24919,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel));
        tracep->fullBit(oldp+24920,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel));
        __Vtemp10099[0U] = 0x1a400000U;
        __Vtemp10099[1U] = 0x1a300000U;
        __Vtemp10099[2U] = 3U;
        __Vtemp10099[3U] = 0x1a040000U;
        __Vtemp10099[4U] = 0x1a000000U;
        __Vtemp10099[5U] = 2U;
        __Vtemp10099[6U] = 0x1c010000U;
        __Vtemp10099[7U] = 0x1c008000U;
        __Vtemp10099[8U] = 1U;
        __Vtemp10099[9U] = 0x1c008000U;
        __Vtemp10099[0xaU] = 0x1c000000U;
        __Vtemp10099[0xbU] = 0U;
        tracep->fullWData(oldp+24921,(__Vtemp10099),384);
        tracep->fullIData(oldp+24933,(0xbadacce5U),32);
        __Vtemp10100[0U] = 1U;
        __Vtemp10100[1U] = 0x20U;
        __Vtemp10100[2U] = 0x20U;
        __Vtemp10100[3U] = 1U;
        __Vtemp10100[4U] = 1U;
        __Vtemp10100[5U] = 0x241fU;
        __Vtemp10100[6U] = 0x800U;
        __Vtemp10100[7U] = 0x800U;
        __Vtemp10100[8U] = 0x6800U;
        __Vtemp10100[9U] = 0U;
        tracep->fullWData(oldp+24934,(__Vtemp10100),299);
        tracep->fullSData(oldp+24944,(0U),13);
        __Vtemp10101[0U] = 1U;
        __Vtemp10101[1U] = 0x20U;
        __Vtemp10101[2U] = 0x20U;
        __Vtemp10101[3U] = 1U;
        __Vtemp10101[4U] = 1U;
        __Vtemp10101[5U] = 0x241fU;
        __Vtemp10101[6U] = 0x800U;
        __Vtemp10101[7U] = 0x800U;
        __Vtemp10101[8U] = 0x6800U;
        __Vtemp10101[9U] = 0U;
        tracep->fullWData(oldp+24945,(__Vtemp10101),299);
        __Vtemp10102[0U] = 0x1a300000U;
        __Vtemp10102[1U] = 0x1a100000U;
        __Vtemp10102[2U] = 0U;
        tracep->fullWData(oldp+24955,(__Vtemp10102),96);
        __Vtemp10103[0U] = 0x1a300000U;
        __Vtemp10103[1U] = 0x1a100000U;
        __Vtemp10103[2U] = 0U;
        tracep->fullWData(oldp+24958,(__Vtemp10103),96);
        tracep->fullBit(oldp+24961,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24962,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullCData(oldp+24963,(3U),2);
        tracep->fullQData(oldp+24964,(0xca11ab1ebadcab1eULL),64);
        tracep->fullBit(oldp+24966,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24967,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24968,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24969,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24970,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24971,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24972,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24973,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24974,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24975,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24976,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24977,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24978,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24979,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24980,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24981,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24982,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24983,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24984,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24985,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24986,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24987,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24988,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24989,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullCData(oldp+24990,(0xcU),4);
        tracep->fullBit(oldp+24991,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty));
        tracep->fullBit(oldp+24992,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel));
        tracep->fullBit(oldp+24993,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel));
    }
}
