I 000056 55 1385          1635933569828 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1635933569829 2021.11.03 10:59:29)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code dad5df898e8c8acc89ddc8818ddcd2dcdedc89df8c)
	(_coverage d)
	(_ent
		(_time 1635933569826)
	)
	(_comp
		(tutorvhdl
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp tutorvhdl)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_implicit)
			(_port
				((CLR)(CLR))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000056 55 1385          1635933569867 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1635933569868 2021.11.03 10:59:29)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f9f6fca8f5afa9efaafeeba2aefff1fffdffaafcaf)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(tutorvhdl
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp tutorvhdl)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_implicit)
			(_port
				((CLR)(CLR))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000050 55 899           1635933575080 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1635933575081 2021.11.03 10:59:35)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 5c525e5e0a0a0c4a0b0f4e070b5a545a585a0f5b58)
	(_coverage d)
	(_ent
		(_time 1635933575078)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_var(_int Q_INT 1 0 33(_prcs 0)))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 1325          1635933578560 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1635933578561 2021.11.03 10:59:38)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e9bfeebbe5bfb9ffbaeefbb2beefe1efedefbaecbf)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1635933578564 2021.11.03 10:59:38)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f8aeffa8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 899           1635933584839 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1635933584840 2021.11.03 10:59:44)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 81d4d68e85d7d197d6d293dad68789878587d28685)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_var(_int Q_INT 1 0 33(_prcs 0)))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 1325          1635933585106 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1635933585107 2021.11.03 10:59:45)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8bdedb84dcdddb9dd88c99d0dc8d838d8f8dd88edd)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1635933585110 2021.11.03 10:59:45)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8bdedb85dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 926           1636534043946 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636534043947 2021.11.10 09:47:23)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 491a4a4a451f195f1e185b121e4f414f4d4f1a4e4d)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3)(2))(_sens(1))(_read(3)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 1325          1636534085073 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636534085074 2021.11.10 09:48:05)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code dededd8d8e888ec88dd9cc8589d8d6d8dad88ddb88)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636534085080 2021.11.10 09:48:05)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code eeeeedbdbeb8b9f9eaeffcb4bae8bbe8ede8e6ebb8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 926           1636534090522 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636534090523 2021.11.10 09:48:10)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 2b247b2e7c7d7b3d7c7a39707c2d232d2f2d782c2f)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3)(2))(_sens(1))(_read(3)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 1325          1636534090770 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636534090771 2021.11.10 09:48:10)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 252a7420257375337622377e72232d232123762073)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636534090774 2021.11.10 09:48:10)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 252a7421257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 918           1636534446012 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636534446013 2021.11.10 09:54:05)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code c899c59cc59e98de9f99da939fcec0ceccce9bcfcc)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3)(2))(_sens(1))(_read(3)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 1 -1)
)
I 000050 55 918           1636534453606 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636534453607 2021.11.10 09:54:13)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 72747172752422642523602925747a747674217576)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3)(2))(_sens(1))(_read(3)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 1325          1636534453870 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636534453871 2021.11.10 09:54:13)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 7b7d777b2c2d2b6d287c69202c7d737d7f7d287e2d)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636534453874 2021.11.10 09:54:13)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 7b7d777a2c2d2c6c7f7a69212f7d2e7d787d737e2d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 909           1636534598158 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636534598159 2021.11.10 09:56:38)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 24277321257274327375367f73222c222022772320)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3)(2))(_sens(1))(_read(3)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 1 -1)
)
I 000050 55 909           1636534602720 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636534602721 2021.11.10 09:56:42)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code f7f5a7a6f5a1a7e1a0a6e5aca0f1fff1f3f1a4f0f3)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3)(2))(_sens(1))(_read(3)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 1325          1636534602982 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636534602983 2021.11.10 09:56:42)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 00025207055650165307125b570608060406530556)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636534602986 2021.11.10 09:56:42)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 00025206055657170401125a540655060306080556)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636535370486 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636535370487 2021.11.10 10:09:30)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 4e491b4d1e181e581a485c15194846484a481d494a)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(0)(3)))))
			(line__47(_arch 1 0 47(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1005          1636535374803 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636535374804 2021.11.10 10:09:34)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 27217122257177317321357c70212f212321742023)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636535375036 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636535375037 2021.11.10 10:09:35)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 11174617154741074216034a461719171517421447)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636535375040 2021.11.10 10:09:35)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 21277625257776362520337b752774272227292477)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1325          1636535648018 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636535648019 2021.11.10 10:14:08)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 696a6b68653f397f3a6e7b323e6f616f6d6f3a6c3f)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636535648023 2021.11.10 10:14:08)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 696a6b69653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636535650952 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636535650953 2021.11.10 10:14:10)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e3e1e6b1e5b5b3f5b7e5f1b8b4e5ebe5e7e5b0e4e7)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636535651189 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636535651190 2021.11.10 10:14:11)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code cdcfcb999c9b9ddb9ecadf969acbc5cbc9cb9ec89b)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636535651193 2021.11.10 10:14:11)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code cdcfcb989c9b9adac9ccdf9799cb98cbcecbc5c89b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1325          1636535757944 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636535757945 2021.11.10 10:15:57)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code cb9acc9f9c9d9bdd98ccd9909ccdc3cdcfcd98ce9d)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636535757950 2021.11.10 10:15:57)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code db8adc898c8d8cccdfdac9818fdd8eddd8ddd3de8d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636535765627 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636535765628 2021.11.10 10:16:05)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code d3d5d680d58583c587d5c18884d5dbd5d7d580d4d7)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636535765863 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636535765864 2021.11.10 10:16:05)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code bdbbbbe8ecebedabeebaafe6eabbb5bbb9bbeeb8eb)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636535765867 2021.11.10 10:16:05)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code bdbbbbe9ecebeaaab9bcafe7e9bbe8bbbebbb5b8eb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636535858093 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636535858094 2021.11.10 10:17:38)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 08085e0f055e581e5c0e1a535f0e000e0c0e5b0f0c)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636535858112 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636535858113 2021.11.10 10:17:38)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 17174111154147014410054c40111f111311441241)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636535858117 2021.11.10 10:17:38)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 17174110154140001316054d4311421114111f1241)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636535885210 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636535885211 2021.11.10 10:18:05)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code fdaffdacacabadeba9fbefa6aafbf5fbf9fbaefaf9)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__47(_arch 1 0 47(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1005          1636535894490 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636535894491 2021.11.10 10:18:14)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 3e39333a6e686e286a382c65693836383a386d393a)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__47(_arch 1 0 47(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636535894730 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636535894731 2021.11.10 10:18:14)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 282f7d2d257e783e7b2f3a737f2e202e2c2e7b2d7e)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636535894734 2021.11.10 10:18:14)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 282f7d2c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536015307 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536015308 2021.11.10 10:20:15)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 2a782f2f7e7c7a3c7e2f38717d2c222c2e2c792d2e)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1005          1636536021973 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536021974 2021.11.10 10:20:21)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 3a6b6c3e6e6c6a2c6e3f28616d3c323c3e3c693d3e)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536022236 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536022237 2021.11.10 10:20:22)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 34656330356264226733266f63323c323032673162)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536022240 2021.11.10 10:20:22)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 34656331356263233035266e6032613237323c3162)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536182100 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536182101 2021.11.10 10:23:02)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code b7b6e0e2b5e1e7a1e3b6a5ece0b1bfb1b3b1e4b0b3)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__52(_arch 1 0 52(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536182123 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536182124 2021.11.10 10:23:02)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c7c69093c59197d194c0d59c90c1cfc1c3c194c291)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536182127 2021.11.10 10:23:02)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c7c69092c59190d0c3c6d59d93c192c1c4c1cfc291)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536185953 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536185954 2021.11.10 10:23:05)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code bbbbedeeecedebadefbaa9e0ecbdb3bdbfbde8bcbf)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__52(_arch 1 0 52(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536186210 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536186211 2021.11.10 10:23:06)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b5b5e2e0b5e3e5a3e6b2a7eee2b3bdb3b1b3e6b0e3)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536186214 2021.11.10 10:23:06)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b5b5e2e1b5e3e2a2b1b4a7efe1b3e0b3b6b3bdb0e3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536290084 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536290085 2021.11.10 10:24:50)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 888e8e8785ded89edc8a9ad3df8e808e8c8edb8f8c)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__51(_arch 1 0 51(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536290106 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536290107 2021.11.10 10:24:50)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 9791919995c1c781c49085ccc0919f919391c492c1)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536290110 2021.11.10 10:24:50)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 9791919895c1c080939685cdc391c29194919f92c1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536293065 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536293066 2021.11.10 10:24:53)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 20267125257670367422327b772628262426732724)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__51(_arch 1 0 51(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536293315 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536293316 2021.11.10 10:24:53)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 1a1c481c4e4c4a0c491d08414d1c121c1e1c491f4c)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536293319 2021.11.10 10:24:53)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 2a2c782e7e7c7d3d2e2b38707e2c7f2c292c222f7c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536500291 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536500292 2021.11.10 10:28:20)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code a3a0a0f5a5f5f3b5f7a1b1f8f4a5aba5a7a5f0a4a7)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__51(_arch 1 0 51(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1005          1636536503060 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536503061 2021.11.10 10:28:23)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 61636760653731773563733a366769676567326665)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__51(_arch 1 0 51(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536503354 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536503355 2021.11.10 10:28:23)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 999b9e9795cfc98fca9e8bc2ce9f919f9d9fca9ccf)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536503358 2021.11.10 10:28:23)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 999b9e9695cfce8e9d988bc3cd9fcc9f9a9f919ccf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1325          1636536596182 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536596183 2021.11.10 10:29:56)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 26737723257076307521347d71202e202220752370)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536596187 2021.11.10 10:29:56)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 35606430356362223134276f6133603336333d3063)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536645385 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536645386 2021.11.10 10:30:45)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 68683969653e387e3c6a7a333f6e606e6c6e3b6f6c)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__51(_arch 1 0 51(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536645400 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536645401 2021.11.10 10:30:45)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 78782978752e286e2b7f6a232f7e707e7c7e2b7d2e)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536645404 2021.11.10 10:30:45)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 78782979752e2f6f7c796a222c7e2d7e7b7e707d2e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536648130 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536648131 2021.11.10 10:30:48)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 17181a11154147014315054c40111f111311441013)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__51(_arch 1 0 51(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536648400 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536648401 2021.11.10 10:30:48)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 202f7525257670367327327b772628262426732576)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536648404 2021.11.10 10:30:48)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 202f7524257677372421327a742675262326282576)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536837056 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536837057 2021.11.10 10:33:57)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 11104717154741074410034a461719171517421615)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__50(_arch 1 0 50(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1005          1636536872840 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536872841 2021.11.10 10:34:32)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e6b7e4b4e5b0b6f0b3e7f4bdb1e0eee0e2e0b5e1e2)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__50(_arch 1 0 50(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536872854 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536872855 2021.11.10 10:34:32)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f5a4f7a4f5a3a5e3a6f2e7aea2f3fdf3f1f3a6f0a3)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536872858 2021.11.10 10:34:32)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f5a4f7a5f5a3a2e2f1f4e7afa1f3a0f3f6f3fdf0a3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536875753 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536875754 2021.11.10 10:34:35)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 40474643451610561541521b174648464446134744)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__50(_arch 1 0 50(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536875987 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536875988 2021.11.10 10:34:35)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 2a2d2d2f7e7c7a3c792d38717d2c222c2e2c792f7c)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536875993 2021.11.10 10:34:35)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 3a3d3d3f6e6c6d2d3e3b28606e3c6f3c393c323f6c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 923           1636536954792 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536954793 2021.11.10 10:35:54)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 07030400055157115206155c50010f010301540003)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 1325          1636536954814 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536954815 2021.11.10 10:35:54)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 16121510154046004511044d41101e101210451340)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536954818 2021.11.10 10:35:54)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 16121511154041011217044c4210431015101e1340)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 923           1636536958874 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536958875 2021.11.10 10:35:58)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e5e6e7b7e5b3b5f3b0e4f7beb2e3ede3e1e3b6e2e1)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 1 -1)
)
I 000056 55 1325          1636536959131 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536959132 2021.11.10 10:35:59)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code efececbdbcb9bff9bce8fdb4b8e9e7e9ebe9bceab9)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536959136 2021.11.10 10:35:59)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code efececbcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536995165 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536995166 2021.11.10 10:36:35)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code aefdaef8fef8feb8fba1bcf5f9a8a6a8aaa8fda9aa)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__70(_arch 1 0 70(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536995186 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536995187 2021.11.10 10:36:35)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code cd9ecd999c9b9ddb9ecadf969acbc5cbc9cb9ec89b)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536995190 2021.11.10 10:36:35)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code cd9ecd989c9b9adac9ccdf9799cb98cbcecbc5c89b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636536998761 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636536998762 2021.11.10 10:36:38)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code b8eabeedb5eee8aeedb7aae3efbeb0bebcbeebbfbc)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__70(_arch 1 0 70(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636536999025 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636536999026 2021.11.10 10:36:39)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c193c695c59791d792c6d39a96c7c9c7c5c792c497)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636536999029 2021.11.10 10:36:39)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c193c694c59796d6c5c0d39b95c794c7c2c7c9c497)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636537337667 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 30))
	(_version ve4)
	(_time 1636537337668 2021.11.10 10:42:17)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code a2a5f3f4a5f4f2b4f7f1b0f9f5a4aaa4a6a4f1a5a6)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 31(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__73(_arch 1 0 73(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636537337688 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636537337689 2021.11.10 10:42:17)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b1b6e0e4b5e7e1a7e2b6a3eae6b7b9b7b5b7e2b4e7)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636537337692 2021.11.10 10:42:17)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b1b6e0e5b5e7e6a6b5b0a3ebe5b7e4b7b2b7b9b4e7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636537340435 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 30))
	(_version ve4)
	(_time 1636537340436 2021.11.10 10:42:20)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 60666d61653630763533723b376668666466336764)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 31(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(3))(_sens(1))(_read(3)(0)))))
			(line__73(_arch 1 0 73(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636537340698 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636537340699 2021.11.10 10:42:20)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 797f2c79752f296f2a7e6b222e7f717f7d7f2a7c2f)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636537340702 2021.11.10 10:42:20)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 797f2c78752f2e6e7d786b232d7f2c7f7a7f717c2f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636537364106 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 30))
	(_version ve4)
	(_time 1636537364107 2021.11.10 10:42:44)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e7e7e6b5e5b1b7f1b2b4f5bcb0e1efe1e3e1b4e0e3)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 31(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__73(_arch 1 0 73(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636537364120 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636537364121 2021.11.10 10:42:44)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e7e7e6b5e5b1b7f1b4e0f5bcb0e1efe1e3e1b4e2b1)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636537364124 2021.11.10 10:42:44)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f7f7f6a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1005          1636537366654 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 30))
	(_version ve4)
	(_time 1636537366655 2021.11.10 10:42:46)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code dada88898e8c8acc8f89c8818ddcd2dcdedc89ddde)
	(_coverage d)
	(_ent
		(_time 1635933575077)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q_INT 1 0 31(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__73(_arch 1 0 73(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636537366921 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636537366922 2021.11.10 10:42:46)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e4ebe0b6e5b2b4f2b7e3f6bfb3e2ece2e0e2b7e1b2)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636537366925 2021.11.10 10:42:46)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e4ebe0b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1008          1636538065045 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636538065046 2021.11.10 10:54:25)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e1e4e2b3e5b7b1f7b5b7f3bab6e7e9e7e5e7b2e6e5)
	(_coverage d)
	(_ent
		(_time 1636537948869)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__53(_arch 1 0 53(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1006          1636538082111 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636538082112 2021.11.10 10:54:42)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 8889dd8785ded89edcde9ad3df8e808e8c8edb8f8c)
	(_coverage d)
	(_ent
		(_time 1636537948869)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__53(_arch 1 0 53(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1006          1636538092509 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636538092510 2021.11.10 10:54:52)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 2e20292b7e787e387a783c75792826282a287d292a)
	(_coverage d)
	(_ent
		(_time 1636537948869)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__53(_arch 1 0 53(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636538129413 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636538129414 2021.11.10 10:55:29)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 686d6f69653e387e3b6f7a333f6e606e6c6e3b6d3e)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636538129417 2021.11.10 10:55:29)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 686d6f68653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1006          1636538133661 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636538133662 2021.11.10 10:55:33)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code f2f6f5a3f5a4a2e4a6a4e0a9a5f4faf4f6f4a1f5f6)
	(_coverage d)
	(_ent
		(_time 1636537948869)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__53(_arch 1 0 53(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636538133674 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636538133675 2021.11.10 10:55:33)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f2f6f5a3f5a4a2e4a1f5e0a9a5f4faf4f6f4a1f7a4)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636538133678 2021.11.10 10:55:33)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 0206020405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1006          1636538263445 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636538263446 2021.11.10 10:57:43)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e7e2b6b5e5b1b7f1b3b1f5bcb0e1efe1e3e1b4e0e3)
	(_coverage d)
	(_ent
		(_time 1636537948869)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__53(_arch 1 0 53(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636538263459 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636538263460 2021.11.10 10:57:43)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f7f2a6a6f5a1a7e1a4f0e5aca0f1fff1f3f1a4f2a1)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636538263464 2021.11.10 10:57:43)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f7f2a6a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1006          1636538312666 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1636538312667 2021.11.10 10:58:32)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 2a78782f7e7c7a3c7e7c38717d2c222c2e2c792d2e)
	(_coverage d)
	(_ent
		(_time 1636537948869)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__53(_arch 1 0 53(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1636538312908 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1636538312909 2021.11.10 10:58:32)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 24752021257274327723367f73222c222022772172)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1636538312913 2021.11.10 10:58:32)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 24752020257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1006          1637139272359 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 29))
	(_version ve4)
	(_time 1637139272360 2021.11.17 09:54:32)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e6b7e7b4e5b0b6f0b2b0f4bdb1e0eee0e2e0b5e1e2)
	(_coverage d)
	(_ent
		(_time 1636537948869)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 30(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__53(_arch 1 0 53(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1325          1637139272383 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637139272384 2021.11.17 09:54:32)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f6a7f7a7f5a0a6e0a5f1e4ada1f0fef0f2f0a5f3a0)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int Q 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 23(_arch(_uni))))
		(_sig(_int END_SIM -2 0 26(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(3)))))
			(CLOCK_CLK(_arch 1 0 58(_prcs(_wait_for)(_trgt(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 416 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 83 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637139272389 2021.11.17 09:54:32)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 05540703055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1056          1637140039289 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 33))
	(_version ve4)
	(_time 1637140039290 2021.11.17 10:07:19)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code c096cd94c59690d69492d29b97c6c8c6c4c693c7c4)
	(_coverage d)
	(_ent
		(_time 1636537948869)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 34(_arch(_uni((_others(i 2)))))))
		(_sig(_int CE -1 0 35(_arch(_uni((i 2))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)(4)))))
			(line__61(_arch 1 0 61(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 105 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637140039320 2021.11.17 10:07:19)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code df89d28d8c8988c8dbdecd858bd98ad9dcd9d7da89)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1056          1637140055470 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 32))
	(_version ve4)
	(_time 1637140055471 2021.11.17 10:07:35)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code ebb9e7b9bcbdbbfdbfb9f9b0bcede3edefedb8ecef)
	(_coverage d)
	(_ent
		(_time 1636537948869)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 33(_arch(_uni((_others(i 2)))))))
		(_sig(_int CE -1 0 34(_arch(_uni((i 2))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)(4)))))
			(line__60(_arch 1 0 60(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1056          1637140061270 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 32))
	(_version ve4)
	(_time 1637140061271 2021.11.17 10:07:41)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 90c1c29e95c6c086c4c282cbc79698969496c39794)
	(_coverage d)
	(_ent
		(_time 1636537948869)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 33(_arch(_uni((_others(i 2)))))))
		(_sig(_int CE -1 0 34(_arch(_uni((i 2))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)(4)))))
			(line__60(_arch 1 0 60(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 105 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637140061331 2021.11.17 10:07:41)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code cf9e9d9a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1056          1637140084620 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 32))
	(_version ve4)
	(_time 1637140084621 2021.11.17 10:08:04)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code c0c29594c59690d69492d29b97c6c8c6c4c693c7c4)
	(_coverage d)
	(_ent
		(_time 1636537948869)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 33(_arch(_uni((_others(i 2)))))))
		(_sig(_int CE -1 0 34(_arch(_uni((i 2))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)(4)))))
			(line__60(_arch 1 0 60(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 106 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637140084662 2021.11.17 10:08:04)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code fffdaaafaca9a8e8fbfeeda5abf9aaf9fcf9f7faa9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1056          1637140124441 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 32))
	(_version ve4)
	(_time 1637140124442 2021.11.17 10:08:44)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 54055656550204420006460f03525c525052075350)
	(_coverage d)
	(_ent
		(_time 1636537948869)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 33(_arch(_uni((_others(i 2)))))))
		(_sig(_int CE -1 0 34(_arch(_uni((i 2))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)(4)))))
			(line__60(_arch 1 0 60(_assignment(_alias((Q)(Q_INT)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1558          1637140124454 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637140124455 2021.11.17 10:08:44)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 64356665653234723465763f33626c626062376132)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int Q 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((Q)(Q))
		)
		(_use(_implicit)
			(_port
				((CLR)(CLR))
				((CLK)(CLK))
				((CE)(CE))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 23(_arch(_uni))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int CE -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 28(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int END_SIM -2 0 31(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)(4)))))
			(CE_STIMULUS(_arch 1 0 64(_prcs(_wait_for)(_trgt(2)))))
			(CLOCK_CLK(_arch 2 0 80(_prcs(_wait_for)(_trgt(1))(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000050 55 1048          1637140163083 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 33))
	(_version ve4)
	(_time 1637140163084 2021.11.17 10:09:23)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 454a1546451315531040571e12434d434143164241)
	(_coverage d)
	(_ent
		(_time 1637140163081)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 34(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__61(_arch 1 0 61(_assignment(_alias((Q)(Q_INT)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1482          1637140163103 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637140163104 2021.11.17 10:09:23)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 545b0456550204420455460f03525c525052075102)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int Q 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 23(_arch(_uni))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int CE -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 28(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int END_SIM -2 0 31(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)(4)))))
			(CE_STIMULUS(_arch 1 0 64(_prcs(_wait_for)(_trgt(2)))))
			(CLOCK_CLK(_arch 2 0 80(_prcs(_wait_for)(_trgt(1))(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 105 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637140163107 2021.11.17 10:09:23)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 545b0457550203435055460e0052015257525c5102)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1048          1637140201306 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 33))
	(_version ve4)
	(_time 1637140201307 2021.11.17 10:10:01)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 9f9a9991ccc9cf89ca9a8dc4c89997999b99cc989b)
	(_coverage d)
	(_ent
		(_time 1637140163080)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 34(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__61(_arch 1 0 61(_assignment(_alias((Q)(Q_INT)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1482          1637140201586 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637140201587 2021.11.17 10:10:01)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a9acaeffa5fff9bff9a8bbf2feafa1afadaffaacff)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int Q 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 23(_arch(_uni))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int CE -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 28(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int END_SIM -2 0 31(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)(4)))))
			(CE_STIMULUS(_arch 1 0 64(_prcs(_wait_for)(_trgt(2)))))
			(CLOCK_CLK(_arch 2 0 80(_prcs(_wait_for)(_trgt(1))(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 105 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637140201591 2021.11.17 10:10:01)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a9acaefea5fffebeada8bbf3fdaffcafaaafa1acff)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1048          1637140311950 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 33))
	(_version ve4)
	(_time 1637140311951 2021.11.17 10:11:51)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code c093c694c59690d695c5d29b97c6c8c6c4c693c7c4)
	(_coverage d)
	(_ent
		(_time 1637140163080)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 34(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__61(_arch 1 0 61(_assignment(_alias((Q)(Q_INT)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1482          1637140311964 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637140311965 2021.11.17 10:11:51)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code d083d683d58680c680d1c28b87d6d8d6d4d683d586)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int Q 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 23(_arch(_uni))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int CE -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 28(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int END_SIM -2 0 31(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)(4)))))
			(CE_STIMULUS(_arch 1 0 64(_prcs(_wait_for)(_trgt(2)))))
			(CLOCK_CLK(_arch 2 0 80(_prcs(_wait_for)(_trgt(1))(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 105 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637140311968 2021.11.17 10:11:51)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code d083d682d58687c7d4d1c28a84d685d6d3d6d8d586)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1048          1637140315552 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 33))
	(_version ve4)
	(_time 1637140315553 2021.11.17 10:11:55)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e9bbedbbe5bfb9ffbcecfbb2beefe1efedefbaeeed)
	(_coverage d)
	(_ent
		(_time 1637140163080)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 34(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__61(_arch 1 0 61(_assignment(_alias((Q)(Q_INT)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1482          1637140315811 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637140315812 2021.11.17 10:11:55)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code d486d187d58284c284d5c68f83d2dcd2d0d287d182)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int Q 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 23(_arch(_uni))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int CE -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 28(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int END_SIM -2 0 31(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)(4)))))
			(CE_STIMULUS(_arch 1 0 64(_prcs(_wait_for)(_trgt(2)))))
			(CLOCK_CLK(_arch 2 0 80(_prcs(_wait_for)(_trgt(1))(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 105 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637140315815 2021.11.17 10:11:55)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code d486d186d58283c3d0d5c68e80d281d2d7d2dcd182)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1048          1637140724375 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 33))
	(_version ve4)
	(_time 1637140724376 2021.11.17 10:18:44)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code d6d08685d58086c083d3c48d81d0ded0d2d085d1d2)
	(_coverage d)
	(_ent
		(_time 1637140163080)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 34(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__61(_arch 1 0 61(_assignment(_alias((Q)(Q_INT)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1482          1637140724389 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637140724390 2021.11.17 10:18:44)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e5e3b5b7e5b3b5f3b5e4f7beb2e3ede3e1e3b6e0b3)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int Q 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 23(_arch(_uni))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int CE -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 28(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int END_SIM -2 0 31(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)(4)))))
			(CE_STIMULUS(_arch 1 0 64(_prcs(_wait_for)(_trgt(2)))))
			(CLOCK_CLK(_arch 2 0 80(_prcs(_wait_for)(_trgt(1))(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 105 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637140724393 2021.11.17 10:18:44)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e5e3b5b6e5b3b2f2e1e4f7bfb1e3b0e3e6e3ede0b3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1048          1637140728236 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 33))
	(_version ve4)
	(_time 1637140728237 2021.11.17 10:18:48)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e9ecbebbe5bfb9ffbcecfbb2beefe1efedefbaeeed)
	(_coverage d)
	(_ent
		(_time 1637140163080)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 34(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__61(_arch 1 0 61(_assignment(_alias((Q)(Q_INT)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1482          1637140728508 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637140728509 2021.11.17 10:18:48)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f3f6a3a2f5a5a3e5a3f2e1a8a4f5fbf5f7f5a0f6a5)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int Q 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 23(_arch(_uni))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int CE -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 28(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int END_SIM -2 0 31(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)(4)))))
			(CE_STIMULUS(_arch 1 0 64(_prcs(_wait_for)(_trgt(2)))))
			(CLOCK_CLK(_arch 2 0 80(_prcs(_wait_for)(_trgt(1))(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 105 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637140728512 2021.11.17 10:18:48)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f3f6a3a3f5a5a4e4f7f2e1a9a7f5a6f5f0f5fbf6a5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1048          1637141375930 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 35))
	(_version ve4)
	(_time 1637141375931 2021.11.17 10:29:35)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code f1f6a0a0f5a7a1e7a5a0e3aaa6f7f9f7f5f7a2f6f5)
	(_coverage d)
	(_ent
		(_time 1637140163080)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 36(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__60(_arch 1 0 60(_assignment(_alias((Q)(Q_INT)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1482          1637141524543 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637141524544 2021.11.17 10:32:04)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8280858d85d4d294d28390d9d5848a848684d187d4)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int Q 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 23(_arch(_uni))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int CE -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 28(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int END_SIM -2 0 31(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)(4)))))
			(CE_STIMULUS(_arch 1 0 64(_prcs(_wait_for)(_trgt(2)))))
			(CLOCK_CLK(_arch 2 0 80(_prcs(_wait_for)(_trgt(1))(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 105 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637141524547 2021.11.17 10:32:04)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8280858c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1076          1637142066530 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 35))
	(_version ve4)
	(_time 1637142066531 2021.11.17 10:41:06)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 929c9e9c95c4c284c79080c9c5949a949694c19596)
	(_coverage d)
	(_ent
		(_time 1637140163080)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 36(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__66(_arch 1 0 66(_assignment(_alias((Q)(Q_INT)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1076          1637142090820 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 35))
	(_version ve4)
	(_time 1637142090821 2021.11.17 10:41:30)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 8bda8884dcdddb9dde8999d0dc8d838d8f8dd88c8f)
	(_coverage d)
	(_ent
		(_time 1637140163080)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 36(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__66(_arch 1 0 66(_assignment(_alias((Q)(Q_INT)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1076          1637142094839 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 35))
	(_version ve4)
	(_time 1637142094840 2021.11.17 10:41:34)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 2b2c282e7c7d7b3d7e2939707c2d232d2f2d782c2f)
	(_coverage d)
	(_ent
		(_time 1637140163080)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27(_array -1((_dto i 3 i 0)))))
		(_port(_int Q 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 36(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__66(_arch 1 0 66(_assignment(_alias((Q)(Q_INT)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1482          1637142095058 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637142095059 2021.11.17 10:41:35)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 06010a01055056105607145d51000e000200550350)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int Q 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 23(_arch(_uni))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int CE -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 28(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int END_SIM -2 0 31(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)(4)))))
			(CE_STIMULUS(_arch 1 0 64(_prcs(_wait_for)(_trgt(2)))))
			(CLOCK_CLK(_arch 2 0 80(_prcs(_wait_for)(_trgt(1))(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 105 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637142095062 2021.11.17 10:41:35)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 15121912154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637142599977 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 37))
	(_version ve4)
	(_time 1637142599978 2021.11.17 10:49:59)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 6f3a386e3c393f793d697d34386967696b693c686b)
	(_coverage d)
	(_ent
		(_time 1637142599975)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__79(_arch 1 0 79(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1163          1637142829132 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 37))
	(_version ve4)
	(_time 1637142829133 2021.11.17 10:53:49)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 8480d28b85d2d492d68296dfd3828c828082d78380)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__79(_arch 1 0 79(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1163          1637142842023 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 37))
	(_version ve4)
	(_time 1637142842024 2021.11.17 10:54:02)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code dedf8e8d8e888ec88cd8cc8589d8d6d8dad88dd9da)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__79(_arch 1 0 79(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1163          1637142871559 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 37))
	(_version ve4)
	(_time 1637142871560 2021.11.17 10:54:31)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 3a683f3e6e6c6a2c683c28616d3c323c3e3c693d3e)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__79(_arch 1 0 79(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1785          1637142871573 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637142871574 2021.11.17 10:54:31)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 491b4c4a451f195f174f5b121e4f414f4d4f1a4c1f)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)(4)))))
			(CLOCK_CLK(_arch 3 0 107(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 132 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637142871577 2021.11.17 10:54:31)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 590b5c5a550f0e4e5d584b030d5f0c5f5a5f515c0f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637142926194 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 37))
	(_version ve4)
	(_time 1637142926195 2021.11.17 10:55:26)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code aaffa8fcfefcfabcf8acb8f1fdaca2acaeacf9adae)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__79(_arch 1 0 79(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1785          1637142926443 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637142926444 2021.11.17 10:55:26)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a4f1a7f2a5f2f4b2faa2b6fff3a2aca2a0a2f7a1f2)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)(4)))))
			(CLOCK_CLK(_arch 3 0 107(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 132 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637142926448 2021.11.17 10:55:26)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b4e1b7e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637142973989 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 37))
	(_version ve4)
	(_time 1637142973990 2021.11.17 10:56:13)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 5f5f5a5d0c090f490d594d04085957595b590c585b)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__79(_arch 1 0 79(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1785          1637142974252 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637142974253 2021.11.17 10:56:14)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 69696f68653f397f376f7b323e6f616f6d6f3a6c3f)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)(4)))))
			(CLOCK_CLK(_arch 3 0 107(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 132 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637142974256 2021.11.17 10:56:14)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 69696f69653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637143041468 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 37))
	(_version ve4)
	(_time 1637143041469 2021.11.17 10:57:21)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code fbfbf7aaacadabeda9fde9a0acfdf3fdfffda8fcff)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__79(_arch 1 0 79(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1785          1637143041482 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637143041483 2021.11.17 10:57:21)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 0b0b060c5c5d5b1d550d19505c0d030d0f0d580e5d)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)(4)))))
			(CLOCK_CLK(_arch 3 0 107(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 132 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637143041486 2021.11.17 10:57:21)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 0b0b060d5c5d5c1c0f0a19515f0d5e0d080d030e5d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637143044689 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 37))
	(_version ve4)
	(_time 1637143044690 2021.11.17 10:57:24)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 8e818f81ded8de98dc889cd5d98886888a88dd898a)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__79(_arch 1 0 79(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1785          1637143044948 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637143044949 2021.11.17 10:57:24)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 98979a9695cec88ec69e8ac3cf9e909e9c9ecb9dce)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)(4)))))
			(CLOCK_CLK(_arch 3 0 107(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 132 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637143044952 2021.11.17 10:57:24)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 98979a9795cecf8f9c998ac2cc9ecd9e9b9e909dce)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637143410204 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 37))
	(_version ve4)
	(_time 1637143410205 2021.11.17 11:03:30)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 5a5c57580e0c0a4c085c48010d5c525c5e5c095d5e)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__79(_arch 1 0 79(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637143410221 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637143410222 2021.11.17 11:03:30)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 696f6468653f397f37667b323e6f616f6d6f3a6c3f)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 106(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 114(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 139 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637143410225 2021.11.17 11:03:30)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 696f6469653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637143420561 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 37))
	(_version ve4)
	(_time 1637143420562 2021.11.17 11:03:40)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code d1d2d482d58781c783d7c38a86d7d9d7d5d782d6d5)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__79(_arch 1 0 79(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637143420798 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637143420799 2021.11.17 11:03:40)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code bcbfbae9eaeaecaae2b3aee7ebbab4bab8baefb9ea)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 106(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 114(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 139 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637143420803 2021.11.17 11:03:40)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code bcbfbae8eaeaebabb8bdaee6e8bae9babfbab4b9ea)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637143598925 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 37))
	(_version ve4)
	(_time 1637143598926 2021.11.17 11:06:38)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 89d8dc8685dfd99fdb8f9bd2de8f818f8d8fda8e8d)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__79(_arch 1 0 79(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637143598941 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637143598942 2021.11.17 11:06:38)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 98c9cd9695cec88ec6978ac3cf9e909e9c9ecb9dce)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 106(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 114(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 139 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637143598945 2021.11.17 11:06:38)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 98c9cd9795cecf8f9c998ac2cc9ecd9e9b9e909dce)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637143606816 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 37))
	(_version ve4)
	(_time 1637143606817 2021.11.17 11:06:46)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 5b5d56590c0d0b4d095d49000c5d535d5f5d085c5f)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__79(_arch 1 0 79(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637143607079 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637143607080 2021.11.17 11:06:47)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 65633064653335733b6a773e32636d636163366033)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 106(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 114(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 139 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637143607083 2021.11.17 11:06:47)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 65633065653332726164773f3163306366636d6033)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637143773584 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 37))
	(_version ve4)
	(_time 1637143773585 2021.11.17 11:09:33)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code c99fc99dc59f99df9bcfdb929ecfc1cfcdcf9acecd)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__79(_arch 1 0 79(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637143773866 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637143773867 2021.11.17 11:09:33)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f2a4f3a3f5a4a2e4acfde0a9a5f4faf4f6f4a1f7a4)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 107(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 114(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 139 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637143773871 2021.11.17 11:09:33)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f2a4f3a2f5a4a5e5f6f3e0a8a6f4a7f4f1f4faf7a4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637143834232 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 37))
	(_version ve4)
	(_time 1637143834233 2021.11.17 11:10:34)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code b9b7bcecb5efe9afebbfabe2eebfb1bfbdbfeabebd)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__79(_arch 1 0 79(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637143834246 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637143834247 2021.11.17 11:10:34)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c9c7cc9dc59f99df97cadb929ecfc1cfcdcf9acc9f)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 103(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 110(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 135 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637143834250 2021.11.17 11:10:34)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c9c7cc9cc59f9edecdc8db939dcf9ccfcacfc1cc9f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637143837047 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 37))
	(_version ve4)
	(_time 1637143837048 2021.11.17 11:10:37)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code b6b8e1e3b5e0e6a0e4b0a4ede1b0beb0b2b0e5b1b2)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__79(_arch 1 0 79(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637143837312 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637143837313 2021.11.17 11:10:37)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code bfb1efeaece9efa9e1bcade4e8b9b7b9bbb9ecbae9)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 103(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 110(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 135 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637143837317 2021.11.17 11:10:37)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code cfc19f9a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637143861689 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 37))
	(_version ve4)
	(_time 1637143861690 2021.11.17 11:11:01)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code f6a7a1a7f5a0a6e0a4f0e4ada1f0fef0f2f0a5f1f2)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__79(_arch 1 0 79(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637143861703 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637143861704 2021.11.17 11:11:01)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 06575601055056105805145d51000e000200550350)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 103(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 110(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 135 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637143861707 2021.11.17 11:11:01)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 06575600055051110207145c5200530005000e0350)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637143864849 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 37))
	(_version ve4)
	(_time 1637143864850 2021.11.17 11:11:04)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 4a4d47491e1c1a5c184c58111d4c424c4e4c194d4e)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__79(_arch 1 0 79(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637143865087 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637143865088 2021.11.17 11:11:05)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 35326031356365236b36276e62333d333133663063)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 103(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 110(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 135 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637143865093 2021.11.17 11:11:05)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 44431146451213534045561e1042114247424c4112)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637143889060 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 37))
	(_version ve4)
	(_time 1637143889061 2021.11.17 11:11:29)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e5e4e6b7e5b3b5f3b7e3f7beb2e3ede3e1e3b6e2e1)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__79(_arch 1 0 79(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637143889074 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637143889075 2021.11.17 11:11:29)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f5f4f6a4f5a3a5e3abf6e7aea2f3fdf3f1f3a6f0a3)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 103(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 110(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 135 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637143889078 2021.11.17 11:11:29)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f5f4f6a5f5a3a2e2f1f4e7afa1f3a0f3f6f3fdf0a3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637143894410 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 37))
	(_version ve4)
	(_time 1637143894411 2021.11.17 11:11:34)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code c5c59291c59395d397c3d79e92c3cdc3c1c396c2c1)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__79(_arch 1 0 79(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637143894424 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637143894425 2021.11.17 11:11:34)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code d5d58286d58385c38bd6c78e82d3ddd3d1d386d083)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 103(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 110(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 135 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637143894428 2021.11.17 11:11:34)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e4e4b3b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637743626522 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637743626523 2021.11.24 09:47:06)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 7b7b767b2c2d2b6d297d69202c7d737d7f7d287c7f)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(6)))))
			(line__81(_arch 1 0 81(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637743626554 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637743626555 2021.11.24 09:47:06)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 9a9a9794ceccca8cc49988c1cd9c929c9e9cc99fcc)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 103(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 110(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 135 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637743626560 2021.11.24 09:47:06)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code aaaaa7fdfefcfdbdaeabb8f0feacffaca9aca2affc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637743634924 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637743634925 2021.11.24 09:47:14)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 414f1442451711571347531a164749474547124645)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__81(_arch 1 0 81(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637743634941 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637743634942 2021.11.24 09:47:14)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 515f0453550701470f52430a065759575557025407)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 103(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 110(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 135 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637743634945 2021.11.24 09:47:14)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 515f0452550706465550430b055704575257595407)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637743648457 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637743648458 2021.11.24 09:47:28)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 1d494f1b4c4b4d0b4f1b0f464a1b151b191b4e1a19)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__81(_arch 1 0 81(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637743648701 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637743648702 2021.11.24 09:47:28)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 26752223257076307825347d71202e202220752370)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 103(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 110(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 135 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637743648707 2021.11.24 09:47:28)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 26752222257071312227347c7220732025202e2370)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637743767256 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637743767257 2021.11.24 09:49:27)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 29277b2c257f793f7b2f3b727e2f212f2d2f7a2e2d)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(6)))))
			(line__81(_arch 1 0 81(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637743767271 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637743767272 2021.11.24 09:49:27)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 39376b3d356f692f673a2b626e3f313f3d3f6a3c6f)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 103(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 110(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 135 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637743767277 2021.11.24 09:49:27)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 49471b4b451f1e5e4d485b131d4f1c4f4a4f414c1f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637743770431 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637743770432 2021.11.24 09:49:30)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 9dcbcb93cccbcd8bcf9b8fc6ca9b959b999bce9a99)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__81(_arch 1 0 81(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637743770663 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637743770664 2021.11.24 09:49:30)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 782e2f78752e286e267b6a232f7e707e7c7e2b7d2e)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 103(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 110(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 135 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637743770668 2021.11.24 09:49:30)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 87d1d08985d1d090838695ddd381d28184818f82d1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637743848176 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637743848177 2021.11.24 09:50:48)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 53000551550503450155410804555b555755005457)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__81(_arch 1 0 81(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637743848190 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637743848191 2021.11.24 09:50:48)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 53000551550503450d50410804555b555755005605)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 103(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 110(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 135 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637743848194 2021.11.24 09:50:48)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 6330356365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637743851304 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637743851305 2021.11.24 09:50:51)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 88da8b8785ded89eda8e9ad3df8e808e8c8edb8f8c)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__81(_arch 1 0 81(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637743851563 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637743851564 2021.11.24 09:50:51)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 82d08e8d85d4d294dc8190d9d5848a848684d187d4)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 103(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 110(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 135 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637743851568 2021.11.24 09:50:51)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 82d08e8c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637743936944 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637743936945 2021.11.24 09:52:16)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 11151317154741074317034a461719171517421615)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__81(_arch 1 0 81(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637743936958 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637743936959 2021.11.24 09:52:16)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 20242225257670367e23327b772628262426732576)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 103(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 110(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 135 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637743936962 2021.11.24 09:52:16)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 20242224257677372421327a742675262326282576)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637743939369 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637743939370 2021.11.24 09:52:19)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 8682d48985d0d690d48094ddd1808e808280d58182)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__81(_arch 1 0 81(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637743939636 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637743939637 2021.11.24 09:52:19)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 9093949e95c6c086ce9382cbc79698969496c395c6)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 103(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 110(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 135 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637743939641 2021.11.24 09:52:19)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a0a3a4f7a5f6f7b7a4a1b2faf4a6f5a6a3a6a8a5f6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637744054397 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637744054398 2021.11.24 09:54:14)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code ded9da8d8e888ec88cd8cc8589d8d6d8dad88dd9da)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__81(_arch 1 0 81(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637744054412 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637744054413 2021.11.24 09:54:14)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code edeae9bfbcbbbdfbb3eeffb6baebe5ebe9ebbee8bb)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 103(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 110(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 135 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637744054416 2021.11.24 09:54:14)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code edeae9bebcbbbafae9ecffb7b9ebb8ebeeebe5e8bb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637744057931 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637744057932 2021.11.24 09:54:17)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code a9aef8ffa5fff9bffbafbbf2feafa1afadaffaaead)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__81(_arch 1 0 81(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637744058190 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637744058191 2021.11.24 09:54:18)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b3b4e1e6b5e5e3a5edb0a1e8e4b5bbb5b7b5e0b6e5)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 103(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 110(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 135 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637744058194 2021.11.24 09:54:18)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b3b4e1e7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637744144757 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637744144758 2021.11.24 09:55:44)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code d5d4d086d58385c387d3c78e82d3ddd3d1d386d2d1)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__81(_arch 1 0 81(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637744144771 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637744144772 2021.11.24 09:55:44)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e5e4e0b7e5b3b5f3bbe4f7beb2e3ede3e1e3b6e0b3)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 105(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 112(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 137 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637744144775 2021.11.24 09:55:44)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e5e4e0b6e5b3b2f2e1e4f7bfb1e3b0e3e6e3ede0b3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637744150015 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637744150016 2021.11.24 09:55:50)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 57575555550107410551450c00515f515351045053)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__81(_arch 1 0 81(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637744150284 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637744150285 2021.11.24 09:55:50)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 61616260653731773f60733a366769676567326437)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 90(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 105(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 112(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 137 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637744150289 2021.11.24 09:55:50)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 70707371752627677471622a247625767376787526)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637744540153 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637744540154 2021.11.24 10:02:20)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 54550156550204420652460f03525c525052075350)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__81(_arch 1 0 81(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637744540168 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637744540169 2021.11.24 10:02:20)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 63623662653533753d63713834656b656765306635)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 89(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 106(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 113(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 138 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637744540172 2021.11.24 10:02:20)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 6362366365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1163          1637744543776 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637744543777 2021.11.24 10:02:23)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 7d7d717d2c2b2d6b2f7b6f262a7b757b797b2e7a79)
	(_coverage d)
	(_ent
		(_time 1637142599974)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(6)(2)(3)(4)))))
			(line__81(_arch 1 0 81(_assignment(_alias((Q)(Q_INT)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1834          1637744544024 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637744544025 2021.11.24 10:02:24)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 77777a77752127612977652c20717f717371247221)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 89(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 106(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 113(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 138 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637744544030 2021.11.24 10:02:24)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 86868b8885d0d191828794dcd280d38085808e83d0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1834          1637745266819 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637745266820 2021.11.24 10:14:26)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e4ebe0b6e5b2b4f2bae4f6bfb3e2ece2e0e2b7e1b2)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 46(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_sig(_int END_SIM -2 0 39(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0)(6)))))
			(CE_STIMULUS(_arch 1 0 74(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 89(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 106(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 113(_prcs(_wait_for)(_trgt(1))(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 138 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637745266823 2021.11.24 10:14:26)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e4ebe0b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637745354335 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637745354336 2021.11.24 10:15:54)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code b0e3b2e5b5e6e0a6e3b4a2ebe7b6b8b6b4b6e3b7b4)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__97(_arch 1 0 97(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1220          1637745422594 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637745422595 2021.11.24 10:17:02)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 590b5c5b550f094f0a5d4b020e5f515f5d5f0a5e5d)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__97(_arch 1 0 97(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1220          1637745461053 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637745461054 2021.11.24 10:17:41)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 9e9e9d90cec8ce88cd9a8cc5c99896989a98cd999a)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__97(_arch 1 0 97(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1935          1637745461067 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637745461068 2021.11.24 10:17:41)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code aeaeadf8fef8feb8f0fdbcf5f9a8a6a8aaa8fdabf8)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DATA_STIMULUS(_arch 3 0 112(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 4 0 119(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 144 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637745461072 2021.11.24 10:17:41)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code aeaeadf9fef8f9b9aaafbcf4faa8fba8ada8a6abf8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637745535270 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637745535271 2021.11.24 10:18:55)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 79777479752f296f2a7d6b222e7f717f7d7f2a7e7d)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__97(_arch 1 0 97(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1997          1637745535284 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637745535285 2021.11.24 10:18:55)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8987848685dfd99fd6df9bd2de8f818f8d8fda8cdf)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 111(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 4 0 125(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 5 0 132(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 157 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637745535289 2021.11.24 10:18:55)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 9896959795cecf8f9c998ac2cc9ecd9e9b9e909dce)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637745539806 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637745539807 2021.11.24 10:18:59)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 3c6a6a386a6a6c2a6f382e676b3a343a383a6f3b38)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__97(_arch 1 0 97(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1997          1637745540044 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637745540045 2021.11.24 10:19:00)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 26707123257076307970347d71202e202220752370)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 111(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 4 0 125(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 5 0 132(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 157 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637745540049 2021.11.24 10:19:00)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 26707122257071312227347c7220732025202e2370)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637745620176 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637745620177 2021.11.24 10:20:20)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 33613237356563256037216864353b353735603437)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(2)(3)(4)(5)(7)))))
			(line__97(_arch 1 0 97(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1997          1637745620426 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637745620427 2021.11.24 10:20:20)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 2d7f2f287c7b7d3b727b3f767a2b252b292b7e287b)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 111(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 4 0 125(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 5 0 132(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 157 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637745620430 2021.11.24 10:20:20)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 2d7f2f297c7b7a3a292c3f77792b782b2e2b25287b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637745680274 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637745680275 2021.11.24 10:21:20)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code f1a5a3a0f5a7a1e7a2f5e3aaa6f7f9f7f5f7a2f6f5)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__97(_arch 1 0 97(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1997          1637745680289 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637745680290 2021.11.24 10:21:20)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 00530407055650165f56125b570608060406530556)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 111(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 4 0 125(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 5 0 132(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 157 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637745680293 2021.11.24 10:21:20)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 00530406055657170401125a540655060306080556)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637745686130 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637745686131 2021.11.24 10:21:26)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code d486d687d58284c287d0c68f83d2dcd2d0d287d3d0)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__97(_arch 1 0 97(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1997          1637745686354 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637745686355 2021.11.24 10:21:26)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code affdacf9fcf9ffb9f0f9bdf4f8a9a7a9aba9fcaaf9)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 111(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 4 0 125(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 5 0 132(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 157 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637745686359 2021.11.24 10:21:26)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code beecbdeaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637745753193 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637745753194 2021.11.24 10:22:33)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code cb999c9f9c9d9bdd98cfd9909ccdc3cdcfcd98cccf)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__97(_arch 1 0 97(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1997          1637745753207 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637745753208 2021.11.24 10:22:33)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code da888d898e8c8acc858cc8818ddcd2dcdedc89df8c)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 111(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 4 0 125(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 5 0 132(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 157 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637745753213 2021.11.24 10:22:33)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code da888d888e8c8dcddedbc8808edc8fdcd9dcd2df8c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637745761863 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637745761864 2021.11.24 10:22:41)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code aaadfbfcfefcfabcf9aeb8f1fdaca2acaeacf9adae)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__97(_arch 1 0 97(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1997          1637745762141 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637745762142 2021.11.24 10:22:42)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c4c39690c59294d29b92d69f93c2ccc2c0c297c192)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 111(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 4 0 125(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 5 0 132(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 157 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637745762146 2021.11.24 10:22:42)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c4c39691c59293d3c0c5d69e90c291c2c7c2ccc192)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637745882488 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637745882489 2021.11.24 10:24:42)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code cc9ecd989a9a9cda9fc8de979bcac4cac8ca9fcbc8)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__97(_arch 1 0 97(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1997          1637745882502 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637745882503 2021.11.24 10:24:42)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code db89da888c8d8bcd84d4c9808cddd3dddfdd88de8d)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 109(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 4 0 123(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 5 0 130(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 155 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637745882507 2021.11.24 10:24:42)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code ebb9eab8bcbdbcfcefeaf9b1bfedbeede8ede3eebd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637745888694 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637745888695 2021.11.24 10:24:48)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 17464611154147014413054c40111f111311441013)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__97(_arch 1 0 97(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1997          1637745889015 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637745889016 2021.11.24 10:24:49)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 4f1e1d4c1c191f5910405d14184947494b491c4a19)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 109(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 4 0 123(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 5 0 130(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 155 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637745889021 2021.11.24 10:24:49)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 4f1e1d4d1c1918584b4e5d151b491a494c49474a19)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637746043634 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637746043635 2021.11.24 10:27:23)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 50520652550600460354420b075658565456035754)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(2)(3)(4)(5)(7)))))
			(line__97(_arch 1 0 97(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1997          1637746043658 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637746043659 2021.11.24 10:27:23)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 6f6d396e3c393f7930607d34386967696b693c6a39)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 109(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 4 0 123(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 5 0 130(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 155 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637746043664 2021.11.24 10:27:23)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 6f6d396f3c3938786b6e7d353b693a696c69676a39)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637746053452 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637746053453 2021.11.24 10:27:33)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code a5aaa0f3a5f3f5b3f6a1b7fef2a3ada3a1a3f6a2a1)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__97(_arch 1 0 97(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1997          1637746053688 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637746053689 2021.11.24 10:27:33)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 9f909991ccc9cf89c0908dc4c89997999b99cc9ac9)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 109(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 4 0 123(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 5 0 130(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 155 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637746053694 2021.11.24 10:27:33)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 9f909990ccc9c8889b9e8dc5cb99ca999c99979ac9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637746226926 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637746226927 2021.11.24 10:30:26)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 51545253550701470255430a065759575557025655)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__97(_arch 1 0 97(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1997          1637746226941 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637746226942 2021.11.24 10:30:26)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 61646260653731773e6e733a366769676567326437)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 109(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 4 0 123(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 5 0 130(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 155 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637746226945 2021.11.24 10:30:26)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 61646261653736766560733b356734676267696437)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637746230591 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637746230592 2021.11.24 10:30:30)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 999d989795cfc98fca9d8bc2ce9f919f9d9fca9e9d)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__97(_arch 1 0 97(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1997          1637746230825 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637746230826 2021.11.24 10:30:30)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8480868b85d2d492db8b96dfd3828c828082d781d2)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 109(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 4 0 123(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 5 0 130(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 155 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637746230831 2021.11.24 10:30:30)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 9397919c95c5c484979281c9c795c69590959b96c5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637746360086 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637746360087 2021.11.24 10:32:40)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 66633467653036703562743d31606e606260356162)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__97(_arch 1 0 97(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1997          1637746360099 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637746360100 2021.11.24 10:32:40)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 75702775752325632a7a672e22737d737173267023)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 109(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 4 0 123(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 5 0 130(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 155 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637746360103 2021.11.24 10:32:40)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8580d78b85d3d292818497dfd183d08386838d80d3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637746362881 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637746362882 2021.11.24 10:32:42)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 62663763653432743166703935646a646664316566)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__97(_arch 1 0 97(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1997          1637746362895 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637746362896 2021.11.24 10:32:42)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 72762772752422642d7d602925747a747674217724)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 109(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 4 0 123(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 5 0 130(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 155 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637746362899 2021.11.24 10:32:42)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 7276277375242565767360282674277471747a7724)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637746370470 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637746370471 2021.11.24 10:32:50)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code fcfeffadaaaaaceaaff8eea7abfaf4faf8faaffbf8)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__97(_arch 1 0 97(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1997          1637746370734 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637746370735 2021.11.24 10:32:50)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 06040b01055056105909145d51000e000200550350)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 109(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 4 0 123(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 5 0 130(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 155 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637746370739 2021.11.24 10:32:50)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 15171812154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637746753774 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637746753775 2021.11.24 10:39:13)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 4d49484e1c1b1d5b1f1f5f161a4b454b494b1e4a49)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__92(_arch 1 0 92(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1997          1637746753795 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637746753796 2021.11.24 10:39:13)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 6c68696d3a3a3c7a33637e373b6a646a686a3f693a)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 109(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 4 0 123(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 5 0 130(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 155 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637746753800 2021.11.24 10:39:13)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 6c68696c3a3a3b7b686d7e36386a396a6f6a64693a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637746756813 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637746756814 2021.11.24 10:39:16)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 34306430356264226666266f63323c323032673330)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__92(_arch 1 0 92(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1997          1637746757100 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637746757101 2021.11.24 10:39:17)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 4d491c4e1c1b1d5b12425f161a4b454b494b1e481b)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 109(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 4 0 123(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 5 0 130(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 155 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637746757106 2021.11.24 10:39:17)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 4d491c4f1c1b1a5a494c5f17194b184b4e4b45481b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637747181057 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637747181058 2021.11.24 10:46:21)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 5e0b5c5c0e080e480c504c05095856585a580d595a)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__87(_arch 1 0 87(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1997          1637747181078 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637747181079 2021.11.24 10:46:21)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 6e3b6c6f3e383e7831617c35396866686a683d6b38)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 109(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 4 0 123(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 5 0 130(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 155 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637747181082 2021.11.24 10:46:21)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 6e3b6c6e3e3839796a6f7c343a683b686d68666b38)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1220          1637747561234 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 39))
	(_version ve4)
	(_time 1637747561235 2021.11.24 10:52:41)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 79767e79752f296f2b776b222e7f717f7d7f2a7e7d)
	(_coverage d)
	(_ent
		(_time 1637745338954)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int Q 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 40(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(7))(_sens(0)(1))(_read(7)(2)(3)(4)(5)))))
			(line__87(_arch 1 0 87(_assignment(_alias((Q)(Q_INT)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1997          1637747561249 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637747561250 2021.11.24 10:52:41)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 79767e79752f296f26766b222e7f717f7d7f2a7c2f)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int Q 0 0 25(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 51(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int CLK -1 0 30(_arch(_uni))))
		(_sig(_int CE -1 0 32(_arch(_uni))))
		(_sig(_int LOAD -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 36(_arch(_uni))))
		(_sig(_int DIR -1 0 38(_arch(_uni))))
		(_sig(_int Q 1 0 41(_arch(_uni))))
		(_sig(_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)(7)))))
			(CE_STIMULUS(_arch 1 0 80(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 95(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 109(_prcs(_wait_for)(_trgt(5)))))
			(DATA_STIMULUS(_arch 4 0 123(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 5 0 130(_prcs(_wait_for)(_trgt(1))(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 155 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637747561253 2021.11.24 10:52:41)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 79767e78752f2e6e7d786b232d7f2c7f7a7f717c2f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1246          1637748212177 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 41))
	(_version ve4)
	(_time 1637748212178 2021.11.24 11:03:32)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 23232526257573357176317874252b252725702427)
	(_coverage d)
	(_ent
		(_time 1637748212175)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(8)(2)(3)(4)(5)))))
			(line__89(_arch 1 0 89(_assignment(_trgt(7))(_sens(8)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1246          1637748267882 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 41))
	(_version ve4)
	(_time 1637748267883 2021.11.24 11:04:27)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code cac99c9e9e9c9adc989fd8919dccc2cccecc99cdce)
	(_coverage d)
	(_ent
		(_time 1637748212174)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(8)(2)(3)(4)(5)))))
			(line__89(_arch 1 0 89(_assignment(_trgt(7))(_sens(8)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2161          1637748267896 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637748267897 2021.11.24 11:04:27)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code dad98c898e8c8accdddac8818ddcd2dcdedc89df8c)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int SEL -1 0 25(_ent (_in))))
				(_port(_int Q 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 31(_arch(_uni))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int CE -1 0 34(_arch(_uni))))
		(_sig(_int LOAD -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 38(_arch(_uni))))
		(_sig(_int DIR -1 0 40(_arch(_uni))))
		(_sig(_int SEL -1 0 42(_arch(_uni))))
		(_sig(_int Q 1 0 45(_arch(_uni))))
		(_sig(_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(8)))))
			(CE_STIMULUS(_arch 1 0 85(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 100(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 114(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 127(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 138(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 6 0 145(_prcs(_wait_for)(_trgt(1))(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 170 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637748267900 2021.11.24 11:04:27)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code dad98c888e8c8dcddedbc8808edc8fdcd9dcd2df8c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1246          1637748272927 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 41))
	(_version ve4)
	(_time 1637748272928 2021.11.24 11:04:32)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 8183d38e85d7d197d3d493dad68789878587d28685)
	(_coverage d)
	(_ent
		(_time 1637748212174)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(8)(2)(3)(4)(5)))))
			(line__89(_arch 1 0 89(_assignment(_trgt(7))(_sens(8)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2161          1637748272941 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637748272942 2021.11.24 11:04:32)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 9193c39f95c7c187969183cac69799979597c294c7)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int SEL -1 0 25(_ent (_in))))
				(_port(_int Q 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 31(_arch(_uni))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int CE -1 0 34(_arch(_uni))))
		(_sig(_int LOAD -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 38(_arch(_uni))))
		(_sig(_int DIR -1 0 40(_arch(_uni))))
		(_sig(_int SEL -1 0 42(_arch(_uni))))
		(_sig(_int Q 1 0 45(_arch(_uni))))
		(_sig(_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(8)))))
			(CE_STIMULUS(_arch 1 0 85(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 100(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 114(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 127(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 138(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 6 0 145(_prcs(_wait_for)(_trgt(1))(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 170 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637748272945 2021.11.24 11:04:32)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 9193c39e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1246          1637748278717 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 41))
	(_version ve4)
	(_time 1637748278718 2021.11.24 11:04:38)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 16161410154046004443044d41101e101210451112)
	(_coverage d)
	(_ent
		(_time 1637748212174)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(8)(2)(3)(4)(5)))))
			(line__89(_arch 1 0 89(_assignment(_trgt(7))(_sens(8)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2161          1637748278978 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637748278979 2021.11.24 11:04:38)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 20202325257670362720327b772628262426732576)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int SEL -1 0 25(_ent (_in))))
				(_port(_int Q 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 31(_arch(_uni))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int CE -1 0 34(_arch(_uni))))
		(_sig(_int LOAD -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 38(_arch(_uni))))
		(_sig(_int DIR -1 0 40(_arch(_uni))))
		(_sig(_int SEL -1 0 42(_arch(_uni))))
		(_sig(_int Q 1 0 45(_arch(_uni))))
		(_sig(_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(8)))))
			(CE_STIMULUS(_arch 1 0 85(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 100(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 114(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 127(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 138(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 6 0 145(_prcs(_wait_for)(_trgt(1))(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 170 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637748278983 2021.11.24 11:04:38)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 20202324257677372421327a742675262326282576)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1246          1637748320249 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 41))
	(_version ve4)
	(_time 1637748320250 2021.11.24 11:05:20)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 61676d60653731773334733a366769676567326665)
	(_coverage d)
	(_ent
		(_time 1637748212174)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(8)(2)(3)(4)(5)))))
			(line__89(_arch 1 0 89(_assignment(_trgt(7))(_sens(8)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2161          1637748320264 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637748320265 2021.11.24 11:05:20)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 61676d60653731776661733a366769676567326437)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int SEL -1 0 25(_ent (_in))))
				(_port(_int Q 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 31(_arch(_uni))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int CE -1 0 34(_arch(_uni))))
		(_sig(_int LOAD -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 38(_arch(_uni))))
		(_sig(_int DIR -1 0 40(_arch(_uni))))
		(_sig(_int SEL -1 0 42(_arch(_uni))))
		(_sig(_int Q 1 0 45(_arch(_uni))))
		(_sig(_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(8)))))
			(CE_STIMULUS(_arch 1 0 85(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 100(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 114(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 127(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 138(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 6 0 145(_prcs(_wait_for)(_trgt(1))(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 170 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637748320268 2021.11.24 11:05:20)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 61676d61653736766560733b356734676267696437)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1246          1637748329703 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 41))
	(_version ve4)
	(_time 1637748329704 2021.11.24 11:05:29)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 3f3b6f3b6c696f296d6a2d64683937393b396c383b)
	(_coverage d)
	(_ent
		(_time 1637748212174)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(8)(2)(3)(4)(5)))))
			(line__89(_arch 1 0 89(_assignment(_trgt(7))(_sens(8)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2161          1637748329956 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637748329957 2021.11.24 11:05:29)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 393d683d356f692f3e392b626e3f313f3d3f6a3c6f)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int SEL -1 0 25(_ent (_in))))
				(_port(_int Q 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 31(_arch(_uni))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int CE -1 0 34(_arch(_uni))))
		(_sig(_int LOAD -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 38(_arch(_uni))))
		(_sig(_int DIR -1 0 40(_arch(_uni))))
		(_sig(_int SEL -1 0 42(_arch(_uni))))
		(_sig(_int Q 1 0 45(_arch(_uni))))
		(_sig(_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(8)))))
			(CE_STIMULUS(_arch 1 0 85(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 100(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 114(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 127(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 138(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 6 0 145(_prcs(_wait_for)(_trgt(1))(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 170 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637748329960 2021.11.24 11:05:29)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 393d683c356f6e2e3d382b636d3f6c3f3a3f313c6f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1246          1637748604271 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 41))
	(_version ve4)
	(_time 1637748604272 2021.11.24 11:10:04)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code d1d08182d58781c78384c38a86d7d9d7d5d782d6d5)
	(_coverage d)
	(_ent
		(_time 1637748212174)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(8)(2)(3)(4)(5)))))
			(line__89(_arch 1 0 89(_assignment(_trgt(7))(_sens(8)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2161          1637748604289 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637748604290 2021.11.24 11:10:04)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e0e1b0b2e5b6b0f6e7e0f2bbb7e6e8e6e4e6b3e5b6)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int SEL -1 0 25(_ent (_in))))
				(_port(_int Q 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 31(_arch(_uni))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int CE -1 0 34(_arch(_uni))))
		(_sig(_int LOAD -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 38(_arch(_uni))))
		(_sig(_int DIR -1 0 40(_arch(_uni))))
		(_sig(_int SEL -1 0 42(_arch(_uni))))
		(_sig(_int Q 1 0 45(_arch(_uni))))
		(_sig(_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(8)))))
			(CE_STIMULUS(_arch 1 0 85(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 100(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 114(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 127(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 138(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 6 0 145(_prcs(_wait_for)(_trgt(1))(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 170 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637748604293 2021.11.24 11:10:04)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e0e1b0b3e5b6b7f7e4e1f2bab4e6b5e6e3e6e8e5b6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1246          1637748606584 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 41))
	(_version ve4)
	(_time 1637748606585 2021.11.24 11:10:06)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code cacac89e9e9c9adc989fd8919dccc2cccecc99cdce)
	(_coverage d)
	(_ent
		(_time 1637748212174)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(8)(2)(3)(4)(5)))))
			(line__89(_arch 1 0 89(_assignment(_trgt(7))(_sens(8)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2161          1637748606851 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1637748606852 2021.11.24 11:10:06)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code d3d3d080d58583c5d4d3c18884d5dbd5d7d580d685)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int SEL -1 0 25(_ent (_in))))
				(_port(_int Q 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 31(_arch(_uni))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int CE -1 0 34(_arch(_uni))))
		(_sig(_int LOAD -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 38(_arch(_uni))))
		(_sig(_int DIR -1 0 40(_arch(_uni))))
		(_sig(_int SEL -1 0 42(_arch(_uni))))
		(_sig(_int Q 1 0 45(_arch(_uni))))
		(_sig(_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(8)))))
			(CE_STIMULUS(_arch 1 0 85(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 100(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 114(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 127(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 138(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 6 0 145(_prcs(_wait_for)(_trgt(1))(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 170 (tutorvhdl_tb))
	(_version ve4)
	(_time 1637748606855 2021.11.24 11:10:06)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e3e3e0b0e5b5b4f4e7e2f1b9b7e5b6e5e0e5ebe6b5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1246          1638348586107 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 41))
	(_version ve4)
	(_time 1638348586108 2021.12.01 09:49:46)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 31323435356761276364236a663739373537623635)
	(_coverage d)
	(_ent
		(_time 1637748212174)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(8)(2)(3)(4)(5)))))
			(line__89(_arch 1 0 89(_assignment(_trgt(7))(_sens(8)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2161          1638348586138 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638348586139 2021.12.01 09:49:46)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 50535552550600465750420b075658565456035506)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int SEL -1 0 25(_ent (_in))))
				(_port(_int Q 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 31(_arch(_uni))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int CE -1 0 34(_arch(_uni))))
		(_sig(_int LOAD -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 38(_arch(_uni))))
		(_sig(_int DIR -1 0 40(_arch(_uni))))
		(_sig(_int SEL -1 0 42(_arch(_uni))))
		(_sig(_int Q 1 0 45(_arch(_uni))))
		(_sig(_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(8)))))
			(CE_STIMULUS(_arch 1 0 85(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 100(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 114(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 127(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 138(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 6 0 145(_prcs(_wait_for)(_trgt(1))(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 170 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638348586144 2021.12.01 09:49:46)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 50535553550607475451420a045605565356585506)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1246          1638348596197 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 41))
	(_version ve4)
	(_time 1638348596198 2021.12.01 09:49:56)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 9f9e9391ccc9cf89cdca8dc4c89997999b99cc989b)
	(_coverage d)
	(_ent
		(_time 1637748212174)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(8)(2)(3)(4)(5)))))
			(line__89(_arch 1 0 89(_assignment(_trgt(7))(_sens(8)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2161          1638348596468 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638348596469 2021.12.01 09:49:56)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a8a9a5fea5fef8beafa8baf3ffaea0aeacaefbadfe)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int SEL -1 0 25(_ent (_in))))
				(_port(_int Q 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 31(_arch(_uni))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int CE -1 0 34(_arch(_uni))))
		(_sig(_int LOAD -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 38(_arch(_uni))))
		(_sig(_int DIR -1 0 40(_arch(_uni))))
		(_sig(_int SEL -1 0 42(_arch(_uni))))
		(_sig(_int Q 1 0 45(_arch(_uni))))
		(_sig(_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(8)))))
			(CE_STIMULUS(_arch 1 0 85(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 100(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 114(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 127(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 138(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 6 0 145(_prcs(_wait_for)(_trgt(1))(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 170 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638348596474 2021.12.01 09:49:56)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b8b9b5ecb5eeefafbcb9aae2ecbeedbebbbeb0bdee)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1246          1638349015821 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 41))
	(_version ve4)
	(_time 1638349015822 2021.12.01 09:56:55)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code b8eceaedb5eee8aeeaedaae3efbeb0bebcbeebbfbc)
	(_coverage d)
	(_ent
		(_time 1637748212174)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(8)(2)(3)(4)(5)))))
			(line__89(_arch 1 0 89(_assignment(_trgt(7))(_sens(8)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2161          1638349016077 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638349016078 2021.12.01 09:56:56)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c291c696c59492d4c5c2d09995c4cac4c6c491c794)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int SEL -1 0 25(_ent (_in))))
				(_port(_int Q 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 31(_arch(_uni))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int CE -1 0 34(_arch(_uni))))
		(_sig(_int LOAD -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 38(_arch(_uni))))
		(_sig(_int DIR -1 0 40(_arch(_uni))))
		(_sig(_int SEL -1 0 42(_arch(_uni))))
		(_sig(_int Q 1 0 45(_arch(_uni))))
		(_sig(_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(8)))))
			(CE_STIMULUS(_arch 1 0 85(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 100(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 114(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 127(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 138(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 6 0 145(_prcs(_wait_for)(_trgt(1))(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 170 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638349016083 2021.12.01 09:56:56)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code d182d583d58786c6d5d0c38b85d784d7d2d7d9d487)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1246          1638349047197 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 41))
	(_version ve4)
	(_time 1638349047198 2021.12.01 09:57:27)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 57540255550107410502450c00515f515351045053)
	(_coverage d)
	(_ent
		(_time 1637748212174)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(2)(3)(4)(5)(8)))))
			(line__89(_arch 1 0 89(_assignment(_trgt(7))(_sens(4)(6)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2161          1638349047214 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638349047215 2021.12.01 09:57:27)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 66653367653036706166743d31606e606260356330)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int SEL -1 0 25(_ent (_in))))
				(_port(_int Q 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 31(_arch(_uni))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int CE -1 0 34(_arch(_uni))))
		(_sig(_int LOAD -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 38(_arch(_uni))))
		(_sig(_int DIR -1 0 40(_arch(_uni))))
		(_sig(_int SEL -1 0 42(_arch(_uni))))
		(_sig(_int Q 1 0 45(_arch(_uni))))
		(_sig(_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(8)))))
			(CE_STIMULUS(_arch 1 0 85(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 100(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 114(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 127(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 138(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 6 0 145(_prcs(_wait_for)(_trgt(1))(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 170 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638349047218 2021.12.01 09:57:27)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 66653366653031716267743c3260336065606e6330)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1246          1638349049909 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 41))
	(_version ve4)
	(_time 1638349049910 2021.12.01 09:57:29)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e6e4e6b4e5b0b6f0b4b3f4bdb1e0eee0e2e0b5e1e2)
	(_coverage d)
	(_ent
		(_time 1637748212174)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(8)(2)(3)(4)(5)))))
			(line__89(_arch 1 0 89(_assignment(_trgt(7))(_sens(8)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2161          1638349050183 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638349050184 2021.12.01 09:57:30)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code fffdfeaeaca9afe9f8ffeda4a8f9f7f9fbf9acfaa9)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int SEL -1 0 25(_ent (_in))))
				(_port(_int Q 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 31(_arch(_uni))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int CE -1 0 34(_arch(_uni))))
		(_sig(_int LOAD -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 38(_arch(_uni))))
		(_sig(_int DIR -1 0 40(_arch(_uni))))
		(_sig(_int SEL -1 0 42(_arch(_uni))))
		(_sig(_int Q 1 0 45(_arch(_uni))))
		(_sig(_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(8)))))
			(CE_STIMULUS(_arch 1 0 85(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 100(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 114(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 127(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 138(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 6 0 145(_prcs(_wait_for)(_trgt(1))(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 170 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638349050187 2021.12.01 09:57:30)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code fffdfeafaca9a8e8fbfeeda5abf9aaf9fcf9f7faa9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1246          1638349232778 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 41))
	(_version ve4)
	(_time 1638349232779 2021.12.01 10:00:32)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 41471342451711571314531a164749474547124645)
	(_coverage d)
	(_ent
		(_time 1637748212174)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(8)(2)(3)(4)(5)))))
			(line__89(_arch 1 0 89(_assignment(_trgt(7))(_sens(8)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2161          1638349232793 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638349232794 2021.12.01 10:00:32)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 50560252550600465750420b075658565456035506)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int SEL -1 0 25(_ent (_in))))
				(_port(_int Q 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 31(_arch(_uni))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int CE -1 0 34(_arch(_uni))))
		(_sig(_int LOAD -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 38(_arch(_uni))))
		(_sig(_int DIR -1 0 40(_arch(_uni))))
		(_sig(_int SEL -1 0 42(_arch(_uni))))
		(_sig(_int Q 1 0 45(_arch(_uni))))
		(_sig(_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(8)))))
			(CE_STIMULUS(_arch 1 0 85(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 100(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 114(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 127(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 138(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 6 0 145(_prcs(_wait_for)(_trgt(1))(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 170 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638349232797 2021.12.01 10:00:32)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 50560253550607475451420a045605565356585506)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1246          1638349239870 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 41))
	(_version ve4)
	(_time 1638349239871 2021.12.01 10:00:39)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code f7f3a2a6f5a1a7e1a5a2e5aca0f1fff1f3f1a4f0f3)
	(_coverage d)
	(_ent
		(_time 1637748212174)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(8)(2)(3)(4)(5)))))
			(line__89(_arch 1 0 89(_assignment(_trgt(7))(_sens(8)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2161          1638349240132 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638349240133 2021.12.01 10:00:40)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f1f5a7a0f5a7a1e7f6f1e3aaa6f7f9f7f5f7a2f4a7)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int SEL -1 0 25(_ent (_in))))
				(_port(_int Q 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 31(_arch(_uni))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int CE -1 0 34(_arch(_uni))))
		(_sig(_int LOAD -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 38(_arch(_uni))))
		(_sig(_int DIR -1 0 40(_arch(_uni))))
		(_sig(_int SEL -1 0 42(_arch(_uni))))
		(_sig(_int Q 1 0 45(_arch(_uni))))
		(_sig(_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(8)))))
			(CE_STIMULUS(_arch 1 0 85(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 100(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 114(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 127(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 138(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 6 0 145(_prcs(_wait_for)(_trgt(1))(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 170 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638349240136 2021.12.01 10:00:40)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f1f5a7a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1246          1638349334089 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 41))
	(_version ve4)
	(_time 1638349334090 2021.12.01 10:02:14)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 01575706055751175354135a560709070507520605)
	(_coverage d)
	(_ent
		(_time 1637748212174)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(8)(2)(3)(4)(5)))))
			(line__89(_arch 1 0 89(_assignment(_trgt(7))(_sens(8)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2161          1638349334345 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638349334346 2021.12.01 10:02:14)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code fbadadaaacadabedfcfbe9a0acfdf3fdfffda8fead)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int SEL -1 0 25(_ent (_in))))
				(_port(_int Q 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 31(_arch(_uni))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int CE -1 0 34(_arch(_uni))))
		(_sig(_int LOAD -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 38(_arch(_uni))))
		(_sig(_int DIR -1 0 40(_arch(_uni))))
		(_sig(_int SEL -1 0 42(_arch(_uni))))
		(_sig(_int Q 1 0 45(_arch(_uni))))
		(_sig(_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(8)))))
			(CE_STIMULUS(_arch 1 0 85(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 100(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 114(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 127(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 138(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 6 0 145(_prcs(_wait_for)(_trgt(1))(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 170 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638349334349 2021.12.01 10:02:14)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code fbadadabacadacecfffae9a1affdaefdf8fdf3fead)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1246          1638349384940 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 41))
	(_version ve4)
	(_time 1638349384941 2021.12.01 10:03:04)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 9d9d9893cccbcd8bcfc88fc6ca9b959b999bce9a99)
	(_coverage d)
	(_ent
		(_time 1637748212174)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 42(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(8)(2)(3)(4)(5)))))
			(line__89(_arch 1 0 89(_assignment(_trgt(7))(_sens(8)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2161          1638349385197 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638349385198 2021.12.01 10:03:05)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a7a7a1f1a5f1f7b1a0a7b5fcf0a1afa1a3a1f4a2f1)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 17(_ent (_in))))
				(_port(_int LOAD -1 0 19(_ent (_in))))
				(_port(_int DATA 0 0 21(_ent (_in))))
				(_port(_int DIR -1 0 23(_ent (_in))))
				(_port(_int SEL -1 0 25(_ent (_in))))
				(_port(_int Q 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 31(_arch(_uni))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int CE -1 0 34(_arch(_uni))))
		(_sig(_int LOAD -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 38(_arch(_uni))))
		(_sig(_int DIR -1 0 40(_arch(_uni))))
		(_sig(_int SEL -1 0 42(_arch(_uni))))
		(_sig(_int Q 1 0 45(_arch(_uni))))
		(_sig(_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(8)))))
			(CE_STIMULUS(_arch 1 0 85(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 100(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 114(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 127(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 138(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 6 0 145(_prcs(_wait_for)(_trgt(1))(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 170 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638349385201 2021.12.01 10:03:05)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a7a7a1f0a5f1f0b0a3a6b5fdf3a1f2a1a4a1afa2f1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1246          1638350455335 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638350455336 2021.12.01 10:20:55)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code d480d687d58284c287d3c68f83d2dcd2d0d287d3d0)
	(_coverage d)
	(_ent
		(_time 1637748212174)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(8)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_assignment(_trgt(7))(_sens(8)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2160          1638350455356 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638350455357 2021.12.01 10:20:55)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e3b7e1b1e5b5b3f5e4e7f1b8b4e5ebe5e7e5b0e6b5)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(8)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 6 0 141(_prcs(_wait_for)(_trgt(1))(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 166 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638350455360 2021.12.01 10:20:55)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f3a7f1a3f5a5a4e4f7f2e1a9a7f5a6f5f0f5fbf6a5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1246          1638350460320 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638350460321 2021.12.01 10:21:00)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 5c0f095e0a0a0c4a0f5b4e070b5a545a585a0f5b58)
	(_coverage d)
	(_ent
		(_time 1637748212174)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(8)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_assignment(_trgt(7))(_sens(8)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2160          1638350460577 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638350460578 2021.12.01 10:21:00)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 56050054550006405152440d01505e505250055300)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(8)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 6 0 141(_prcs(_wait_for)(_trgt(1))(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 166 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638350460582 2021.12.01 10:21:00)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 65363365653332726164773f3163306366636d6033)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1246          1638350970140 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638350970141 2021.12.01 10:29:30)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code d086d583d58680c68384c28b87d6d8d6d4d683d7d4)
	(_coverage d)
	(_ent
		(_time 1637748212174)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(8)(2)(3)(4)(5)))))
			(line__98(_arch 1 0 98(_assignment(_trgt(7))(_sens(8)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2160          1638350970161 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638350970162 2021.12.01 10:29:30)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e0b6e5b2e5b6b0f6e4b4f2bbb7e6e8e6e4e6b3e5b6)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(8)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 6 0 166(_prcs(_wait_for)(_trgt(1))(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638350970165 2021.12.01 10:29:30)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e0b6e5b3e5b6b7f7e4e1f2bab4e6b5e6e3e6e8e5b6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1246          1638350974333 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638350974334 2021.12.01 10:29:34)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 3b6e3d3f6c6d6b2d686f29606c3d333d3f3d683c3f)
	(_coverage d)
	(_ent
		(_time 1637748212174)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 25(_ent(_in))))
		(_port(_int LOAD -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int SEL -1 0 33(_ent(_in))))
		(_port(_int Q 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(8)(2)(3)(4)(5)))))
			(line__98(_arch 1 0 98(_assignment(_trgt(7))(_sens(8)(4)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2160          1638350974602 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638350974603 2021.12.01 10:29:34)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 45104246451315534111571e12434d434143164013)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(8)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(CLOCK_CLK(_arch 6 0 166(_prcs(_wait_for)(_trgt(1))(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638350974607 2021.12.01 10:29:34)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 45104247451312524144571f1143104346434d4013)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1425          1638351519824 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638351519825 2021.12.01 10:38:39)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 080f090f055e581e5b081a535f0e000e0c0e5b0f0c)
	(_coverage d)
	(_ent
		(_time 1638351519822)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(9))(_sens(0)(1))(_read(9)(2)(3)(4)(5)))))
			(line__98(_arch 1 0 98(_assignment(_trgt(8))(_sens(9)(4)(6)))))
			(line__101(_arch 2 0 101(_assignment(_trgt(8))(_sens(10)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 3 -1)
)
I 000050 55 1425          1638351555979 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638351555980 2021.12.01 10:39:15)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 343a3230356264226734266f63323c323032673330)
	(_coverage d)
	(_ent
		(_time 1638351519821)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(9))(_sens(0)(1))(_read(9)(2)(3)(4)(5)))))
			(line__98(_arch 1 0 98(_assignment(_trgt(8))(_sens(9)(4)(6)))))
			(line__101(_arch 2 0 101(_assignment(_trgt(8))(_sens(10)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 3 -1)
)
I 000056 55 2318          1638351555994 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638351555995 2021.12.01 10:39:15)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 444a4247451214524010561f13424c424042174112)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(9)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(CLOCK_CLK(_arch 7 0 166(_prcs(_wait_for)(_trgt(1))(_read(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 8 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638351555999 2021.12.01 10:39:15)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 545a5257550203435055460e0052015257525c5102)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1425          1638351568341 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638351568342 2021.12.01 10:39:28)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 7c287a7c2a2a2c6a2f7c6e272b7a747a787a2f7b78)
	(_coverage d)
	(_ent
		(_time 1638351519821)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(9))(_sens(0)(1))(_read(9)(2)(3)(4)(5)))))
			(line__98(_arch 1 0 98(_assignment(_trgt(8))(_sens(9)(4)(6)))))
			(line__101(_arch 2 0 101(_assignment(_trgt(8))(_sens(10)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 3 -1)
)
I 000056 55 2318          1638351568356 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638351568357 2021.12.01 10:39:28)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8bdf8d84dcdddb9d8fdf99d0dc8d838d8f8dd88edd)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(9)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(CLOCK_CLK(_arch 7 0 166(_prcs(_wait_for)(_trgt(1))(_read(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 8 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638351568360 2021.12.01 10:39:28)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 9bcf9d94cccdcc8c9f9a89c1cf9dce9d989d939ecd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1425          1638351570379 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638351570380 2021.12.01 10:39:30)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 7b2f2e7b2c2d2b6d287b69202c7d737d7f7d287c7f)
	(_coverage d)
	(_ent
		(_time 1638351519821)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(9))(_sens(0)(1))(_read(9)(2)(3)(4)(5)))))
			(line__98(_arch 1 0 98(_assignment(_trgt(8))(_sens(9)(4)(6)))))
			(line__101(_arch 2 0 101(_assignment(_trgt(8))(_sens(10)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 3 -1)
)
I 000056 55 2318          1638351570617 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638351570618 2021.12.01 10:39:30)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 75212375752325637121672e22737d737173267023)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(9)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(CLOCK_CLK(_arch 7 0 166(_prcs(_wait_for)(_trgt(1))(_read(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 8 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638351570623 2021.12.01 10:39:30)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 75212374752322627174672f2173207376737d7023)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1425          1638351608782 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638351608783 2021.12.01 10:40:08)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 8180858e85d7d197d28193dad68789878587d28685)
	(_coverage d)
	(_ent
		(_time 1638351519821)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(9))(_sens(0)(1))(_read(9)(2)(3)(4)(5)))))
			(line__98(_arch 1 0 98(_assignment(_trgt(8))(_sens(9)(4)(6)))))
			(line__101(_arch 2 0 101(_assignment(_trgt(8))(_sens(10)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 3 -1)
)
I 000056 55 2318          1638351608798 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638351608799 2021.12.01 10:40:08)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8180858e85d7d19785d593dad68789878587d284d7)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(9)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(CLOCK_CLK(_arch 7 0 166(_prcs(_wait_for)(_trgt(1))(_read(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 8 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638351608802 2021.12.01 10:40:08)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 9091949f95c6c787949182cac496c59693969895c6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1425          1638351611389 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638351611390 2021.12.01 10:40:11)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code b2b3e7e7b5e4e2a4e1b2a0e9e5b4bab4b6b4e1b5b6)
	(_coverage d)
	(_ent
		(_time 1638351519821)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(9))(_sens(0)(1))(_read(9)(2)(3)(4)(5)))))
			(line__98(_arch 1 0 98(_assignment(_trgt(8))(_sens(9)(4)(6)))))
			(line__101(_arch 2 0 101(_assignment(_trgt(8))(_sens(10)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 3 -1)
)
I 000056 55 2318          1638351611645 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638351611646 2021.12.01 10:40:11)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code acadfafafafafcbaa8f8bef7fbaaa4aaa8aaffa9fa)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(9)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(CLOCK_CLK(_arch 7 0 166(_prcs(_wait_for)(_trgt(1))(_read(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 8 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638351611649 2021.12.01 10:40:11)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code acadfafbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1579          1638351951698 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638351951699 2021.12.01 10:45:51)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 0b055c0c5c5d5b1d580b19505c0d030d0f0d580c0f)
	(_coverage d)
	(_ent
		(_time 1638351951696)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(4)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000050 55 1579          1638351962495 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638351962496 2021.12.01 10:46:02)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 386c3a3c356e682e6b382a636f3e303e3c3e6b3f3c)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(4)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000050 55 1579          1638351969401 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638351969402 2021.12.01 10:46:09)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 32603736356462246132206965343a343634613536)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(4)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2478          1638351969416 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638351969417 2021.12.01 10:46:09)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 32603736356462243666206965343a343634613764)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(10)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 153(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 166(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638351969420 2021.12.01 10:46:09)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 41134443451716564540531b154714474247494417)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1579          1638351973092 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638351973093 2021.12.01 10:46:13)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 99cbcb9795cfc98fca998bc2ce9f919f9d9fca9e9d)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(4)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2478          1638351973322 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638351973323 2021.12.01 10:46:13)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 84d5808b85d2d49280d096dfd3828c828082d781d2)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(10)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 153(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 166(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638351973327 2021.12.01 10:46:13)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 84d5808a85d2d393808596ded082d18287828c81d2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1579          1638352063615 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638352063616 2021.12.01 10:47:43)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 2d2f28287c7b7d3b7e2d3f767a2b252b292b7e2a29)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(4)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2478          1638352063630 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638352063631 2021.12.01 10:47:43)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 3d3f38396c6b6d2b39692f666a3b353b393b6e386b)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(10)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 153(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 166(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638352063635 2021.12.01 10:47:43)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 3d3f38386c6b6a2a393c2f67693b683b3e3b35386b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1579          1638352065570 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638352065571 2021.12.01 10:47:45)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code ceccc29a9e989ed89dcedc9599c8c6c8cac89dc9ca)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(4)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2478          1638352065830 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638352065831 2021.12.01 10:47:45)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code d8dad58bd58e88cedc8cca838fded0dedcde8bdd8e)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(10)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 153(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 166(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638352065835 2021.12.01 10:47:45)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code d8dad58ad58e8fcfdcd9ca828cde8ddedbded0dd8e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1579          1638352108171 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638352108172 2021.12.01 10:48:28)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 3f6e6d3b6c696f296c3f2d64683937393b396c383b)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(4)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2478          1638352108186 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638352108187 2021.12.01 10:48:28)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 4f1e1d4c1c191f594b1b5d14184947494b491c4a19)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(10)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 153(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 166(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638352108191 2021.12.01 10:48:28)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 4f1e1d4d1c1918584b4e5d151b491a494c49474a19)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1579          1638352117098 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638352117099 2021.12.01 10:48:37)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 292c2f2c257f793f7a293b727e2f212f2d2f7a2e2d)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(4)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2478          1638352117352 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638352117353 2021.12.01 10:48:37)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 23262426257573352777317874252b252725702675)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(10)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 153(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 166(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638352117357 2021.12.01 10:48:37)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 2326242725757434272231797725762520252b2675)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1579          1638352212668 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638352212669 2021.12.01 10:50:12)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 646a6765653234723764763f33626c626062376360)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(4)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2478          1638352212683 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638352212684 2021.12.01 10:50:12)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 737d7073752523657727612824757b757775207625)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(10)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 153(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 166(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638352212687 2021.12.01 10:50:12)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 838d808d85d5d494878291d9d785d68580858b86d5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1579          1638352219812 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638352219813 2021.12.01 10:50:19)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 580d5f5a550e084e0b584a030f5e505e5c5e0b5f5c)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(4)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2478          1638352220054 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638352220055 2021.12.01 10:50:20)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 42174241451412544616501915444a444644114714)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(10)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 153(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 166(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638352220060 2021.12.01 10:50:20)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 4217424045141555464350181644174441444a4714)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1580          1638352301787 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638352301788 2021.12.01 10:51:41)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 89d88e8685dfd99fda899bd2de8f818f8d8fda8e8d)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(12)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2478          1638352301808 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638352301809 2021.12.01 10:51:41)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a8f9affea5fef8beacfcbaf3ffaea0aeacaefbadfe)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(10)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 153(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 166(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638352301812 2021.12.01 10:51:41)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a8f9afffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1580          1638352304562 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638352304563 2021.12.01 10:51:44)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 56070754550006400556440d01505e505250055152)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(12)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2478          1638352304835 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638352304836 2021.12.01 10:51:44)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 70212270752620667424622b277678767476237526)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(10)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 153(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 166(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638352304839 2021.12.01 10:51:44)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 70212271752627677471622a247625767376787526)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1580          1638352353530 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638352353531 2021.12.01 10:52:33)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code affafff9fcf9ffb9fcafbdf4f8a9a7a9aba9fca8ab)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(12)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2478          1638352353545 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638352353546 2021.12.01 10:52:33)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code affafff9fcf9ffb9abfbbdf4f8a9a7a9aba9fcaaf9)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(10)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 153(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 166(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638352353549 2021.12.01 10:52:33)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code beebeeeaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1580          1638352356298 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638352356299 2021.12.01 10:52:36)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 6d39616c3c3b3d7b3e6d7f363a6b656b696b3e6a69)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(2)(3)(4)(5)(10)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(6)(10)(12)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(7)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2478          1638352356561 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638352356562 2021.12.01 10:52:36)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 76227b76752026607222642d21707e707270257320)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(10)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 153(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 166(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638352356567 2021.12.01 10:52:36)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 86d28b8885d0d191828794dcd280d38085808e83d0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2478          1638352536013 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638352536014 2021.12.01 10:55:36)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 838c818c85d5d39587d791d8d4858b858785d086d5)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(10)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 153(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 166(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638352536018 2021.12.01 10:55:36)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 838c818d85d5d494878291d9d785d68580858b86d5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1580          1638352552683 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638352552684 2021.12.01 10:55:52)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code a3f7a0f5a5f5f3b5f0a3b1f8f4a5aba5a7a5f0a4a7)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(12)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2478          1638352552698 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638352552699 2021.12.01 10:55:52)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a3f7a0f5a5f5f3b5a7f7b1f8f4a5aba5a7a5f0a6f5)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(10)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 153(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 166(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638352552702 2021.12.01 10:55:52)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b3e7b0e7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1580          1638352797492 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638352797493 2021.12.01 10:59:57)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code f0fff7a1f5a6a0e6a3f0e2aba7f6f8f6f4f6a3f7f4)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(12)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2478          1638352797745 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638352797746 2021.12.01 10:59:57)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code eae5eab8bebcbafceebef8b1bdece2eceeecb9efbc)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(10)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 153(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 166(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638352797749 2021.12.01 10:59:57)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code eae5eab9bebcbdfdeeebf8b0beecbfece9ece2efbc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1564          1638352818344 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638352818345 2021.12.01 11:00:18)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 4c1f4d4f1a1a1c5a1f4c5e171b4a444a484a1f4b48)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(12)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2478          1638352818361 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638352818362 2021.12.01 11:00:18)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 6b386a6a3c3d3b7d6f3f79303c6d636d6f6d386e3d)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(10)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 153(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 166(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638352818365 2021.12.01 11:00:18)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 6b386a6b3c3d3c7c6f6a79313f6d3e6d686d636e3d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1564          1638352822097 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638352822098 2021.12.01 11:00:22)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 01530106055751175201135a560709070507520605)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(12)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2478          1638352822375 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638352822376 2021.12.01 11:00:22)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 1b491a1d4c4d4b0d1f4f09404c1d131d1f1d481e4d)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(10)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 153(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 166(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638352822379 2021.12.01 11:00:22)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 1b491a1c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1612          1638352870848 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638352870849 2021.12.01 11:01:10)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 6f39696e3c393f793c6f7d34386967696b693c686b)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(12)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2478          1638352870862 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638352870863 2021.12.01 11:01:10)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 7f29797f2c292f697b2b6d24287977797b792c7a29)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(10)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 153(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 166(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638352870866 2021.12.01 11:01:10)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 7f29797e2c2928687b7e6d252b792a797c79777a29)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1612          1638352873749 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638352873750 2021.12.01 11:01:13)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code baeceaefeeeceaace9baa8e1edbcb2bcbebce9bdbe)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(12)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2478          1638352873989 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638352873990 2021.12.01 11:01:13)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b4e2e5e1b5e2e4a2b0e0a6efe3b2bcb2b0b2e7b1e2)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)(10)))))
			(CE_STIMULUS(_arch 1 0 81(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 96(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 110(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 123(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 134(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 140(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 153(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 166(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 191 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638352873993 2021.12.01 11:01:13)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b4e2e5e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1612          1638353008895 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638353008896 2021.12.01 11:03:28)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code aefbfef8fef8feb8fdaebcf5f9a8a6a8aaa8fda9aa)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(12)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 193 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638353008912 2021.12.01 11:03:28)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code beebeeeaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1612          1638353035805 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638353035806 2021.12.01 11:03:55)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code d8ddda8bd58e88ce8bd8ca838fded0dedcde8bdfdc)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(12)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 193 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638353035820 2021.12.01 11:03:55)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e8edeabbe5bebfffece9fab2bceebdeeebeee0edbe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1612          1638353046048 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638353046049 2021.12.01 11:04:06)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code c3c09297c59593d590c3d19894c5cbc5c7c590c4c7)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(12)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2474          1638353046063 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638353046064 2021.12.01 11:04:06)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code d2d18381d58482c4d680c08985d4dad4d6d481d784)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 98(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 112(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 125(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 136(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 142(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 155(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 168(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 193 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638353046068 2021.12.01 11:04:06)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e2e1b3b1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1612          1638353048645 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638353048646 2021.12.01 11:04:08)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code f4f6f8a5f5a2a4e2a7f4e6afa3f2fcf2f0f2a7f3f0)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(9))(_sens(10)(12)(6)))))
			(line__101(_arch 3 0 101(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2474          1638353048919 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638353048920 2021.12.01 11:04:08)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code fefcf3afaea8aee8faaceca5a9f8f6f8faf8adfba8)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 98(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 112(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 125(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 136(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 142(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 155(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 168(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 193 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638353048925 2021.12.01 11:04:08)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 0d0f580b5c5b5a1a090c1f57590b580b0e0b05085b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1611          1638353271113 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638353271114 2021.12.01 11:07:51)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code f9aca9a8f5afa9efaafbeba2aefff1fffdffaafefd)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2474          1638353271135 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638353271136 2021.12.01 11:07:51)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 095c580e055f591f0d5b1b525e0f010f0d0f5a0c5f)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 98(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 112(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 125(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 136(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 142(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 155(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 168(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 193 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638353271139 2021.12.01 11:07:51)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 095c580f055f5e1e0d081b535d0f5c0f0a0f010c5f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1611          1638353280414 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638353280415 2021.12.01 11:08:00)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 4a184c491e1c1a5c194858111d4c424c4e4c194d4e)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2474          1638353280657 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638353280658 2021.12.01 11:08:00)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 44164347451214524016561f13424c424042174112)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 98(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 112(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 125(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 136(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 142(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 155(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 168(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 193 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638353280661 2021.12.01 11:08:00)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 44164346451213534045561e1042114247424c4112)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1611          1638353343184 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638353343185 2021.12.01 11:09:03)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 77247477752127612475652c20717f717371247073)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2474          1638353343199 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638353343200 2021.12.01 11:09:03)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 87d4848885d1d79183d595dcd0818f818381d482d1)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 98(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 112(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 125(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 136(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 142(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 155(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 168(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 193 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638353343205 2021.12.01 11:09:03)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 97c4949895c1c080939685cdc391c29194919f92c1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1611          1638353345548 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638353345549 2021.12.01 11:09:05)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code beecbaebeee8eea8edbcace5e9b8b6b8bab8edb9ba)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2474          1638353345824 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638353345825 2021.12.01 11:09:05)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c89acd9cc59e98decc9ada939fcec0ceccce9bcd9e)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 98(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 112(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 125(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 136(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 142(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 155(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 168(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 193 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638353345829 2021.12.01 11:09:05)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code d88add8ad58e8fcfdcd9ca828cde8ddedbded0dd8e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1611          1638353490552 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638353490553 2021.12.01 11:11:30)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 26202523257076307524347d71202e202220752122)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2474          1638353490573 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638353490574 2021.12.01 11:11:30)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 36303532356066203264246d61303e303230653360)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 98(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 112(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 125(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 136(_prcs(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 142(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 155(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 168(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 193 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638353490577 2021.12.01 11:11:30)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 36303533356061213237246c6230633035303e3360)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1611          1638353620000 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638353620001 2021.12.01 11:13:39)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code d4d2d087d58284c287d6c68f83d2dcd2d0d287d3d0)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2513          1638353620015 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638353620016 2021.12.01 11:13:39)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code d4d2d087d58284c2d1d1c68f83d2dcd2d0d287d182)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 98(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 112(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 125(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 136(_prcs(_wait_for)(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 146(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 159(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 172(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50463234)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 197 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638353620020 2021.12.01 11:13:40)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e3e5e7b0e5b5b4f4e7e2f1b9b7e5b6e5e0e5ebe6b5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1611          1638353623840 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638353623841 2021.12.01 11:13:43)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code c8ce9a9cc59e98de9bcada939fcec0ceccce9bcfcc)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2513          1638353624123 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638353624124 2021.12.01 11:13:44)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code e1e4e5b3e5b7b1f7e4e4f3bab6e7e9e7e5e7b2e4b7)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 98(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 112(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 125(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 136(_prcs(_wait_for)(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 146(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 159(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 172(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50463234)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 197 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638353624129 2021.12.01 11:13:44)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f1f4f5a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1611          1638353697211 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638353697212 2021.12.01 11:14:57)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 76722776752026602574642d21707e707270257172)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2513          1638353697226 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638353697227 2021.12.01 11:14:57)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8682d78985d0d690838394ddd1808e808280d583d0)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 98(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 112(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 125(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 136(_prcs(_wait_for)(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 146(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 159(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 172(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50463234)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 197 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638353697231 2021.12.01 11:14:57)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8682d78885d0d191828794dcd280d38085808e83d0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1611          1638353702710 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638353702711 2021.12.01 11:15:02)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e3e1e4b1e5b5b3f5b0e1f1b8b4e5ebe5e7e5b0e4e7)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2513          1638353702994 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638353702995 2021.12.01 11:15:02)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code fcfefcadaaaaaceaf9f9eea7abfaf4faf8faaff9aa)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 98(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 112(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 125(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 136(_prcs(_wait_for)(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 146(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 159(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 172(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50463234)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 197 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638353702999 2021.12.01 11:15:02)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code fcfefcacaaaaabebf8fdeea6a8faa9fafffaf4f9aa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1611          1638355274657 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638355274658 2021.12.01 11:41:14)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 4b4a47481c1d1b5d184959101c4d434d4f4d184c4f)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
I 000056 55 2513          1638355282243 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638355282244 2021.12.01 11:41:22)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f5faf4a4f5a3a5e3f0f0e7aea2f3fdf3f1f3a6f0a3)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 98(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 112(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 125(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 136(_prcs(_wait_for)(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 146(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 159(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 172(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50463234)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 197 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638355282247 2021.12.01 11:41:22)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f5faf4a5f5a3a2e2f1f4e7afa1f3a0f3f6f3fdf0a3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000050 55 1611          1638355290407 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 36))
	(_version ve4)
	(_time 1638355290408 2021.12.01 11:41:30)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code d187d082d58781c782d3c38a86d7d9d7d5d782d6d5)
	(_coverage d)
	(_ent
		(_time 1638351951695)
	)
	(_object
		(_port(_int CLR -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 23(_ent(_in)(_event))))
		(_port(_int CE -1 0 24(_ent(_in))))
		(_port(_int LOAD -1 0 25(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 26(_ent(_in))))
		(_port(_int DIR -1 0 27(_ent(_in))))
		(_port(_int SEL -1 0 28(_ent(_in))))
		(_port(_int OE -1 0 29(_ent(_in))))
		(_port(_int LE -1 0 30(_ent(_in))))
		(_port(_int Q 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int Q_INT 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int Q_SEL 1 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int L_DAT 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(10))(_sens(0)(1))(_read(10)(2)(3)(4)(5)))))
			(line__86(_arch 1 0 86(_prcs(_simple)(_trgt(12))(_sens(0)(4)(8)))))
			(line__98(_arch 2 0 98(_assignment(_trgt(11))(_sens(10)(12)(6)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(9))(_sens(11)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
		(33686018)
		(33686018)
		(67372036)
	)
	(_model . TutorVHDL 4 -1)
)
V 000056 55 2513          1638355290649 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 10))
	(_version ve4)
	(_time 1638355290650 2021.12.01 11:41:30)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code cb9dc99f9c9d9bddceced9909ccdc3cdcfcd98ce9d)
	(_coverage d)
	(_ent
		(_time 1635933569825)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CE -1 0 16(_ent (_in))))
				(_port(_int LOAD -1 0 17(_ent (_in))))
				(_port(_int DATA 0 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_port(_int SEL -1 0 20(_ent (_in))))
				(_port(_int OE -1 0 21(_ent (_in))))
				(_port(_int LE -1 0 22(_ent (_in))))
				(_port(_int Q 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(CE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int CLR -1 0 28(_arch(_uni))))
		(_sig(_int CLK -1 0 29(_arch(_uni))))
		(_sig(_int CE -1 0 30(_arch(_uni))))
		(_sig(_int LOAD -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int DATA 1 0 32(_arch(_uni))))
		(_sig(_int DIR -1 0 33(_arch(_uni))))
		(_sig(_int SEL -1 0 34(_arch(_uni))))
		(_sig(_int OE -1 0 35(_arch(_uni))))
		(_sig(_int LE -1 0 36(_arch(_uni))))
		(_sig(_int Q 1 0 39(_arch(_uni))))
		(_sig(_int END_SIM -2 0 42(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 66(_prcs(_wait_for)(_trgt(0)))))
			(CE_STIMULUS(_arch 1 0 83(_prcs(_wait_for)(_trgt(2)))))
			(LOAD_STIMULUS(_arch 2 0 98(_prcs(_wait_for)(_trgt(3)))))
			(DIR_STIMULUS(_arch 3 0 112(_prcs(_wait_for)(_trgt(5)))))
			(SEL_STIMULUS(_arch 4 0 125(_prcs(_wait_for)(_trgt(6)))))
			(DATA_STIMULUS(_arch 5 0 136(_prcs(_wait_for)(_trgt(4)))))
			(OE_STIMULUS(_arch 6 0 146(_prcs(_wait_for)(_trgt(7)))))
			(LE_STIMULUS(_arch 7 0 159(_prcs(_wait_for)(_trgt(8)))))
			(CLOCK_CLK(_arch 8 0 172(_prcs(_wait_for)(_trgt(1))(_read(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50463234)
		(50463490)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
V 000042 55 417 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 197 (tutorvhdl_tb))
	(_version ve4)
	(_time 1638355290653 2021.12.01 11:41:30)
	(_source(\../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code cb9dc99e9c9d9cdccfcad9919fcd9ecdc8cdc3ce9d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
