{"sha": "c229693ba6f5abb245fc71ebef4b8f7720e8ccf5", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YzIyOTY5M2JhNmY1YWJiMjQ1ZmM3MWViZWY0YjhmNzcyMGU4Y2NmNQ==", "commit": {"author": {"name": "zhengnannan", "email": "zhengnannan@huawei.com", "date": "2020-11-03T13:56:36Z"}, "committer": {"name": "Richard Sandiford", "email": "richard.sandiford@arm.com", "date": "2020-11-03T13:56:36Z"}, "message": "AArch64: Add FLAG for compare intrinsics [PR94442]\n\n2020-11-03  Zhiheng Xie  <xiezhiheng@huawei.com>\n\t    Nannan Zheng  <zhengnannan@huawei.com>\n\ngcc/ChangeLog:\n\n\t* config/aarch64/aarch64-simd-builtins.def: Add proper FLAG\n\tfor compare intrinsics.", "tree": {"sha": "cf5a69921f55927219b1414efb49549b5e1f611d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/cf5a69921f55927219b1414efb49549b5e1f611d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/c229693ba6f5abb245fc71ebef4b8f7720e8ccf5", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c229693ba6f5abb245fc71ebef4b8f7720e8ccf5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c229693ba6f5abb245fc71ebef4b8f7720e8ccf5", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c229693ba6f5abb245fc71ebef4b8f7720e8ccf5/comments", "author": null, "committer": {"login": "rsandifo-arm", "id": 28043039, "node_id": "MDQ6VXNlcjI4MDQzMDM5", "avatar_url": "https://avatars.githubusercontent.com/u/28043039?v=4", "gravatar_id": "", "url": "https://api.github.com/users/rsandifo-arm", "html_url": "https://github.com/rsandifo-arm", "followers_url": "https://api.github.com/users/rsandifo-arm/followers", "following_url": "https://api.github.com/users/rsandifo-arm/following{/other_user}", "gists_url": "https://api.github.com/users/rsandifo-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/rsandifo-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/rsandifo-arm/subscriptions", "organizations_url": "https://api.github.com/users/rsandifo-arm/orgs", "repos_url": "https://api.github.com/users/rsandifo-arm/repos", "events_url": "https://api.github.com/users/rsandifo-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/rsandifo-arm/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "104ca9cfa60aa1d5dd6666d3574bed012d394e8c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/104ca9cfa60aa1d5dd6666d3574bed012d394e8c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/104ca9cfa60aa1d5dd6666d3574bed012d394e8c"}], "stats": {"total": 18, "additions": 9, "deletions": 9}, "files": [{"sha": "63efdb83cd1d8e190dfc12fdb64b432ddd1315c7", "filename": "gcc/config/aarch64/aarch64-simd-builtins.def", "status": "modified", "additions": 9, "deletions": 9, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c229693ba6f5abb245fc71ebef4b8f7720e8ccf5/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c229693ba6f5abb245fc71ebef4b8f7720e8ccf5/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def?ref=c229693ba6f5abb245fc71ebef4b8f7720e8ccf5", "patch": "@@ -600,20 +600,20 @@\n   BUILTIN_VHSDF (BINOP, faddp, 0, FP)\n \n   /* Implemented by aarch64_cm<optab><mode>.  */\n-  BUILTIN_VHSDF_HSDF (BINOP_USS, cmeq, 0, ALL)\n-  BUILTIN_VHSDF_HSDF (BINOP_USS, cmge, 0, ALL)\n-  BUILTIN_VHSDF_HSDF (BINOP_USS, cmgt, 0, ALL)\n-  BUILTIN_VHSDF_HSDF (BINOP_USS, cmle, 0, ALL)\n-  BUILTIN_VHSDF_HSDF (BINOP_USS, cmlt, 0, ALL)\n+  BUILTIN_VHSDF_HSDF (BINOP_USS, cmeq, 0, FP)\n+  BUILTIN_VHSDF_HSDF (BINOP_USS, cmge, 0, FP)\n+  BUILTIN_VHSDF_HSDF (BINOP_USS, cmgt, 0, FP)\n+  BUILTIN_VHSDF_HSDF (BINOP_USS, cmle, 0, FP)\n+  BUILTIN_VHSDF_HSDF (BINOP_USS, cmlt, 0, FP)\n \n   /* Implemented by neg<mode>2.  */\n   BUILTIN_VHSDF_HSDF (UNOP, neg, 2, ALL)\n \n   /* Implemented by aarch64_fac<optab><mode>.  */\n-  BUILTIN_VHSDF_HSDF (BINOP_USS, faclt, 0, ALL)\n-  BUILTIN_VHSDF_HSDF (BINOP_USS, facle, 0, ALL)\n-  BUILTIN_VHSDF_HSDF (BINOP_USS, facgt, 0, ALL)\n-  BUILTIN_VHSDF_HSDF (BINOP_USS, facge, 0, ALL)\n+  BUILTIN_VHSDF_HSDF (BINOP_USS, faclt, 0, FP)\n+  BUILTIN_VHSDF_HSDF (BINOP_USS, facle, 0, FP)\n+  BUILTIN_VHSDF_HSDF (BINOP_USS, facgt, 0, FP)\n+  BUILTIN_VHSDF_HSDF (BINOP_USS, facge, 0, FP)\n \n   /* Implemented by sqrt<mode>2.  */\n   VAR1 (UNOP, sqrt, 2, ALL, hf)"}]}