-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Thu Aug 29 19:42:23 2024
-- Host        : zack running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/project/Vivado/yolov5_accel/yolov5_accel.srcs/sources_1/ip/weights_buffer/weights_buffer_sim_netlist.vhdl
-- Design      : weights_buffer
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1761-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity weights_buffer_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of weights_buffer_bindec : entity is "bindec";
end weights_buffer_bindec;

architecture STRUCTURE of weights_buffer_bindec is
begin
\/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => addra(1),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity weights_buffer_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 1005 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOPBDOP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \douta[989]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[988]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[988]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[980]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \douta[953]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[953]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[952]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[952]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[917]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[917]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[916]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[916]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[881]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[881]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[880]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[880]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[845]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[845]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[844]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[844]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[809]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[809]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[808]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[808]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[773]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[773]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[772]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[772]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[737]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[737]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[736]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[736]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[701]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[701]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[700]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[700]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[665]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[665]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[664]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[664]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[629]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[629]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[628]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[628]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[593]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[593]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[592]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[592]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[557]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[557]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[556]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[556]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[521]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[521]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[520]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[520]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[485]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[485]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[484]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[484]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[449]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[449]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[448]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[448]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[413]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[413]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[412]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[412]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[377]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[377]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[376]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[376]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[341]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[341]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[340]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[340]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[305]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[305]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[304]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[304]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[269]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[269]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[268]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[268]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[233]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[233]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[232]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[232]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[197]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[197]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[196]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[196]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[161]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[161]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[160]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[160]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[125]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[125]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[124]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[124]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[89]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[89]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[88]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[88]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[53]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[53]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[52]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \douta[52]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of weights_buffer_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end weights_buffer_blk_mem_gen_mux;

architecture STRUCTURE of weights_buffer_blk_mem_gen_mux is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1\ : label is "soft_lutpair0";
begin
\douta[1000]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(10),
      I2 => sel_pipe(1),
      I3 => DOADO(9),
      O => douta(982)
    );
\douta[1001]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(11),
      I2 => sel_pipe(1),
      I3 => DOADO(10),
      O => douta(983)
    );
\douta[1002]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(12),
      I2 => sel_pipe(1),
      I3 => DOADO(11),
      O => douta(984)
    );
\douta[1003]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(13),
      I2 => sel_pipe(1),
      I3 => DOADO(12),
      O => douta(985)
    );
\douta[1004]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(14),
      I2 => sel_pipe(1),
      I3 => DOADO(13),
      O => douta(986)
    );
\douta[1005]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(15),
      I2 => sel_pipe(1),
      I3 => DOADO(14),
      O => douta(987)
    );
\douta[1006]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOPBDOP(1),
      I2 => sel_pipe(1),
      I3 => DOADO(15),
      O => douta(988)
    );
\douta[1007]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(16),
      I2 => sel_pipe(1),
      I3 => DOADO(16),
      O => douta(989)
    );
\douta[1008]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(17),
      I2 => sel_pipe(1),
      I3 => DOADO(17),
      O => douta(990)
    );
\douta[1009]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(18),
      I2 => sel_pipe(1),
      I3 => DOADO(18),
      O => douta(991)
    );
\douta[100]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(9),
      O => douta(82)
    );
\douta[1010]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(19),
      I2 => sel_pipe(1),
      I3 => DOADO(19),
      O => douta(992)
    );
\douta[1011]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(20),
      I2 => sel_pipe(1),
      I3 => DOADO(20),
      O => douta(993)
    );
\douta[1012]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(21),
      I2 => sel_pipe(1),
      I3 => DOADO(21),
      O => douta(994)
    );
\douta[1013]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(22),
      I2 => sel_pipe(1),
      I3 => DOADO(22),
      O => douta(995)
    );
\douta[1014]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(23),
      I2 => sel_pipe(1),
      I3 => DOADO(23),
      O => douta(996)
    );
\douta[1015]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOPBDOP(2),
      I2 => sel_pipe(1),
      I3 => DOPADOP(1),
      O => douta(997)
    );
\douta[1016]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(24),
      I2 => sel_pipe(1),
      I3 => DOADO(24),
      O => douta(998)
    );
\douta[1017]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(25),
      I2 => sel_pipe(1),
      I3 => DOADO(25),
      O => douta(999)
    );
\douta[1018]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(26),
      I2 => sel_pipe(1),
      I3 => DOADO(26),
      O => douta(1000)
    );
\douta[1019]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(27),
      I2 => sel_pipe(1),
      I3 => DOADO(27),
      O => douta(1001)
    );
\douta[101]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(10),
      O => douta(83)
    );
\douta[1020]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(28),
      I2 => sel_pipe(1),
      I3 => DOADO(28),
      O => douta(1002)
    );
\douta[1021]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(29),
      I2 => sel_pipe(1),
      I3 => DOADO(29),
      O => douta(1003)
    );
\douta[1022]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(30),
      I2 => sel_pipe(1),
      I3 => DOADO(30),
      O => douta(1004)
    );
\douta[1023]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(31),
      I2 => sel_pipe(1),
      I3 => DOADO(31),
      O => douta(1005)
    );
\douta[102]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(11),
      O => douta(84)
    );
\douta[103]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(12),
      O => douta(85)
    );
\douta[104]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(13),
      O => douta(86)
    );
\douta[105]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(14),
      O => douta(87)
    );
\douta[106]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(15),
      O => douta(88)
    );
\douta[107]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[125]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[125]_0\(1),
      O => douta(89)
    );
\douta[108]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(16),
      O => douta(90)
    );
\douta[109]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(17),
      O => douta(91)
    );
\douta[110]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(18),
      O => douta(92)
    );
\douta[111]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(19),
      O => douta(93)
    );
\douta[112]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(20),
      O => douta(94)
    );
\douta[113]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(21),
      O => douta(95)
    );
\douta[114]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(22),
      O => douta(96)
    );
\douta[115]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(23),
      O => douta(97)
    );
\douta[116]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[125]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[125]_0\(2),
      O => douta(98)
    );
\douta[117]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(24),
      O => douta(99)
    );
\douta[118]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(25),
      O => douta(100)
    );
\douta[119]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(26),
      O => douta(101)
    );
\douta[120]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(27),
      O => douta(102)
    );
\douta[121]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(28),
      O => douta(103)
    );
\douta[122]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(29),
      O => douta(104)
    );
\douta[123]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(30),
      O => douta(105)
    );
\douta[124]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(31),
      O => douta(106)
    );
\douta[125]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[125]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[125]_0\(3),
      O => douta(107)
    );
\douta[126]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(0),
      O => douta(108)
    );
\douta[127]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(1),
      O => douta(109)
    );
\douta[128]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(2),
      O => douta(110)
    );
\douta[129]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(3),
      O => douta(111)
    );
\douta[130]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(4),
      O => douta(112)
    );
\douta[131]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(5),
      O => douta(113)
    );
\douta[132]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(6),
      O => douta(114)
    );
\douta[133]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(7),
      O => douta(115)
    );
\douta[134]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[161]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[161]_0\(0),
      O => douta(116)
    );
\douta[135]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(8),
      O => douta(117)
    );
\douta[136]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(9),
      O => douta(118)
    );
\douta[137]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(10),
      O => douta(119)
    );
\douta[138]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(11),
      O => douta(120)
    );
\douta[139]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(12),
      O => douta(121)
    );
\douta[140]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(13),
      O => douta(122)
    );
\douta[141]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(14),
      O => douta(123)
    );
\douta[142]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(15),
      O => douta(124)
    );
\douta[143]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[161]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[161]_0\(1),
      O => douta(125)
    );
\douta[144]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(16),
      O => douta(126)
    );
\douta[145]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(17),
      O => douta(127)
    );
\douta[146]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(18),
      O => douta(128)
    );
\douta[147]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(19),
      O => douta(129)
    );
\douta[148]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(20),
      O => douta(130)
    );
\douta[149]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(21),
      O => douta(131)
    );
\douta[150]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(22),
      O => douta(132)
    );
\douta[151]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(23),
      O => douta(133)
    );
\douta[152]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[161]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[161]_0\(2),
      O => douta(134)
    );
\douta[153]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(24),
      O => douta(135)
    );
\douta[154]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(25),
      O => douta(136)
    );
\douta[155]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(26),
      O => douta(137)
    );
\douta[156]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(27),
      O => douta(138)
    );
\douta[157]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(28),
      O => douta(139)
    );
\douta[158]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(29),
      O => douta(140)
    );
\douta[159]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(30),
      O => douta(141)
    );
\douta[160]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[160]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[160]_0\(31),
      O => douta(142)
    );
\douta[161]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[161]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[161]_0\(3),
      O => douta(143)
    );
\douta[162]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(0),
      O => douta(144)
    );
\douta[163]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(1),
      O => douta(145)
    );
\douta[164]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(2),
      O => douta(146)
    );
\douta[165]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(3),
      O => douta(147)
    );
\douta[166]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(4),
      O => douta(148)
    );
\douta[167]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(5),
      O => douta(149)
    );
\douta[168]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(6),
      O => douta(150)
    );
\douta[169]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(7),
      O => douta(151)
    );
\douta[170]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[197]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[197]_0\(0),
      O => douta(152)
    );
\douta[171]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(8),
      O => douta(153)
    );
\douta[172]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(9),
      O => douta(154)
    );
\douta[173]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(10),
      O => douta(155)
    );
\douta[174]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(11),
      O => douta(156)
    );
\douta[175]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(12),
      O => douta(157)
    );
\douta[176]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(13),
      O => douta(158)
    );
\douta[177]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(14),
      O => douta(159)
    );
\douta[178]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(15),
      O => douta(160)
    );
\douta[179]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[197]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[197]_0\(1),
      O => douta(161)
    );
\douta[180]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(16),
      O => douta(162)
    );
\douta[181]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(17),
      O => douta(163)
    );
\douta[182]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(18),
      O => douta(164)
    );
\douta[183]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(19),
      O => douta(165)
    );
\douta[184]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(20),
      O => douta(166)
    );
\douta[185]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(21),
      O => douta(167)
    );
\douta[186]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(22),
      O => douta(168)
    );
\douta[187]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(23),
      O => douta(169)
    );
\douta[188]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[197]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[197]_0\(2),
      O => douta(170)
    );
\douta[189]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(24),
      O => douta(171)
    );
\douta[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(0),
      O => douta(0)
    );
\douta[190]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(25),
      O => douta(172)
    );
\douta[191]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(26),
      O => douta(173)
    );
\douta[192]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(27),
      O => douta(174)
    );
\douta[193]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(28),
      O => douta(175)
    );
\douta[194]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(29),
      O => douta(176)
    );
\douta[195]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(30),
      O => douta(177)
    );
\douta[196]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[196]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[196]_0\(31),
      O => douta(178)
    );
\douta[197]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[197]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[197]_0\(3),
      O => douta(179)
    );
\douta[198]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(0),
      O => douta(180)
    );
\douta[199]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(1),
      O => douta(181)
    );
\douta[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(1),
      O => douta(1)
    );
\douta[200]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(2),
      O => douta(182)
    );
\douta[201]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(3),
      O => douta(183)
    );
\douta[202]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(4),
      O => douta(184)
    );
\douta[203]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(5),
      O => douta(185)
    );
\douta[204]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(6),
      O => douta(186)
    );
\douta[205]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(7),
      O => douta(187)
    );
\douta[206]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[233]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[233]_0\(0),
      O => douta(188)
    );
\douta[207]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(8),
      O => douta(189)
    );
\douta[208]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(9),
      O => douta(190)
    );
\douta[209]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(10),
      O => douta(191)
    );
\douta[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(2),
      O => douta(2)
    );
\douta[210]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(11),
      O => douta(192)
    );
\douta[211]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(12),
      O => douta(193)
    );
\douta[212]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(13),
      O => douta(194)
    );
\douta[213]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(14),
      O => douta(195)
    );
\douta[214]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(15),
      O => douta(196)
    );
\douta[215]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[233]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[233]_0\(1),
      O => douta(197)
    );
\douta[216]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(16),
      O => douta(198)
    );
\douta[217]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(17),
      O => douta(199)
    );
\douta[218]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(18),
      O => douta(200)
    );
\douta[219]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(19),
      O => douta(201)
    );
\douta[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(3),
      O => douta(3)
    );
\douta[220]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(20),
      O => douta(202)
    );
\douta[221]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(21),
      O => douta(203)
    );
\douta[222]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(22),
      O => douta(204)
    );
\douta[223]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(23),
      O => douta(205)
    );
\douta[224]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[233]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[233]_0\(2),
      O => douta(206)
    );
\douta[225]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(24),
      O => douta(207)
    );
\douta[226]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(25),
      O => douta(208)
    );
\douta[227]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(26),
      O => douta(209)
    );
\douta[228]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(27),
      O => douta(210)
    );
\douta[229]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(28),
      O => douta(211)
    );
\douta[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(4),
      O => douta(4)
    );
\douta[230]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(29),
      O => douta(212)
    );
\douta[231]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(30),
      O => douta(213)
    );
\douta[232]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[232]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[232]_0\(31),
      O => douta(214)
    );
\douta[233]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[233]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[233]_0\(3),
      O => douta(215)
    );
\douta[234]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(0),
      O => douta(216)
    );
\douta[235]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(1),
      O => douta(217)
    );
\douta[236]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(2),
      O => douta(218)
    );
\douta[237]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(3),
      O => douta(219)
    );
\douta[238]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(4),
      O => douta(220)
    );
\douta[239]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(5),
      O => douta(221)
    );
\douta[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(5),
      O => douta(5)
    );
\douta[240]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(6),
      O => douta(222)
    );
\douta[241]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(7),
      O => douta(223)
    );
\douta[242]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[269]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[269]_0\(0),
      O => douta(224)
    );
\douta[243]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(8),
      O => douta(225)
    );
\douta[244]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(9),
      O => douta(226)
    );
\douta[245]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(10),
      O => douta(227)
    );
\douta[246]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(11),
      O => douta(228)
    );
\douta[247]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(12),
      O => douta(229)
    );
\douta[248]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(13),
      O => douta(230)
    );
\douta[249]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(14),
      O => douta(231)
    );
\douta[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(6),
      O => douta(6)
    );
\douta[250]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(15),
      O => douta(232)
    );
\douta[251]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[269]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[269]_0\(1),
      O => douta(233)
    );
\douta[252]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(16),
      O => douta(234)
    );
\douta[253]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(17),
      O => douta(235)
    );
\douta[254]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(18),
      O => douta(236)
    );
\douta[255]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(19),
      O => douta(237)
    );
\douta[256]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(20),
      O => douta(238)
    );
\douta[257]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(21),
      O => douta(239)
    );
\douta[258]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(22),
      O => douta(240)
    );
\douta[259]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(23),
      O => douta(241)
    );
\douta[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(7),
      O => douta(7)
    );
\douta[260]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[269]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[269]_0\(2),
      O => douta(242)
    );
\douta[261]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(24),
      O => douta(243)
    );
\douta[262]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(25),
      O => douta(244)
    );
\douta[263]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(26),
      O => douta(245)
    );
\douta[264]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(27),
      O => douta(246)
    );
\douta[265]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(28),
      O => douta(247)
    );
\douta[266]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(29),
      O => douta(248)
    );
\douta[267]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(30),
      O => douta(249)
    );
\douta[268]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[268]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[268]_0\(31),
      O => douta(250)
    );
\douta[269]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[269]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[269]_0\(3),
      O => douta(251)
    );
\douta[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[53]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[53]_0\(0),
      O => douta(8)
    );
\douta[270]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(0),
      O => douta(252)
    );
\douta[271]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(1),
      O => douta(253)
    );
\douta[272]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(2),
      O => douta(254)
    );
\douta[273]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(3),
      O => douta(255)
    );
\douta[274]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(4),
      O => douta(256)
    );
\douta[275]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(5),
      O => douta(257)
    );
\douta[276]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(6),
      O => douta(258)
    );
\douta[277]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(7),
      O => douta(259)
    );
\douta[278]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[305]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[305]_0\(0),
      O => douta(260)
    );
\douta[279]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(8),
      O => douta(261)
    );
\douta[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(8),
      O => douta(9)
    );
\douta[280]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(9),
      O => douta(262)
    );
\douta[281]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(10),
      O => douta(263)
    );
\douta[282]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(11),
      O => douta(264)
    );
\douta[283]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(12),
      O => douta(265)
    );
\douta[284]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(13),
      O => douta(266)
    );
\douta[285]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(14),
      O => douta(267)
    );
\douta[286]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(15),
      O => douta(268)
    );
\douta[287]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[305]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[305]_0\(1),
      O => douta(269)
    );
\douta[288]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(16),
      O => douta(270)
    );
\douta[289]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(17),
      O => douta(271)
    );
\douta[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(9),
      O => douta(10)
    );
\douta[290]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(18),
      O => douta(272)
    );
\douta[291]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(19),
      O => douta(273)
    );
\douta[292]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(20),
      O => douta(274)
    );
\douta[293]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(21),
      O => douta(275)
    );
\douta[294]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(22),
      O => douta(276)
    );
\douta[295]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(23),
      O => douta(277)
    );
\douta[296]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[305]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[305]_0\(2),
      O => douta(278)
    );
\douta[297]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(24),
      O => douta(279)
    );
\douta[298]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(25),
      O => douta(280)
    );
\douta[299]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(26),
      O => douta(281)
    );
\douta[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(10),
      O => douta(11)
    );
\douta[300]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(27),
      O => douta(282)
    );
\douta[301]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(28),
      O => douta(283)
    );
\douta[302]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(29),
      O => douta(284)
    );
\douta[303]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(30),
      O => douta(285)
    );
\douta[304]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[304]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[304]_0\(31),
      O => douta(286)
    );
\douta[305]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[305]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[305]_0\(3),
      O => douta(287)
    );
\douta[306]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(0),
      O => douta(288)
    );
\douta[307]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(1),
      O => douta(289)
    );
\douta[308]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(2),
      O => douta(290)
    );
\douta[309]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(3),
      O => douta(291)
    );
\douta[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(11),
      O => douta(12)
    );
\douta[310]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(4),
      O => douta(292)
    );
\douta[311]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(5),
      O => douta(293)
    );
\douta[312]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(6),
      O => douta(294)
    );
\douta[313]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(7),
      O => douta(295)
    );
\douta[314]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[341]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[341]_0\(0),
      O => douta(296)
    );
\douta[315]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(8),
      O => douta(297)
    );
\douta[316]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(9),
      O => douta(298)
    );
\douta[317]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(10),
      O => douta(299)
    );
\douta[318]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(11),
      O => douta(300)
    );
\douta[319]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(12),
      O => douta(301)
    );
\douta[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(12),
      O => douta(13)
    );
\douta[320]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(13),
      O => douta(302)
    );
\douta[321]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(14),
      O => douta(303)
    );
\douta[322]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(15),
      O => douta(304)
    );
\douta[323]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[341]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[341]_0\(1),
      O => douta(305)
    );
\douta[324]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(16),
      O => douta(306)
    );
\douta[325]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(17),
      O => douta(307)
    );
\douta[326]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(18),
      O => douta(308)
    );
\douta[327]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(19),
      O => douta(309)
    );
\douta[328]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(20),
      O => douta(310)
    );
\douta[329]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(21),
      O => douta(311)
    );
\douta[32]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(13),
      O => douta(14)
    );
\douta[330]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(22),
      O => douta(312)
    );
\douta[331]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(23),
      O => douta(313)
    );
\douta[332]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[341]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[341]_0\(2),
      O => douta(314)
    );
\douta[333]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(24),
      O => douta(315)
    );
\douta[334]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(25),
      O => douta(316)
    );
\douta[335]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(26),
      O => douta(317)
    );
\douta[336]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(27),
      O => douta(318)
    );
\douta[337]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(28),
      O => douta(319)
    );
\douta[338]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(29),
      O => douta(320)
    );
\douta[339]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(30),
      O => douta(321)
    );
\douta[33]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(14),
      O => douta(15)
    );
\douta[340]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[340]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[340]_0\(31),
      O => douta(322)
    );
\douta[341]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[341]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[341]_0\(3),
      O => douta(323)
    );
\douta[342]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(0),
      O => douta(324)
    );
\douta[343]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(1),
      O => douta(325)
    );
\douta[344]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(2),
      O => douta(326)
    );
\douta[345]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(3),
      O => douta(327)
    );
\douta[346]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(4),
      O => douta(328)
    );
\douta[347]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(5),
      O => douta(329)
    );
\douta[348]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(6),
      O => douta(330)
    );
\douta[349]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(7),
      O => douta(331)
    );
\douta[34]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(15),
      O => douta(16)
    );
\douta[350]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[377]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[377]_0\(0),
      O => douta(332)
    );
\douta[351]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(8),
      O => douta(333)
    );
\douta[352]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(9),
      O => douta(334)
    );
\douta[353]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(10),
      O => douta(335)
    );
\douta[354]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(11),
      O => douta(336)
    );
\douta[355]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(12),
      O => douta(337)
    );
\douta[356]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(13),
      O => douta(338)
    );
\douta[357]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(14),
      O => douta(339)
    );
\douta[358]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(15),
      O => douta(340)
    );
\douta[359]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[377]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[377]_0\(1),
      O => douta(341)
    );
\douta[35]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[53]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[53]_0\(1),
      O => douta(17)
    );
\douta[360]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(16),
      O => douta(342)
    );
\douta[361]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(17),
      O => douta(343)
    );
\douta[362]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(18),
      O => douta(344)
    );
\douta[363]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(19),
      O => douta(345)
    );
\douta[364]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(20),
      O => douta(346)
    );
\douta[365]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(21),
      O => douta(347)
    );
\douta[366]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(22),
      O => douta(348)
    );
\douta[367]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(23),
      O => douta(349)
    );
\douta[368]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[377]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[377]_0\(2),
      O => douta(350)
    );
\douta[369]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(24),
      O => douta(351)
    );
\douta[36]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(16),
      O => douta(18)
    );
\douta[370]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(25),
      O => douta(352)
    );
\douta[371]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(26),
      O => douta(353)
    );
\douta[372]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(27),
      O => douta(354)
    );
\douta[373]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(28),
      O => douta(355)
    );
\douta[374]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(29),
      O => douta(356)
    );
\douta[375]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(30),
      O => douta(357)
    );
\douta[376]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[376]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[376]_0\(31),
      O => douta(358)
    );
\douta[377]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[377]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[377]_0\(3),
      O => douta(359)
    );
\douta[378]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(0),
      O => douta(360)
    );
\douta[379]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(1),
      O => douta(361)
    );
\douta[37]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(17),
      O => douta(19)
    );
\douta[380]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(2),
      O => douta(362)
    );
\douta[381]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(3),
      O => douta(363)
    );
\douta[382]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(4),
      O => douta(364)
    );
\douta[383]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(5),
      O => douta(365)
    );
\douta[384]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(6),
      O => douta(366)
    );
\douta[385]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(7),
      O => douta(367)
    );
\douta[386]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[413]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[413]_0\(0),
      O => douta(368)
    );
\douta[387]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(8),
      O => douta(369)
    );
\douta[388]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(9),
      O => douta(370)
    );
\douta[389]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(10),
      O => douta(371)
    );
\douta[38]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(18),
      O => douta(20)
    );
\douta[390]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(11),
      O => douta(372)
    );
\douta[391]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(12),
      O => douta(373)
    );
\douta[392]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(13),
      O => douta(374)
    );
\douta[393]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(14),
      O => douta(375)
    );
\douta[394]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(15),
      O => douta(376)
    );
\douta[395]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[413]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[413]_0\(1),
      O => douta(377)
    );
\douta[396]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(16),
      O => douta(378)
    );
\douta[397]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(17),
      O => douta(379)
    );
\douta[398]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(18),
      O => douta(380)
    );
\douta[399]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(19),
      O => douta(381)
    );
\douta[39]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(19),
      O => douta(21)
    );
\douta[400]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(20),
      O => douta(382)
    );
\douta[401]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(21),
      O => douta(383)
    );
\douta[402]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(22),
      O => douta(384)
    );
\douta[403]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(23),
      O => douta(385)
    );
\douta[404]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[413]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[413]_0\(2),
      O => douta(386)
    );
\douta[405]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(24),
      O => douta(387)
    );
\douta[406]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(25),
      O => douta(388)
    );
\douta[407]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(26),
      O => douta(389)
    );
\douta[408]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(27),
      O => douta(390)
    );
\douta[409]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(28),
      O => douta(391)
    );
\douta[40]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(20),
      O => douta(22)
    );
\douta[410]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(29),
      O => douta(392)
    );
\douta[411]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(30),
      O => douta(393)
    );
\douta[412]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[412]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[412]_0\(31),
      O => douta(394)
    );
\douta[413]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[413]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[413]_0\(3),
      O => douta(395)
    );
\douta[414]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(0),
      O => douta(396)
    );
\douta[415]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(1),
      O => douta(397)
    );
\douta[416]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(2),
      O => douta(398)
    );
\douta[417]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(3),
      O => douta(399)
    );
\douta[418]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(4),
      O => douta(400)
    );
\douta[419]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(5),
      O => douta(401)
    );
\douta[41]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(21),
      O => douta(23)
    );
\douta[420]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(6),
      O => douta(402)
    );
\douta[421]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(7),
      O => douta(403)
    );
\douta[422]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[449]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[449]_0\(0),
      O => douta(404)
    );
\douta[423]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(8),
      O => douta(405)
    );
\douta[424]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(9),
      O => douta(406)
    );
\douta[425]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(10),
      O => douta(407)
    );
\douta[426]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(11),
      O => douta(408)
    );
\douta[427]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(12),
      O => douta(409)
    );
\douta[428]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(13),
      O => douta(410)
    );
\douta[429]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(14),
      O => douta(411)
    );
\douta[42]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(22),
      O => douta(24)
    );
\douta[430]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(15),
      O => douta(412)
    );
\douta[431]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[449]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[449]_0\(1),
      O => douta(413)
    );
\douta[432]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(16),
      O => douta(414)
    );
\douta[433]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(17),
      O => douta(415)
    );
\douta[434]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(18),
      O => douta(416)
    );
\douta[435]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(19),
      O => douta(417)
    );
\douta[436]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(20),
      O => douta(418)
    );
\douta[437]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(21),
      O => douta(419)
    );
\douta[438]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(22),
      O => douta(420)
    );
\douta[439]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(23),
      O => douta(421)
    );
\douta[43]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(23),
      O => douta(25)
    );
\douta[440]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[449]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[449]_0\(2),
      O => douta(422)
    );
\douta[441]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(24),
      O => douta(423)
    );
\douta[442]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(25),
      O => douta(424)
    );
\douta[443]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(26),
      O => douta(425)
    );
\douta[444]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(27),
      O => douta(426)
    );
\douta[445]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(28),
      O => douta(427)
    );
\douta[446]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(29),
      O => douta(428)
    );
\douta[447]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(30),
      O => douta(429)
    );
\douta[448]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[448]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[448]_0\(31),
      O => douta(430)
    );
\douta[449]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[449]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[449]_0\(3),
      O => douta(431)
    );
\douta[44]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[53]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[53]_0\(2),
      O => douta(26)
    );
\douta[450]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(0),
      O => douta(432)
    );
\douta[451]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(1),
      O => douta(433)
    );
\douta[452]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(2),
      O => douta(434)
    );
\douta[453]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(3),
      O => douta(435)
    );
\douta[454]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(4),
      O => douta(436)
    );
\douta[455]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(5),
      O => douta(437)
    );
\douta[456]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(6),
      O => douta(438)
    );
\douta[457]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(7),
      O => douta(439)
    );
\douta[458]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[485]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[485]_0\(0),
      O => douta(440)
    );
\douta[459]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(8),
      O => douta(441)
    );
\douta[45]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(24),
      O => douta(27)
    );
\douta[460]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(9),
      O => douta(442)
    );
\douta[461]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(10),
      O => douta(443)
    );
\douta[462]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(11),
      O => douta(444)
    );
\douta[463]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(12),
      O => douta(445)
    );
\douta[464]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(13),
      O => douta(446)
    );
\douta[465]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(14),
      O => douta(447)
    );
\douta[466]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(15),
      O => douta(448)
    );
\douta[467]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[485]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[485]_0\(1),
      O => douta(449)
    );
\douta[468]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(16),
      O => douta(450)
    );
\douta[469]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(17),
      O => douta(451)
    );
\douta[46]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(25),
      O => douta(28)
    );
\douta[470]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(18),
      O => douta(452)
    );
\douta[471]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(19),
      O => douta(453)
    );
\douta[472]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(20),
      O => douta(454)
    );
\douta[473]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(21),
      O => douta(455)
    );
\douta[474]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(22),
      O => douta(456)
    );
\douta[475]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(23),
      O => douta(457)
    );
\douta[476]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[485]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[485]_0\(2),
      O => douta(458)
    );
\douta[477]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(24),
      O => douta(459)
    );
\douta[478]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(25),
      O => douta(460)
    );
\douta[479]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(26),
      O => douta(461)
    );
\douta[47]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(26),
      O => douta(29)
    );
\douta[480]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(27),
      O => douta(462)
    );
\douta[481]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(28),
      O => douta(463)
    );
\douta[482]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(29),
      O => douta(464)
    );
\douta[483]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(30),
      O => douta(465)
    );
\douta[484]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[484]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[484]_0\(31),
      O => douta(466)
    );
\douta[485]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[485]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[485]_0\(3),
      O => douta(467)
    );
\douta[486]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(0),
      O => douta(468)
    );
\douta[487]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(1),
      O => douta(469)
    );
\douta[488]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(2),
      O => douta(470)
    );
\douta[489]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(3),
      O => douta(471)
    );
\douta[48]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(27),
      O => douta(30)
    );
\douta[490]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(4),
      O => douta(472)
    );
\douta[491]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(5),
      O => douta(473)
    );
\douta[492]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(6),
      O => douta(474)
    );
\douta[493]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(7),
      O => douta(475)
    );
\douta[494]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[521]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[521]_0\(0),
      O => douta(476)
    );
\douta[495]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(8),
      O => douta(477)
    );
\douta[496]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(9),
      O => douta(478)
    );
\douta[497]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(10),
      O => douta(479)
    );
\douta[498]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(11),
      O => douta(480)
    );
\douta[499]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(12),
      O => douta(481)
    );
\douta[49]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(28),
      O => douta(31)
    );
\douta[500]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(13),
      O => douta(482)
    );
\douta[501]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(14),
      O => douta(483)
    );
\douta[502]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(15),
      O => douta(484)
    );
\douta[503]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[521]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[521]_0\(1),
      O => douta(485)
    );
\douta[504]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(16),
      O => douta(486)
    );
\douta[505]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(17),
      O => douta(487)
    );
\douta[506]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(18),
      O => douta(488)
    );
\douta[507]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(19),
      O => douta(489)
    );
\douta[508]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(20),
      O => douta(490)
    );
\douta[509]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(21),
      O => douta(491)
    );
\douta[50]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(29),
      O => douta(32)
    );
\douta[510]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(22),
      O => douta(492)
    );
\douta[511]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(23),
      O => douta(493)
    );
\douta[512]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[521]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[521]_0\(2),
      O => douta(494)
    );
\douta[513]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(24),
      O => douta(495)
    );
\douta[514]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(25),
      O => douta(496)
    );
\douta[515]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(26),
      O => douta(497)
    );
\douta[516]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(27),
      O => douta(498)
    );
\douta[517]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(28),
      O => douta(499)
    );
\douta[518]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(29),
      O => douta(500)
    );
\douta[519]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(30),
      O => douta(501)
    );
\douta[51]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(30),
      O => douta(33)
    );
\douta[520]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[520]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[520]_0\(31),
      O => douta(502)
    );
\douta[521]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[521]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[521]_0\(3),
      O => douta(503)
    );
\douta[522]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(0),
      O => douta(504)
    );
\douta[523]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(1),
      O => douta(505)
    );
\douta[524]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(2),
      O => douta(506)
    );
\douta[525]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(3),
      O => douta(507)
    );
\douta[526]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(4),
      O => douta(508)
    );
\douta[527]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(5),
      O => douta(509)
    );
\douta[528]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(6),
      O => douta(510)
    );
\douta[529]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(7),
      O => douta(511)
    );
\douta[52]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[52]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[52]_0\(31),
      O => douta(34)
    );
\douta[530]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[557]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[557]_0\(0),
      O => douta(512)
    );
\douta[531]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(8),
      O => douta(513)
    );
\douta[532]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(9),
      O => douta(514)
    );
\douta[533]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(10),
      O => douta(515)
    );
\douta[534]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(11),
      O => douta(516)
    );
\douta[535]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(12),
      O => douta(517)
    );
\douta[536]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(13),
      O => douta(518)
    );
\douta[537]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(14),
      O => douta(519)
    );
\douta[538]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(15),
      O => douta(520)
    );
\douta[539]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[557]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[557]_0\(1),
      O => douta(521)
    );
\douta[53]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[53]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[53]_0\(3),
      O => douta(35)
    );
\douta[540]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(16),
      O => douta(522)
    );
\douta[541]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(17),
      O => douta(523)
    );
\douta[542]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(18),
      O => douta(524)
    );
\douta[543]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(19),
      O => douta(525)
    );
\douta[544]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(20),
      O => douta(526)
    );
\douta[545]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(21),
      O => douta(527)
    );
\douta[546]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(22),
      O => douta(528)
    );
\douta[547]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(23),
      O => douta(529)
    );
\douta[548]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[557]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[557]_0\(2),
      O => douta(530)
    );
\douta[549]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(24),
      O => douta(531)
    );
\douta[54]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(0),
      O => douta(36)
    );
\douta[550]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(25),
      O => douta(532)
    );
\douta[551]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(26),
      O => douta(533)
    );
\douta[552]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(27),
      O => douta(534)
    );
\douta[553]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(28),
      O => douta(535)
    );
\douta[554]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(29),
      O => douta(536)
    );
\douta[555]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(30),
      O => douta(537)
    );
\douta[556]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[556]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[556]_0\(31),
      O => douta(538)
    );
\douta[557]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[557]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[557]_0\(3),
      O => douta(539)
    );
\douta[558]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(0),
      O => douta(540)
    );
\douta[559]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(1),
      O => douta(541)
    );
\douta[55]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(1),
      O => douta(37)
    );
\douta[560]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(2),
      O => douta(542)
    );
\douta[561]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(3),
      O => douta(543)
    );
\douta[562]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(4),
      O => douta(544)
    );
\douta[563]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(5),
      O => douta(545)
    );
\douta[564]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(6),
      O => douta(546)
    );
\douta[565]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(7),
      O => douta(547)
    );
\douta[566]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[593]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[593]_0\(0),
      O => douta(548)
    );
\douta[567]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(8),
      O => douta(549)
    );
\douta[568]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(9),
      O => douta(550)
    );
\douta[569]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(10),
      O => douta(551)
    );
\douta[56]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(2),
      O => douta(38)
    );
\douta[570]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(11),
      O => douta(552)
    );
\douta[571]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(12),
      O => douta(553)
    );
\douta[572]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(13),
      O => douta(554)
    );
\douta[573]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(14),
      O => douta(555)
    );
\douta[574]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(15),
      O => douta(556)
    );
\douta[575]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[593]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[593]_0\(1),
      O => douta(557)
    );
\douta[576]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(16),
      O => douta(558)
    );
\douta[577]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(17),
      O => douta(559)
    );
\douta[578]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(18),
      O => douta(560)
    );
\douta[579]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(19),
      O => douta(561)
    );
\douta[57]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(3),
      O => douta(39)
    );
\douta[580]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(20),
      O => douta(562)
    );
\douta[581]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(21),
      O => douta(563)
    );
\douta[582]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(22),
      O => douta(564)
    );
\douta[583]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(23),
      O => douta(565)
    );
\douta[584]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[593]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[593]_0\(2),
      O => douta(566)
    );
\douta[585]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(24),
      O => douta(567)
    );
\douta[586]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(25),
      O => douta(568)
    );
\douta[587]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(26),
      O => douta(569)
    );
\douta[588]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(27),
      O => douta(570)
    );
\douta[589]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(28),
      O => douta(571)
    );
\douta[58]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(4),
      O => douta(40)
    );
\douta[590]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(29),
      O => douta(572)
    );
\douta[591]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(30),
      O => douta(573)
    );
\douta[592]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[592]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[592]_0\(31),
      O => douta(574)
    );
\douta[593]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[593]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[593]_0\(3),
      O => douta(575)
    );
\douta[594]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(0),
      O => douta(576)
    );
\douta[595]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(1),
      O => douta(577)
    );
\douta[596]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(2),
      O => douta(578)
    );
\douta[597]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(3),
      O => douta(579)
    );
\douta[598]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(4),
      O => douta(580)
    );
\douta[599]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(5),
      O => douta(581)
    );
\douta[59]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(5),
      O => douta(41)
    );
\douta[600]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(6),
      O => douta(582)
    );
\douta[601]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(7),
      O => douta(583)
    );
\douta[602]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[629]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[629]_0\(0),
      O => douta(584)
    );
\douta[603]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(8),
      O => douta(585)
    );
\douta[604]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(9),
      O => douta(586)
    );
\douta[605]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(10),
      O => douta(587)
    );
\douta[606]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(11),
      O => douta(588)
    );
\douta[607]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(12),
      O => douta(589)
    );
\douta[608]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(13),
      O => douta(590)
    );
\douta[609]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(14),
      O => douta(591)
    );
\douta[60]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(6),
      O => douta(42)
    );
\douta[610]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(15),
      O => douta(592)
    );
\douta[611]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[629]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[629]_0\(1),
      O => douta(593)
    );
\douta[612]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(16),
      O => douta(594)
    );
\douta[613]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(17),
      O => douta(595)
    );
\douta[614]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(18),
      O => douta(596)
    );
\douta[615]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(19),
      O => douta(597)
    );
\douta[616]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(20),
      O => douta(598)
    );
\douta[617]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(21),
      O => douta(599)
    );
\douta[618]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(22),
      O => douta(600)
    );
\douta[619]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(23),
      O => douta(601)
    );
\douta[61]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(7),
      O => douta(43)
    );
\douta[620]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[629]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[629]_0\(2),
      O => douta(602)
    );
\douta[621]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(24),
      O => douta(603)
    );
\douta[622]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(25),
      O => douta(604)
    );
\douta[623]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(26),
      O => douta(605)
    );
\douta[624]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(27),
      O => douta(606)
    );
\douta[625]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(28),
      O => douta(607)
    );
\douta[626]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(29),
      O => douta(608)
    );
\douta[627]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(30),
      O => douta(609)
    );
\douta[628]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[628]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[628]_0\(31),
      O => douta(610)
    );
\douta[629]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[629]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[629]_0\(3),
      O => douta(611)
    );
\douta[62]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[89]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[89]_0\(0),
      O => douta(44)
    );
\douta[630]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(0),
      O => douta(612)
    );
\douta[631]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(1),
      O => douta(613)
    );
\douta[632]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(2),
      O => douta(614)
    );
\douta[633]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(3),
      O => douta(615)
    );
\douta[634]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(4),
      O => douta(616)
    );
\douta[635]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(5),
      O => douta(617)
    );
\douta[636]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(6),
      O => douta(618)
    );
\douta[637]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(7),
      O => douta(619)
    );
\douta[638]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[665]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[665]_0\(0),
      O => douta(620)
    );
\douta[639]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(8),
      O => douta(621)
    );
\douta[63]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(8),
      O => douta(45)
    );
\douta[640]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(9),
      O => douta(622)
    );
\douta[641]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(10),
      O => douta(623)
    );
\douta[642]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(11),
      O => douta(624)
    );
\douta[643]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(12),
      O => douta(625)
    );
\douta[644]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(13),
      O => douta(626)
    );
\douta[645]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(14),
      O => douta(627)
    );
\douta[646]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(15),
      O => douta(628)
    );
\douta[647]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[665]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[665]_0\(1),
      O => douta(629)
    );
\douta[648]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(16),
      O => douta(630)
    );
\douta[649]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(17),
      O => douta(631)
    );
\douta[64]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(9),
      O => douta(46)
    );
\douta[650]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(18),
      O => douta(632)
    );
\douta[651]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(19),
      O => douta(633)
    );
\douta[652]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(20),
      O => douta(634)
    );
\douta[653]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(21),
      O => douta(635)
    );
\douta[654]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(22),
      O => douta(636)
    );
\douta[655]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(23),
      O => douta(637)
    );
\douta[656]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[665]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[665]_0\(2),
      O => douta(638)
    );
\douta[657]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(24),
      O => douta(639)
    );
\douta[658]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(25),
      O => douta(640)
    );
\douta[659]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(26),
      O => douta(641)
    );
\douta[65]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(10),
      O => douta(47)
    );
\douta[660]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(27),
      O => douta(642)
    );
\douta[661]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(28),
      O => douta(643)
    );
\douta[662]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(29),
      O => douta(644)
    );
\douta[663]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(30),
      O => douta(645)
    );
\douta[664]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[664]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[664]_0\(31),
      O => douta(646)
    );
\douta[665]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[665]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[665]_0\(3),
      O => douta(647)
    );
\douta[666]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(0),
      O => douta(648)
    );
\douta[667]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(1),
      O => douta(649)
    );
\douta[668]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(2),
      O => douta(650)
    );
\douta[669]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(3),
      O => douta(651)
    );
\douta[66]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(11),
      O => douta(48)
    );
\douta[670]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(4),
      O => douta(652)
    );
\douta[671]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(5),
      O => douta(653)
    );
\douta[672]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(6),
      O => douta(654)
    );
\douta[673]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(7),
      O => douta(655)
    );
\douta[674]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[701]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[701]_0\(0),
      O => douta(656)
    );
\douta[675]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(8),
      O => douta(657)
    );
\douta[676]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(9),
      O => douta(658)
    );
\douta[677]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(10),
      O => douta(659)
    );
\douta[678]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(11),
      O => douta(660)
    );
\douta[679]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(12),
      O => douta(661)
    );
\douta[67]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(12),
      O => douta(49)
    );
\douta[680]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(13),
      O => douta(662)
    );
\douta[681]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(14),
      O => douta(663)
    );
\douta[682]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(15),
      O => douta(664)
    );
\douta[683]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[701]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[701]_0\(1),
      O => douta(665)
    );
\douta[684]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(16),
      O => douta(666)
    );
\douta[685]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(17),
      O => douta(667)
    );
\douta[686]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(18),
      O => douta(668)
    );
\douta[687]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(19),
      O => douta(669)
    );
\douta[688]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(20),
      O => douta(670)
    );
\douta[689]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(21),
      O => douta(671)
    );
\douta[68]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(13),
      O => douta(50)
    );
\douta[690]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(22),
      O => douta(672)
    );
\douta[691]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(23),
      O => douta(673)
    );
\douta[692]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[701]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[701]_0\(2),
      O => douta(674)
    );
\douta[693]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(24),
      O => douta(675)
    );
\douta[694]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(25),
      O => douta(676)
    );
\douta[695]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(26),
      O => douta(677)
    );
\douta[696]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(27),
      O => douta(678)
    );
\douta[697]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(28),
      O => douta(679)
    );
\douta[698]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(29),
      O => douta(680)
    );
\douta[699]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(30),
      O => douta(681)
    );
\douta[69]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(14),
      O => douta(51)
    );
\douta[700]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[700]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[700]_0\(31),
      O => douta(682)
    );
\douta[701]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[701]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[701]_0\(3),
      O => douta(683)
    );
\douta[702]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(0),
      O => douta(684)
    );
\douta[703]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(1),
      O => douta(685)
    );
\douta[704]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(2),
      O => douta(686)
    );
\douta[705]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(3),
      O => douta(687)
    );
\douta[706]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(4),
      O => douta(688)
    );
\douta[707]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(5),
      O => douta(689)
    );
\douta[708]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(6),
      O => douta(690)
    );
\douta[709]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(7),
      O => douta(691)
    );
\douta[70]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(15),
      O => douta(52)
    );
\douta[710]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[737]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[737]_0\(0),
      O => douta(692)
    );
\douta[711]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(8),
      O => douta(693)
    );
\douta[712]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(9),
      O => douta(694)
    );
\douta[713]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(10),
      O => douta(695)
    );
\douta[714]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(11),
      O => douta(696)
    );
\douta[715]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(12),
      O => douta(697)
    );
\douta[716]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(13),
      O => douta(698)
    );
\douta[717]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(14),
      O => douta(699)
    );
\douta[718]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(15),
      O => douta(700)
    );
\douta[719]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[737]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[737]_0\(1),
      O => douta(701)
    );
\douta[71]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[89]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[89]_0\(1),
      O => douta(53)
    );
\douta[720]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(16),
      O => douta(702)
    );
\douta[721]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(17),
      O => douta(703)
    );
\douta[722]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(18),
      O => douta(704)
    );
\douta[723]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(19),
      O => douta(705)
    );
\douta[724]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(20),
      O => douta(706)
    );
\douta[725]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(21),
      O => douta(707)
    );
\douta[726]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(22),
      O => douta(708)
    );
\douta[727]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(23),
      O => douta(709)
    );
\douta[728]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[737]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[737]_0\(2),
      O => douta(710)
    );
\douta[729]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(24),
      O => douta(711)
    );
\douta[72]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(16),
      O => douta(54)
    );
\douta[730]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(25),
      O => douta(712)
    );
\douta[731]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(26),
      O => douta(713)
    );
\douta[732]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(27),
      O => douta(714)
    );
\douta[733]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(28),
      O => douta(715)
    );
\douta[734]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(29),
      O => douta(716)
    );
\douta[735]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(30),
      O => douta(717)
    );
\douta[736]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[736]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[736]_0\(31),
      O => douta(718)
    );
\douta[737]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[737]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[737]_0\(3),
      O => douta(719)
    );
\douta[738]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(0),
      O => douta(720)
    );
\douta[739]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(1),
      O => douta(721)
    );
\douta[73]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(17),
      O => douta(55)
    );
\douta[740]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(2),
      O => douta(722)
    );
\douta[741]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(3),
      O => douta(723)
    );
\douta[742]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(4),
      O => douta(724)
    );
\douta[743]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(5),
      O => douta(725)
    );
\douta[744]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(6),
      O => douta(726)
    );
\douta[745]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(7),
      O => douta(727)
    );
\douta[746]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[773]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[773]_0\(0),
      O => douta(728)
    );
\douta[747]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(8),
      O => douta(729)
    );
\douta[748]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(9),
      O => douta(730)
    );
\douta[749]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(10),
      O => douta(731)
    );
\douta[74]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(18),
      O => douta(56)
    );
\douta[750]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(11),
      O => douta(732)
    );
\douta[751]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(12),
      O => douta(733)
    );
\douta[752]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(13),
      O => douta(734)
    );
\douta[753]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(14),
      O => douta(735)
    );
\douta[754]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(15),
      O => douta(736)
    );
\douta[755]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[773]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[773]_0\(1),
      O => douta(737)
    );
\douta[756]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(16),
      O => douta(738)
    );
\douta[757]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(17),
      O => douta(739)
    );
\douta[758]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(18),
      O => douta(740)
    );
\douta[759]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(19),
      O => douta(741)
    );
\douta[75]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(19),
      O => douta(57)
    );
\douta[760]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(20),
      O => douta(742)
    );
\douta[761]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(21),
      O => douta(743)
    );
\douta[762]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(22),
      O => douta(744)
    );
\douta[763]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(23),
      O => douta(745)
    );
\douta[764]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[773]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[773]_0\(2),
      O => douta(746)
    );
\douta[765]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(24),
      O => douta(747)
    );
\douta[766]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(25),
      O => douta(748)
    );
\douta[767]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(26),
      O => douta(749)
    );
\douta[768]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(27),
      O => douta(750)
    );
\douta[769]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(28),
      O => douta(751)
    );
\douta[76]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(20),
      O => douta(58)
    );
\douta[770]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(29),
      O => douta(752)
    );
\douta[771]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(30),
      O => douta(753)
    );
\douta[772]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[772]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[772]_0\(31),
      O => douta(754)
    );
\douta[773]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[773]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[773]_0\(3),
      O => douta(755)
    );
\douta[774]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(0),
      O => douta(756)
    );
\douta[775]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(1),
      O => douta(757)
    );
\douta[776]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(2),
      O => douta(758)
    );
\douta[777]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(3),
      O => douta(759)
    );
\douta[778]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(4),
      O => douta(760)
    );
\douta[779]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(5),
      O => douta(761)
    );
\douta[77]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(21),
      O => douta(59)
    );
\douta[780]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(6),
      O => douta(762)
    );
\douta[781]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(7),
      O => douta(763)
    );
\douta[782]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[809]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[809]_0\(0),
      O => douta(764)
    );
\douta[783]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(8),
      O => douta(765)
    );
\douta[784]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(9),
      O => douta(766)
    );
\douta[785]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(10),
      O => douta(767)
    );
\douta[786]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(11),
      O => douta(768)
    );
\douta[787]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(12),
      O => douta(769)
    );
\douta[788]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(13),
      O => douta(770)
    );
\douta[789]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(14),
      O => douta(771)
    );
\douta[78]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(22),
      O => douta(60)
    );
\douta[790]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(15),
      O => douta(772)
    );
\douta[791]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[809]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[809]_0\(1),
      O => douta(773)
    );
\douta[792]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(16),
      O => douta(774)
    );
\douta[793]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(17),
      O => douta(775)
    );
\douta[794]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(18),
      O => douta(776)
    );
\douta[795]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(19),
      O => douta(777)
    );
\douta[796]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(20),
      O => douta(778)
    );
\douta[797]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(21),
      O => douta(779)
    );
\douta[798]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(22),
      O => douta(780)
    );
\douta[799]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(23),
      O => douta(781)
    );
\douta[79]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(23),
      O => douta(61)
    );
\douta[800]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[809]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[809]_0\(2),
      O => douta(782)
    );
\douta[801]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(24),
      O => douta(783)
    );
\douta[802]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(25),
      O => douta(784)
    );
\douta[803]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(26),
      O => douta(785)
    );
\douta[804]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(27),
      O => douta(786)
    );
\douta[805]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(28),
      O => douta(787)
    );
\douta[806]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(29),
      O => douta(788)
    );
\douta[807]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(30),
      O => douta(789)
    );
\douta[808]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[808]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[808]_0\(31),
      O => douta(790)
    );
\douta[809]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[809]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[809]_0\(3),
      O => douta(791)
    );
\douta[80]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[89]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[89]_0\(2),
      O => douta(62)
    );
\douta[810]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(0),
      O => douta(792)
    );
\douta[811]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(1),
      O => douta(793)
    );
\douta[812]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(2),
      O => douta(794)
    );
\douta[813]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(3),
      O => douta(795)
    );
\douta[814]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(4),
      O => douta(796)
    );
\douta[815]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(5),
      O => douta(797)
    );
\douta[816]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(6),
      O => douta(798)
    );
\douta[817]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(7),
      O => douta(799)
    );
\douta[818]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[845]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[845]_0\(0),
      O => douta(800)
    );
\douta[819]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(8),
      O => douta(801)
    );
\douta[81]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(24),
      O => douta(63)
    );
\douta[820]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(9),
      O => douta(802)
    );
\douta[821]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(10),
      O => douta(803)
    );
\douta[822]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(11),
      O => douta(804)
    );
\douta[823]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(12),
      O => douta(805)
    );
\douta[824]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(13),
      O => douta(806)
    );
\douta[825]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(14),
      O => douta(807)
    );
\douta[826]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(15),
      O => douta(808)
    );
\douta[827]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[845]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[845]_0\(1),
      O => douta(809)
    );
\douta[828]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(16),
      O => douta(810)
    );
\douta[829]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(17),
      O => douta(811)
    );
\douta[82]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(25),
      O => douta(64)
    );
\douta[830]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(18),
      O => douta(812)
    );
\douta[831]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(19),
      O => douta(813)
    );
\douta[832]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(20),
      O => douta(814)
    );
\douta[833]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(21),
      O => douta(815)
    );
\douta[834]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(22),
      O => douta(816)
    );
\douta[835]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(23),
      O => douta(817)
    );
\douta[836]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[845]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[845]_0\(2),
      O => douta(818)
    );
\douta[837]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(24),
      O => douta(819)
    );
\douta[838]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(25),
      O => douta(820)
    );
\douta[839]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(26),
      O => douta(821)
    );
\douta[83]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(26),
      O => douta(65)
    );
\douta[840]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(27),
      O => douta(822)
    );
\douta[841]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(28),
      O => douta(823)
    );
\douta[842]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(29),
      O => douta(824)
    );
\douta[843]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(30),
      O => douta(825)
    );
\douta[844]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[844]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[844]_0\(31),
      O => douta(826)
    );
\douta[845]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[845]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[845]_0\(3),
      O => douta(827)
    );
\douta[846]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(0),
      O => douta(828)
    );
\douta[847]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(1),
      O => douta(829)
    );
\douta[848]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(2),
      O => douta(830)
    );
\douta[849]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(3),
      O => douta(831)
    );
\douta[84]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(27),
      O => douta(66)
    );
\douta[850]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(4),
      O => douta(832)
    );
\douta[851]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(5),
      O => douta(833)
    );
\douta[852]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(6),
      O => douta(834)
    );
\douta[853]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(7),
      O => douta(835)
    );
\douta[854]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[881]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[881]_0\(0),
      O => douta(836)
    );
\douta[855]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(8),
      O => douta(837)
    );
\douta[856]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(9),
      O => douta(838)
    );
\douta[857]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(10),
      O => douta(839)
    );
\douta[858]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(11),
      O => douta(840)
    );
\douta[859]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(12),
      O => douta(841)
    );
\douta[85]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(28),
      O => douta(67)
    );
\douta[860]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(13),
      O => douta(842)
    );
\douta[861]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(14),
      O => douta(843)
    );
\douta[862]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(15),
      O => douta(844)
    );
\douta[863]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[881]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[881]_0\(1),
      O => douta(845)
    );
\douta[864]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(16),
      O => douta(846)
    );
\douta[865]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(17),
      O => douta(847)
    );
\douta[866]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(18),
      O => douta(848)
    );
\douta[867]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(19),
      O => douta(849)
    );
\douta[868]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(20),
      O => douta(850)
    );
\douta[869]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(21),
      O => douta(851)
    );
\douta[86]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(29),
      O => douta(68)
    );
\douta[870]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(22),
      O => douta(852)
    );
\douta[871]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(23),
      O => douta(853)
    );
\douta[872]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[881]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[881]_0\(2),
      O => douta(854)
    );
\douta[873]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(24),
      O => douta(855)
    );
\douta[874]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(25),
      O => douta(856)
    );
\douta[875]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(26),
      O => douta(857)
    );
\douta[876]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(27),
      O => douta(858)
    );
\douta[877]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(28),
      O => douta(859)
    );
\douta[878]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(29),
      O => douta(860)
    );
\douta[879]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(30),
      O => douta(861)
    );
\douta[87]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(30),
      O => douta(69)
    );
\douta[880]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[880]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[880]_0\(31),
      O => douta(862)
    );
\douta[881]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[881]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[881]_0\(3),
      O => douta(863)
    );
\douta[882]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(0),
      O => douta(864)
    );
\douta[883]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(1),
      O => douta(865)
    );
\douta[884]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(2),
      O => douta(866)
    );
\douta[885]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(3),
      O => douta(867)
    );
\douta[886]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(4),
      O => douta(868)
    );
\douta[887]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(5),
      O => douta(869)
    );
\douta[888]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(6),
      O => douta(870)
    );
\douta[889]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(7),
      O => douta(871)
    );
\douta[88]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[88]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[88]_0\(31),
      O => douta(70)
    );
\douta[890]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[917]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[917]_0\(0),
      O => douta(872)
    );
\douta[891]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(8),
      O => douta(873)
    );
\douta[892]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(9),
      O => douta(874)
    );
\douta[893]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(10),
      O => douta(875)
    );
\douta[894]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(11),
      O => douta(876)
    );
\douta[895]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(12),
      O => douta(877)
    );
\douta[896]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(13),
      O => douta(878)
    );
\douta[897]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(14),
      O => douta(879)
    );
\douta[898]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(15),
      O => douta(880)
    );
\douta[899]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[917]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[917]_0\(1),
      O => douta(881)
    );
\douta[89]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[89]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[89]_0\(3),
      O => douta(71)
    );
\douta[900]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(16),
      O => douta(882)
    );
\douta[901]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(17),
      O => douta(883)
    );
\douta[902]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(18),
      O => douta(884)
    );
\douta[903]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(19),
      O => douta(885)
    );
\douta[904]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(20),
      O => douta(886)
    );
\douta[905]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(21),
      O => douta(887)
    );
\douta[906]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(22),
      O => douta(888)
    );
\douta[907]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(23),
      O => douta(889)
    );
\douta[908]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[917]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[917]_0\(2),
      O => douta(890)
    );
\douta[909]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(24),
      O => douta(891)
    );
\douta[90]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(0),
      O => douta(72)
    );
\douta[910]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(25),
      O => douta(892)
    );
\douta[911]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(26),
      O => douta(893)
    );
\douta[912]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(27),
      O => douta(894)
    );
\douta[913]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(28),
      O => douta(895)
    );
\douta[914]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(29),
      O => douta(896)
    );
\douta[915]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(30),
      O => douta(897)
    );
\douta[916]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[916]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[916]_0\(31),
      O => douta(898)
    );
\douta[917]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[917]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[917]_0\(3),
      O => douta(899)
    );
\douta[918]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(0),
      O => douta(900)
    );
\douta[919]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(1),
      O => douta(901)
    );
\douta[91]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(1),
      O => douta(73)
    );
\douta[920]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(2),
      O => douta(902)
    );
\douta[921]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(3),
      O => douta(903)
    );
\douta[922]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(4),
      O => douta(904)
    );
\douta[923]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(5),
      O => douta(905)
    );
\douta[924]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(6),
      O => douta(906)
    );
\douta[925]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(7),
      O => douta(907)
    );
\douta[926]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[953]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[953]_0\(0),
      O => douta(908)
    );
\douta[927]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(8),
      O => douta(909)
    );
\douta[928]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(9),
      O => douta(910)
    );
\douta[929]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(10),
      O => douta(911)
    );
\douta[92]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(2),
      O => douta(74)
    );
\douta[930]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(11),
      O => douta(912)
    );
\douta[931]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(12),
      O => douta(913)
    );
\douta[932]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(13),
      O => douta(914)
    );
\douta[933]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(14),
      O => douta(915)
    );
\douta[934]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(15),
      O => douta(916)
    );
\douta[935]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[953]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[953]_0\(1),
      O => douta(917)
    );
\douta[936]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(16),
      O => douta(918)
    );
\douta[937]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(17),
      O => douta(919)
    );
\douta[938]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(18),
      O => douta(920)
    );
\douta[939]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(19),
      O => douta(921)
    );
\douta[93]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(3),
      O => douta(75)
    );
\douta[940]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(20),
      O => douta(922)
    );
\douta[941]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(21),
      O => douta(923)
    );
\douta[942]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(22),
      O => douta(924)
    );
\douta[943]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(23),
      O => douta(925)
    );
\douta[944]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[953]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[953]_0\(2),
      O => douta(926)
    );
\douta[945]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(24),
      O => douta(927)
    );
\douta[946]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(25),
      O => douta(928)
    );
\douta[947]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(26),
      O => douta(929)
    );
\douta[948]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(27),
      O => douta(930)
    );
\douta[949]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(28),
      O => douta(931)
    );
\douta[94]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(4),
      O => douta(76)
    );
\douta[950]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(29),
      O => douta(932)
    );
\douta[951]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(30),
      O => douta(933)
    );
\douta[952]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[952]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[952]_0\(31),
      O => douta(934)
    );
\douta[953]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[953]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[953]_0\(3),
      O => douta(935)
    );
\douta[954]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(0),
      O => douta(936)
    );
\douta[955]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(1),
      O => douta(937)
    );
\douta[956]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(2),
      O => douta(938)
    );
\douta[957]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(3),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(3),
      O => douta(939)
    );
\douta[958]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(4),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(4),
      O => douta(940)
    );
\douta[959]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(5),
      O => douta(941)
    );
\douta[95]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(5),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(5),
      O => douta(77)
    );
\douta[960]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(6),
      O => douta(942)
    );
\douta[961]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(7),
      O => douta(943)
    );
\douta[962]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[980]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[989]\(0),
      O => douta(944)
    );
\douta[963]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(8),
      O => douta(945)
    );
\douta[964]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(9),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(9),
      O => douta(946)
    );
\douta[965]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(10),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(10),
      O => douta(947)
    );
\douta[966]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(11),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(11),
      O => douta(948)
    );
\douta[967]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(12),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(12),
      O => douta(949)
    );
\douta[968]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(13),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(13),
      O => douta(950)
    );
\douta[969]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(14),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(14),
      O => douta(951)
    );
\douta[96]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(6),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(6),
      O => douta(78)
    );
\douta[970]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(15),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(15),
      O => douta(952)
    );
\douta[971]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[980]\(1),
      I2 => sel_pipe(1),
      I3 => \douta[989]\(1),
      O => douta(953)
    );
\douta[972]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(16),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(16),
      O => douta(954)
    );
\douta[973]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(17),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(17),
      O => douta(955)
    );
\douta[974]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(18),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(18),
      O => douta(956)
    );
\douta[975]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(19),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(19),
      O => douta(957)
    );
\douta[976]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(20),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(20),
      O => douta(958)
    );
\douta[977]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(21),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(21),
      O => douta(959)
    );
\douta[978]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(22),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(22),
      O => douta(960)
    );
\douta[979]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(23),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(23),
      O => douta(961)
    );
\douta[97]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(7),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(7),
      O => douta(79)
    );
\douta[980]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[980]\(2),
      I2 => sel_pipe(1),
      I3 => \douta[989]\(2),
      O => douta(962)
    );
\douta[981]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(24),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(24),
      O => douta(963)
    );
\douta[982]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(25),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(25),
      O => douta(964)
    );
\douta[983]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(26),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(26),
      O => douta(965)
    );
\douta[984]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(27),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(27),
      O => douta(966)
    );
\douta[985]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(28),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(28),
      O => douta(967)
    );
\douta[986]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(29),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(29),
      O => douta(968)
    );
\douta[987]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(30),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(30),
      O => douta(969)
    );
\douta[988]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[988]\(31),
      I2 => sel_pipe(1),
      I3 => \douta[988]_0\(31),
      O => douta(970)
    );
\douta[989]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(0),
      I2 => sel_pipe(1),
      I3 => \douta[989]\(3),
      O => douta(971)
    );
\douta[98]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[125]\(0),
      I2 => sel_pipe(1),
      I3 => \douta[125]_0\(0),
      O => douta(80)
    );
\douta[990]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(1),
      I2 => sel_pipe(1),
      I3 => DOADO(0),
      O => douta(972)
    );
\douta[991]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(2),
      I2 => sel_pipe(1),
      I3 => DOADO(1),
      O => douta(973)
    );
\douta[992]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(3),
      I2 => sel_pipe(1),
      I3 => DOADO(2),
      O => douta(974)
    );
\douta[993]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(4),
      I2 => sel_pipe(1),
      I3 => DOADO(3),
      O => douta(975)
    );
\douta[994]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(5),
      I2 => sel_pipe(1),
      I3 => DOADO(4),
      O => douta(976)
    );
\douta[995]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(6),
      I2 => sel_pipe(1),
      I3 => DOADO(5),
      O => douta(977)
    );
\douta[996]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(7),
      I2 => sel_pipe(1),
      I3 => DOADO(6),
      O => douta(978)
    );
\douta[997]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOPBDOP(0),
      I2 => sel_pipe(1),
      I3 => DOADO(7),
      O => douta(979)
    );
\douta[998]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(8),
      I2 => sel_pipe(1),
      I3 => DOPADOP(0),
      O => douta(980)
    );
\douta[999]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(9),
      I2 => sel_pipe(1),
      I3 => DOADO(8),
      O => douta(981)
    );
\douta[99]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \douta[124]\(8),
      I2 => sel_pipe(1),
      I3 => \douta[124]_0\(8),
      O => douta(81)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => sel_pipe(0),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(1),
      I1 => ena,
      I2 => sel_pipe(1),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\,
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\,
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity weights_buffer_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of weights_buffer_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end weights_buffer_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of weights_buffer_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000000000000000000000000000000000000000000000000000000000000F",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000040800000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 8) => douta(16 downto 9),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => douta(17),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000000000000000000000345890E0305080C0",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addra(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"011111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      DOPBDOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => ena_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addra(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"011111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      DOPBDOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => ena_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000000000000000000000000000000000EC",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000000000000000000000000000000000000000000052A4478A12244688",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized12\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized12\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000000000000000000000000000000000BB",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000000000000000000000559A14E9519204C9",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized13\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized13\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addra(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"011111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      DOPBDOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => ena_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized14\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized14\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000000000000000000000000000000000A8",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000000000000000000000D7AD59AE972D58AC",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized15\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized15\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000000000000000000000000000000000CC",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000009D2B362B9923260B",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized16\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized16\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addra(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"011111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      DOPBDOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => ena_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized17\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized17\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000064",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000005BB66BD21B366AD0",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized18\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized18\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000000000000000000000000000000000EE",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000000000000000000000E5BB576EE1B3474E",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized19\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized19\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addra(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"011111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      DOPBDOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => ena_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000000000000000000000000000000000A8",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000000000000000000000C589111E8509101C",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized20\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized20\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000020",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000000000000000000000E0BF7DF6A03F7CF4",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized21\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized21\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000002E4C78B02A446890",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized22\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized22\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addra(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"011111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      DOPBDOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => ena_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized23\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized23\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000000000000000000000000000000000FD",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000000000000000000000000000000000000000000064C88F1B24488E19",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized24\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized24\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000022",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000000000000000000000000000000000000000000076DC99F272D489D2",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized25\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized25\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addra(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"011111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      DOPBDOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => ena_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized26\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized26\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000000000000000000000000000000000B9",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000000000000000000000E9D1A13FA951A03D",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized27\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized27\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000055",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000000000000000000000BE6DBA34BA65AA14",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized28\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized28\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addra(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"011111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      DOPBDOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => ena_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized29\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized29\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000075",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000006DDAB3632D5AB261",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000033",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000007CE8B12278E0A102",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized30\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized30\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000000000000000000000000000000000FF",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000000000000000000000000000000000000000000006FDDB7702F5CB57",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized31\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized31\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addra(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"011111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      DOPBDOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => ena_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized32\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized32\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000031",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000000000000000000000F2E3C587B263C485",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized33\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized33\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000099",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000004F8EFCB94B86EC99",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized34\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized34\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addra(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"011111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      DOPBDOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => ena_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized35\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized35\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000000000000000000000000000000000FD",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000000000000000000000000000000000000000000076ECD7AB366CD6A9",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized36\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized36\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000000000000000000000000000000000DD",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000000000000000000000971F1DFB93170DDB",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized37\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized37\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addra(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"011111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      DOPBDOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => ena_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized38\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized38\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000000000000000000000000000000000B9",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000000000000000000000FBF5E9CFBB75E8CD",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ena_0 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized39\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized39\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  signal \^ena_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  ena_0 <= \^ena_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000000000000000000000000000000000EE",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000000000000000000000DFAF3F3DDBA72F1D",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ena,
      I1 => addra(10),
      O => \^ena_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addra(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"011111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      DOPBDOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => ena_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized40\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized40\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_68\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_72\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addra(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"011111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_68\,
      DOPADOP(2 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(2 downto 0),
      DOPBDOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_72\,
      DOPBDOP(2 downto 0) => DOPBDOP(2 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => ena_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized41\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized41\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_68\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000051",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000000000000000000000FFFDFBF37FFCFAF1",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_68\,
      DOPADOP(2) => DOPADOP(1),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\,
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000064",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000004992234209122240",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000055",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000000000000000000000C479D265C071C245",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addra(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"011111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      DOPBDOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => ena_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000020",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000000000000000000000CE9B35668E1B3464",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000000000000000000000000000000000BB",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000D09F3A70901E387",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity weights_buffer_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of weights_buffer_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end weights_buffer_blk_mem_gen_prim_width;

architecture STRUCTURE of weights_buffer_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.weights_buffer_blk_mem_gen_prim_wrapper_init
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized10\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized10\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized11\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized11\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized12\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized12\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized13\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized13\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized14\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized14\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized15\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized15\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized16\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized16\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized17\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized17\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized18\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized18\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized18\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized19\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized19\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized20\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized20\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized20\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized21\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized21\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized21\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized22\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized22\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized22\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized23\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized23\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized24\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized24\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized24\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized25\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized25\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized25\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized26\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized26\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized26\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized27\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized27\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized27\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized28\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized28\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized28\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized29\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized29\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized29\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized30\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized30\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized30\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized31\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized31\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized31\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized32\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized32\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized32\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized32\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized32\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized33\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized33\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized33\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized33\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized33\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized34\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized34\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized34\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized34\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized34\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized35\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized35\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized35\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized35\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized35\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized36\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized36\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized36\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized36\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized36\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized37\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized37\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized37\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized37\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized37\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized38\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized38\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized38\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized38\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized38\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized39\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ena_0 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized39\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized39\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized39\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized39\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena => ena,
      ena_0 => ena_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized40\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized40\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized40\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized40\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized40\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(2 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(2 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPBDOP(2 downto 0) => DOPBDOP(2 downto 0),
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized41\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized41\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized41\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized41\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized41\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOPADOP(1 downto 0) => DOPADOP(1 downto 0),
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_3\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3 downto 0),
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weights_buffer_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weights_buffer_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \weights_buffer_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \weights_buffer_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\weights_buffer_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(31 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity weights_buffer_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of weights_buffer_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end weights_buffer_blk_mem_gen_generic_cstr;

architecture STRUCTURE of weights_buffer_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_36\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_37\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_38\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_39\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_40\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_41\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_42\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_43\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_44\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_45\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_46\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_47\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_48\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_49\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_50\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_51\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_52\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_53\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_54\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_55\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_56\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_57\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_58\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_59\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_60\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_61\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_62\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_63\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_64\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_65\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_66\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_67\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_68\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_69\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_70\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_71\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_36\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_37\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_38\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_39\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_40\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_41\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_42\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_43\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_44\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_45\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_46\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_47\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_48\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_49\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_50\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_51\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_52\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_53\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_54\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_55\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_56\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_57\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_58\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_59\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_60\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_61\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_62\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_63\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_64\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_65\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_66\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_67\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_68\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_69\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_70\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_71\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_36\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_37\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_38\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_39\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_40\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_41\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_42\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_43\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_44\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_45\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_46\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_47\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_48\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_49\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_50\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_51\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_52\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_53\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_54\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_55\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_56\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_57\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_58\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_59\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_60\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_61\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_62\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_63\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_64\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_65\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_66\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_67\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_68\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_69\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_70\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_71\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_36\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_37\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_38\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_39\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_40\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_41\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_42\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_43\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_44\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_45\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_46\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_47\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_48\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_49\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_50\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_51\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_52\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_53\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_54\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_55\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_56\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_57\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_58\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_59\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_60\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_61\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_62\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_63\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_64\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_65\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_66\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_67\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_68\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_69\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_70\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_71\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_36\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_37\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_38\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_39\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_40\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_41\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_42\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_43\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_44\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_45\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_46\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_47\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_48\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_49\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_50\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_51\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_52\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_53\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_54\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_55\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_56\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_57\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_58\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_59\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_60\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_61\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_62\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_63\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_64\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_65\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_66\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_67\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_68\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_69\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_70\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_71\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_36\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_37\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_38\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_39\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_40\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_41\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_42\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_43\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_44\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_45\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_46\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_47\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_48\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_49\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_50\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_51\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_52\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_53\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_54\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_55\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_56\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_57\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_58\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_59\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_60\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_61\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_62\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_63\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_64\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_65\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_66\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_67\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_68\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_69\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_70\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_71\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_36\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_37\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_38\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_39\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_40\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_41\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_42\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_43\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_44\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_45\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_46\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_47\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_48\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_49\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_50\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_51\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_52\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_53\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_54\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_55\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_56\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_57\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_58\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_59\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_60\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_61\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_62\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_63\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_64\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_65\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_66\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_67\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_68\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_69\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_70\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_71\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_36\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_37\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_38\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_39\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_40\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_41\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_42\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_43\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_44\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_45\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_46\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_47\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_48\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_49\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_50\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_51\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_52\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_53\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_54\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_55\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_56\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_57\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_58\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_59\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_60\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_61\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_62\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_63\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_64\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_65\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_66\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_67\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_68\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_69\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_70\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_71\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_36\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_37\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_38\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_39\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_40\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_41\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_42\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_43\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_44\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_45\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_46\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_47\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_48\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_49\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_50\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_51\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_52\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_53\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_54\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_55\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_56\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_57\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_58\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_59\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_60\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_61\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_62\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_63\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_64\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_65\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_66\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_67\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_68\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_69\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_70\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_71\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_36\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_37\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_38\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_39\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_40\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_41\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_42\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_43\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_44\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_45\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_46\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_47\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_48\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_49\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_50\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_51\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_52\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_53\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_54\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_55\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_56\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_57\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_58\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_59\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_60\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_61\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_62\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_63\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_64\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_65\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_66\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_67\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_68\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_69\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_70\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_71\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_36\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_37\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_38\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_39\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_40\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_41\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_42\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_43\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_44\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_45\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_46\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_47\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_48\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_49\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_50\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_51\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_52\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_53\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_54\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_55\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_56\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_57\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_58\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_59\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_60\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_61\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_62\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_63\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_64\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_65\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_66\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_67\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_68\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_69\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_70\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_71\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_36\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_36\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_37\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_38\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_39\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_40\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_41\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_42\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_43\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_44\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_45\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_46\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_47\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_48\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_49\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_50\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_51\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_52\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_53\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_54\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_55\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_56\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_57\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_58\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_59\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_60\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_61\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_62\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_63\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_64\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_65\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_66\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_67\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_68\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_69\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_36\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_37\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_38\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_39\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_40\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_41\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_42\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_43\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_44\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_45\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_46\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_47\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_48\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_49\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_50\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_51\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_52\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_53\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_54\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_55\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_56\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_57\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_58\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_59\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_60\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_61\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_62\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_63\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_64\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_65\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_66\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_67\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_68\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_69\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_70\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_71\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_36\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_37\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_38\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_39\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_40\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_41\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_42\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_43\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_44\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_45\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_46\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_47\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_48\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_49\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_50\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_51\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_52\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_53\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_54\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_55\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_56\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_57\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_58\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_59\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_60\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_61\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_62\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_63\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_64\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_65\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_66\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_67\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_68\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_69\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_70\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_71\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_32\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_33\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_34\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_35\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_9\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.weights_buffer_bindec
     port map (
      addra(1 downto 0) => addra(10 downto 9),
      ena => ena,
      ena_array(0) => ena_array(2)
    );
\has_mux_a.A\: entity work.weights_buffer_blk_mem_gen_mux
     port map (
      DOADO(31) => \ramloop[42].ram.r_n_0\,
      DOADO(30) => \ramloop[42].ram.r_n_1\,
      DOADO(29) => \ramloop[42].ram.r_n_2\,
      DOADO(28) => \ramloop[42].ram.r_n_3\,
      DOADO(27) => \ramloop[42].ram.r_n_4\,
      DOADO(26) => \ramloop[42].ram.r_n_5\,
      DOADO(25) => \ramloop[42].ram.r_n_6\,
      DOADO(24) => \ramloop[42].ram.r_n_7\,
      DOADO(23) => \ramloop[42].ram.r_n_8\,
      DOADO(22) => \ramloop[42].ram.r_n_9\,
      DOADO(21) => \ramloop[42].ram.r_n_10\,
      DOADO(20) => \ramloop[42].ram.r_n_11\,
      DOADO(19) => \ramloop[42].ram.r_n_12\,
      DOADO(18) => \ramloop[42].ram.r_n_13\,
      DOADO(17) => \ramloop[42].ram.r_n_14\,
      DOADO(16) => \ramloop[42].ram.r_n_15\,
      DOADO(15) => \ramloop[42].ram.r_n_16\,
      DOADO(14) => \ramloop[42].ram.r_n_17\,
      DOADO(13) => \ramloop[42].ram.r_n_18\,
      DOADO(12) => \ramloop[42].ram.r_n_19\,
      DOADO(11) => \ramloop[42].ram.r_n_20\,
      DOADO(10) => \ramloop[42].ram.r_n_21\,
      DOADO(9) => \ramloop[42].ram.r_n_22\,
      DOADO(8) => \ramloop[42].ram.r_n_23\,
      DOADO(7) => \ramloop[42].ram.r_n_24\,
      DOADO(6) => \ramloop[42].ram.r_n_25\,
      DOADO(5) => \ramloop[42].ram.r_n_26\,
      DOADO(4) => \ramloop[42].ram.r_n_27\,
      DOADO(3) => \ramloop[42].ram.r_n_28\,
      DOADO(2) => \ramloop[42].ram.r_n_29\,
      DOADO(1) => \ramloop[42].ram.r_n_30\,
      DOADO(0) => \ramloop[42].ram.r_n_31\,
      DOBDO(31) => \ramloop[41].ram.r_n_32\,
      DOBDO(30) => \ramloop[41].ram.r_n_33\,
      DOBDO(29) => \ramloop[41].ram.r_n_34\,
      DOBDO(28) => \ramloop[41].ram.r_n_35\,
      DOBDO(27) => \ramloop[41].ram.r_n_36\,
      DOBDO(26) => \ramloop[41].ram.r_n_37\,
      DOBDO(25) => \ramloop[41].ram.r_n_38\,
      DOBDO(24) => \ramloop[41].ram.r_n_39\,
      DOBDO(23) => \ramloop[41].ram.r_n_40\,
      DOBDO(22) => \ramloop[41].ram.r_n_41\,
      DOBDO(21) => \ramloop[41].ram.r_n_42\,
      DOBDO(20) => \ramloop[41].ram.r_n_43\,
      DOBDO(19) => \ramloop[41].ram.r_n_44\,
      DOBDO(18) => \ramloop[41].ram.r_n_45\,
      DOBDO(17) => \ramloop[41].ram.r_n_46\,
      DOBDO(16) => \ramloop[41].ram.r_n_47\,
      DOBDO(15) => \ramloop[41].ram.r_n_48\,
      DOBDO(14) => \ramloop[41].ram.r_n_49\,
      DOBDO(13) => \ramloop[41].ram.r_n_50\,
      DOBDO(12) => \ramloop[41].ram.r_n_51\,
      DOBDO(11) => \ramloop[41].ram.r_n_52\,
      DOBDO(10) => \ramloop[41].ram.r_n_53\,
      DOBDO(9) => \ramloop[41].ram.r_n_54\,
      DOBDO(8) => \ramloop[41].ram.r_n_55\,
      DOBDO(7) => \ramloop[41].ram.r_n_56\,
      DOBDO(6) => \ramloop[41].ram.r_n_57\,
      DOBDO(5) => \ramloop[41].ram.r_n_58\,
      DOBDO(4) => \ramloop[41].ram.r_n_59\,
      DOBDO(3) => \ramloop[41].ram.r_n_60\,
      DOBDO(2) => \ramloop[41].ram.r_n_61\,
      DOBDO(1) => \ramloop[41].ram.r_n_62\,
      DOBDO(0) => \ramloop[41].ram.r_n_63\,
      DOPADOP(1) => \ramloop[42].ram.r_n_32\,
      DOPADOP(0) => \ramloop[42].ram.r_n_33\,
      DOPBDOP(2) => \ramloop[41].ram.r_n_67\,
      DOPBDOP(1) => \ramloop[41].ram.r_n_68\,
      DOPBDOP(0) => \ramloop[41].ram.r_n_69\,
      addra(1 downto 0) => addra(10 downto 9),
      clka => clka,
      douta(1005 downto 0) => douta(1023 downto 18),
      \douta[124]\(31) => \ramloop[5].ram.r_n_0\,
      \douta[124]\(30) => \ramloop[5].ram.r_n_1\,
      \douta[124]\(29) => \ramloop[5].ram.r_n_2\,
      \douta[124]\(28) => \ramloop[5].ram.r_n_3\,
      \douta[124]\(27) => \ramloop[5].ram.r_n_4\,
      \douta[124]\(26) => \ramloop[5].ram.r_n_5\,
      \douta[124]\(25) => \ramloop[5].ram.r_n_6\,
      \douta[124]\(24) => \ramloop[5].ram.r_n_7\,
      \douta[124]\(23) => \ramloop[5].ram.r_n_8\,
      \douta[124]\(22) => \ramloop[5].ram.r_n_9\,
      \douta[124]\(21) => \ramloop[5].ram.r_n_10\,
      \douta[124]\(20) => \ramloop[5].ram.r_n_11\,
      \douta[124]\(19) => \ramloop[5].ram.r_n_12\,
      \douta[124]\(18) => \ramloop[5].ram.r_n_13\,
      \douta[124]\(17) => \ramloop[5].ram.r_n_14\,
      \douta[124]\(16) => \ramloop[5].ram.r_n_15\,
      \douta[124]\(15) => \ramloop[5].ram.r_n_16\,
      \douta[124]\(14) => \ramloop[5].ram.r_n_17\,
      \douta[124]\(13) => \ramloop[5].ram.r_n_18\,
      \douta[124]\(12) => \ramloop[5].ram.r_n_19\,
      \douta[124]\(11) => \ramloop[5].ram.r_n_20\,
      \douta[124]\(10) => \ramloop[5].ram.r_n_21\,
      \douta[124]\(9) => \ramloop[5].ram.r_n_22\,
      \douta[124]\(8) => \ramloop[5].ram.r_n_23\,
      \douta[124]\(7) => \ramloop[5].ram.r_n_24\,
      \douta[124]\(6) => \ramloop[5].ram.r_n_25\,
      \douta[124]\(5) => \ramloop[5].ram.r_n_26\,
      \douta[124]\(4) => \ramloop[5].ram.r_n_27\,
      \douta[124]\(3) => \ramloop[5].ram.r_n_28\,
      \douta[124]\(2) => \ramloop[5].ram.r_n_29\,
      \douta[124]\(1) => \ramloop[5].ram.r_n_30\,
      \douta[124]\(0) => \ramloop[5].ram.r_n_31\,
      \douta[124]_0\(31) => \ramloop[4].ram.r_n_0\,
      \douta[124]_0\(30) => \ramloop[4].ram.r_n_1\,
      \douta[124]_0\(29) => \ramloop[4].ram.r_n_2\,
      \douta[124]_0\(28) => \ramloop[4].ram.r_n_3\,
      \douta[124]_0\(27) => \ramloop[4].ram.r_n_4\,
      \douta[124]_0\(26) => \ramloop[4].ram.r_n_5\,
      \douta[124]_0\(25) => \ramloop[4].ram.r_n_6\,
      \douta[124]_0\(24) => \ramloop[4].ram.r_n_7\,
      \douta[124]_0\(23) => \ramloop[4].ram.r_n_8\,
      \douta[124]_0\(22) => \ramloop[4].ram.r_n_9\,
      \douta[124]_0\(21) => \ramloop[4].ram.r_n_10\,
      \douta[124]_0\(20) => \ramloop[4].ram.r_n_11\,
      \douta[124]_0\(19) => \ramloop[4].ram.r_n_12\,
      \douta[124]_0\(18) => \ramloop[4].ram.r_n_13\,
      \douta[124]_0\(17) => \ramloop[4].ram.r_n_14\,
      \douta[124]_0\(16) => \ramloop[4].ram.r_n_15\,
      \douta[124]_0\(15) => \ramloop[4].ram.r_n_16\,
      \douta[124]_0\(14) => \ramloop[4].ram.r_n_17\,
      \douta[124]_0\(13) => \ramloop[4].ram.r_n_18\,
      \douta[124]_0\(12) => \ramloop[4].ram.r_n_19\,
      \douta[124]_0\(11) => \ramloop[4].ram.r_n_20\,
      \douta[124]_0\(10) => \ramloop[4].ram.r_n_21\,
      \douta[124]_0\(9) => \ramloop[4].ram.r_n_22\,
      \douta[124]_0\(8) => \ramloop[4].ram.r_n_23\,
      \douta[124]_0\(7) => \ramloop[4].ram.r_n_24\,
      \douta[124]_0\(6) => \ramloop[4].ram.r_n_25\,
      \douta[124]_0\(5) => \ramloop[4].ram.r_n_26\,
      \douta[124]_0\(4) => \ramloop[4].ram.r_n_27\,
      \douta[124]_0\(3) => \ramloop[4].ram.r_n_28\,
      \douta[124]_0\(2) => \ramloop[4].ram.r_n_29\,
      \douta[124]_0\(1) => \ramloop[4].ram.r_n_30\,
      \douta[124]_0\(0) => \ramloop[4].ram.r_n_31\,
      \douta[125]\(3) => \ramloop[5].ram.r_n_64\,
      \douta[125]\(2) => \ramloop[5].ram.r_n_65\,
      \douta[125]\(1) => \ramloop[5].ram.r_n_66\,
      \douta[125]\(0) => \ramloop[5].ram.r_n_67\,
      \douta[125]_0\(3) => \ramloop[4].ram.r_n_32\,
      \douta[125]_0\(2) => \ramloop[4].ram.r_n_33\,
      \douta[125]_0\(1) => \ramloop[4].ram.r_n_34\,
      \douta[125]_0\(0) => \ramloop[4].ram.r_n_35\,
      \douta[160]\(31) => \ramloop[5].ram.r_n_32\,
      \douta[160]\(30) => \ramloop[5].ram.r_n_33\,
      \douta[160]\(29) => \ramloop[5].ram.r_n_34\,
      \douta[160]\(28) => \ramloop[5].ram.r_n_35\,
      \douta[160]\(27) => \ramloop[5].ram.r_n_36\,
      \douta[160]\(26) => \ramloop[5].ram.r_n_37\,
      \douta[160]\(25) => \ramloop[5].ram.r_n_38\,
      \douta[160]\(24) => \ramloop[5].ram.r_n_39\,
      \douta[160]\(23) => \ramloop[5].ram.r_n_40\,
      \douta[160]\(22) => \ramloop[5].ram.r_n_41\,
      \douta[160]\(21) => \ramloop[5].ram.r_n_42\,
      \douta[160]\(20) => \ramloop[5].ram.r_n_43\,
      \douta[160]\(19) => \ramloop[5].ram.r_n_44\,
      \douta[160]\(18) => \ramloop[5].ram.r_n_45\,
      \douta[160]\(17) => \ramloop[5].ram.r_n_46\,
      \douta[160]\(16) => \ramloop[5].ram.r_n_47\,
      \douta[160]\(15) => \ramloop[5].ram.r_n_48\,
      \douta[160]\(14) => \ramloop[5].ram.r_n_49\,
      \douta[160]\(13) => \ramloop[5].ram.r_n_50\,
      \douta[160]\(12) => \ramloop[5].ram.r_n_51\,
      \douta[160]\(11) => \ramloop[5].ram.r_n_52\,
      \douta[160]\(10) => \ramloop[5].ram.r_n_53\,
      \douta[160]\(9) => \ramloop[5].ram.r_n_54\,
      \douta[160]\(8) => \ramloop[5].ram.r_n_55\,
      \douta[160]\(7) => \ramloop[5].ram.r_n_56\,
      \douta[160]\(6) => \ramloop[5].ram.r_n_57\,
      \douta[160]\(5) => \ramloop[5].ram.r_n_58\,
      \douta[160]\(4) => \ramloop[5].ram.r_n_59\,
      \douta[160]\(3) => \ramloop[5].ram.r_n_60\,
      \douta[160]\(2) => \ramloop[5].ram.r_n_61\,
      \douta[160]\(1) => \ramloop[5].ram.r_n_62\,
      \douta[160]\(0) => \ramloop[5].ram.r_n_63\,
      \douta[160]_0\(31) => \ramloop[6].ram.r_n_0\,
      \douta[160]_0\(30) => \ramloop[6].ram.r_n_1\,
      \douta[160]_0\(29) => \ramloop[6].ram.r_n_2\,
      \douta[160]_0\(28) => \ramloop[6].ram.r_n_3\,
      \douta[160]_0\(27) => \ramloop[6].ram.r_n_4\,
      \douta[160]_0\(26) => \ramloop[6].ram.r_n_5\,
      \douta[160]_0\(25) => \ramloop[6].ram.r_n_6\,
      \douta[160]_0\(24) => \ramloop[6].ram.r_n_7\,
      \douta[160]_0\(23) => \ramloop[6].ram.r_n_8\,
      \douta[160]_0\(22) => \ramloop[6].ram.r_n_9\,
      \douta[160]_0\(21) => \ramloop[6].ram.r_n_10\,
      \douta[160]_0\(20) => \ramloop[6].ram.r_n_11\,
      \douta[160]_0\(19) => \ramloop[6].ram.r_n_12\,
      \douta[160]_0\(18) => \ramloop[6].ram.r_n_13\,
      \douta[160]_0\(17) => \ramloop[6].ram.r_n_14\,
      \douta[160]_0\(16) => \ramloop[6].ram.r_n_15\,
      \douta[160]_0\(15) => \ramloop[6].ram.r_n_16\,
      \douta[160]_0\(14) => \ramloop[6].ram.r_n_17\,
      \douta[160]_0\(13) => \ramloop[6].ram.r_n_18\,
      \douta[160]_0\(12) => \ramloop[6].ram.r_n_19\,
      \douta[160]_0\(11) => \ramloop[6].ram.r_n_20\,
      \douta[160]_0\(10) => \ramloop[6].ram.r_n_21\,
      \douta[160]_0\(9) => \ramloop[6].ram.r_n_22\,
      \douta[160]_0\(8) => \ramloop[6].ram.r_n_23\,
      \douta[160]_0\(7) => \ramloop[6].ram.r_n_24\,
      \douta[160]_0\(6) => \ramloop[6].ram.r_n_25\,
      \douta[160]_0\(5) => \ramloop[6].ram.r_n_26\,
      \douta[160]_0\(4) => \ramloop[6].ram.r_n_27\,
      \douta[160]_0\(3) => \ramloop[6].ram.r_n_28\,
      \douta[160]_0\(2) => \ramloop[6].ram.r_n_29\,
      \douta[160]_0\(1) => \ramloop[6].ram.r_n_30\,
      \douta[160]_0\(0) => \ramloop[6].ram.r_n_31\,
      \douta[161]\(3) => \ramloop[5].ram.r_n_68\,
      \douta[161]\(2) => \ramloop[5].ram.r_n_69\,
      \douta[161]\(1) => \ramloop[5].ram.r_n_70\,
      \douta[161]\(0) => \ramloop[5].ram.r_n_71\,
      \douta[161]_0\(3) => \ramloop[6].ram.r_n_32\,
      \douta[161]_0\(2) => \ramloop[6].ram.r_n_33\,
      \douta[161]_0\(1) => \ramloop[6].ram.r_n_34\,
      \douta[161]_0\(0) => \ramloop[6].ram.r_n_35\,
      \douta[196]\(31) => \ramloop[8].ram.r_n_0\,
      \douta[196]\(30) => \ramloop[8].ram.r_n_1\,
      \douta[196]\(29) => \ramloop[8].ram.r_n_2\,
      \douta[196]\(28) => \ramloop[8].ram.r_n_3\,
      \douta[196]\(27) => \ramloop[8].ram.r_n_4\,
      \douta[196]\(26) => \ramloop[8].ram.r_n_5\,
      \douta[196]\(25) => \ramloop[8].ram.r_n_6\,
      \douta[196]\(24) => \ramloop[8].ram.r_n_7\,
      \douta[196]\(23) => \ramloop[8].ram.r_n_8\,
      \douta[196]\(22) => \ramloop[8].ram.r_n_9\,
      \douta[196]\(21) => \ramloop[8].ram.r_n_10\,
      \douta[196]\(20) => \ramloop[8].ram.r_n_11\,
      \douta[196]\(19) => \ramloop[8].ram.r_n_12\,
      \douta[196]\(18) => \ramloop[8].ram.r_n_13\,
      \douta[196]\(17) => \ramloop[8].ram.r_n_14\,
      \douta[196]\(16) => \ramloop[8].ram.r_n_15\,
      \douta[196]\(15) => \ramloop[8].ram.r_n_16\,
      \douta[196]\(14) => \ramloop[8].ram.r_n_17\,
      \douta[196]\(13) => \ramloop[8].ram.r_n_18\,
      \douta[196]\(12) => \ramloop[8].ram.r_n_19\,
      \douta[196]\(11) => \ramloop[8].ram.r_n_20\,
      \douta[196]\(10) => \ramloop[8].ram.r_n_21\,
      \douta[196]\(9) => \ramloop[8].ram.r_n_22\,
      \douta[196]\(8) => \ramloop[8].ram.r_n_23\,
      \douta[196]\(7) => \ramloop[8].ram.r_n_24\,
      \douta[196]\(6) => \ramloop[8].ram.r_n_25\,
      \douta[196]\(5) => \ramloop[8].ram.r_n_26\,
      \douta[196]\(4) => \ramloop[8].ram.r_n_27\,
      \douta[196]\(3) => \ramloop[8].ram.r_n_28\,
      \douta[196]\(2) => \ramloop[8].ram.r_n_29\,
      \douta[196]\(1) => \ramloop[8].ram.r_n_30\,
      \douta[196]\(0) => \ramloop[8].ram.r_n_31\,
      \douta[196]_0\(31) => \ramloop[7].ram.r_n_0\,
      \douta[196]_0\(30) => \ramloop[7].ram.r_n_1\,
      \douta[196]_0\(29) => \ramloop[7].ram.r_n_2\,
      \douta[196]_0\(28) => \ramloop[7].ram.r_n_3\,
      \douta[196]_0\(27) => \ramloop[7].ram.r_n_4\,
      \douta[196]_0\(26) => \ramloop[7].ram.r_n_5\,
      \douta[196]_0\(25) => \ramloop[7].ram.r_n_6\,
      \douta[196]_0\(24) => \ramloop[7].ram.r_n_7\,
      \douta[196]_0\(23) => \ramloop[7].ram.r_n_8\,
      \douta[196]_0\(22) => \ramloop[7].ram.r_n_9\,
      \douta[196]_0\(21) => \ramloop[7].ram.r_n_10\,
      \douta[196]_0\(20) => \ramloop[7].ram.r_n_11\,
      \douta[196]_0\(19) => \ramloop[7].ram.r_n_12\,
      \douta[196]_0\(18) => \ramloop[7].ram.r_n_13\,
      \douta[196]_0\(17) => \ramloop[7].ram.r_n_14\,
      \douta[196]_0\(16) => \ramloop[7].ram.r_n_15\,
      \douta[196]_0\(15) => \ramloop[7].ram.r_n_16\,
      \douta[196]_0\(14) => \ramloop[7].ram.r_n_17\,
      \douta[196]_0\(13) => \ramloop[7].ram.r_n_18\,
      \douta[196]_0\(12) => \ramloop[7].ram.r_n_19\,
      \douta[196]_0\(11) => \ramloop[7].ram.r_n_20\,
      \douta[196]_0\(10) => \ramloop[7].ram.r_n_21\,
      \douta[196]_0\(9) => \ramloop[7].ram.r_n_22\,
      \douta[196]_0\(8) => \ramloop[7].ram.r_n_23\,
      \douta[196]_0\(7) => \ramloop[7].ram.r_n_24\,
      \douta[196]_0\(6) => \ramloop[7].ram.r_n_25\,
      \douta[196]_0\(5) => \ramloop[7].ram.r_n_26\,
      \douta[196]_0\(4) => \ramloop[7].ram.r_n_27\,
      \douta[196]_0\(3) => \ramloop[7].ram.r_n_28\,
      \douta[196]_0\(2) => \ramloop[7].ram.r_n_29\,
      \douta[196]_0\(1) => \ramloop[7].ram.r_n_30\,
      \douta[196]_0\(0) => \ramloop[7].ram.r_n_31\,
      \douta[197]\(3) => \ramloop[8].ram.r_n_64\,
      \douta[197]\(2) => \ramloop[8].ram.r_n_65\,
      \douta[197]\(1) => \ramloop[8].ram.r_n_66\,
      \douta[197]\(0) => \ramloop[8].ram.r_n_67\,
      \douta[197]_0\(3) => \ramloop[7].ram.r_n_32\,
      \douta[197]_0\(2) => \ramloop[7].ram.r_n_33\,
      \douta[197]_0\(1) => \ramloop[7].ram.r_n_34\,
      \douta[197]_0\(0) => \ramloop[7].ram.r_n_35\,
      \douta[232]\(31) => \ramloop[8].ram.r_n_32\,
      \douta[232]\(30) => \ramloop[8].ram.r_n_33\,
      \douta[232]\(29) => \ramloop[8].ram.r_n_34\,
      \douta[232]\(28) => \ramloop[8].ram.r_n_35\,
      \douta[232]\(27) => \ramloop[8].ram.r_n_36\,
      \douta[232]\(26) => \ramloop[8].ram.r_n_37\,
      \douta[232]\(25) => \ramloop[8].ram.r_n_38\,
      \douta[232]\(24) => \ramloop[8].ram.r_n_39\,
      \douta[232]\(23) => \ramloop[8].ram.r_n_40\,
      \douta[232]\(22) => \ramloop[8].ram.r_n_41\,
      \douta[232]\(21) => \ramloop[8].ram.r_n_42\,
      \douta[232]\(20) => \ramloop[8].ram.r_n_43\,
      \douta[232]\(19) => \ramloop[8].ram.r_n_44\,
      \douta[232]\(18) => \ramloop[8].ram.r_n_45\,
      \douta[232]\(17) => \ramloop[8].ram.r_n_46\,
      \douta[232]\(16) => \ramloop[8].ram.r_n_47\,
      \douta[232]\(15) => \ramloop[8].ram.r_n_48\,
      \douta[232]\(14) => \ramloop[8].ram.r_n_49\,
      \douta[232]\(13) => \ramloop[8].ram.r_n_50\,
      \douta[232]\(12) => \ramloop[8].ram.r_n_51\,
      \douta[232]\(11) => \ramloop[8].ram.r_n_52\,
      \douta[232]\(10) => \ramloop[8].ram.r_n_53\,
      \douta[232]\(9) => \ramloop[8].ram.r_n_54\,
      \douta[232]\(8) => \ramloop[8].ram.r_n_55\,
      \douta[232]\(7) => \ramloop[8].ram.r_n_56\,
      \douta[232]\(6) => \ramloop[8].ram.r_n_57\,
      \douta[232]\(5) => \ramloop[8].ram.r_n_58\,
      \douta[232]\(4) => \ramloop[8].ram.r_n_59\,
      \douta[232]\(3) => \ramloop[8].ram.r_n_60\,
      \douta[232]\(2) => \ramloop[8].ram.r_n_61\,
      \douta[232]\(1) => \ramloop[8].ram.r_n_62\,
      \douta[232]\(0) => \ramloop[8].ram.r_n_63\,
      \douta[232]_0\(31) => \ramloop[9].ram.r_n_0\,
      \douta[232]_0\(30) => \ramloop[9].ram.r_n_1\,
      \douta[232]_0\(29) => \ramloop[9].ram.r_n_2\,
      \douta[232]_0\(28) => \ramloop[9].ram.r_n_3\,
      \douta[232]_0\(27) => \ramloop[9].ram.r_n_4\,
      \douta[232]_0\(26) => \ramloop[9].ram.r_n_5\,
      \douta[232]_0\(25) => \ramloop[9].ram.r_n_6\,
      \douta[232]_0\(24) => \ramloop[9].ram.r_n_7\,
      \douta[232]_0\(23) => \ramloop[9].ram.r_n_8\,
      \douta[232]_0\(22) => \ramloop[9].ram.r_n_9\,
      \douta[232]_0\(21) => \ramloop[9].ram.r_n_10\,
      \douta[232]_0\(20) => \ramloop[9].ram.r_n_11\,
      \douta[232]_0\(19) => \ramloop[9].ram.r_n_12\,
      \douta[232]_0\(18) => \ramloop[9].ram.r_n_13\,
      \douta[232]_0\(17) => \ramloop[9].ram.r_n_14\,
      \douta[232]_0\(16) => \ramloop[9].ram.r_n_15\,
      \douta[232]_0\(15) => \ramloop[9].ram.r_n_16\,
      \douta[232]_0\(14) => \ramloop[9].ram.r_n_17\,
      \douta[232]_0\(13) => \ramloop[9].ram.r_n_18\,
      \douta[232]_0\(12) => \ramloop[9].ram.r_n_19\,
      \douta[232]_0\(11) => \ramloop[9].ram.r_n_20\,
      \douta[232]_0\(10) => \ramloop[9].ram.r_n_21\,
      \douta[232]_0\(9) => \ramloop[9].ram.r_n_22\,
      \douta[232]_0\(8) => \ramloop[9].ram.r_n_23\,
      \douta[232]_0\(7) => \ramloop[9].ram.r_n_24\,
      \douta[232]_0\(6) => \ramloop[9].ram.r_n_25\,
      \douta[232]_0\(5) => \ramloop[9].ram.r_n_26\,
      \douta[232]_0\(4) => \ramloop[9].ram.r_n_27\,
      \douta[232]_0\(3) => \ramloop[9].ram.r_n_28\,
      \douta[232]_0\(2) => \ramloop[9].ram.r_n_29\,
      \douta[232]_0\(1) => \ramloop[9].ram.r_n_30\,
      \douta[232]_0\(0) => \ramloop[9].ram.r_n_31\,
      \douta[233]\(3) => \ramloop[8].ram.r_n_68\,
      \douta[233]\(2) => \ramloop[8].ram.r_n_69\,
      \douta[233]\(1) => \ramloop[8].ram.r_n_70\,
      \douta[233]\(0) => \ramloop[8].ram.r_n_71\,
      \douta[233]_0\(3) => \ramloop[9].ram.r_n_32\,
      \douta[233]_0\(2) => \ramloop[9].ram.r_n_33\,
      \douta[233]_0\(1) => \ramloop[9].ram.r_n_34\,
      \douta[233]_0\(0) => \ramloop[9].ram.r_n_35\,
      \douta[268]\(31) => \ramloop[11].ram.r_n_0\,
      \douta[268]\(30) => \ramloop[11].ram.r_n_1\,
      \douta[268]\(29) => \ramloop[11].ram.r_n_2\,
      \douta[268]\(28) => \ramloop[11].ram.r_n_3\,
      \douta[268]\(27) => \ramloop[11].ram.r_n_4\,
      \douta[268]\(26) => \ramloop[11].ram.r_n_5\,
      \douta[268]\(25) => \ramloop[11].ram.r_n_6\,
      \douta[268]\(24) => \ramloop[11].ram.r_n_7\,
      \douta[268]\(23) => \ramloop[11].ram.r_n_8\,
      \douta[268]\(22) => \ramloop[11].ram.r_n_9\,
      \douta[268]\(21) => \ramloop[11].ram.r_n_10\,
      \douta[268]\(20) => \ramloop[11].ram.r_n_11\,
      \douta[268]\(19) => \ramloop[11].ram.r_n_12\,
      \douta[268]\(18) => \ramloop[11].ram.r_n_13\,
      \douta[268]\(17) => \ramloop[11].ram.r_n_14\,
      \douta[268]\(16) => \ramloop[11].ram.r_n_15\,
      \douta[268]\(15) => \ramloop[11].ram.r_n_16\,
      \douta[268]\(14) => \ramloop[11].ram.r_n_17\,
      \douta[268]\(13) => \ramloop[11].ram.r_n_18\,
      \douta[268]\(12) => \ramloop[11].ram.r_n_19\,
      \douta[268]\(11) => \ramloop[11].ram.r_n_20\,
      \douta[268]\(10) => \ramloop[11].ram.r_n_21\,
      \douta[268]\(9) => \ramloop[11].ram.r_n_22\,
      \douta[268]\(8) => \ramloop[11].ram.r_n_23\,
      \douta[268]\(7) => \ramloop[11].ram.r_n_24\,
      \douta[268]\(6) => \ramloop[11].ram.r_n_25\,
      \douta[268]\(5) => \ramloop[11].ram.r_n_26\,
      \douta[268]\(4) => \ramloop[11].ram.r_n_27\,
      \douta[268]\(3) => \ramloop[11].ram.r_n_28\,
      \douta[268]\(2) => \ramloop[11].ram.r_n_29\,
      \douta[268]\(1) => \ramloop[11].ram.r_n_30\,
      \douta[268]\(0) => \ramloop[11].ram.r_n_31\,
      \douta[268]_0\(31) => \ramloop[10].ram.r_n_0\,
      \douta[268]_0\(30) => \ramloop[10].ram.r_n_1\,
      \douta[268]_0\(29) => \ramloop[10].ram.r_n_2\,
      \douta[268]_0\(28) => \ramloop[10].ram.r_n_3\,
      \douta[268]_0\(27) => \ramloop[10].ram.r_n_4\,
      \douta[268]_0\(26) => \ramloop[10].ram.r_n_5\,
      \douta[268]_0\(25) => \ramloop[10].ram.r_n_6\,
      \douta[268]_0\(24) => \ramloop[10].ram.r_n_7\,
      \douta[268]_0\(23) => \ramloop[10].ram.r_n_8\,
      \douta[268]_0\(22) => \ramloop[10].ram.r_n_9\,
      \douta[268]_0\(21) => \ramloop[10].ram.r_n_10\,
      \douta[268]_0\(20) => \ramloop[10].ram.r_n_11\,
      \douta[268]_0\(19) => \ramloop[10].ram.r_n_12\,
      \douta[268]_0\(18) => \ramloop[10].ram.r_n_13\,
      \douta[268]_0\(17) => \ramloop[10].ram.r_n_14\,
      \douta[268]_0\(16) => \ramloop[10].ram.r_n_15\,
      \douta[268]_0\(15) => \ramloop[10].ram.r_n_16\,
      \douta[268]_0\(14) => \ramloop[10].ram.r_n_17\,
      \douta[268]_0\(13) => \ramloop[10].ram.r_n_18\,
      \douta[268]_0\(12) => \ramloop[10].ram.r_n_19\,
      \douta[268]_0\(11) => \ramloop[10].ram.r_n_20\,
      \douta[268]_0\(10) => \ramloop[10].ram.r_n_21\,
      \douta[268]_0\(9) => \ramloop[10].ram.r_n_22\,
      \douta[268]_0\(8) => \ramloop[10].ram.r_n_23\,
      \douta[268]_0\(7) => \ramloop[10].ram.r_n_24\,
      \douta[268]_0\(6) => \ramloop[10].ram.r_n_25\,
      \douta[268]_0\(5) => \ramloop[10].ram.r_n_26\,
      \douta[268]_0\(4) => \ramloop[10].ram.r_n_27\,
      \douta[268]_0\(3) => \ramloop[10].ram.r_n_28\,
      \douta[268]_0\(2) => \ramloop[10].ram.r_n_29\,
      \douta[268]_0\(1) => \ramloop[10].ram.r_n_30\,
      \douta[268]_0\(0) => \ramloop[10].ram.r_n_31\,
      \douta[269]\(3) => \ramloop[11].ram.r_n_64\,
      \douta[269]\(2) => \ramloop[11].ram.r_n_65\,
      \douta[269]\(1) => \ramloop[11].ram.r_n_66\,
      \douta[269]\(0) => \ramloop[11].ram.r_n_67\,
      \douta[269]_0\(3) => \ramloop[10].ram.r_n_32\,
      \douta[269]_0\(2) => \ramloop[10].ram.r_n_33\,
      \douta[269]_0\(1) => \ramloop[10].ram.r_n_34\,
      \douta[269]_0\(0) => \ramloop[10].ram.r_n_35\,
      \douta[304]\(31) => \ramloop[11].ram.r_n_32\,
      \douta[304]\(30) => \ramloop[11].ram.r_n_33\,
      \douta[304]\(29) => \ramloop[11].ram.r_n_34\,
      \douta[304]\(28) => \ramloop[11].ram.r_n_35\,
      \douta[304]\(27) => \ramloop[11].ram.r_n_36\,
      \douta[304]\(26) => \ramloop[11].ram.r_n_37\,
      \douta[304]\(25) => \ramloop[11].ram.r_n_38\,
      \douta[304]\(24) => \ramloop[11].ram.r_n_39\,
      \douta[304]\(23) => \ramloop[11].ram.r_n_40\,
      \douta[304]\(22) => \ramloop[11].ram.r_n_41\,
      \douta[304]\(21) => \ramloop[11].ram.r_n_42\,
      \douta[304]\(20) => \ramloop[11].ram.r_n_43\,
      \douta[304]\(19) => \ramloop[11].ram.r_n_44\,
      \douta[304]\(18) => \ramloop[11].ram.r_n_45\,
      \douta[304]\(17) => \ramloop[11].ram.r_n_46\,
      \douta[304]\(16) => \ramloop[11].ram.r_n_47\,
      \douta[304]\(15) => \ramloop[11].ram.r_n_48\,
      \douta[304]\(14) => \ramloop[11].ram.r_n_49\,
      \douta[304]\(13) => \ramloop[11].ram.r_n_50\,
      \douta[304]\(12) => \ramloop[11].ram.r_n_51\,
      \douta[304]\(11) => \ramloop[11].ram.r_n_52\,
      \douta[304]\(10) => \ramloop[11].ram.r_n_53\,
      \douta[304]\(9) => \ramloop[11].ram.r_n_54\,
      \douta[304]\(8) => \ramloop[11].ram.r_n_55\,
      \douta[304]\(7) => \ramloop[11].ram.r_n_56\,
      \douta[304]\(6) => \ramloop[11].ram.r_n_57\,
      \douta[304]\(5) => \ramloop[11].ram.r_n_58\,
      \douta[304]\(4) => \ramloop[11].ram.r_n_59\,
      \douta[304]\(3) => \ramloop[11].ram.r_n_60\,
      \douta[304]\(2) => \ramloop[11].ram.r_n_61\,
      \douta[304]\(1) => \ramloop[11].ram.r_n_62\,
      \douta[304]\(0) => \ramloop[11].ram.r_n_63\,
      \douta[304]_0\(31) => \ramloop[12].ram.r_n_0\,
      \douta[304]_0\(30) => \ramloop[12].ram.r_n_1\,
      \douta[304]_0\(29) => \ramloop[12].ram.r_n_2\,
      \douta[304]_0\(28) => \ramloop[12].ram.r_n_3\,
      \douta[304]_0\(27) => \ramloop[12].ram.r_n_4\,
      \douta[304]_0\(26) => \ramloop[12].ram.r_n_5\,
      \douta[304]_0\(25) => \ramloop[12].ram.r_n_6\,
      \douta[304]_0\(24) => \ramloop[12].ram.r_n_7\,
      \douta[304]_0\(23) => \ramloop[12].ram.r_n_8\,
      \douta[304]_0\(22) => \ramloop[12].ram.r_n_9\,
      \douta[304]_0\(21) => \ramloop[12].ram.r_n_10\,
      \douta[304]_0\(20) => \ramloop[12].ram.r_n_11\,
      \douta[304]_0\(19) => \ramloop[12].ram.r_n_12\,
      \douta[304]_0\(18) => \ramloop[12].ram.r_n_13\,
      \douta[304]_0\(17) => \ramloop[12].ram.r_n_14\,
      \douta[304]_0\(16) => \ramloop[12].ram.r_n_15\,
      \douta[304]_0\(15) => \ramloop[12].ram.r_n_16\,
      \douta[304]_0\(14) => \ramloop[12].ram.r_n_17\,
      \douta[304]_0\(13) => \ramloop[12].ram.r_n_18\,
      \douta[304]_0\(12) => \ramloop[12].ram.r_n_19\,
      \douta[304]_0\(11) => \ramloop[12].ram.r_n_20\,
      \douta[304]_0\(10) => \ramloop[12].ram.r_n_21\,
      \douta[304]_0\(9) => \ramloop[12].ram.r_n_22\,
      \douta[304]_0\(8) => \ramloop[12].ram.r_n_23\,
      \douta[304]_0\(7) => \ramloop[12].ram.r_n_24\,
      \douta[304]_0\(6) => \ramloop[12].ram.r_n_25\,
      \douta[304]_0\(5) => \ramloop[12].ram.r_n_26\,
      \douta[304]_0\(4) => \ramloop[12].ram.r_n_27\,
      \douta[304]_0\(3) => \ramloop[12].ram.r_n_28\,
      \douta[304]_0\(2) => \ramloop[12].ram.r_n_29\,
      \douta[304]_0\(1) => \ramloop[12].ram.r_n_30\,
      \douta[304]_0\(0) => \ramloop[12].ram.r_n_31\,
      \douta[305]\(3) => \ramloop[11].ram.r_n_68\,
      \douta[305]\(2) => \ramloop[11].ram.r_n_69\,
      \douta[305]\(1) => \ramloop[11].ram.r_n_70\,
      \douta[305]\(0) => \ramloop[11].ram.r_n_71\,
      \douta[305]_0\(3) => \ramloop[12].ram.r_n_32\,
      \douta[305]_0\(2) => \ramloop[12].ram.r_n_33\,
      \douta[305]_0\(1) => \ramloop[12].ram.r_n_34\,
      \douta[305]_0\(0) => \ramloop[12].ram.r_n_35\,
      \douta[340]\(31) => \ramloop[14].ram.r_n_0\,
      \douta[340]\(30) => \ramloop[14].ram.r_n_1\,
      \douta[340]\(29) => \ramloop[14].ram.r_n_2\,
      \douta[340]\(28) => \ramloop[14].ram.r_n_3\,
      \douta[340]\(27) => \ramloop[14].ram.r_n_4\,
      \douta[340]\(26) => \ramloop[14].ram.r_n_5\,
      \douta[340]\(25) => \ramloop[14].ram.r_n_6\,
      \douta[340]\(24) => \ramloop[14].ram.r_n_7\,
      \douta[340]\(23) => \ramloop[14].ram.r_n_8\,
      \douta[340]\(22) => \ramloop[14].ram.r_n_9\,
      \douta[340]\(21) => \ramloop[14].ram.r_n_10\,
      \douta[340]\(20) => \ramloop[14].ram.r_n_11\,
      \douta[340]\(19) => \ramloop[14].ram.r_n_12\,
      \douta[340]\(18) => \ramloop[14].ram.r_n_13\,
      \douta[340]\(17) => \ramloop[14].ram.r_n_14\,
      \douta[340]\(16) => \ramloop[14].ram.r_n_15\,
      \douta[340]\(15) => \ramloop[14].ram.r_n_16\,
      \douta[340]\(14) => \ramloop[14].ram.r_n_17\,
      \douta[340]\(13) => \ramloop[14].ram.r_n_18\,
      \douta[340]\(12) => \ramloop[14].ram.r_n_19\,
      \douta[340]\(11) => \ramloop[14].ram.r_n_20\,
      \douta[340]\(10) => \ramloop[14].ram.r_n_21\,
      \douta[340]\(9) => \ramloop[14].ram.r_n_22\,
      \douta[340]\(8) => \ramloop[14].ram.r_n_23\,
      \douta[340]\(7) => \ramloop[14].ram.r_n_24\,
      \douta[340]\(6) => \ramloop[14].ram.r_n_25\,
      \douta[340]\(5) => \ramloop[14].ram.r_n_26\,
      \douta[340]\(4) => \ramloop[14].ram.r_n_27\,
      \douta[340]\(3) => \ramloop[14].ram.r_n_28\,
      \douta[340]\(2) => \ramloop[14].ram.r_n_29\,
      \douta[340]\(1) => \ramloop[14].ram.r_n_30\,
      \douta[340]\(0) => \ramloop[14].ram.r_n_31\,
      \douta[340]_0\(31) => \ramloop[13].ram.r_n_0\,
      \douta[340]_0\(30) => \ramloop[13].ram.r_n_1\,
      \douta[340]_0\(29) => \ramloop[13].ram.r_n_2\,
      \douta[340]_0\(28) => \ramloop[13].ram.r_n_3\,
      \douta[340]_0\(27) => \ramloop[13].ram.r_n_4\,
      \douta[340]_0\(26) => \ramloop[13].ram.r_n_5\,
      \douta[340]_0\(25) => \ramloop[13].ram.r_n_6\,
      \douta[340]_0\(24) => \ramloop[13].ram.r_n_7\,
      \douta[340]_0\(23) => \ramloop[13].ram.r_n_8\,
      \douta[340]_0\(22) => \ramloop[13].ram.r_n_9\,
      \douta[340]_0\(21) => \ramloop[13].ram.r_n_10\,
      \douta[340]_0\(20) => \ramloop[13].ram.r_n_11\,
      \douta[340]_0\(19) => \ramloop[13].ram.r_n_12\,
      \douta[340]_0\(18) => \ramloop[13].ram.r_n_13\,
      \douta[340]_0\(17) => \ramloop[13].ram.r_n_14\,
      \douta[340]_0\(16) => \ramloop[13].ram.r_n_15\,
      \douta[340]_0\(15) => \ramloop[13].ram.r_n_16\,
      \douta[340]_0\(14) => \ramloop[13].ram.r_n_17\,
      \douta[340]_0\(13) => \ramloop[13].ram.r_n_18\,
      \douta[340]_0\(12) => \ramloop[13].ram.r_n_19\,
      \douta[340]_0\(11) => \ramloop[13].ram.r_n_20\,
      \douta[340]_0\(10) => \ramloop[13].ram.r_n_21\,
      \douta[340]_0\(9) => \ramloop[13].ram.r_n_22\,
      \douta[340]_0\(8) => \ramloop[13].ram.r_n_23\,
      \douta[340]_0\(7) => \ramloop[13].ram.r_n_24\,
      \douta[340]_0\(6) => \ramloop[13].ram.r_n_25\,
      \douta[340]_0\(5) => \ramloop[13].ram.r_n_26\,
      \douta[340]_0\(4) => \ramloop[13].ram.r_n_27\,
      \douta[340]_0\(3) => \ramloop[13].ram.r_n_28\,
      \douta[340]_0\(2) => \ramloop[13].ram.r_n_29\,
      \douta[340]_0\(1) => \ramloop[13].ram.r_n_30\,
      \douta[340]_0\(0) => \ramloop[13].ram.r_n_31\,
      \douta[341]\(3) => \ramloop[14].ram.r_n_64\,
      \douta[341]\(2) => \ramloop[14].ram.r_n_65\,
      \douta[341]\(1) => \ramloop[14].ram.r_n_66\,
      \douta[341]\(0) => \ramloop[14].ram.r_n_67\,
      \douta[341]_0\(3) => \ramloop[13].ram.r_n_32\,
      \douta[341]_0\(2) => \ramloop[13].ram.r_n_33\,
      \douta[341]_0\(1) => \ramloop[13].ram.r_n_34\,
      \douta[341]_0\(0) => \ramloop[13].ram.r_n_35\,
      \douta[376]\(31) => \ramloop[14].ram.r_n_32\,
      \douta[376]\(30) => \ramloop[14].ram.r_n_33\,
      \douta[376]\(29) => \ramloop[14].ram.r_n_34\,
      \douta[376]\(28) => \ramloop[14].ram.r_n_35\,
      \douta[376]\(27) => \ramloop[14].ram.r_n_36\,
      \douta[376]\(26) => \ramloop[14].ram.r_n_37\,
      \douta[376]\(25) => \ramloop[14].ram.r_n_38\,
      \douta[376]\(24) => \ramloop[14].ram.r_n_39\,
      \douta[376]\(23) => \ramloop[14].ram.r_n_40\,
      \douta[376]\(22) => \ramloop[14].ram.r_n_41\,
      \douta[376]\(21) => \ramloop[14].ram.r_n_42\,
      \douta[376]\(20) => \ramloop[14].ram.r_n_43\,
      \douta[376]\(19) => \ramloop[14].ram.r_n_44\,
      \douta[376]\(18) => \ramloop[14].ram.r_n_45\,
      \douta[376]\(17) => \ramloop[14].ram.r_n_46\,
      \douta[376]\(16) => \ramloop[14].ram.r_n_47\,
      \douta[376]\(15) => \ramloop[14].ram.r_n_48\,
      \douta[376]\(14) => \ramloop[14].ram.r_n_49\,
      \douta[376]\(13) => \ramloop[14].ram.r_n_50\,
      \douta[376]\(12) => \ramloop[14].ram.r_n_51\,
      \douta[376]\(11) => \ramloop[14].ram.r_n_52\,
      \douta[376]\(10) => \ramloop[14].ram.r_n_53\,
      \douta[376]\(9) => \ramloop[14].ram.r_n_54\,
      \douta[376]\(8) => \ramloop[14].ram.r_n_55\,
      \douta[376]\(7) => \ramloop[14].ram.r_n_56\,
      \douta[376]\(6) => \ramloop[14].ram.r_n_57\,
      \douta[376]\(5) => \ramloop[14].ram.r_n_58\,
      \douta[376]\(4) => \ramloop[14].ram.r_n_59\,
      \douta[376]\(3) => \ramloop[14].ram.r_n_60\,
      \douta[376]\(2) => \ramloop[14].ram.r_n_61\,
      \douta[376]\(1) => \ramloop[14].ram.r_n_62\,
      \douta[376]\(0) => \ramloop[14].ram.r_n_63\,
      \douta[376]_0\(31) => \ramloop[15].ram.r_n_0\,
      \douta[376]_0\(30) => \ramloop[15].ram.r_n_1\,
      \douta[376]_0\(29) => \ramloop[15].ram.r_n_2\,
      \douta[376]_0\(28) => \ramloop[15].ram.r_n_3\,
      \douta[376]_0\(27) => \ramloop[15].ram.r_n_4\,
      \douta[376]_0\(26) => \ramloop[15].ram.r_n_5\,
      \douta[376]_0\(25) => \ramloop[15].ram.r_n_6\,
      \douta[376]_0\(24) => \ramloop[15].ram.r_n_7\,
      \douta[376]_0\(23) => \ramloop[15].ram.r_n_8\,
      \douta[376]_0\(22) => \ramloop[15].ram.r_n_9\,
      \douta[376]_0\(21) => \ramloop[15].ram.r_n_10\,
      \douta[376]_0\(20) => \ramloop[15].ram.r_n_11\,
      \douta[376]_0\(19) => \ramloop[15].ram.r_n_12\,
      \douta[376]_0\(18) => \ramloop[15].ram.r_n_13\,
      \douta[376]_0\(17) => \ramloop[15].ram.r_n_14\,
      \douta[376]_0\(16) => \ramloop[15].ram.r_n_15\,
      \douta[376]_0\(15) => \ramloop[15].ram.r_n_16\,
      \douta[376]_0\(14) => \ramloop[15].ram.r_n_17\,
      \douta[376]_0\(13) => \ramloop[15].ram.r_n_18\,
      \douta[376]_0\(12) => \ramloop[15].ram.r_n_19\,
      \douta[376]_0\(11) => \ramloop[15].ram.r_n_20\,
      \douta[376]_0\(10) => \ramloop[15].ram.r_n_21\,
      \douta[376]_0\(9) => \ramloop[15].ram.r_n_22\,
      \douta[376]_0\(8) => \ramloop[15].ram.r_n_23\,
      \douta[376]_0\(7) => \ramloop[15].ram.r_n_24\,
      \douta[376]_0\(6) => \ramloop[15].ram.r_n_25\,
      \douta[376]_0\(5) => \ramloop[15].ram.r_n_26\,
      \douta[376]_0\(4) => \ramloop[15].ram.r_n_27\,
      \douta[376]_0\(3) => \ramloop[15].ram.r_n_28\,
      \douta[376]_0\(2) => \ramloop[15].ram.r_n_29\,
      \douta[376]_0\(1) => \ramloop[15].ram.r_n_30\,
      \douta[376]_0\(0) => \ramloop[15].ram.r_n_31\,
      \douta[377]\(3) => \ramloop[14].ram.r_n_68\,
      \douta[377]\(2) => \ramloop[14].ram.r_n_69\,
      \douta[377]\(1) => \ramloop[14].ram.r_n_70\,
      \douta[377]\(0) => \ramloop[14].ram.r_n_71\,
      \douta[377]_0\(3) => \ramloop[15].ram.r_n_32\,
      \douta[377]_0\(2) => \ramloop[15].ram.r_n_33\,
      \douta[377]_0\(1) => \ramloop[15].ram.r_n_34\,
      \douta[377]_0\(0) => \ramloop[15].ram.r_n_35\,
      \douta[412]\(31) => \ramloop[17].ram.r_n_0\,
      \douta[412]\(30) => \ramloop[17].ram.r_n_1\,
      \douta[412]\(29) => \ramloop[17].ram.r_n_2\,
      \douta[412]\(28) => \ramloop[17].ram.r_n_3\,
      \douta[412]\(27) => \ramloop[17].ram.r_n_4\,
      \douta[412]\(26) => \ramloop[17].ram.r_n_5\,
      \douta[412]\(25) => \ramloop[17].ram.r_n_6\,
      \douta[412]\(24) => \ramloop[17].ram.r_n_7\,
      \douta[412]\(23) => \ramloop[17].ram.r_n_8\,
      \douta[412]\(22) => \ramloop[17].ram.r_n_9\,
      \douta[412]\(21) => \ramloop[17].ram.r_n_10\,
      \douta[412]\(20) => \ramloop[17].ram.r_n_11\,
      \douta[412]\(19) => \ramloop[17].ram.r_n_12\,
      \douta[412]\(18) => \ramloop[17].ram.r_n_13\,
      \douta[412]\(17) => \ramloop[17].ram.r_n_14\,
      \douta[412]\(16) => \ramloop[17].ram.r_n_15\,
      \douta[412]\(15) => \ramloop[17].ram.r_n_16\,
      \douta[412]\(14) => \ramloop[17].ram.r_n_17\,
      \douta[412]\(13) => \ramloop[17].ram.r_n_18\,
      \douta[412]\(12) => \ramloop[17].ram.r_n_19\,
      \douta[412]\(11) => \ramloop[17].ram.r_n_20\,
      \douta[412]\(10) => \ramloop[17].ram.r_n_21\,
      \douta[412]\(9) => \ramloop[17].ram.r_n_22\,
      \douta[412]\(8) => \ramloop[17].ram.r_n_23\,
      \douta[412]\(7) => \ramloop[17].ram.r_n_24\,
      \douta[412]\(6) => \ramloop[17].ram.r_n_25\,
      \douta[412]\(5) => \ramloop[17].ram.r_n_26\,
      \douta[412]\(4) => \ramloop[17].ram.r_n_27\,
      \douta[412]\(3) => \ramloop[17].ram.r_n_28\,
      \douta[412]\(2) => \ramloop[17].ram.r_n_29\,
      \douta[412]\(1) => \ramloop[17].ram.r_n_30\,
      \douta[412]\(0) => \ramloop[17].ram.r_n_31\,
      \douta[412]_0\(31) => \ramloop[16].ram.r_n_0\,
      \douta[412]_0\(30) => \ramloop[16].ram.r_n_1\,
      \douta[412]_0\(29) => \ramloop[16].ram.r_n_2\,
      \douta[412]_0\(28) => \ramloop[16].ram.r_n_3\,
      \douta[412]_0\(27) => \ramloop[16].ram.r_n_4\,
      \douta[412]_0\(26) => \ramloop[16].ram.r_n_5\,
      \douta[412]_0\(25) => \ramloop[16].ram.r_n_6\,
      \douta[412]_0\(24) => \ramloop[16].ram.r_n_7\,
      \douta[412]_0\(23) => \ramloop[16].ram.r_n_8\,
      \douta[412]_0\(22) => \ramloop[16].ram.r_n_9\,
      \douta[412]_0\(21) => \ramloop[16].ram.r_n_10\,
      \douta[412]_0\(20) => \ramloop[16].ram.r_n_11\,
      \douta[412]_0\(19) => \ramloop[16].ram.r_n_12\,
      \douta[412]_0\(18) => \ramloop[16].ram.r_n_13\,
      \douta[412]_0\(17) => \ramloop[16].ram.r_n_14\,
      \douta[412]_0\(16) => \ramloop[16].ram.r_n_15\,
      \douta[412]_0\(15) => \ramloop[16].ram.r_n_16\,
      \douta[412]_0\(14) => \ramloop[16].ram.r_n_17\,
      \douta[412]_0\(13) => \ramloop[16].ram.r_n_18\,
      \douta[412]_0\(12) => \ramloop[16].ram.r_n_19\,
      \douta[412]_0\(11) => \ramloop[16].ram.r_n_20\,
      \douta[412]_0\(10) => \ramloop[16].ram.r_n_21\,
      \douta[412]_0\(9) => \ramloop[16].ram.r_n_22\,
      \douta[412]_0\(8) => \ramloop[16].ram.r_n_23\,
      \douta[412]_0\(7) => \ramloop[16].ram.r_n_24\,
      \douta[412]_0\(6) => \ramloop[16].ram.r_n_25\,
      \douta[412]_0\(5) => \ramloop[16].ram.r_n_26\,
      \douta[412]_0\(4) => \ramloop[16].ram.r_n_27\,
      \douta[412]_0\(3) => \ramloop[16].ram.r_n_28\,
      \douta[412]_0\(2) => \ramloop[16].ram.r_n_29\,
      \douta[412]_0\(1) => \ramloop[16].ram.r_n_30\,
      \douta[412]_0\(0) => \ramloop[16].ram.r_n_31\,
      \douta[413]\(3) => \ramloop[17].ram.r_n_64\,
      \douta[413]\(2) => \ramloop[17].ram.r_n_65\,
      \douta[413]\(1) => \ramloop[17].ram.r_n_66\,
      \douta[413]\(0) => \ramloop[17].ram.r_n_67\,
      \douta[413]_0\(3) => \ramloop[16].ram.r_n_32\,
      \douta[413]_0\(2) => \ramloop[16].ram.r_n_33\,
      \douta[413]_0\(1) => \ramloop[16].ram.r_n_34\,
      \douta[413]_0\(0) => \ramloop[16].ram.r_n_35\,
      \douta[448]\(31) => \ramloop[17].ram.r_n_32\,
      \douta[448]\(30) => \ramloop[17].ram.r_n_33\,
      \douta[448]\(29) => \ramloop[17].ram.r_n_34\,
      \douta[448]\(28) => \ramloop[17].ram.r_n_35\,
      \douta[448]\(27) => \ramloop[17].ram.r_n_36\,
      \douta[448]\(26) => \ramloop[17].ram.r_n_37\,
      \douta[448]\(25) => \ramloop[17].ram.r_n_38\,
      \douta[448]\(24) => \ramloop[17].ram.r_n_39\,
      \douta[448]\(23) => \ramloop[17].ram.r_n_40\,
      \douta[448]\(22) => \ramloop[17].ram.r_n_41\,
      \douta[448]\(21) => \ramloop[17].ram.r_n_42\,
      \douta[448]\(20) => \ramloop[17].ram.r_n_43\,
      \douta[448]\(19) => \ramloop[17].ram.r_n_44\,
      \douta[448]\(18) => \ramloop[17].ram.r_n_45\,
      \douta[448]\(17) => \ramloop[17].ram.r_n_46\,
      \douta[448]\(16) => \ramloop[17].ram.r_n_47\,
      \douta[448]\(15) => \ramloop[17].ram.r_n_48\,
      \douta[448]\(14) => \ramloop[17].ram.r_n_49\,
      \douta[448]\(13) => \ramloop[17].ram.r_n_50\,
      \douta[448]\(12) => \ramloop[17].ram.r_n_51\,
      \douta[448]\(11) => \ramloop[17].ram.r_n_52\,
      \douta[448]\(10) => \ramloop[17].ram.r_n_53\,
      \douta[448]\(9) => \ramloop[17].ram.r_n_54\,
      \douta[448]\(8) => \ramloop[17].ram.r_n_55\,
      \douta[448]\(7) => \ramloop[17].ram.r_n_56\,
      \douta[448]\(6) => \ramloop[17].ram.r_n_57\,
      \douta[448]\(5) => \ramloop[17].ram.r_n_58\,
      \douta[448]\(4) => \ramloop[17].ram.r_n_59\,
      \douta[448]\(3) => \ramloop[17].ram.r_n_60\,
      \douta[448]\(2) => \ramloop[17].ram.r_n_61\,
      \douta[448]\(1) => \ramloop[17].ram.r_n_62\,
      \douta[448]\(0) => \ramloop[17].ram.r_n_63\,
      \douta[448]_0\(31) => \ramloop[18].ram.r_n_0\,
      \douta[448]_0\(30) => \ramloop[18].ram.r_n_1\,
      \douta[448]_0\(29) => \ramloop[18].ram.r_n_2\,
      \douta[448]_0\(28) => \ramloop[18].ram.r_n_3\,
      \douta[448]_0\(27) => \ramloop[18].ram.r_n_4\,
      \douta[448]_0\(26) => \ramloop[18].ram.r_n_5\,
      \douta[448]_0\(25) => \ramloop[18].ram.r_n_6\,
      \douta[448]_0\(24) => \ramloop[18].ram.r_n_7\,
      \douta[448]_0\(23) => \ramloop[18].ram.r_n_8\,
      \douta[448]_0\(22) => \ramloop[18].ram.r_n_9\,
      \douta[448]_0\(21) => \ramloop[18].ram.r_n_10\,
      \douta[448]_0\(20) => \ramloop[18].ram.r_n_11\,
      \douta[448]_0\(19) => \ramloop[18].ram.r_n_12\,
      \douta[448]_0\(18) => \ramloop[18].ram.r_n_13\,
      \douta[448]_0\(17) => \ramloop[18].ram.r_n_14\,
      \douta[448]_0\(16) => \ramloop[18].ram.r_n_15\,
      \douta[448]_0\(15) => \ramloop[18].ram.r_n_16\,
      \douta[448]_0\(14) => \ramloop[18].ram.r_n_17\,
      \douta[448]_0\(13) => \ramloop[18].ram.r_n_18\,
      \douta[448]_0\(12) => \ramloop[18].ram.r_n_19\,
      \douta[448]_0\(11) => \ramloop[18].ram.r_n_20\,
      \douta[448]_0\(10) => \ramloop[18].ram.r_n_21\,
      \douta[448]_0\(9) => \ramloop[18].ram.r_n_22\,
      \douta[448]_0\(8) => \ramloop[18].ram.r_n_23\,
      \douta[448]_0\(7) => \ramloop[18].ram.r_n_24\,
      \douta[448]_0\(6) => \ramloop[18].ram.r_n_25\,
      \douta[448]_0\(5) => \ramloop[18].ram.r_n_26\,
      \douta[448]_0\(4) => \ramloop[18].ram.r_n_27\,
      \douta[448]_0\(3) => \ramloop[18].ram.r_n_28\,
      \douta[448]_0\(2) => \ramloop[18].ram.r_n_29\,
      \douta[448]_0\(1) => \ramloop[18].ram.r_n_30\,
      \douta[448]_0\(0) => \ramloop[18].ram.r_n_31\,
      \douta[449]\(3) => \ramloop[17].ram.r_n_68\,
      \douta[449]\(2) => \ramloop[17].ram.r_n_69\,
      \douta[449]\(1) => \ramloop[17].ram.r_n_70\,
      \douta[449]\(0) => \ramloop[17].ram.r_n_71\,
      \douta[449]_0\(3) => \ramloop[18].ram.r_n_32\,
      \douta[449]_0\(2) => \ramloop[18].ram.r_n_33\,
      \douta[449]_0\(1) => \ramloop[18].ram.r_n_34\,
      \douta[449]_0\(0) => \ramloop[18].ram.r_n_35\,
      \douta[484]\(31) => \ramloop[20].ram.r_n_0\,
      \douta[484]\(30) => \ramloop[20].ram.r_n_1\,
      \douta[484]\(29) => \ramloop[20].ram.r_n_2\,
      \douta[484]\(28) => \ramloop[20].ram.r_n_3\,
      \douta[484]\(27) => \ramloop[20].ram.r_n_4\,
      \douta[484]\(26) => \ramloop[20].ram.r_n_5\,
      \douta[484]\(25) => \ramloop[20].ram.r_n_6\,
      \douta[484]\(24) => \ramloop[20].ram.r_n_7\,
      \douta[484]\(23) => \ramloop[20].ram.r_n_8\,
      \douta[484]\(22) => \ramloop[20].ram.r_n_9\,
      \douta[484]\(21) => \ramloop[20].ram.r_n_10\,
      \douta[484]\(20) => \ramloop[20].ram.r_n_11\,
      \douta[484]\(19) => \ramloop[20].ram.r_n_12\,
      \douta[484]\(18) => \ramloop[20].ram.r_n_13\,
      \douta[484]\(17) => \ramloop[20].ram.r_n_14\,
      \douta[484]\(16) => \ramloop[20].ram.r_n_15\,
      \douta[484]\(15) => \ramloop[20].ram.r_n_16\,
      \douta[484]\(14) => \ramloop[20].ram.r_n_17\,
      \douta[484]\(13) => \ramloop[20].ram.r_n_18\,
      \douta[484]\(12) => \ramloop[20].ram.r_n_19\,
      \douta[484]\(11) => \ramloop[20].ram.r_n_20\,
      \douta[484]\(10) => \ramloop[20].ram.r_n_21\,
      \douta[484]\(9) => \ramloop[20].ram.r_n_22\,
      \douta[484]\(8) => \ramloop[20].ram.r_n_23\,
      \douta[484]\(7) => \ramloop[20].ram.r_n_24\,
      \douta[484]\(6) => \ramloop[20].ram.r_n_25\,
      \douta[484]\(5) => \ramloop[20].ram.r_n_26\,
      \douta[484]\(4) => \ramloop[20].ram.r_n_27\,
      \douta[484]\(3) => \ramloop[20].ram.r_n_28\,
      \douta[484]\(2) => \ramloop[20].ram.r_n_29\,
      \douta[484]\(1) => \ramloop[20].ram.r_n_30\,
      \douta[484]\(0) => \ramloop[20].ram.r_n_31\,
      \douta[484]_0\(31) => \ramloop[19].ram.r_n_0\,
      \douta[484]_0\(30) => \ramloop[19].ram.r_n_1\,
      \douta[484]_0\(29) => \ramloop[19].ram.r_n_2\,
      \douta[484]_0\(28) => \ramloop[19].ram.r_n_3\,
      \douta[484]_0\(27) => \ramloop[19].ram.r_n_4\,
      \douta[484]_0\(26) => \ramloop[19].ram.r_n_5\,
      \douta[484]_0\(25) => \ramloop[19].ram.r_n_6\,
      \douta[484]_0\(24) => \ramloop[19].ram.r_n_7\,
      \douta[484]_0\(23) => \ramloop[19].ram.r_n_8\,
      \douta[484]_0\(22) => \ramloop[19].ram.r_n_9\,
      \douta[484]_0\(21) => \ramloop[19].ram.r_n_10\,
      \douta[484]_0\(20) => \ramloop[19].ram.r_n_11\,
      \douta[484]_0\(19) => \ramloop[19].ram.r_n_12\,
      \douta[484]_0\(18) => \ramloop[19].ram.r_n_13\,
      \douta[484]_0\(17) => \ramloop[19].ram.r_n_14\,
      \douta[484]_0\(16) => \ramloop[19].ram.r_n_15\,
      \douta[484]_0\(15) => \ramloop[19].ram.r_n_16\,
      \douta[484]_0\(14) => \ramloop[19].ram.r_n_17\,
      \douta[484]_0\(13) => \ramloop[19].ram.r_n_18\,
      \douta[484]_0\(12) => \ramloop[19].ram.r_n_19\,
      \douta[484]_0\(11) => \ramloop[19].ram.r_n_20\,
      \douta[484]_0\(10) => \ramloop[19].ram.r_n_21\,
      \douta[484]_0\(9) => \ramloop[19].ram.r_n_22\,
      \douta[484]_0\(8) => \ramloop[19].ram.r_n_23\,
      \douta[484]_0\(7) => \ramloop[19].ram.r_n_24\,
      \douta[484]_0\(6) => \ramloop[19].ram.r_n_25\,
      \douta[484]_0\(5) => \ramloop[19].ram.r_n_26\,
      \douta[484]_0\(4) => \ramloop[19].ram.r_n_27\,
      \douta[484]_0\(3) => \ramloop[19].ram.r_n_28\,
      \douta[484]_0\(2) => \ramloop[19].ram.r_n_29\,
      \douta[484]_0\(1) => \ramloop[19].ram.r_n_30\,
      \douta[484]_0\(0) => \ramloop[19].ram.r_n_31\,
      \douta[485]\(3) => \ramloop[20].ram.r_n_64\,
      \douta[485]\(2) => \ramloop[20].ram.r_n_65\,
      \douta[485]\(1) => \ramloop[20].ram.r_n_66\,
      \douta[485]\(0) => \ramloop[20].ram.r_n_67\,
      \douta[485]_0\(3) => \ramloop[19].ram.r_n_32\,
      \douta[485]_0\(2) => \ramloop[19].ram.r_n_33\,
      \douta[485]_0\(1) => \ramloop[19].ram.r_n_34\,
      \douta[485]_0\(0) => \ramloop[19].ram.r_n_35\,
      \douta[520]\(31) => \ramloop[20].ram.r_n_32\,
      \douta[520]\(30) => \ramloop[20].ram.r_n_33\,
      \douta[520]\(29) => \ramloop[20].ram.r_n_34\,
      \douta[520]\(28) => \ramloop[20].ram.r_n_35\,
      \douta[520]\(27) => \ramloop[20].ram.r_n_36\,
      \douta[520]\(26) => \ramloop[20].ram.r_n_37\,
      \douta[520]\(25) => \ramloop[20].ram.r_n_38\,
      \douta[520]\(24) => \ramloop[20].ram.r_n_39\,
      \douta[520]\(23) => \ramloop[20].ram.r_n_40\,
      \douta[520]\(22) => \ramloop[20].ram.r_n_41\,
      \douta[520]\(21) => \ramloop[20].ram.r_n_42\,
      \douta[520]\(20) => \ramloop[20].ram.r_n_43\,
      \douta[520]\(19) => \ramloop[20].ram.r_n_44\,
      \douta[520]\(18) => \ramloop[20].ram.r_n_45\,
      \douta[520]\(17) => \ramloop[20].ram.r_n_46\,
      \douta[520]\(16) => \ramloop[20].ram.r_n_47\,
      \douta[520]\(15) => \ramloop[20].ram.r_n_48\,
      \douta[520]\(14) => \ramloop[20].ram.r_n_49\,
      \douta[520]\(13) => \ramloop[20].ram.r_n_50\,
      \douta[520]\(12) => \ramloop[20].ram.r_n_51\,
      \douta[520]\(11) => \ramloop[20].ram.r_n_52\,
      \douta[520]\(10) => \ramloop[20].ram.r_n_53\,
      \douta[520]\(9) => \ramloop[20].ram.r_n_54\,
      \douta[520]\(8) => \ramloop[20].ram.r_n_55\,
      \douta[520]\(7) => \ramloop[20].ram.r_n_56\,
      \douta[520]\(6) => \ramloop[20].ram.r_n_57\,
      \douta[520]\(5) => \ramloop[20].ram.r_n_58\,
      \douta[520]\(4) => \ramloop[20].ram.r_n_59\,
      \douta[520]\(3) => \ramloop[20].ram.r_n_60\,
      \douta[520]\(2) => \ramloop[20].ram.r_n_61\,
      \douta[520]\(1) => \ramloop[20].ram.r_n_62\,
      \douta[520]\(0) => \ramloop[20].ram.r_n_63\,
      \douta[520]_0\(31) => \ramloop[21].ram.r_n_0\,
      \douta[520]_0\(30) => \ramloop[21].ram.r_n_1\,
      \douta[520]_0\(29) => \ramloop[21].ram.r_n_2\,
      \douta[520]_0\(28) => \ramloop[21].ram.r_n_3\,
      \douta[520]_0\(27) => \ramloop[21].ram.r_n_4\,
      \douta[520]_0\(26) => \ramloop[21].ram.r_n_5\,
      \douta[520]_0\(25) => \ramloop[21].ram.r_n_6\,
      \douta[520]_0\(24) => \ramloop[21].ram.r_n_7\,
      \douta[520]_0\(23) => \ramloop[21].ram.r_n_8\,
      \douta[520]_0\(22) => \ramloop[21].ram.r_n_9\,
      \douta[520]_0\(21) => \ramloop[21].ram.r_n_10\,
      \douta[520]_0\(20) => \ramloop[21].ram.r_n_11\,
      \douta[520]_0\(19) => \ramloop[21].ram.r_n_12\,
      \douta[520]_0\(18) => \ramloop[21].ram.r_n_13\,
      \douta[520]_0\(17) => \ramloop[21].ram.r_n_14\,
      \douta[520]_0\(16) => \ramloop[21].ram.r_n_15\,
      \douta[520]_0\(15) => \ramloop[21].ram.r_n_16\,
      \douta[520]_0\(14) => \ramloop[21].ram.r_n_17\,
      \douta[520]_0\(13) => \ramloop[21].ram.r_n_18\,
      \douta[520]_0\(12) => \ramloop[21].ram.r_n_19\,
      \douta[520]_0\(11) => \ramloop[21].ram.r_n_20\,
      \douta[520]_0\(10) => \ramloop[21].ram.r_n_21\,
      \douta[520]_0\(9) => \ramloop[21].ram.r_n_22\,
      \douta[520]_0\(8) => \ramloop[21].ram.r_n_23\,
      \douta[520]_0\(7) => \ramloop[21].ram.r_n_24\,
      \douta[520]_0\(6) => \ramloop[21].ram.r_n_25\,
      \douta[520]_0\(5) => \ramloop[21].ram.r_n_26\,
      \douta[520]_0\(4) => \ramloop[21].ram.r_n_27\,
      \douta[520]_0\(3) => \ramloop[21].ram.r_n_28\,
      \douta[520]_0\(2) => \ramloop[21].ram.r_n_29\,
      \douta[520]_0\(1) => \ramloop[21].ram.r_n_30\,
      \douta[520]_0\(0) => \ramloop[21].ram.r_n_31\,
      \douta[521]\(3) => \ramloop[20].ram.r_n_68\,
      \douta[521]\(2) => \ramloop[20].ram.r_n_69\,
      \douta[521]\(1) => \ramloop[20].ram.r_n_70\,
      \douta[521]\(0) => \ramloop[20].ram.r_n_71\,
      \douta[521]_0\(3) => \ramloop[21].ram.r_n_32\,
      \douta[521]_0\(2) => \ramloop[21].ram.r_n_33\,
      \douta[521]_0\(1) => \ramloop[21].ram.r_n_34\,
      \douta[521]_0\(0) => \ramloop[21].ram.r_n_35\,
      \douta[52]\(31) => \ramloop[2].ram.r_n_0\,
      \douta[52]\(30) => \ramloop[2].ram.r_n_1\,
      \douta[52]\(29) => \ramloop[2].ram.r_n_2\,
      \douta[52]\(28) => \ramloop[2].ram.r_n_3\,
      \douta[52]\(27) => \ramloop[2].ram.r_n_4\,
      \douta[52]\(26) => \ramloop[2].ram.r_n_5\,
      \douta[52]\(25) => \ramloop[2].ram.r_n_6\,
      \douta[52]\(24) => \ramloop[2].ram.r_n_7\,
      \douta[52]\(23) => \ramloop[2].ram.r_n_8\,
      \douta[52]\(22) => \ramloop[2].ram.r_n_9\,
      \douta[52]\(21) => \ramloop[2].ram.r_n_10\,
      \douta[52]\(20) => \ramloop[2].ram.r_n_11\,
      \douta[52]\(19) => \ramloop[2].ram.r_n_12\,
      \douta[52]\(18) => \ramloop[2].ram.r_n_13\,
      \douta[52]\(17) => \ramloop[2].ram.r_n_14\,
      \douta[52]\(16) => \ramloop[2].ram.r_n_15\,
      \douta[52]\(15) => \ramloop[2].ram.r_n_16\,
      \douta[52]\(14) => \ramloop[2].ram.r_n_17\,
      \douta[52]\(13) => \ramloop[2].ram.r_n_18\,
      \douta[52]\(12) => \ramloop[2].ram.r_n_19\,
      \douta[52]\(11) => \ramloop[2].ram.r_n_20\,
      \douta[52]\(10) => \ramloop[2].ram.r_n_21\,
      \douta[52]\(9) => \ramloop[2].ram.r_n_22\,
      \douta[52]\(8) => \ramloop[2].ram.r_n_23\,
      \douta[52]\(7) => \ramloop[2].ram.r_n_24\,
      \douta[52]\(6) => \ramloop[2].ram.r_n_25\,
      \douta[52]\(5) => \ramloop[2].ram.r_n_26\,
      \douta[52]\(4) => \ramloop[2].ram.r_n_27\,
      \douta[52]\(3) => \ramloop[2].ram.r_n_28\,
      \douta[52]\(2) => \ramloop[2].ram.r_n_29\,
      \douta[52]\(1) => \ramloop[2].ram.r_n_30\,
      \douta[52]\(0) => \ramloop[2].ram.r_n_31\,
      \douta[52]_0\(31) => \ramloop[1].ram.r_n_0\,
      \douta[52]_0\(30) => \ramloop[1].ram.r_n_1\,
      \douta[52]_0\(29) => \ramloop[1].ram.r_n_2\,
      \douta[52]_0\(28) => \ramloop[1].ram.r_n_3\,
      \douta[52]_0\(27) => \ramloop[1].ram.r_n_4\,
      \douta[52]_0\(26) => \ramloop[1].ram.r_n_5\,
      \douta[52]_0\(25) => \ramloop[1].ram.r_n_6\,
      \douta[52]_0\(24) => \ramloop[1].ram.r_n_7\,
      \douta[52]_0\(23) => \ramloop[1].ram.r_n_8\,
      \douta[52]_0\(22) => \ramloop[1].ram.r_n_9\,
      \douta[52]_0\(21) => \ramloop[1].ram.r_n_10\,
      \douta[52]_0\(20) => \ramloop[1].ram.r_n_11\,
      \douta[52]_0\(19) => \ramloop[1].ram.r_n_12\,
      \douta[52]_0\(18) => \ramloop[1].ram.r_n_13\,
      \douta[52]_0\(17) => \ramloop[1].ram.r_n_14\,
      \douta[52]_0\(16) => \ramloop[1].ram.r_n_15\,
      \douta[52]_0\(15) => \ramloop[1].ram.r_n_16\,
      \douta[52]_0\(14) => \ramloop[1].ram.r_n_17\,
      \douta[52]_0\(13) => \ramloop[1].ram.r_n_18\,
      \douta[52]_0\(12) => \ramloop[1].ram.r_n_19\,
      \douta[52]_0\(11) => \ramloop[1].ram.r_n_20\,
      \douta[52]_0\(10) => \ramloop[1].ram.r_n_21\,
      \douta[52]_0\(9) => \ramloop[1].ram.r_n_22\,
      \douta[52]_0\(8) => \ramloop[1].ram.r_n_23\,
      \douta[52]_0\(7) => \ramloop[1].ram.r_n_24\,
      \douta[52]_0\(6) => \ramloop[1].ram.r_n_25\,
      \douta[52]_0\(5) => \ramloop[1].ram.r_n_26\,
      \douta[52]_0\(4) => \ramloop[1].ram.r_n_27\,
      \douta[52]_0\(3) => \ramloop[1].ram.r_n_28\,
      \douta[52]_0\(2) => \ramloop[1].ram.r_n_29\,
      \douta[52]_0\(1) => \ramloop[1].ram.r_n_30\,
      \douta[52]_0\(0) => \ramloop[1].ram.r_n_31\,
      \douta[53]\(3) => \ramloop[2].ram.r_n_64\,
      \douta[53]\(2) => \ramloop[2].ram.r_n_65\,
      \douta[53]\(1) => \ramloop[2].ram.r_n_66\,
      \douta[53]\(0) => \ramloop[2].ram.r_n_67\,
      \douta[53]_0\(3) => \ramloop[1].ram.r_n_32\,
      \douta[53]_0\(2) => \ramloop[1].ram.r_n_33\,
      \douta[53]_0\(1) => \ramloop[1].ram.r_n_34\,
      \douta[53]_0\(0) => \ramloop[1].ram.r_n_35\,
      \douta[556]\(31) => \ramloop[23].ram.r_n_0\,
      \douta[556]\(30) => \ramloop[23].ram.r_n_1\,
      \douta[556]\(29) => \ramloop[23].ram.r_n_2\,
      \douta[556]\(28) => \ramloop[23].ram.r_n_3\,
      \douta[556]\(27) => \ramloop[23].ram.r_n_4\,
      \douta[556]\(26) => \ramloop[23].ram.r_n_5\,
      \douta[556]\(25) => \ramloop[23].ram.r_n_6\,
      \douta[556]\(24) => \ramloop[23].ram.r_n_7\,
      \douta[556]\(23) => \ramloop[23].ram.r_n_8\,
      \douta[556]\(22) => \ramloop[23].ram.r_n_9\,
      \douta[556]\(21) => \ramloop[23].ram.r_n_10\,
      \douta[556]\(20) => \ramloop[23].ram.r_n_11\,
      \douta[556]\(19) => \ramloop[23].ram.r_n_12\,
      \douta[556]\(18) => \ramloop[23].ram.r_n_13\,
      \douta[556]\(17) => \ramloop[23].ram.r_n_14\,
      \douta[556]\(16) => \ramloop[23].ram.r_n_15\,
      \douta[556]\(15) => \ramloop[23].ram.r_n_16\,
      \douta[556]\(14) => \ramloop[23].ram.r_n_17\,
      \douta[556]\(13) => \ramloop[23].ram.r_n_18\,
      \douta[556]\(12) => \ramloop[23].ram.r_n_19\,
      \douta[556]\(11) => \ramloop[23].ram.r_n_20\,
      \douta[556]\(10) => \ramloop[23].ram.r_n_21\,
      \douta[556]\(9) => \ramloop[23].ram.r_n_22\,
      \douta[556]\(8) => \ramloop[23].ram.r_n_23\,
      \douta[556]\(7) => \ramloop[23].ram.r_n_24\,
      \douta[556]\(6) => \ramloop[23].ram.r_n_25\,
      \douta[556]\(5) => \ramloop[23].ram.r_n_26\,
      \douta[556]\(4) => \ramloop[23].ram.r_n_27\,
      \douta[556]\(3) => \ramloop[23].ram.r_n_28\,
      \douta[556]\(2) => \ramloop[23].ram.r_n_29\,
      \douta[556]\(1) => \ramloop[23].ram.r_n_30\,
      \douta[556]\(0) => \ramloop[23].ram.r_n_31\,
      \douta[556]_0\(31) => \ramloop[22].ram.r_n_0\,
      \douta[556]_0\(30) => \ramloop[22].ram.r_n_1\,
      \douta[556]_0\(29) => \ramloop[22].ram.r_n_2\,
      \douta[556]_0\(28) => \ramloop[22].ram.r_n_3\,
      \douta[556]_0\(27) => \ramloop[22].ram.r_n_4\,
      \douta[556]_0\(26) => \ramloop[22].ram.r_n_5\,
      \douta[556]_0\(25) => \ramloop[22].ram.r_n_6\,
      \douta[556]_0\(24) => \ramloop[22].ram.r_n_7\,
      \douta[556]_0\(23) => \ramloop[22].ram.r_n_8\,
      \douta[556]_0\(22) => \ramloop[22].ram.r_n_9\,
      \douta[556]_0\(21) => \ramloop[22].ram.r_n_10\,
      \douta[556]_0\(20) => \ramloop[22].ram.r_n_11\,
      \douta[556]_0\(19) => \ramloop[22].ram.r_n_12\,
      \douta[556]_0\(18) => \ramloop[22].ram.r_n_13\,
      \douta[556]_0\(17) => \ramloop[22].ram.r_n_14\,
      \douta[556]_0\(16) => \ramloop[22].ram.r_n_15\,
      \douta[556]_0\(15) => \ramloop[22].ram.r_n_16\,
      \douta[556]_0\(14) => \ramloop[22].ram.r_n_17\,
      \douta[556]_0\(13) => \ramloop[22].ram.r_n_18\,
      \douta[556]_0\(12) => \ramloop[22].ram.r_n_19\,
      \douta[556]_0\(11) => \ramloop[22].ram.r_n_20\,
      \douta[556]_0\(10) => \ramloop[22].ram.r_n_21\,
      \douta[556]_0\(9) => \ramloop[22].ram.r_n_22\,
      \douta[556]_0\(8) => \ramloop[22].ram.r_n_23\,
      \douta[556]_0\(7) => \ramloop[22].ram.r_n_24\,
      \douta[556]_0\(6) => \ramloop[22].ram.r_n_25\,
      \douta[556]_0\(5) => \ramloop[22].ram.r_n_26\,
      \douta[556]_0\(4) => \ramloop[22].ram.r_n_27\,
      \douta[556]_0\(3) => \ramloop[22].ram.r_n_28\,
      \douta[556]_0\(2) => \ramloop[22].ram.r_n_29\,
      \douta[556]_0\(1) => \ramloop[22].ram.r_n_30\,
      \douta[556]_0\(0) => \ramloop[22].ram.r_n_31\,
      \douta[557]\(3) => \ramloop[23].ram.r_n_64\,
      \douta[557]\(2) => \ramloop[23].ram.r_n_65\,
      \douta[557]\(1) => \ramloop[23].ram.r_n_66\,
      \douta[557]\(0) => \ramloop[23].ram.r_n_67\,
      \douta[557]_0\(3) => \ramloop[22].ram.r_n_32\,
      \douta[557]_0\(2) => \ramloop[22].ram.r_n_33\,
      \douta[557]_0\(1) => \ramloop[22].ram.r_n_34\,
      \douta[557]_0\(0) => \ramloop[22].ram.r_n_35\,
      \douta[592]\(31) => \ramloop[23].ram.r_n_32\,
      \douta[592]\(30) => \ramloop[23].ram.r_n_33\,
      \douta[592]\(29) => \ramloop[23].ram.r_n_34\,
      \douta[592]\(28) => \ramloop[23].ram.r_n_35\,
      \douta[592]\(27) => \ramloop[23].ram.r_n_36\,
      \douta[592]\(26) => \ramloop[23].ram.r_n_37\,
      \douta[592]\(25) => \ramloop[23].ram.r_n_38\,
      \douta[592]\(24) => \ramloop[23].ram.r_n_39\,
      \douta[592]\(23) => \ramloop[23].ram.r_n_40\,
      \douta[592]\(22) => \ramloop[23].ram.r_n_41\,
      \douta[592]\(21) => \ramloop[23].ram.r_n_42\,
      \douta[592]\(20) => \ramloop[23].ram.r_n_43\,
      \douta[592]\(19) => \ramloop[23].ram.r_n_44\,
      \douta[592]\(18) => \ramloop[23].ram.r_n_45\,
      \douta[592]\(17) => \ramloop[23].ram.r_n_46\,
      \douta[592]\(16) => \ramloop[23].ram.r_n_47\,
      \douta[592]\(15) => \ramloop[23].ram.r_n_48\,
      \douta[592]\(14) => \ramloop[23].ram.r_n_49\,
      \douta[592]\(13) => \ramloop[23].ram.r_n_50\,
      \douta[592]\(12) => \ramloop[23].ram.r_n_51\,
      \douta[592]\(11) => \ramloop[23].ram.r_n_52\,
      \douta[592]\(10) => \ramloop[23].ram.r_n_53\,
      \douta[592]\(9) => \ramloop[23].ram.r_n_54\,
      \douta[592]\(8) => \ramloop[23].ram.r_n_55\,
      \douta[592]\(7) => \ramloop[23].ram.r_n_56\,
      \douta[592]\(6) => \ramloop[23].ram.r_n_57\,
      \douta[592]\(5) => \ramloop[23].ram.r_n_58\,
      \douta[592]\(4) => \ramloop[23].ram.r_n_59\,
      \douta[592]\(3) => \ramloop[23].ram.r_n_60\,
      \douta[592]\(2) => \ramloop[23].ram.r_n_61\,
      \douta[592]\(1) => \ramloop[23].ram.r_n_62\,
      \douta[592]\(0) => \ramloop[23].ram.r_n_63\,
      \douta[592]_0\(31) => \ramloop[24].ram.r_n_0\,
      \douta[592]_0\(30) => \ramloop[24].ram.r_n_1\,
      \douta[592]_0\(29) => \ramloop[24].ram.r_n_2\,
      \douta[592]_0\(28) => \ramloop[24].ram.r_n_3\,
      \douta[592]_0\(27) => \ramloop[24].ram.r_n_4\,
      \douta[592]_0\(26) => \ramloop[24].ram.r_n_5\,
      \douta[592]_0\(25) => \ramloop[24].ram.r_n_6\,
      \douta[592]_0\(24) => \ramloop[24].ram.r_n_7\,
      \douta[592]_0\(23) => \ramloop[24].ram.r_n_8\,
      \douta[592]_0\(22) => \ramloop[24].ram.r_n_9\,
      \douta[592]_0\(21) => \ramloop[24].ram.r_n_10\,
      \douta[592]_0\(20) => \ramloop[24].ram.r_n_11\,
      \douta[592]_0\(19) => \ramloop[24].ram.r_n_12\,
      \douta[592]_0\(18) => \ramloop[24].ram.r_n_13\,
      \douta[592]_0\(17) => \ramloop[24].ram.r_n_14\,
      \douta[592]_0\(16) => \ramloop[24].ram.r_n_15\,
      \douta[592]_0\(15) => \ramloop[24].ram.r_n_16\,
      \douta[592]_0\(14) => \ramloop[24].ram.r_n_17\,
      \douta[592]_0\(13) => \ramloop[24].ram.r_n_18\,
      \douta[592]_0\(12) => \ramloop[24].ram.r_n_19\,
      \douta[592]_0\(11) => \ramloop[24].ram.r_n_20\,
      \douta[592]_0\(10) => \ramloop[24].ram.r_n_21\,
      \douta[592]_0\(9) => \ramloop[24].ram.r_n_22\,
      \douta[592]_0\(8) => \ramloop[24].ram.r_n_23\,
      \douta[592]_0\(7) => \ramloop[24].ram.r_n_24\,
      \douta[592]_0\(6) => \ramloop[24].ram.r_n_25\,
      \douta[592]_0\(5) => \ramloop[24].ram.r_n_26\,
      \douta[592]_0\(4) => \ramloop[24].ram.r_n_27\,
      \douta[592]_0\(3) => \ramloop[24].ram.r_n_28\,
      \douta[592]_0\(2) => \ramloop[24].ram.r_n_29\,
      \douta[592]_0\(1) => \ramloop[24].ram.r_n_30\,
      \douta[592]_0\(0) => \ramloop[24].ram.r_n_31\,
      \douta[593]\(3) => \ramloop[23].ram.r_n_68\,
      \douta[593]\(2) => \ramloop[23].ram.r_n_69\,
      \douta[593]\(1) => \ramloop[23].ram.r_n_70\,
      \douta[593]\(0) => \ramloop[23].ram.r_n_71\,
      \douta[593]_0\(3) => \ramloop[24].ram.r_n_32\,
      \douta[593]_0\(2) => \ramloop[24].ram.r_n_33\,
      \douta[593]_0\(1) => \ramloop[24].ram.r_n_34\,
      \douta[593]_0\(0) => \ramloop[24].ram.r_n_35\,
      \douta[628]\(31) => \ramloop[26].ram.r_n_0\,
      \douta[628]\(30) => \ramloop[26].ram.r_n_1\,
      \douta[628]\(29) => \ramloop[26].ram.r_n_2\,
      \douta[628]\(28) => \ramloop[26].ram.r_n_3\,
      \douta[628]\(27) => \ramloop[26].ram.r_n_4\,
      \douta[628]\(26) => \ramloop[26].ram.r_n_5\,
      \douta[628]\(25) => \ramloop[26].ram.r_n_6\,
      \douta[628]\(24) => \ramloop[26].ram.r_n_7\,
      \douta[628]\(23) => \ramloop[26].ram.r_n_8\,
      \douta[628]\(22) => \ramloop[26].ram.r_n_9\,
      \douta[628]\(21) => \ramloop[26].ram.r_n_10\,
      \douta[628]\(20) => \ramloop[26].ram.r_n_11\,
      \douta[628]\(19) => \ramloop[26].ram.r_n_12\,
      \douta[628]\(18) => \ramloop[26].ram.r_n_13\,
      \douta[628]\(17) => \ramloop[26].ram.r_n_14\,
      \douta[628]\(16) => \ramloop[26].ram.r_n_15\,
      \douta[628]\(15) => \ramloop[26].ram.r_n_16\,
      \douta[628]\(14) => \ramloop[26].ram.r_n_17\,
      \douta[628]\(13) => \ramloop[26].ram.r_n_18\,
      \douta[628]\(12) => \ramloop[26].ram.r_n_19\,
      \douta[628]\(11) => \ramloop[26].ram.r_n_20\,
      \douta[628]\(10) => \ramloop[26].ram.r_n_21\,
      \douta[628]\(9) => \ramloop[26].ram.r_n_22\,
      \douta[628]\(8) => \ramloop[26].ram.r_n_23\,
      \douta[628]\(7) => \ramloop[26].ram.r_n_24\,
      \douta[628]\(6) => \ramloop[26].ram.r_n_25\,
      \douta[628]\(5) => \ramloop[26].ram.r_n_26\,
      \douta[628]\(4) => \ramloop[26].ram.r_n_27\,
      \douta[628]\(3) => \ramloop[26].ram.r_n_28\,
      \douta[628]\(2) => \ramloop[26].ram.r_n_29\,
      \douta[628]\(1) => \ramloop[26].ram.r_n_30\,
      \douta[628]\(0) => \ramloop[26].ram.r_n_31\,
      \douta[628]_0\(31) => \ramloop[25].ram.r_n_0\,
      \douta[628]_0\(30) => \ramloop[25].ram.r_n_1\,
      \douta[628]_0\(29) => \ramloop[25].ram.r_n_2\,
      \douta[628]_0\(28) => \ramloop[25].ram.r_n_3\,
      \douta[628]_0\(27) => \ramloop[25].ram.r_n_4\,
      \douta[628]_0\(26) => \ramloop[25].ram.r_n_5\,
      \douta[628]_0\(25) => \ramloop[25].ram.r_n_6\,
      \douta[628]_0\(24) => \ramloop[25].ram.r_n_7\,
      \douta[628]_0\(23) => \ramloop[25].ram.r_n_8\,
      \douta[628]_0\(22) => \ramloop[25].ram.r_n_9\,
      \douta[628]_0\(21) => \ramloop[25].ram.r_n_10\,
      \douta[628]_0\(20) => \ramloop[25].ram.r_n_11\,
      \douta[628]_0\(19) => \ramloop[25].ram.r_n_12\,
      \douta[628]_0\(18) => \ramloop[25].ram.r_n_13\,
      \douta[628]_0\(17) => \ramloop[25].ram.r_n_14\,
      \douta[628]_0\(16) => \ramloop[25].ram.r_n_15\,
      \douta[628]_0\(15) => \ramloop[25].ram.r_n_16\,
      \douta[628]_0\(14) => \ramloop[25].ram.r_n_17\,
      \douta[628]_0\(13) => \ramloop[25].ram.r_n_18\,
      \douta[628]_0\(12) => \ramloop[25].ram.r_n_19\,
      \douta[628]_0\(11) => \ramloop[25].ram.r_n_20\,
      \douta[628]_0\(10) => \ramloop[25].ram.r_n_21\,
      \douta[628]_0\(9) => \ramloop[25].ram.r_n_22\,
      \douta[628]_0\(8) => \ramloop[25].ram.r_n_23\,
      \douta[628]_0\(7) => \ramloop[25].ram.r_n_24\,
      \douta[628]_0\(6) => \ramloop[25].ram.r_n_25\,
      \douta[628]_0\(5) => \ramloop[25].ram.r_n_26\,
      \douta[628]_0\(4) => \ramloop[25].ram.r_n_27\,
      \douta[628]_0\(3) => \ramloop[25].ram.r_n_28\,
      \douta[628]_0\(2) => \ramloop[25].ram.r_n_29\,
      \douta[628]_0\(1) => \ramloop[25].ram.r_n_30\,
      \douta[628]_0\(0) => \ramloop[25].ram.r_n_31\,
      \douta[629]\(3) => \ramloop[26].ram.r_n_64\,
      \douta[629]\(2) => \ramloop[26].ram.r_n_65\,
      \douta[629]\(1) => \ramloop[26].ram.r_n_66\,
      \douta[629]\(0) => \ramloop[26].ram.r_n_67\,
      \douta[629]_0\(3) => \ramloop[25].ram.r_n_32\,
      \douta[629]_0\(2) => \ramloop[25].ram.r_n_33\,
      \douta[629]_0\(1) => \ramloop[25].ram.r_n_34\,
      \douta[629]_0\(0) => \ramloop[25].ram.r_n_35\,
      \douta[664]\(31) => \ramloop[26].ram.r_n_32\,
      \douta[664]\(30) => \ramloop[26].ram.r_n_33\,
      \douta[664]\(29) => \ramloop[26].ram.r_n_34\,
      \douta[664]\(28) => \ramloop[26].ram.r_n_35\,
      \douta[664]\(27) => \ramloop[26].ram.r_n_36\,
      \douta[664]\(26) => \ramloop[26].ram.r_n_37\,
      \douta[664]\(25) => \ramloop[26].ram.r_n_38\,
      \douta[664]\(24) => \ramloop[26].ram.r_n_39\,
      \douta[664]\(23) => \ramloop[26].ram.r_n_40\,
      \douta[664]\(22) => \ramloop[26].ram.r_n_41\,
      \douta[664]\(21) => \ramloop[26].ram.r_n_42\,
      \douta[664]\(20) => \ramloop[26].ram.r_n_43\,
      \douta[664]\(19) => \ramloop[26].ram.r_n_44\,
      \douta[664]\(18) => \ramloop[26].ram.r_n_45\,
      \douta[664]\(17) => \ramloop[26].ram.r_n_46\,
      \douta[664]\(16) => \ramloop[26].ram.r_n_47\,
      \douta[664]\(15) => \ramloop[26].ram.r_n_48\,
      \douta[664]\(14) => \ramloop[26].ram.r_n_49\,
      \douta[664]\(13) => \ramloop[26].ram.r_n_50\,
      \douta[664]\(12) => \ramloop[26].ram.r_n_51\,
      \douta[664]\(11) => \ramloop[26].ram.r_n_52\,
      \douta[664]\(10) => \ramloop[26].ram.r_n_53\,
      \douta[664]\(9) => \ramloop[26].ram.r_n_54\,
      \douta[664]\(8) => \ramloop[26].ram.r_n_55\,
      \douta[664]\(7) => \ramloop[26].ram.r_n_56\,
      \douta[664]\(6) => \ramloop[26].ram.r_n_57\,
      \douta[664]\(5) => \ramloop[26].ram.r_n_58\,
      \douta[664]\(4) => \ramloop[26].ram.r_n_59\,
      \douta[664]\(3) => \ramloop[26].ram.r_n_60\,
      \douta[664]\(2) => \ramloop[26].ram.r_n_61\,
      \douta[664]\(1) => \ramloop[26].ram.r_n_62\,
      \douta[664]\(0) => \ramloop[26].ram.r_n_63\,
      \douta[664]_0\(31) => \ramloop[27].ram.r_n_0\,
      \douta[664]_0\(30) => \ramloop[27].ram.r_n_1\,
      \douta[664]_0\(29) => \ramloop[27].ram.r_n_2\,
      \douta[664]_0\(28) => \ramloop[27].ram.r_n_3\,
      \douta[664]_0\(27) => \ramloop[27].ram.r_n_4\,
      \douta[664]_0\(26) => \ramloop[27].ram.r_n_5\,
      \douta[664]_0\(25) => \ramloop[27].ram.r_n_6\,
      \douta[664]_0\(24) => \ramloop[27].ram.r_n_7\,
      \douta[664]_0\(23) => \ramloop[27].ram.r_n_8\,
      \douta[664]_0\(22) => \ramloop[27].ram.r_n_9\,
      \douta[664]_0\(21) => \ramloop[27].ram.r_n_10\,
      \douta[664]_0\(20) => \ramloop[27].ram.r_n_11\,
      \douta[664]_0\(19) => \ramloop[27].ram.r_n_12\,
      \douta[664]_0\(18) => \ramloop[27].ram.r_n_13\,
      \douta[664]_0\(17) => \ramloop[27].ram.r_n_14\,
      \douta[664]_0\(16) => \ramloop[27].ram.r_n_15\,
      \douta[664]_0\(15) => \ramloop[27].ram.r_n_16\,
      \douta[664]_0\(14) => \ramloop[27].ram.r_n_17\,
      \douta[664]_0\(13) => \ramloop[27].ram.r_n_18\,
      \douta[664]_0\(12) => \ramloop[27].ram.r_n_19\,
      \douta[664]_0\(11) => \ramloop[27].ram.r_n_20\,
      \douta[664]_0\(10) => \ramloop[27].ram.r_n_21\,
      \douta[664]_0\(9) => \ramloop[27].ram.r_n_22\,
      \douta[664]_0\(8) => \ramloop[27].ram.r_n_23\,
      \douta[664]_0\(7) => \ramloop[27].ram.r_n_24\,
      \douta[664]_0\(6) => \ramloop[27].ram.r_n_25\,
      \douta[664]_0\(5) => \ramloop[27].ram.r_n_26\,
      \douta[664]_0\(4) => \ramloop[27].ram.r_n_27\,
      \douta[664]_0\(3) => \ramloop[27].ram.r_n_28\,
      \douta[664]_0\(2) => \ramloop[27].ram.r_n_29\,
      \douta[664]_0\(1) => \ramloop[27].ram.r_n_30\,
      \douta[664]_0\(0) => \ramloop[27].ram.r_n_31\,
      \douta[665]\(3) => \ramloop[26].ram.r_n_68\,
      \douta[665]\(2) => \ramloop[26].ram.r_n_69\,
      \douta[665]\(1) => \ramloop[26].ram.r_n_70\,
      \douta[665]\(0) => \ramloop[26].ram.r_n_71\,
      \douta[665]_0\(3) => \ramloop[27].ram.r_n_32\,
      \douta[665]_0\(2) => \ramloop[27].ram.r_n_33\,
      \douta[665]_0\(1) => \ramloop[27].ram.r_n_34\,
      \douta[665]_0\(0) => \ramloop[27].ram.r_n_35\,
      \douta[700]\(31) => \ramloop[29].ram.r_n_0\,
      \douta[700]\(30) => \ramloop[29].ram.r_n_1\,
      \douta[700]\(29) => \ramloop[29].ram.r_n_2\,
      \douta[700]\(28) => \ramloop[29].ram.r_n_3\,
      \douta[700]\(27) => \ramloop[29].ram.r_n_4\,
      \douta[700]\(26) => \ramloop[29].ram.r_n_5\,
      \douta[700]\(25) => \ramloop[29].ram.r_n_6\,
      \douta[700]\(24) => \ramloop[29].ram.r_n_7\,
      \douta[700]\(23) => \ramloop[29].ram.r_n_8\,
      \douta[700]\(22) => \ramloop[29].ram.r_n_9\,
      \douta[700]\(21) => \ramloop[29].ram.r_n_10\,
      \douta[700]\(20) => \ramloop[29].ram.r_n_11\,
      \douta[700]\(19) => \ramloop[29].ram.r_n_12\,
      \douta[700]\(18) => \ramloop[29].ram.r_n_13\,
      \douta[700]\(17) => \ramloop[29].ram.r_n_14\,
      \douta[700]\(16) => \ramloop[29].ram.r_n_15\,
      \douta[700]\(15) => \ramloop[29].ram.r_n_16\,
      \douta[700]\(14) => \ramloop[29].ram.r_n_17\,
      \douta[700]\(13) => \ramloop[29].ram.r_n_18\,
      \douta[700]\(12) => \ramloop[29].ram.r_n_19\,
      \douta[700]\(11) => \ramloop[29].ram.r_n_20\,
      \douta[700]\(10) => \ramloop[29].ram.r_n_21\,
      \douta[700]\(9) => \ramloop[29].ram.r_n_22\,
      \douta[700]\(8) => \ramloop[29].ram.r_n_23\,
      \douta[700]\(7) => \ramloop[29].ram.r_n_24\,
      \douta[700]\(6) => \ramloop[29].ram.r_n_25\,
      \douta[700]\(5) => \ramloop[29].ram.r_n_26\,
      \douta[700]\(4) => \ramloop[29].ram.r_n_27\,
      \douta[700]\(3) => \ramloop[29].ram.r_n_28\,
      \douta[700]\(2) => \ramloop[29].ram.r_n_29\,
      \douta[700]\(1) => \ramloop[29].ram.r_n_30\,
      \douta[700]\(0) => \ramloop[29].ram.r_n_31\,
      \douta[700]_0\(31) => \ramloop[28].ram.r_n_0\,
      \douta[700]_0\(30) => \ramloop[28].ram.r_n_1\,
      \douta[700]_0\(29) => \ramloop[28].ram.r_n_2\,
      \douta[700]_0\(28) => \ramloop[28].ram.r_n_3\,
      \douta[700]_0\(27) => \ramloop[28].ram.r_n_4\,
      \douta[700]_0\(26) => \ramloop[28].ram.r_n_5\,
      \douta[700]_0\(25) => \ramloop[28].ram.r_n_6\,
      \douta[700]_0\(24) => \ramloop[28].ram.r_n_7\,
      \douta[700]_0\(23) => \ramloop[28].ram.r_n_8\,
      \douta[700]_0\(22) => \ramloop[28].ram.r_n_9\,
      \douta[700]_0\(21) => \ramloop[28].ram.r_n_10\,
      \douta[700]_0\(20) => \ramloop[28].ram.r_n_11\,
      \douta[700]_0\(19) => \ramloop[28].ram.r_n_12\,
      \douta[700]_0\(18) => \ramloop[28].ram.r_n_13\,
      \douta[700]_0\(17) => \ramloop[28].ram.r_n_14\,
      \douta[700]_0\(16) => \ramloop[28].ram.r_n_15\,
      \douta[700]_0\(15) => \ramloop[28].ram.r_n_16\,
      \douta[700]_0\(14) => \ramloop[28].ram.r_n_17\,
      \douta[700]_0\(13) => \ramloop[28].ram.r_n_18\,
      \douta[700]_0\(12) => \ramloop[28].ram.r_n_19\,
      \douta[700]_0\(11) => \ramloop[28].ram.r_n_20\,
      \douta[700]_0\(10) => \ramloop[28].ram.r_n_21\,
      \douta[700]_0\(9) => \ramloop[28].ram.r_n_22\,
      \douta[700]_0\(8) => \ramloop[28].ram.r_n_23\,
      \douta[700]_0\(7) => \ramloop[28].ram.r_n_24\,
      \douta[700]_0\(6) => \ramloop[28].ram.r_n_25\,
      \douta[700]_0\(5) => \ramloop[28].ram.r_n_26\,
      \douta[700]_0\(4) => \ramloop[28].ram.r_n_27\,
      \douta[700]_0\(3) => \ramloop[28].ram.r_n_28\,
      \douta[700]_0\(2) => \ramloop[28].ram.r_n_29\,
      \douta[700]_0\(1) => \ramloop[28].ram.r_n_30\,
      \douta[700]_0\(0) => \ramloop[28].ram.r_n_31\,
      \douta[701]\(3) => \ramloop[29].ram.r_n_64\,
      \douta[701]\(2) => \ramloop[29].ram.r_n_65\,
      \douta[701]\(1) => \ramloop[29].ram.r_n_66\,
      \douta[701]\(0) => \ramloop[29].ram.r_n_67\,
      \douta[701]_0\(3) => \ramloop[28].ram.r_n_32\,
      \douta[701]_0\(2) => \ramloop[28].ram.r_n_33\,
      \douta[701]_0\(1) => \ramloop[28].ram.r_n_34\,
      \douta[701]_0\(0) => \ramloop[28].ram.r_n_35\,
      \douta[736]\(31) => \ramloop[29].ram.r_n_32\,
      \douta[736]\(30) => \ramloop[29].ram.r_n_33\,
      \douta[736]\(29) => \ramloop[29].ram.r_n_34\,
      \douta[736]\(28) => \ramloop[29].ram.r_n_35\,
      \douta[736]\(27) => \ramloop[29].ram.r_n_36\,
      \douta[736]\(26) => \ramloop[29].ram.r_n_37\,
      \douta[736]\(25) => \ramloop[29].ram.r_n_38\,
      \douta[736]\(24) => \ramloop[29].ram.r_n_39\,
      \douta[736]\(23) => \ramloop[29].ram.r_n_40\,
      \douta[736]\(22) => \ramloop[29].ram.r_n_41\,
      \douta[736]\(21) => \ramloop[29].ram.r_n_42\,
      \douta[736]\(20) => \ramloop[29].ram.r_n_43\,
      \douta[736]\(19) => \ramloop[29].ram.r_n_44\,
      \douta[736]\(18) => \ramloop[29].ram.r_n_45\,
      \douta[736]\(17) => \ramloop[29].ram.r_n_46\,
      \douta[736]\(16) => \ramloop[29].ram.r_n_47\,
      \douta[736]\(15) => \ramloop[29].ram.r_n_48\,
      \douta[736]\(14) => \ramloop[29].ram.r_n_49\,
      \douta[736]\(13) => \ramloop[29].ram.r_n_50\,
      \douta[736]\(12) => \ramloop[29].ram.r_n_51\,
      \douta[736]\(11) => \ramloop[29].ram.r_n_52\,
      \douta[736]\(10) => \ramloop[29].ram.r_n_53\,
      \douta[736]\(9) => \ramloop[29].ram.r_n_54\,
      \douta[736]\(8) => \ramloop[29].ram.r_n_55\,
      \douta[736]\(7) => \ramloop[29].ram.r_n_56\,
      \douta[736]\(6) => \ramloop[29].ram.r_n_57\,
      \douta[736]\(5) => \ramloop[29].ram.r_n_58\,
      \douta[736]\(4) => \ramloop[29].ram.r_n_59\,
      \douta[736]\(3) => \ramloop[29].ram.r_n_60\,
      \douta[736]\(2) => \ramloop[29].ram.r_n_61\,
      \douta[736]\(1) => \ramloop[29].ram.r_n_62\,
      \douta[736]\(0) => \ramloop[29].ram.r_n_63\,
      \douta[736]_0\(31) => \ramloop[30].ram.r_n_0\,
      \douta[736]_0\(30) => \ramloop[30].ram.r_n_1\,
      \douta[736]_0\(29) => \ramloop[30].ram.r_n_2\,
      \douta[736]_0\(28) => \ramloop[30].ram.r_n_3\,
      \douta[736]_0\(27) => \ramloop[30].ram.r_n_4\,
      \douta[736]_0\(26) => \ramloop[30].ram.r_n_5\,
      \douta[736]_0\(25) => \ramloop[30].ram.r_n_6\,
      \douta[736]_0\(24) => \ramloop[30].ram.r_n_7\,
      \douta[736]_0\(23) => \ramloop[30].ram.r_n_8\,
      \douta[736]_0\(22) => \ramloop[30].ram.r_n_9\,
      \douta[736]_0\(21) => \ramloop[30].ram.r_n_10\,
      \douta[736]_0\(20) => \ramloop[30].ram.r_n_11\,
      \douta[736]_0\(19) => \ramloop[30].ram.r_n_12\,
      \douta[736]_0\(18) => \ramloop[30].ram.r_n_13\,
      \douta[736]_0\(17) => \ramloop[30].ram.r_n_14\,
      \douta[736]_0\(16) => \ramloop[30].ram.r_n_15\,
      \douta[736]_0\(15) => \ramloop[30].ram.r_n_16\,
      \douta[736]_0\(14) => \ramloop[30].ram.r_n_17\,
      \douta[736]_0\(13) => \ramloop[30].ram.r_n_18\,
      \douta[736]_0\(12) => \ramloop[30].ram.r_n_19\,
      \douta[736]_0\(11) => \ramloop[30].ram.r_n_20\,
      \douta[736]_0\(10) => \ramloop[30].ram.r_n_21\,
      \douta[736]_0\(9) => \ramloop[30].ram.r_n_22\,
      \douta[736]_0\(8) => \ramloop[30].ram.r_n_23\,
      \douta[736]_0\(7) => \ramloop[30].ram.r_n_24\,
      \douta[736]_0\(6) => \ramloop[30].ram.r_n_25\,
      \douta[736]_0\(5) => \ramloop[30].ram.r_n_26\,
      \douta[736]_0\(4) => \ramloop[30].ram.r_n_27\,
      \douta[736]_0\(3) => \ramloop[30].ram.r_n_28\,
      \douta[736]_0\(2) => \ramloop[30].ram.r_n_29\,
      \douta[736]_0\(1) => \ramloop[30].ram.r_n_30\,
      \douta[736]_0\(0) => \ramloop[30].ram.r_n_31\,
      \douta[737]\(3) => \ramloop[29].ram.r_n_68\,
      \douta[737]\(2) => \ramloop[29].ram.r_n_69\,
      \douta[737]\(1) => \ramloop[29].ram.r_n_70\,
      \douta[737]\(0) => \ramloop[29].ram.r_n_71\,
      \douta[737]_0\(3) => \ramloop[30].ram.r_n_32\,
      \douta[737]_0\(2) => \ramloop[30].ram.r_n_33\,
      \douta[737]_0\(1) => \ramloop[30].ram.r_n_34\,
      \douta[737]_0\(0) => \ramloop[30].ram.r_n_35\,
      \douta[772]\(31) => \ramloop[32].ram.r_n_0\,
      \douta[772]\(30) => \ramloop[32].ram.r_n_1\,
      \douta[772]\(29) => \ramloop[32].ram.r_n_2\,
      \douta[772]\(28) => \ramloop[32].ram.r_n_3\,
      \douta[772]\(27) => \ramloop[32].ram.r_n_4\,
      \douta[772]\(26) => \ramloop[32].ram.r_n_5\,
      \douta[772]\(25) => \ramloop[32].ram.r_n_6\,
      \douta[772]\(24) => \ramloop[32].ram.r_n_7\,
      \douta[772]\(23) => \ramloop[32].ram.r_n_8\,
      \douta[772]\(22) => \ramloop[32].ram.r_n_9\,
      \douta[772]\(21) => \ramloop[32].ram.r_n_10\,
      \douta[772]\(20) => \ramloop[32].ram.r_n_11\,
      \douta[772]\(19) => \ramloop[32].ram.r_n_12\,
      \douta[772]\(18) => \ramloop[32].ram.r_n_13\,
      \douta[772]\(17) => \ramloop[32].ram.r_n_14\,
      \douta[772]\(16) => \ramloop[32].ram.r_n_15\,
      \douta[772]\(15) => \ramloop[32].ram.r_n_16\,
      \douta[772]\(14) => \ramloop[32].ram.r_n_17\,
      \douta[772]\(13) => \ramloop[32].ram.r_n_18\,
      \douta[772]\(12) => \ramloop[32].ram.r_n_19\,
      \douta[772]\(11) => \ramloop[32].ram.r_n_20\,
      \douta[772]\(10) => \ramloop[32].ram.r_n_21\,
      \douta[772]\(9) => \ramloop[32].ram.r_n_22\,
      \douta[772]\(8) => \ramloop[32].ram.r_n_23\,
      \douta[772]\(7) => \ramloop[32].ram.r_n_24\,
      \douta[772]\(6) => \ramloop[32].ram.r_n_25\,
      \douta[772]\(5) => \ramloop[32].ram.r_n_26\,
      \douta[772]\(4) => \ramloop[32].ram.r_n_27\,
      \douta[772]\(3) => \ramloop[32].ram.r_n_28\,
      \douta[772]\(2) => \ramloop[32].ram.r_n_29\,
      \douta[772]\(1) => \ramloop[32].ram.r_n_30\,
      \douta[772]\(0) => \ramloop[32].ram.r_n_31\,
      \douta[772]_0\(31) => \ramloop[31].ram.r_n_0\,
      \douta[772]_0\(30) => \ramloop[31].ram.r_n_1\,
      \douta[772]_0\(29) => \ramloop[31].ram.r_n_2\,
      \douta[772]_0\(28) => \ramloop[31].ram.r_n_3\,
      \douta[772]_0\(27) => \ramloop[31].ram.r_n_4\,
      \douta[772]_0\(26) => \ramloop[31].ram.r_n_5\,
      \douta[772]_0\(25) => \ramloop[31].ram.r_n_6\,
      \douta[772]_0\(24) => \ramloop[31].ram.r_n_7\,
      \douta[772]_0\(23) => \ramloop[31].ram.r_n_8\,
      \douta[772]_0\(22) => \ramloop[31].ram.r_n_9\,
      \douta[772]_0\(21) => \ramloop[31].ram.r_n_10\,
      \douta[772]_0\(20) => \ramloop[31].ram.r_n_11\,
      \douta[772]_0\(19) => \ramloop[31].ram.r_n_12\,
      \douta[772]_0\(18) => \ramloop[31].ram.r_n_13\,
      \douta[772]_0\(17) => \ramloop[31].ram.r_n_14\,
      \douta[772]_0\(16) => \ramloop[31].ram.r_n_15\,
      \douta[772]_0\(15) => \ramloop[31].ram.r_n_16\,
      \douta[772]_0\(14) => \ramloop[31].ram.r_n_17\,
      \douta[772]_0\(13) => \ramloop[31].ram.r_n_18\,
      \douta[772]_0\(12) => \ramloop[31].ram.r_n_19\,
      \douta[772]_0\(11) => \ramloop[31].ram.r_n_20\,
      \douta[772]_0\(10) => \ramloop[31].ram.r_n_21\,
      \douta[772]_0\(9) => \ramloop[31].ram.r_n_22\,
      \douta[772]_0\(8) => \ramloop[31].ram.r_n_23\,
      \douta[772]_0\(7) => \ramloop[31].ram.r_n_24\,
      \douta[772]_0\(6) => \ramloop[31].ram.r_n_25\,
      \douta[772]_0\(5) => \ramloop[31].ram.r_n_26\,
      \douta[772]_0\(4) => \ramloop[31].ram.r_n_27\,
      \douta[772]_0\(3) => \ramloop[31].ram.r_n_28\,
      \douta[772]_0\(2) => \ramloop[31].ram.r_n_29\,
      \douta[772]_0\(1) => \ramloop[31].ram.r_n_30\,
      \douta[772]_0\(0) => \ramloop[31].ram.r_n_31\,
      \douta[773]\(3) => \ramloop[32].ram.r_n_64\,
      \douta[773]\(2) => \ramloop[32].ram.r_n_65\,
      \douta[773]\(1) => \ramloop[32].ram.r_n_66\,
      \douta[773]\(0) => \ramloop[32].ram.r_n_67\,
      \douta[773]_0\(3) => \ramloop[31].ram.r_n_32\,
      \douta[773]_0\(2) => \ramloop[31].ram.r_n_33\,
      \douta[773]_0\(1) => \ramloop[31].ram.r_n_34\,
      \douta[773]_0\(0) => \ramloop[31].ram.r_n_35\,
      \douta[808]\(31) => \ramloop[32].ram.r_n_32\,
      \douta[808]\(30) => \ramloop[32].ram.r_n_33\,
      \douta[808]\(29) => \ramloop[32].ram.r_n_34\,
      \douta[808]\(28) => \ramloop[32].ram.r_n_35\,
      \douta[808]\(27) => \ramloop[32].ram.r_n_36\,
      \douta[808]\(26) => \ramloop[32].ram.r_n_37\,
      \douta[808]\(25) => \ramloop[32].ram.r_n_38\,
      \douta[808]\(24) => \ramloop[32].ram.r_n_39\,
      \douta[808]\(23) => \ramloop[32].ram.r_n_40\,
      \douta[808]\(22) => \ramloop[32].ram.r_n_41\,
      \douta[808]\(21) => \ramloop[32].ram.r_n_42\,
      \douta[808]\(20) => \ramloop[32].ram.r_n_43\,
      \douta[808]\(19) => \ramloop[32].ram.r_n_44\,
      \douta[808]\(18) => \ramloop[32].ram.r_n_45\,
      \douta[808]\(17) => \ramloop[32].ram.r_n_46\,
      \douta[808]\(16) => \ramloop[32].ram.r_n_47\,
      \douta[808]\(15) => \ramloop[32].ram.r_n_48\,
      \douta[808]\(14) => \ramloop[32].ram.r_n_49\,
      \douta[808]\(13) => \ramloop[32].ram.r_n_50\,
      \douta[808]\(12) => \ramloop[32].ram.r_n_51\,
      \douta[808]\(11) => \ramloop[32].ram.r_n_52\,
      \douta[808]\(10) => \ramloop[32].ram.r_n_53\,
      \douta[808]\(9) => \ramloop[32].ram.r_n_54\,
      \douta[808]\(8) => \ramloop[32].ram.r_n_55\,
      \douta[808]\(7) => \ramloop[32].ram.r_n_56\,
      \douta[808]\(6) => \ramloop[32].ram.r_n_57\,
      \douta[808]\(5) => \ramloop[32].ram.r_n_58\,
      \douta[808]\(4) => \ramloop[32].ram.r_n_59\,
      \douta[808]\(3) => \ramloop[32].ram.r_n_60\,
      \douta[808]\(2) => \ramloop[32].ram.r_n_61\,
      \douta[808]\(1) => \ramloop[32].ram.r_n_62\,
      \douta[808]\(0) => \ramloop[32].ram.r_n_63\,
      \douta[808]_0\(31) => \ramloop[33].ram.r_n_0\,
      \douta[808]_0\(30) => \ramloop[33].ram.r_n_1\,
      \douta[808]_0\(29) => \ramloop[33].ram.r_n_2\,
      \douta[808]_0\(28) => \ramloop[33].ram.r_n_3\,
      \douta[808]_0\(27) => \ramloop[33].ram.r_n_4\,
      \douta[808]_0\(26) => \ramloop[33].ram.r_n_5\,
      \douta[808]_0\(25) => \ramloop[33].ram.r_n_6\,
      \douta[808]_0\(24) => \ramloop[33].ram.r_n_7\,
      \douta[808]_0\(23) => \ramloop[33].ram.r_n_8\,
      \douta[808]_0\(22) => \ramloop[33].ram.r_n_9\,
      \douta[808]_0\(21) => \ramloop[33].ram.r_n_10\,
      \douta[808]_0\(20) => \ramloop[33].ram.r_n_11\,
      \douta[808]_0\(19) => \ramloop[33].ram.r_n_12\,
      \douta[808]_0\(18) => \ramloop[33].ram.r_n_13\,
      \douta[808]_0\(17) => \ramloop[33].ram.r_n_14\,
      \douta[808]_0\(16) => \ramloop[33].ram.r_n_15\,
      \douta[808]_0\(15) => \ramloop[33].ram.r_n_16\,
      \douta[808]_0\(14) => \ramloop[33].ram.r_n_17\,
      \douta[808]_0\(13) => \ramloop[33].ram.r_n_18\,
      \douta[808]_0\(12) => \ramloop[33].ram.r_n_19\,
      \douta[808]_0\(11) => \ramloop[33].ram.r_n_20\,
      \douta[808]_0\(10) => \ramloop[33].ram.r_n_21\,
      \douta[808]_0\(9) => \ramloop[33].ram.r_n_22\,
      \douta[808]_0\(8) => \ramloop[33].ram.r_n_23\,
      \douta[808]_0\(7) => \ramloop[33].ram.r_n_24\,
      \douta[808]_0\(6) => \ramloop[33].ram.r_n_25\,
      \douta[808]_0\(5) => \ramloop[33].ram.r_n_26\,
      \douta[808]_0\(4) => \ramloop[33].ram.r_n_27\,
      \douta[808]_0\(3) => \ramloop[33].ram.r_n_28\,
      \douta[808]_0\(2) => \ramloop[33].ram.r_n_29\,
      \douta[808]_0\(1) => \ramloop[33].ram.r_n_30\,
      \douta[808]_0\(0) => \ramloop[33].ram.r_n_31\,
      \douta[809]\(3) => \ramloop[32].ram.r_n_68\,
      \douta[809]\(2) => \ramloop[32].ram.r_n_69\,
      \douta[809]\(1) => \ramloop[32].ram.r_n_70\,
      \douta[809]\(0) => \ramloop[32].ram.r_n_71\,
      \douta[809]_0\(3) => \ramloop[33].ram.r_n_32\,
      \douta[809]_0\(2) => \ramloop[33].ram.r_n_33\,
      \douta[809]_0\(1) => \ramloop[33].ram.r_n_34\,
      \douta[809]_0\(0) => \ramloop[33].ram.r_n_35\,
      \douta[844]\(31) => \ramloop[35].ram.r_n_0\,
      \douta[844]\(30) => \ramloop[35].ram.r_n_1\,
      \douta[844]\(29) => \ramloop[35].ram.r_n_2\,
      \douta[844]\(28) => \ramloop[35].ram.r_n_3\,
      \douta[844]\(27) => \ramloop[35].ram.r_n_4\,
      \douta[844]\(26) => \ramloop[35].ram.r_n_5\,
      \douta[844]\(25) => \ramloop[35].ram.r_n_6\,
      \douta[844]\(24) => \ramloop[35].ram.r_n_7\,
      \douta[844]\(23) => \ramloop[35].ram.r_n_8\,
      \douta[844]\(22) => \ramloop[35].ram.r_n_9\,
      \douta[844]\(21) => \ramloop[35].ram.r_n_10\,
      \douta[844]\(20) => \ramloop[35].ram.r_n_11\,
      \douta[844]\(19) => \ramloop[35].ram.r_n_12\,
      \douta[844]\(18) => \ramloop[35].ram.r_n_13\,
      \douta[844]\(17) => \ramloop[35].ram.r_n_14\,
      \douta[844]\(16) => \ramloop[35].ram.r_n_15\,
      \douta[844]\(15) => \ramloop[35].ram.r_n_16\,
      \douta[844]\(14) => \ramloop[35].ram.r_n_17\,
      \douta[844]\(13) => \ramloop[35].ram.r_n_18\,
      \douta[844]\(12) => \ramloop[35].ram.r_n_19\,
      \douta[844]\(11) => \ramloop[35].ram.r_n_20\,
      \douta[844]\(10) => \ramloop[35].ram.r_n_21\,
      \douta[844]\(9) => \ramloop[35].ram.r_n_22\,
      \douta[844]\(8) => \ramloop[35].ram.r_n_23\,
      \douta[844]\(7) => \ramloop[35].ram.r_n_24\,
      \douta[844]\(6) => \ramloop[35].ram.r_n_25\,
      \douta[844]\(5) => \ramloop[35].ram.r_n_26\,
      \douta[844]\(4) => \ramloop[35].ram.r_n_27\,
      \douta[844]\(3) => \ramloop[35].ram.r_n_28\,
      \douta[844]\(2) => \ramloop[35].ram.r_n_29\,
      \douta[844]\(1) => \ramloop[35].ram.r_n_30\,
      \douta[844]\(0) => \ramloop[35].ram.r_n_31\,
      \douta[844]_0\(31) => \ramloop[34].ram.r_n_0\,
      \douta[844]_0\(30) => \ramloop[34].ram.r_n_1\,
      \douta[844]_0\(29) => \ramloop[34].ram.r_n_2\,
      \douta[844]_0\(28) => \ramloop[34].ram.r_n_3\,
      \douta[844]_0\(27) => \ramloop[34].ram.r_n_4\,
      \douta[844]_0\(26) => \ramloop[34].ram.r_n_5\,
      \douta[844]_0\(25) => \ramloop[34].ram.r_n_6\,
      \douta[844]_0\(24) => \ramloop[34].ram.r_n_7\,
      \douta[844]_0\(23) => \ramloop[34].ram.r_n_8\,
      \douta[844]_0\(22) => \ramloop[34].ram.r_n_9\,
      \douta[844]_0\(21) => \ramloop[34].ram.r_n_10\,
      \douta[844]_0\(20) => \ramloop[34].ram.r_n_11\,
      \douta[844]_0\(19) => \ramloop[34].ram.r_n_12\,
      \douta[844]_0\(18) => \ramloop[34].ram.r_n_13\,
      \douta[844]_0\(17) => \ramloop[34].ram.r_n_14\,
      \douta[844]_0\(16) => \ramloop[34].ram.r_n_15\,
      \douta[844]_0\(15) => \ramloop[34].ram.r_n_16\,
      \douta[844]_0\(14) => \ramloop[34].ram.r_n_17\,
      \douta[844]_0\(13) => \ramloop[34].ram.r_n_18\,
      \douta[844]_0\(12) => \ramloop[34].ram.r_n_19\,
      \douta[844]_0\(11) => \ramloop[34].ram.r_n_20\,
      \douta[844]_0\(10) => \ramloop[34].ram.r_n_21\,
      \douta[844]_0\(9) => \ramloop[34].ram.r_n_22\,
      \douta[844]_0\(8) => \ramloop[34].ram.r_n_23\,
      \douta[844]_0\(7) => \ramloop[34].ram.r_n_24\,
      \douta[844]_0\(6) => \ramloop[34].ram.r_n_25\,
      \douta[844]_0\(5) => \ramloop[34].ram.r_n_26\,
      \douta[844]_0\(4) => \ramloop[34].ram.r_n_27\,
      \douta[844]_0\(3) => \ramloop[34].ram.r_n_28\,
      \douta[844]_0\(2) => \ramloop[34].ram.r_n_29\,
      \douta[844]_0\(1) => \ramloop[34].ram.r_n_30\,
      \douta[844]_0\(0) => \ramloop[34].ram.r_n_31\,
      \douta[845]\(3) => \ramloop[35].ram.r_n_64\,
      \douta[845]\(2) => \ramloop[35].ram.r_n_65\,
      \douta[845]\(1) => \ramloop[35].ram.r_n_66\,
      \douta[845]\(0) => \ramloop[35].ram.r_n_67\,
      \douta[845]_0\(3) => \ramloop[34].ram.r_n_32\,
      \douta[845]_0\(2) => \ramloop[34].ram.r_n_33\,
      \douta[845]_0\(1) => \ramloop[34].ram.r_n_34\,
      \douta[845]_0\(0) => \ramloop[34].ram.r_n_35\,
      \douta[880]\(31) => \ramloop[35].ram.r_n_32\,
      \douta[880]\(30) => \ramloop[35].ram.r_n_33\,
      \douta[880]\(29) => \ramloop[35].ram.r_n_34\,
      \douta[880]\(28) => \ramloop[35].ram.r_n_35\,
      \douta[880]\(27) => \ramloop[35].ram.r_n_36\,
      \douta[880]\(26) => \ramloop[35].ram.r_n_37\,
      \douta[880]\(25) => \ramloop[35].ram.r_n_38\,
      \douta[880]\(24) => \ramloop[35].ram.r_n_39\,
      \douta[880]\(23) => \ramloop[35].ram.r_n_40\,
      \douta[880]\(22) => \ramloop[35].ram.r_n_41\,
      \douta[880]\(21) => \ramloop[35].ram.r_n_42\,
      \douta[880]\(20) => \ramloop[35].ram.r_n_43\,
      \douta[880]\(19) => \ramloop[35].ram.r_n_44\,
      \douta[880]\(18) => \ramloop[35].ram.r_n_45\,
      \douta[880]\(17) => \ramloop[35].ram.r_n_46\,
      \douta[880]\(16) => \ramloop[35].ram.r_n_47\,
      \douta[880]\(15) => \ramloop[35].ram.r_n_48\,
      \douta[880]\(14) => \ramloop[35].ram.r_n_49\,
      \douta[880]\(13) => \ramloop[35].ram.r_n_50\,
      \douta[880]\(12) => \ramloop[35].ram.r_n_51\,
      \douta[880]\(11) => \ramloop[35].ram.r_n_52\,
      \douta[880]\(10) => \ramloop[35].ram.r_n_53\,
      \douta[880]\(9) => \ramloop[35].ram.r_n_54\,
      \douta[880]\(8) => \ramloop[35].ram.r_n_55\,
      \douta[880]\(7) => \ramloop[35].ram.r_n_56\,
      \douta[880]\(6) => \ramloop[35].ram.r_n_57\,
      \douta[880]\(5) => \ramloop[35].ram.r_n_58\,
      \douta[880]\(4) => \ramloop[35].ram.r_n_59\,
      \douta[880]\(3) => \ramloop[35].ram.r_n_60\,
      \douta[880]\(2) => \ramloop[35].ram.r_n_61\,
      \douta[880]\(1) => \ramloop[35].ram.r_n_62\,
      \douta[880]\(0) => \ramloop[35].ram.r_n_63\,
      \douta[880]_0\(31) => \ramloop[36].ram.r_n_0\,
      \douta[880]_0\(30) => \ramloop[36].ram.r_n_1\,
      \douta[880]_0\(29) => \ramloop[36].ram.r_n_2\,
      \douta[880]_0\(28) => \ramloop[36].ram.r_n_3\,
      \douta[880]_0\(27) => \ramloop[36].ram.r_n_4\,
      \douta[880]_0\(26) => \ramloop[36].ram.r_n_5\,
      \douta[880]_0\(25) => \ramloop[36].ram.r_n_6\,
      \douta[880]_0\(24) => \ramloop[36].ram.r_n_7\,
      \douta[880]_0\(23) => \ramloop[36].ram.r_n_8\,
      \douta[880]_0\(22) => \ramloop[36].ram.r_n_9\,
      \douta[880]_0\(21) => \ramloop[36].ram.r_n_10\,
      \douta[880]_0\(20) => \ramloop[36].ram.r_n_11\,
      \douta[880]_0\(19) => \ramloop[36].ram.r_n_12\,
      \douta[880]_0\(18) => \ramloop[36].ram.r_n_13\,
      \douta[880]_0\(17) => \ramloop[36].ram.r_n_14\,
      \douta[880]_0\(16) => \ramloop[36].ram.r_n_15\,
      \douta[880]_0\(15) => \ramloop[36].ram.r_n_16\,
      \douta[880]_0\(14) => \ramloop[36].ram.r_n_17\,
      \douta[880]_0\(13) => \ramloop[36].ram.r_n_18\,
      \douta[880]_0\(12) => \ramloop[36].ram.r_n_19\,
      \douta[880]_0\(11) => \ramloop[36].ram.r_n_20\,
      \douta[880]_0\(10) => \ramloop[36].ram.r_n_21\,
      \douta[880]_0\(9) => \ramloop[36].ram.r_n_22\,
      \douta[880]_0\(8) => \ramloop[36].ram.r_n_23\,
      \douta[880]_0\(7) => \ramloop[36].ram.r_n_24\,
      \douta[880]_0\(6) => \ramloop[36].ram.r_n_25\,
      \douta[880]_0\(5) => \ramloop[36].ram.r_n_26\,
      \douta[880]_0\(4) => \ramloop[36].ram.r_n_27\,
      \douta[880]_0\(3) => \ramloop[36].ram.r_n_28\,
      \douta[880]_0\(2) => \ramloop[36].ram.r_n_29\,
      \douta[880]_0\(1) => \ramloop[36].ram.r_n_30\,
      \douta[880]_0\(0) => \ramloop[36].ram.r_n_31\,
      \douta[881]\(3) => \ramloop[35].ram.r_n_68\,
      \douta[881]\(2) => \ramloop[35].ram.r_n_69\,
      \douta[881]\(1) => \ramloop[35].ram.r_n_70\,
      \douta[881]\(0) => \ramloop[35].ram.r_n_71\,
      \douta[881]_0\(3) => \ramloop[36].ram.r_n_32\,
      \douta[881]_0\(2) => \ramloop[36].ram.r_n_33\,
      \douta[881]_0\(1) => \ramloop[36].ram.r_n_34\,
      \douta[881]_0\(0) => \ramloop[36].ram.r_n_35\,
      \douta[88]\(31) => \ramloop[2].ram.r_n_32\,
      \douta[88]\(30) => \ramloop[2].ram.r_n_33\,
      \douta[88]\(29) => \ramloop[2].ram.r_n_34\,
      \douta[88]\(28) => \ramloop[2].ram.r_n_35\,
      \douta[88]\(27) => \ramloop[2].ram.r_n_36\,
      \douta[88]\(26) => \ramloop[2].ram.r_n_37\,
      \douta[88]\(25) => \ramloop[2].ram.r_n_38\,
      \douta[88]\(24) => \ramloop[2].ram.r_n_39\,
      \douta[88]\(23) => \ramloop[2].ram.r_n_40\,
      \douta[88]\(22) => \ramloop[2].ram.r_n_41\,
      \douta[88]\(21) => \ramloop[2].ram.r_n_42\,
      \douta[88]\(20) => \ramloop[2].ram.r_n_43\,
      \douta[88]\(19) => \ramloop[2].ram.r_n_44\,
      \douta[88]\(18) => \ramloop[2].ram.r_n_45\,
      \douta[88]\(17) => \ramloop[2].ram.r_n_46\,
      \douta[88]\(16) => \ramloop[2].ram.r_n_47\,
      \douta[88]\(15) => \ramloop[2].ram.r_n_48\,
      \douta[88]\(14) => \ramloop[2].ram.r_n_49\,
      \douta[88]\(13) => \ramloop[2].ram.r_n_50\,
      \douta[88]\(12) => \ramloop[2].ram.r_n_51\,
      \douta[88]\(11) => \ramloop[2].ram.r_n_52\,
      \douta[88]\(10) => \ramloop[2].ram.r_n_53\,
      \douta[88]\(9) => \ramloop[2].ram.r_n_54\,
      \douta[88]\(8) => \ramloop[2].ram.r_n_55\,
      \douta[88]\(7) => \ramloop[2].ram.r_n_56\,
      \douta[88]\(6) => \ramloop[2].ram.r_n_57\,
      \douta[88]\(5) => \ramloop[2].ram.r_n_58\,
      \douta[88]\(4) => \ramloop[2].ram.r_n_59\,
      \douta[88]\(3) => \ramloop[2].ram.r_n_60\,
      \douta[88]\(2) => \ramloop[2].ram.r_n_61\,
      \douta[88]\(1) => \ramloop[2].ram.r_n_62\,
      \douta[88]\(0) => \ramloop[2].ram.r_n_63\,
      \douta[88]_0\(31) => \ramloop[3].ram.r_n_0\,
      \douta[88]_0\(30) => \ramloop[3].ram.r_n_1\,
      \douta[88]_0\(29) => \ramloop[3].ram.r_n_2\,
      \douta[88]_0\(28) => \ramloop[3].ram.r_n_3\,
      \douta[88]_0\(27) => \ramloop[3].ram.r_n_4\,
      \douta[88]_0\(26) => \ramloop[3].ram.r_n_5\,
      \douta[88]_0\(25) => \ramloop[3].ram.r_n_6\,
      \douta[88]_0\(24) => \ramloop[3].ram.r_n_7\,
      \douta[88]_0\(23) => \ramloop[3].ram.r_n_8\,
      \douta[88]_0\(22) => \ramloop[3].ram.r_n_9\,
      \douta[88]_0\(21) => \ramloop[3].ram.r_n_10\,
      \douta[88]_0\(20) => \ramloop[3].ram.r_n_11\,
      \douta[88]_0\(19) => \ramloop[3].ram.r_n_12\,
      \douta[88]_0\(18) => \ramloop[3].ram.r_n_13\,
      \douta[88]_0\(17) => \ramloop[3].ram.r_n_14\,
      \douta[88]_0\(16) => \ramloop[3].ram.r_n_15\,
      \douta[88]_0\(15) => \ramloop[3].ram.r_n_16\,
      \douta[88]_0\(14) => \ramloop[3].ram.r_n_17\,
      \douta[88]_0\(13) => \ramloop[3].ram.r_n_18\,
      \douta[88]_0\(12) => \ramloop[3].ram.r_n_19\,
      \douta[88]_0\(11) => \ramloop[3].ram.r_n_20\,
      \douta[88]_0\(10) => \ramloop[3].ram.r_n_21\,
      \douta[88]_0\(9) => \ramloop[3].ram.r_n_22\,
      \douta[88]_0\(8) => \ramloop[3].ram.r_n_23\,
      \douta[88]_0\(7) => \ramloop[3].ram.r_n_24\,
      \douta[88]_0\(6) => \ramloop[3].ram.r_n_25\,
      \douta[88]_0\(5) => \ramloop[3].ram.r_n_26\,
      \douta[88]_0\(4) => \ramloop[3].ram.r_n_27\,
      \douta[88]_0\(3) => \ramloop[3].ram.r_n_28\,
      \douta[88]_0\(2) => \ramloop[3].ram.r_n_29\,
      \douta[88]_0\(1) => \ramloop[3].ram.r_n_30\,
      \douta[88]_0\(0) => \ramloop[3].ram.r_n_31\,
      \douta[89]\(3) => \ramloop[2].ram.r_n_68\,
      \douta[89]\(2) => \ramloop[2].ram.r_n_69\,
      \douta[89]\(1) => \ramloop[2].ram.r_n_70\,
      \douta[89]\(0) => \ramloop[2].ram.r_n_71\,
      \douta[89]_0\(3) => \ramloop[3].ram.r_n_32\,
      \douta[89]_0\(2) => \ramloop[3].ram.r_n_33\,
      \douta[89]_0\(1) => \ramloop[3].ram.r_n_34\,
      \douta[89]_0\(0) => \ramloop[3].ram.r_n_35\,
      \douta[916]\(31) => \ramloop[38].ram.r_n_0\,
      \douta[916]\(30) => \ramloop[38].ram.r_n_1\,
      \douta[916]\(29) => \ramloop[38].ram.r_n_2\,
      \douta[916]\(28) => \ramloop[38].ram.r_n_3\,
      \douta[916]\(27) => \ramloop[38].ram.r_n_4\,
      \douta[916]\(26) => \ramloop[38].ram.r_n_5\,
      \douta[916]\(25) => \ramloop[38].ram.r_n_6\,
      \douta[916]\(24) => \ramloop[38].ram.r_n_7\,
      \douta[916]\(23) => \ramloop[38].ram.r_n_8\,
      \douta[916]\(22) => \ramloop[38].ram.r_n_9\,
      \douta[916]\(21) => \ramloop[38].ram.r_n_10\,
      \douta[916]\(20) => \ramloop[38].ram.r_n_11\,
      \douta[916]\(19) => \ramloop[38].ram.r_n_12\,
      \douta[916]\(18) => \ramloop[38].ram.r_n_13\,
      \douta[916]\(17) => \ramloop[38].ram.r_n_14\,
      \douta[916]\(16) => \ramloop[38].ram.r_n_15\,
      \douta[916]\(15) => \ramloop[38].ram.r_n_16\,
      \douta[916]\(14) => \ramloop[38].ram.r_n_17\,
      \douta[916]\(13) => \ramloop[38].ram.r_n_18\,
      \douta[916]\(12) => \ramloop[38].ram.r_n_19\,
      \douta[916]\(11) => \ramloop[38].ram.r_n_20\,
      \douta[916]\(10) => \ramloop[38].ram.r_n_21\,
      \douta[916]\(9) => \ramloop[38].ram.r_n_22\,
      \douta[916]\(8) => \ramloop[38].ram.r_n_23\,
      \douta[916]\(7) => \ramloop[38].ram.r_n_24\,
      \douta[916]\(6) => \ramloop[38].ram.r_n_25\,
      \douta[916]\(5) => \ramloop[38].ram.r_n_26\,
      \douta[916]\(4) => \ramloop[38].ram.r_n_27\,
      \douta[916]\(3) => \ramloop[38].ram.r_n_28\,
      \douta[916]\(2) => \ramloop[38].ram.r_n_29\,
      \douta[916]\(1) => \ramloop[38].ram.r_n_30\,
      \douta[916]\(0) => \ramloop[38].ram.r_n_31\,
      \douta[916]_0\(31) => \ramloop[37].ram.r_n_0\,
      \douta[916]_0\(30) => \ramloop[37].ram.r_n_1\,
      \douta[916]_0\(29) => \ramloop[37].ram.r_n_2\,
      \douta[916]_0\(28) => \ramloop[37].ram.r_n_3\,
      \douta[916]_0\(27) => \ramloop[37].ram.r_n_4\,
      \douta[916]_0\(26) => \ramloop[37].ram.r_n_5\,
      \douta[916]_0\(25) => \ramloop[37].ram.r_n_6\,
      \douta[916]_0\(24) => \ramloop[37].ram.r_n_7\,
      \douta[916]_0\(23) => \ramloop[37].ram.r_n_8\,
      \douta[916]_0\(22) => \ramloop[37].ram.r_n_9\,
      \douta[916]_0\(21) => \ramloop[37].ram.r_n_10\,
      \douta[916]_0\(20) => \ramloop[37].ram.r_n_11\,
      \douta[916]_0\(19) => \ramloop[37].ram.r_n_12\,
      \douta[916]_0\(18) => \ramloop[37].ram.r_n_13\,
      \douta[916]_0\(17) => \ramloop[37].ram.r_n_14\,
      \douta[916]_0\(16) => \ramloop[37].ram.r_n_15\,
      \douta[916]_0\(15) => \ramloop[37].ram.r_n_16\,
      \douta[916]_0\(14) => \ramloop[37].ram.r_n_17\,
      \douta[916]_0\(13) => \ramloop[37].ram.r_n_18\,
      \douta[916]_0\(12) => \ramloop[37].ram.r_n_19\,
      \douta[916]_0\(11) => \ramloop[37].ram.r_n_20\,
      \douta[916]_0\(10) => \ramloop[37].ram.r_n_21\,
      \douta[916]_0\(9) => \ramloop[37].ram.r_n_22\,
      \douta[916]_0\(8) => \ramloop[37].ram.r_n_23\,
      \douta[916]_0\(7) => \ramloop[37].ram.r_n_24\,
      \douta[916]_0\(6) => \ramloop[37].ram.r_n_25\,
      \douta[916]_0\(5) => \ramloop[37].ram.r_n_26\,
      \douta[916]_0\(4) => \ramloop[37].ram.r_n_27\,
      \douta[916]_0\(3) => \ramloop[37].ram.r_n_28\,
      \douta[916]_0\(2) => \ramloop[37].ram.r_n_29\,
      \douta[916]_0\(1) => \ramloop[37].ram.r_n_30\,
      \douta[916]_0\(0) => \ramloop[37].ram.r_n_31\,
      \douta[917]\(3) => \ramloop[38].ram.r_n_64\,
      \douta[917]\(2) => \ramloop[38].ram.r_n_65\,
      \douta[917]\(1) => \ramloop[38].ram.r_n_66\,
      \douta[917]\(0) => \ramloop[38].ram.r_n_67\,
      \douta[917]_0\(3) => \ramloop[37].ram.r_n_32\,
      \douta[917]_0\(2) => \ramloop[37].ram.r_n_33\,
      \douta[917]_0\(1) => \ramloop[37].ram.r_n_34\,
      \douta[917]_0\(0) => \ramloop[37].ram.r_n_35\,
      \douta[952]\(31) => \ramloop[38].ram.r_n_32\,
      \douta[952]\(30) => \ramloop[38].ram.r_n_33\,
      \douta[952]\(29) => \ramloop[38].ram.r_n_34\,
      \douta[952]\(28) => \ramloop[38].ram.r_n_35\,
      \douta[952]\(27) => \ramloop[38].ram.r_n_36\,
      \douta[952]\(26) => \ramloop[38].ram.r_n_37\,
      \douta[952]\(25) => \ramloop[38].ram.r_n_38\,
      \douta[952]\(24) => \ramloop[38].ram.r_n_39\,
      \douta[952]\(23) => \ramloop[38].ram.r_n_40\,
      \douta[952]\(22) => \ramloop[38].ram.r_n_41\,
      \douta[952]\(21) => \ramloop[38].ram.r_n_42\,
      \douta[952]\(20) => \ramloop[38].ram.r_n_43\,
      \douta[952]\(19) => \ramloop[38].ram.r_n_44\,
      \douta[952]\(18) => \ramloop[38].ram.r_n_45\,
      \douta[952]\(17) => \ramloop[38].ram.r_n_46\,
      \douta[952]\(16) => \ramloop[38].ram.r_n_47\,
      \douta[952]\(15) => \ramloop[38].ram.r_n_48\,
      \douta[952]\(14) => \ramloop[38].ram.r_n_49\,
      \douta[952]\(13) => \ramloop[38].ram.r_n_50\,
      \douta[952]\(12) => \ramloop[38].ram.r_n_51\,
      \douta[952]\(11) => \ramloop[38].ram.r_n_52\,
      \douta[952]\(10) => \ramloop[38].ram.r_n_53\,
      \douta[952]\(9) => \ramloop[38].ram.r_n_54\,
      \douta[952]\(8) => \ramloop[38].ram.r_n_55\,
      \douta[952]\(7) => \ramloop[38].ram.r_n_56\,
      \douta[952]\(6) => \ramloop[38].ram.r_n_57\,
      \douta[952]\(5) => \ramloop[38].ram.r_n_58\,
      \douta[952]\(4) => \ramloop[38].ram.r_n_59\,
      \douta[952]\(3) => \ramloop[38].ram.r_n_60\,
      \douta[952]\(2) => \ramloop[38].ram.r_n_61\,
      \douta[952]\(1) => \ramloop[38].ram.r_n_62\,
      \douta[952]\(0) => \ramloop[38].ram.r_n_63\,
      \douta[952]_0\(31) => \ramloop[39].ram.r_n_0\,
      \douta[952]_0\(30) => \ramloop[39].ram.r_n_1\,
      \douta[952]_0\(29) => \ramloop[39].ram.r_n_2\,
      \douta[952]_0\(28) => \ramloop[39].ram.r_n_3\,
      \douta[952]_0\(27) => \ramloop[39].ram.r_n_4\,
      \douta[952]_0\(26) => \ramloop[39].ram.r_n_5\,
      \douta[952]_0\(25) => \ramloop[39].ram.r_n_6\,
      \douta[952]_0\(24) => \ramloop[39].ram.r_n_7\,
      \douta[952]_0\(23) => \ramloop[39].ram.r_n_8\,
      \douta[952]_0\(22) => \ramloop[39].ram.r_n_9\,
      \douta[952]_0\(21) => \ramloop[39].ram.r_n_10\,
      \douta[952]_0\(20) => \ramloop[39].ram.r_n_11\,
      \douta[952]_0\(19) => \ramloop[39].ram.r_n_12\,
      \douta[952]_0\(18) => \ramloop[39].ram.r_n_13\,
      \douta[952]_0\(17) => \ramloop[39].ram.r_n_14\,
      \douta[952]_0\(16) => \ramloop[39].ram.r_n_15\,
      \douta[952]_0\(15) => \ramloop[39].ram.r_n_16\,
      \douta[952]_0\(14) => \ramloop[39].ram.r_n_17\,
      \douta[952]_0\(13) => \ramloop[39].ram.r_n_18\,
      \douta[952]_0\(12) => \ramloop[39].ram.r_n_19\,
      \douta[952]_0\(11) => \ramloop[39].ram.r_n_20\,
      \douta[952]_0\(10) => \ramloop[39].ram.r_n_21\,
      \douta[952]_0\(9) => \ramloop[39].ram.r_n_22\,
      \douta[952]_0\(8) => \ramloop[39].ram.r_n_23\,
      \douta[952]_0\(7) => \ramloop[39].ram.r_n_24\,
      \douta[952]_0\(6) => \ramloop[39].ram.r_n_25\,
      \douta[952]_0\(5) => \ramloop[39].ram.r_n_26\,
      \douta[952]_0\(4) => \ramloop[39].ram.r_n_27\,
      \douta[952]_0\(3) => \ramloop[39].ram.r_n_28\,
      \douta[952]_0\(2) => \ramloop[39].ram.r_n_29\,
      \douta[952]_0\(1) => \ramloop[39].ram.r_n_30\,
      \douta[952]_0\(0) => \ramloop[39].ram.r_n_31\,
      \douta[953]\(3) => \ramloop[38].ram.r_n_68\,
      \douta[953]\(2) => \ramloop[38].ram.r_n_69\,
      \douta[953]\(1) => \ramloop[38].ram.r_n_70\,
      \douta[953]\(0) => \ramloop[38].ram.r_n_71\,
      \douta[953]_0\(3) => \ramloop[39].ram.r_n_32\,
      \douta[953]_0\(2) => \ramloop[39].ram.r_n_33\,
      \douta[953]_0\(1) => \ramloop[39].ram.r_n_34\,
      \douta[953]_0\(0) => \ramloop[39].ram.r_n_35\,
      \douta[980]\(2) => \ramloop[41].ram.r_n_64\,
      \douta[980]\(1) => \ramloop[41].ram.r_n_65\,
      \douta[980]\(0) => \ramloop[41].ram.r_n_66\,
      \douta[988]\(31) => \ramloop[41].ram.r_n_0\,
      \douta[988]\(30) => \ramloop[41].ram.r_n_1\,
      \douta[988]\(29) => \ramloop[41].ram.r_n_2\,
      \douta[988]\(28) => \ramloop[41].ram.r_n_3\,
      \douta[988]\(27) => \ramloop[41].ram.r_n_4\,
      \douta[988]\(26) => \ramloop[41].ram.r_n_5\,
      \douta[988]\(25) => \ramloop[41].ram.r_n_6\,
      \douta[988]\(24) => \ramloop[41].ram.r_n_7\,
      \douta[988]\(23) => \ramloop[41].ram.r_n_8\,
      \douta[988]\(22) => \ramloop[41].ram.r_n_9\,
      \douta[988]\(21) => \ramloop[41].ram.r_n_10\,
      \douta[988]\(20) => \ramloop[41].ram.r_n_11\,
      \douta[988]\(19) => \ramloop[41].ram.r_n_12\,
      \douta[988]\(18) => \ramloop[41].ram.r_n_13\,
      \douta[988]\(17) => \ramloop[41].ram.r_n_14\,
      \douta[988]\(16) => \ramloop[41].ram.r_n_15\,
      \douta[988]\(15) => \ramloop[41].ram.r_n_16\,
      \douta[988]\(14) => \ramloop[41].ram.r_n_17\,
      \douta[988]\(13) => \ramloop[41].ram.r_n_18\,
      \douta[988]\(12) => \ramloop[41].ram.r_n_19\,
      \douta[988]\(11) => \ramloop[41].ram.r_n_20\,
      \douta[988]\(10) => \ramloop[41].ram.r_n_21\,
      \douta[988]\(9) => \ramloop[41].ram.r_n_22\,
      \douta[988]\(8) => \ramloop[41].ram.r_n_23\,
      \douta[988]\(7) => \ramloop[41].ram.r_n_24\,
      \douta[988]\(6) => \ramloop[41].ram.r_n_25\,
      \douta[988]\(5) => \ramloop[41].ram.r_n_26\,
      \douta[988]\(4) => \ramloop[41].ram.r_n_27\,
      \douta[988]\(3) => \ramloop[41].ram.r_n_28\,
      \douta[988]\(2) => \ramloop[41].ram.r_n_29\,
      \douta[988]\(1) => \ramloop[41].ram.r_n_30\,
      \douta[988]\(0) => \ramloop[41].ram.r_n_31\,
      \douta[988]_0\(31) => \ramloop[40].ram.r_n_0\,
      \douta[988]_0\(30) => \ramloop[40].ram.r_n_1\,
      \douta[988]_0\(29) => \ramloop[40].ram.r_n_2\,
      \douta[988]_0\(28) => \ramloop[40].ram.r_n_3\,
      \douta[988]_0\(27) => \ramloop[40].ram.r_n_4\,
      \douta[988]_0\(26) => \ramloop[40].ram.r_n_5\,
      \douta[988]_0\(25) => \ramloop[40].ram.r_n_6\,
      \douta[988]_0\(24) => \ramloop[40].ram.r_n_7\,
      \douta[988]_0\(23) => \ramloop[40].ram.r_n_8\,
      \douta[988]_0\(22) => \ramloop[40].ram.r_n_9\,
      \douta[988]_0\(21) => \ramloop[40].ram.r_n_10\,
      \douta[988]_0\(20) => \ramloop[40].ram.r_n_11\,
      \douta[988]_0\(19) => \ramloop[40].ram.r_n_12\,
      \douta[988]_0\(18) => \ramloop[40].ram.r_n_13\,
      \douta[988]_0\(17) => \ramloop[40].ram.r_n_14\,
      \douta[988]_0\(16) => \ramloop[40].ram.r_n_15\,
      \douta[988]_0\(15) => \ramloop[40].ram.r_n_16\,
      \douta[988]_0\(14) => \ramloop[40].ram.r_n_17\,
      \douta[988]_0\(13) => \ramloop[40].ram.r_n_18\,
      \douta[988]_0\(12) => \ramloop[40].ram.r_n_19\,
      \douta[988]_0\(11) => \ramloop[40].ram.r_n_20\,
      \douta[988]_0\(10) => \ramloop[40].ram.r_n_21\,
      \douta[988]_0\(9) => \ramloop[40].ram.r_n_22\,
      \douta[988]_0\(8) => \ramloop[40].ram.r_n_23\,
      \douta[988]_0\(7) => \ramloop[40].ram.r_n_24\,
      \douta[988]_0\(6) => \ramloop[40].ram.r_n_25\,
      \douta[988]_0\(5) => \ramloop[40].ram.r_n_26\,
      \douta[988]_0\(4) => \ramloop[40].ram.r_n_27\,
      \douta[988]_0\(3) => \ramloop[40].ram.r_n_28\,
      \douta[988]_0\(2) => \ramloop[40].ram.r_n_29\,
      \douta[988]_0\(1) => \ramloop[40].ram.r_n_30\,
      \douta[988]_0\(0) => \ramloop[40].ram.r_n_31\,
      \douta[989]\(3) => \ramloop[40].ram.r_n_32\,
      \douta[989]\(2) => \ramloop[40].ram.r_n_33\,
      \douta[989]\(1) => \ramloop[40].ram.r_n_34\,
      \douta[989]\(0) => \ramloop[40].ram.r_n_35\,
      ena => ena
    );
\ramloop[0].ram.r\: entity work.weights_buffer_blk_mem_gen_prim_width
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0),
      ena => ena
    );
\ramloop[10].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[10].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[10].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[10].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[10].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[10].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[10].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[10].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[10].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[10].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[10].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[10].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[10].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[10].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[10].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[10].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[10].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[10].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[10].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[10].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[10].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[10].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[10].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[10].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[10].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[10].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[10].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[10].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[10].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[11].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized10\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(30) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(29) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(28) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(27) => \ramloop[11].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(26) => \ramloop[11].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(25) => \ramloop[11].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(24) => \ramloop[11].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(23) => \ramloop[11].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(22) => \ramloop[11].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(21) => \ramloop[11].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(20) => \ramloop[11].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(19) => \ramloop[11].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(18) => \ramloop[11].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(17) => \ramloop[11].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(16) => \ramloop[11].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(15) => \ramloop[11].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(14) => \ramloop[11].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(13) => \ramloop[11].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(12) => \ramloop[11].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(11) => \ramloop[11].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(10) => \ramloop[11].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(9) => \ramloop[11].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(8) => \ramloop[11].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(7) => \ramloop[11].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(6) => \ramloop[11].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(5) => \ramloop[11].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(4) => \ramloop[11].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(3) => \ramloop[11].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(2) => \ramloop[11].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(1) => \ramloop[11].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(0) => \ramloop[11].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31) => \ramloop[11].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(30) => \ramloop[11].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(29) => \ramloop[11].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(28) => \ramloop[11].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(27) => \ramloop[11].ram.r_n_36\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(26) => \ramloop[11].ram.r_n_37\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(25) => \ramloop[11].ram.r_n_38\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(24) => \ramloop[11].ram.r_n_39\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(23) => \ramloop[11].ram.r_n_40\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(22) => \ramloop[11].ram.r_n_41\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(21) => \ramloop[11].ram.r_n_42\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(20) => \ramloop[11].ram.r_n_43\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(19) => \ramloop[11].ram.r_n_44\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(18) => \ramloop[11].ram.r_n_45\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(17) => \ramloop[11].ram.r_n_46\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(16) => \ramloop[11].ram.r_n_47\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(15) => \ramloop[11].ram.r_n_48\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(14) => \ramloop[11].ram.r_n_49\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(13) => \ramloop[11].ram.r_n_50\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(12) => \ramloop[11].ram.r_n_51\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(11) => \ramloop[11].ram.r_n_52\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(10) => \ramloop[11].ram.r_n_53\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(9) => \ramloop[11].ram.r_n_54\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(8) => \ramloop[11].ram.r_n_55\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(7) => \ramloop[11].ram.r_n_56\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(6) => \ramloop[11].ram.r_n_57\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(5) => \ramloop[11].ram.r_n_58\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(4) => \ramloop[11].ram.r_n_59\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(3) => \ramloop[11].ram.r_n_60\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(2) => \ramloop[11].ram.r_n_61\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(1) => \ramloop[11].ram.r_n_62\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(0) => \ramloop[11].ram.r_n_63\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3) => \ramloop[11].ram.r_n_64\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(2) => \ramloop[11].ram.r_n_65\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(1) => \ramloop[11].ram.r_n_66\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(0) => \ramloop[11].ram.r_n_67\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3) => \ramloop[11].ram.r_n_68\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(2) => \ramloop[11].ram.r_n_69\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(1) => \ramloop[11].ram.r_n_70\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(0) => \ramloop[11].ram.r_n_71\,
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(2)
    );
\ramloop[12].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized11\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[12].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[12].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[12].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[12].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[12].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[12].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[12].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[12].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[12].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[12].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[12].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[12].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[12].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[12].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[12].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[12].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[12].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[12].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[12].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[12].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[12].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[12].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[12].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[12].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[12].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[12].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[12].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[12].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[12].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[12].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[12].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[12].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[12].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[13].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized12\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[13].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[13].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[13].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[13].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[13].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[13].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[13].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[13].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[13].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[13].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[13].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[13].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[13].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[13].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[13].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[13].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[13].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[13].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[13].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[13].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[13].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[13].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[13].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[13].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[13].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[13].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[13].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[13].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[13].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[13].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[13].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[13].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[13].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[13].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[13].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[13].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[14].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized13\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31) => \ramloop[14].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(30) => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(29) => \ramloop[14].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(28) => \ramloop[14].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(27) => \ramloop[14].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(26) => \ramloop[14].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(25) => \ramloop[14].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(24) => \ramloop[14].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(23) => \ramloop[14].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(22) => \ramloop[14].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(21) => \ramloop[14].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(20) => \ramloop[14].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(19) => \ramloop[14].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(18) => \ramloop[14].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(17) => \ramloop[14].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(16) => \ramloop[14].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(15) => \ramloop[14].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(14) => \ramloop[14].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(13) => \ramloop[14].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(12) => \ramloop[14].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(11) => \ramloop[14].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(10) => \ramloop[14].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(9) => \ramloop[14].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(8) => \ramloop[14].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(7) => \ramloop[14].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(6) => \ramloop[14].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(5) => \ramloop[14].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(4) => \ramloop[14].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(3) => \ramloop[14].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(2) => \ramloop[14].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(1) => \ramloop[14].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(0) => \ramloop[14].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31) => \ramloop[14].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(30) => \ramloop[14].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(29) => \ramloop[14].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(28) => \ramloop[14].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(27) => \ramloop[14].ram.r_n_36\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(26) => \ramloop[14].ram.r_n_37\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(25) => \ramloop[14].ram.r_n_38\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(24) => \ramloop[14].ram.r_n_39\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(23) => \ramloop[14].ram.r_n_40\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(22) => \ramloop[14].ram.r_n_41\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(21) => \ramloop[14].ram.r_n_42\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(20) => \ramloop[14].ram.r_n_43\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(19) => \ramloop[14].ram.r_n_44\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(18) => \ramloop[14].ram.r_n_45\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(17) => \ramloop[14].ram.r_n_46\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(16) => \ramloop[14].ram.r_n_47\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(15) => \ramloop[14].ram.r_n_48\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(14) => \ramloop[14].ram.r_n_49\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(13) => \ramloop[14].ram.r_n_50\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(12) => \ramloop[14].ram.r_n_51\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(11) => \ramloop[14].ram.r_n_52\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(10) => \ramloop[14].ram.r_n_53\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(9) => \ramloop[14].ram.r_n_54\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(8) => \ramloop[14].ram.r_n_55\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(7) => \ramloop[14].ram.r_n_56\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(6) => \ramloop[14].ram.r_n_57\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(5) => \ramloop[14].ram.r_n_58\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(4) => \ramloop[14].ram.r_n_59\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(3) => \ramloop[14].ram.r_n_60\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(2) => \ramloop[14].ram.r_n_61\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(1) => \ramloop[14].ram.r_n_62\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(0) => \ramloop[14].ram.r_n_63\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3) => \ramloop[14].ram.r_n_64\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(2) => \ramloop[14].ram.r_n_65\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(1) => \ramloop[14].ram.r_n_66\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(0) => \ramloop[14].ram.r_n_67\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3) => \ramloop[14].ram.r_n_68\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(2) => \ramloop[14].ram.r_n_69\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(1) => \ramloop[14].ram.r_n_70\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(0) => \ramloop[14].ram.r_n_71\,
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(2)
    );
\ramloop[15].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized14\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[15].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[15].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[15].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[15].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[15].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[15].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[15].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[15].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[15].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[15].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[15].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[15].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[15].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[15].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[15].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[15].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[15].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[15].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[15].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[15].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[15].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[15].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[15].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[15].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[15].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[15].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[15].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[15].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[15].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[15].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[15].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[15].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[15].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[15].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[15].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[15].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[16].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized15\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[16].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[16].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[16].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[16].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[16].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[16].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[16].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[16].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[16].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[16].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[16].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[16].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[16].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[16].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[16].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[16].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[16].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[16].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[16].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[16].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[16].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[16].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[16].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[16].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[16].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[16].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[16].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[16].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[16].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[16].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[16].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[16].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[16].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[16].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[16].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[16].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[17].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized16\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31) => \ramloop[17].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(30) => \ramloop[17].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(29) => \ramloop[17].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(28) => \ramloop[17].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(27) => \ramloop[17].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(26) => \ramloop[17].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(25) => \ramloop[17].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(24) => \ramloop[17].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(23) => \ramloop[17].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(22) => \ramloop[17].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(21) => \ramloop[17].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(20) => \ramloop[17].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(19) => \ramloop[17].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(18) => \ramloop[17].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(17) => \ramloop[17].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(16) => \ramloop[17].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(15) => \ramloop[17].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(14) => \ramloop[17].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(13) => \ramloop[17].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(12) => \ramloop[17].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(11) => \ramloop[17].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(10) => \ramloop[17].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(9) => \ramloop[17].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(8) => \ramloop[17].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(7) => \ramloop[17].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(6) => \ramloop[17].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(5) => \ramloop[17].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(4) => \ramloop[17].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(3) => \ramloop[17].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(2) => \ramloop[17].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(1) => \ramloop[17].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(0) => \ramloop[17].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31) => \ramloop[17].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(30) => \ramloop[17].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(29) => \ramloop[17].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(28) => \ramloop[17].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(27) => \ramloop[17].ram.r_n_36\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(26) => \ramloop[17].ram.r_n_37\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(25) => \ramloop[17].ram.r_n_38\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(24) => \ramloop[17].ram.r_n_39\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(23) => \ramloop[17].ram.r_n_40\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(22) => \ramloop[17].ram.r_n_41\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(21) => \ramloop[17].ram.r_n_42\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(20) => \ramloop[17].ram.r_n_43\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(19) => \ramloop[17].ram.r_n_44\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(18) => \ramloop[17].ram.r_n_45\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(17) => \ramloop[17].ram.r_n_46\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(16) => \ramloop[17].ram.r_n_47\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(15) => \ramloop[17].ram.r_n_48\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(14) => \ramloop[17].ram.r_n_49\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(13) => \ramloop[17].ram.r_n_50\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(12) => \ramloop[17].ram.r_n_51\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(11) => \ramloop[17].ram.r_n_52\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(10) => \ramloop[17].ram.r_n_53\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(9) => \ramloop[17].ram.r_n_54\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(8) => \ramloop[17].ram.r_n_55\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(7) => \ramloop[17].ram.r_n_56\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(6) => \ramloop[17].ram.r_n_57\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(5) => \ramloop[17].ram.r_n_58\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(4) => \ramloop[17].ram.r_n_59\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(3) => \ramloop[17].ram.r_n_60\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(2) => \ramloop[17].ram.r_n_61\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(1) => \ramloop[17].ram.r_n_62\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(0) => \ramloop[17].ram.r_n_63\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3) => \ramloop[17].ram.r_n_64\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(2) => \ramloop[17].ram.r_n_65\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(1) => \ramloop[17].ram.r_n_66\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(0) => \ramloop[17].ram.r_n_67\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3) => \ramloop[17].ram.r_n_68\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(2) => \ramloop[17].ram.r_n_69\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(1) => \ramloop[17].ram.r_n_70\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(0) => \ramloop[17].ram.r_n_71\,
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(2)
    );
\ramloop[18].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized17\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[18].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[18].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[18].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[18].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[18].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[18].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[18].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[18].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[18].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[18].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[18].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[18].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[18].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[18].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[18].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[18].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[18].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[18].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[18].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[18].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[18].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[18].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[18].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[18].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[18].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[18].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[18].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[18].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[18].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[18].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[18].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[18].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[18].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[18].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[18].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[18].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[19].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized18\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[19].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[19].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[19].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[19].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[19].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[19].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[19].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[19].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[19].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[19].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[19].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[19].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[19].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[19].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[19].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[19].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[19].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[19].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[19].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[19].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[19].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[19].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[19].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[19].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[19].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[19].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[19].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[19].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[19].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[19].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[19].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[19].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[19].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[19].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[19].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[19].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[1].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[1].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[1].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[1].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[1].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[1].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[1].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[1].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[1].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[1].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[1].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[1].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[1].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[1].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[1].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[1].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[1].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[1].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[1].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[1].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[20].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized19\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31) => \ramloop[20].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(30) => \ramloop[20].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(29) => \ramloop[20].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(28) => \ramloop[20].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(27) => \ramloop[20].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(26) => \ramloop[20].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(25) => \ramloop[20].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(24) => \ramloop[20].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(23) => \ramloop[20].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(22) => \ramloop[20].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(21) => \ramloop[20].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(20) => \ramloop[20].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(19) => \ramloop[20].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(18) => \ramloop[20].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(17) => \ramloop[20].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(16) => \ramloop[20].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(15) => \ramloop[20].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(14) => \ramloop[20].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(13) => \ramloop[20].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(12) => \ramloop[20].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(11) => \ramloop[20].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(10) => \ramloop[20].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(9) => \ramloop[20].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(8) => \ramloop[20].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(7) => \ramloop[20].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(6) => \ramloop[20].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(5) => \ramloop[20].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(4) => \ramloop[20].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(3) => \ramloop[20].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(2) => \ramloop[20].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(1) => \ramloop[20].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(0) => \ramloop[20].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31) => \ramloop[20].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(30) => \ramloop[20].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(29) => \ramloop[20].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(28) => \ramloop[20].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(27) => \ramloop[20].ram.r_n_36\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(26) => \ramloop[20].ram.r_n_37\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(25) => \ramloop[20].ram.r_n_38\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(24) => \ramloop[20].ram.r_n_39\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(23) => \ramloop[20].ram.r_n_40\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(22) => \ramloop[20].ram.r_n_41\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(21) => \ramloop[20].ram.r_n_42\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(20) => \ramloop[20].ram.r_n_43\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(19) => \ramloop[20].ram.r_n_44\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(18) => \ramloop[20].ram.r_n_45\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(17) => \ramloop[20].ram.r_n_46\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(16) => \ramloop[20].ram.r_n_47\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(15) => \ramloop[20].ram.r_n_48\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(14) => \ramloop[20].ram.r_n_49\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(13) => \ramloop[20].ram.r_n_50\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(12) => \ramloop[20].ram.r_n_51\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(11) => \ramloop[20].ram.r_n_52\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(10) => \ramloop[20].ram.r_n_53\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(9) => \ramloop[20].ram.r_n_54\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(8) => \ramloop[20].ram.r_n_55\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(7) => \ramloop[20].ram.r_n_56\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(6) => \ramloop[20].ram.r_n_57\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(5) => \ramloop[20].ram.r_n_58\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(4) => \ramloop[20].ram.r_n_59\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(3) => \ramloop[20].ram.r_n_60\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(2) => \ramloop[20].ram.r_n_61\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(1) => \ramloop[20].ram.r_n_62\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(0) => \ramloop[20].ram.r_n_63\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3) => \ramloop[20].ram.r_n_64\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(2) => \ramloop[20].ram.r_n_65\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(1) => \ramloop[20].ram.r_n_66\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(0) => \ramloop[20].ram.r_n_67\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3) => \ramloop[20].ram.r_n_68\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(2) => \ramloop[20].ram.r_n_69\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(1) => \ramloop[20].ram.r_n_70\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(0) => \ramloop[20].ram.r_n_71\,
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(2)
    );
\ramloop[21].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized20\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[21].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[21].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[21].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[21].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[21].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[21].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[21].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[21].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[21].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[21].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[21].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[21].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[21].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[21].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[21].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[21].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[21].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[21].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[21].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[21].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[21].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[21].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[21].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[21].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[21].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[21].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[21].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[21].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[21].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[21].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[21].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[21].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[21].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[21].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[21].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[21].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[22].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized21\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[22].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[22].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[22].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[22].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[22].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[22].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[22].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[22].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[22].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[22].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[22].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[22].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[22].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[22].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[22].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[22].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[22].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[22].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[22].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[22].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[22].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[22].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[22].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[22].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[22].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[22].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[22].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[22].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[22].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[22].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[22].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[22].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[22].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[22].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[22].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[22].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[23].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized22\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31) => \ramloop[23].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(30) => \ramloop[23].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(29) => \ramloop[23].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(28) => \ramloop[23].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(27) => \ramloop[23].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(26) => \ramloop[23].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(25) => \ramloop[23].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(24) => \ramloop[23].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(23) => \ramloop[23].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(22) => \ramloop[23].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(21) => \ramloop[23].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(20) => \ramloop[23].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(19) => \ramloop[23].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(18) => \ramloop[23].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(17) => \ramloop[23].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(16) => \ramloop[23].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(15) => \ramloop[23].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(14) => \ramloop[23].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(13) => \ramloop[23].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(12) => \ramloop[23].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(11) => \ramloop[23].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(10) => \ramloop[23].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(9) => \ramloop[23].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(8) => \ramloop[23].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(7) => \ramloop[23].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(6) => \ramloop[23].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(5) => \ramloop[23].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(4) => \ramloop[23].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(3) => \ramloop[23].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(2) => \ramloop[23].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(1) => \ramloop[23].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(0) => \ramloop[23].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31) => \ramloop[23].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(30) => \ramloop[23].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(29) => \ramloop[23].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(28) => \ramloop[23].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(27) => \ramloop[23].ram.r_n_36\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(26) => \ramloop[23].ram.r_n_37\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(25) => \ramloop[23].ram.r_n_38\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(24) => \ramloop[23].ram.r_n_39\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(23) => \ramloop[23].ram.r_n_40\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(22) => \ramloop[23].ram.r_n_41\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(21) => \ramloop[23].ram.r_n_42\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(20) => \ramloop[23].ram.r_n_43\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(19) => \ramloop[23].ram.r_n_44\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(18) => \ramloop[23].ram.r_n_45\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(17) => \ramloop[23].ram.r_n_46\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(16) => \ramloop[23].ram.r_n_47\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(15) => \ramloop[23].ram.r_n_48\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(14) => \ramloop[23].ram.r_n_49\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(13) => \ramloop[23].ram.r_n_50\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(12) => \ramloop[23].ram.r_n_51\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(11) => \ramloop[23].ram.r_n_52\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(10) => \ramloop[23].ram.r_n_53\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(9) => \ramloop[23].ram.r_n_54\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(8) => \ramloop[23].ram.r_n_55\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(7) => \ramloop[23].ram.r_n_56\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(6) => \ramloop[23].ram.r_n_57\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(5) => \ramloop[23].ram.r_n_58\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(4) => \ramloop[23].ram.r_n_59\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(3) => \ramloop[23].ram.r_n_60\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(2) => \ramloop[23].ram.r_n_61\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(1) => \ramloop[23].ram.r_n_62\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(0) => \ramloop[23].ram.r_n_63\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3) => \ramloop[23].ram.r_n_64\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(2) => \ramloop[23].ram.r_n_65\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(1) => \ramloop[23].ram.r_n_66\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(0) => \ramloop[23].ram.r_n_67\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3) => \ramloop[23].ram.r_n_68\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(2) => \ramloop[23].ram.r_n_69\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(1) => \ramloop[23].ram.r_n_70\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(0) => \ramloop[23].ram.r_n_71\,
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(2)
    );
\ramloop[24].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized23\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[24].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[24].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[24].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[24].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[24].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[24].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[24].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[24].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[24].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[24].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[24].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[24].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[24].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[24].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[24].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[24].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[24].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[24].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[24].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[24].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[24].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[24].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[24].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[24].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[24].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[24].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[24].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[24].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[24].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[24].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[24].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[24].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[24].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[24].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[24].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[24].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[25].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized24\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[25].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[25].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[25].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[25].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[25].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[25].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[25].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[25].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[25].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[25].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[25].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[25].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[25].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[25].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[25].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[25].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[25].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[25].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[25].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[25].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[25].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[25].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[25].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[25].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[25].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[25].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[25].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[25].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[25].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[25].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[25].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[25].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[25].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[25].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[25].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[25].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[26].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized25\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31) => \ramloop[26].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(30) => \ramloop[26].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(29) => \ramloop[26].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(28) => \ramloop[26].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(27) => \ramloop[26].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(26) => \ramloop[26].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(25) => \ramloop[26].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(24) => \ramloop[26].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(23) => \ramloop[26].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(22) => \ramloop[26].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(21) => \ramloop[26].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(20) => \ramloop[26].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(19) => \ramloop[26].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(18) => \ramloop[26].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(17) => \ramloop[26].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(16) => \ramloop[26].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(15) => \ramloop[26].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(14) => \ramloop[26].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(13) => \ramloop[26].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(12) => \ramloop[26].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(11) => \ramloop[26].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(10) => \ramloop[26].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(9) => \ramloop[26].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(8) => \ramloop[26].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(7) => \ramloop[26].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(6) => \ramloop[26].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(5) => \ramloop[26].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(4) => \ramloop[26].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(3) => \ramloop[26].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(2) => \ramloop[26].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(1) => \ramloop[26].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(0) => \ramloop[26].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31) => \ramloop[26].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(30) => \ramloop[26].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(29) => \ramloop[26].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(28) => \ramloop[26].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(27) => \ramloop[26].ram.r_n_36\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(26) => \ramloop[26].ram.r_n_37\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(25) => \ramloop[26].ram.r_n_38\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(24) => \ramloop[26].ram.r_n_39\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(23) => \ramloop[26].ram.r_n_40\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(22) => \ramloop[26].ram.r_n_41\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(21) => \ramloop[26].ram.r_n_42\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(20) => \ramloop[26].ram.r_n_43\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(19) => \ramloop[26].ram.r_n_44\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(18) => \ramloop[26].ram.r_n_45\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(17) => \ramloop[26].ram.r_n_46\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(16) => \ramloop[26].ram.r_n_47\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(15) => \ramloop[26].ram.r_n_48\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(14) => \ramloop[26].ram.r_n_49\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(13) => \ramloop[26].ram.r_n_50\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(12) => \ramloop[26].ram.r_n_51\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(11) => \ramloop[26].ram.r_n_52\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(10) => \ramloop[26].ram.r_n_53\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(9) => \ramloop[26].ram.r_n_54\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(8) => \ramloop[26].ram.r_n_55\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(7) => \ramloop[26].ram.r_n_56\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(6) => \ramloop[26].ram.r_n_57\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(5) => \ramloop[26].ram.r_n_58\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(4) => \ramloop[26].ram.r_n_59\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(3) => \ramloop[26].ram.r_n_60\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(2) => \ramloop[26].ram.r_n_61\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(1) => \ramloop[26].ram.r_n_62\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(0) => \ramloop[26].ram.r_n_63\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3) => \ramloop[26].ram.r_n_64\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(2) => \ramloop[26].ram.r_n_65\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(1) => \ramloop[26].ram.r_n_66\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(0) => \ramloop[26].ram.r_n_67\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3) => \ramloop[26].ram.r_n_68\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(2) => \ramloop[26].ram.r_n_69\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(1) => \ramloop[26].ram.r_n_70\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(0) => \ramloop[26].ram.r_n_71\,
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(2)
    );
\ramloop[27].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized26\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[27].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[27].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[27].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[27].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[27].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[27].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[27].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[27].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[27].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[27].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[27].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[27].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[27].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[27].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[27].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[27].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[27].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[27].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[27].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[27].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[27].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[27].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[27].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[27].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[27].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[27].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[27].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[27].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[27].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[27].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[27].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[27].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[27].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[27].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[27].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[27].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[28].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized27\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[28].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[28].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[28].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[28].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[28].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[28].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[28].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[28].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[28].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[28].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[28].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[28].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[28].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[28].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[28].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[28].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[28].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[28].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[28].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[28].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[28].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[28].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[28].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[28].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[28].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[28].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[28].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[28].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[28].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[28].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[28].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[28].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[28].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[28].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[28].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[28].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[29].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized28\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31) => \ramloop[29].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(30) => \ramloop[29].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(29) => \ramloop[29].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(28) => \ramloop[29].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(27) => \ramloop[29].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(26) => \ramloop[29].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(25) => \ramloop[29].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(24) => \ramloop[29].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(23) => \ramloop[29].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(22) => \ramloop[29].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(21) => \ramloop[29].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(20) => \ramloop[29].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(19) => \ramloop[29].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(18) => \ramloop[29].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(17) => \ramloop[29].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(16) => \ramloop[29].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(15) => \ramloop[29].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(14) => \ramloop[29].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(13) => \ramloop[29].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(12) => \ramloop[29].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(11) => \ramloop[29].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(10) => \ramloop[29].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(9) => \ramloop[29].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(8) => \ramloop[29].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(7) => \ramloop[29].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(6) => \ramloop[29].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(5) => \ramloop[29].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(4) => \ramloop[29].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(3) => \ramloop[29].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(2) => \ramloop[29].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(1) => \ramloop[29].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(0) => \ramloop[29].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31) => \ramloop[29].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(30) => \ramloop[29].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(29) => \ramloop[29].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(28) => \ramloop[29].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(27) => \ramloop[29].ram.r_n_36\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(26) => \ramloop[29].ram.r_n_37\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(25) => \ramloop[29].ram.r_n_38\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(24) => \ramloop[29].ram.r_n_39\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(23) => \ramloop[29].ram.r_n_40\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(22) => \ramloop[29].ram.r_n_41\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(21) => \ramloop[29].ram.r_n_42\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(20) => \ramloop[29].ram.r_n_43\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(19) => \ramloop[29].ram.r_n_44\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(18) => \ramloop[29].ram.r_n_45\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(17) => \ramloop[29].ram.r_n_46\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(16) => \ramloop[29].ram.r_n_47\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(15) => \ramloop[29].ram.r_n_48\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(14) => \ramloop[29].ram.r_n_49\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(13) => \ramloop[29].ram.r_n_50\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(12) => \ramloop[29].ram.r_n_51\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(11) => \ramloop[29].ram.r_n_52\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(10) => \ramloop[29].ram.r_n_53\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(9) => \ramloop[29].ram.r_n_54\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(8) => \ramloop[29].ram.r_n_55\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(7) => \ramloop[29].ram.r_n_56\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(6) => \ramloop[29].ram.r_n_57\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(5) => \ramloop[29].ram.r_n_58\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(4) => \ramloop[29].ram.r_n_59\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(3) => \ramloop[29].ram.r_n_60\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(2) => \ramloop[29].ram.r_n_61\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(1) => \ramloop[29].ram.r_n_62\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(0) => \ramloop[29].ram.r_n_63\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3) => \ramloop[29].ram.r_n_64\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(2) => \ramloop[29].ram.r_n_65\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(1) => \ramloop[29].ram.r_n_66\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(0) => \ramloop[29].ram.r_n_67\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3) => \ramloop[29].ram.r_n_68\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(2) => \ramloop[29].ram.r_n_69\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(1) => \ramloop[29].ram.r_n_70\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(0) => \ramloop[29].ram.r_n_71\,
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(2)
    );
\ramloop[2].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(30) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(29) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(28) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(27) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(26) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(25) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(24) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(23) => \ramloop[2].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(22) => \ramloop[2].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(21) => \ramloop[2].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(20) => \ramloop[2].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(19) => \ramloop[2].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(18) => \ramloop[2].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(17) => \ramloop[2].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(16) => \ramloop[2].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(15) => \ramloop[2].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(14) => \ramloop[2].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(13) => \ramloop[2].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(12) => \ramloop[2].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(11) => \ramloop[2].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(10) => \ramloop[2].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(9) => \ramloop[2].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(8) => \ramloop[2].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31) => \ramloop[2].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(30) => \ramloop[2].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(29) => \ramloop[2].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(28) => \ramloop[2].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(27) => \ramloop[2].ram.r_n_36\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(26) => \ramloop[2].ram.r_n_37\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(25) => \ramloop[2].ram.r_n_38\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(24) => \ramloop[2].ram.r_n_39\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(23) => \ramloop[2].ram.r_n_40\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(22) => \ramloop[2].ram.r_n_41\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(21) => \ramloop[2].ram.r_n_42\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(20) => \ramloop[2].ram.r_n_43\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(19) => \ramloop[2].ram.r_n_44\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(18) => \ramloop[2].ram.r_n_45\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(17) => \ramloop[2].ram.r_n_46\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(16) => \ramloop[2].ram.r_n_47\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(15) => \ramloop[2].ram.r_n_48\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(14) => \ramloop[2].ram.r_n_49\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(13) => \ramloop[2].ram.r_n_50\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(12) => \ramloop[2].ram.r_n_51\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(11) => \ramloop[2].ram.r_n_52\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(10) => \ramloop[2].ram.r_n_53\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(9) => \ramloop[2].ram.r_n_54\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(8) => \ramloop[2].ram.r_n_55\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(7) => \ramloop[2].ram.r_n_56\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(6) => \ramloop[2].ram.r_n_57\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(5) => \ramloop[2].ram.r_n_58\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(4) => \ramloop[2].ram.r_n_59\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(3) => \ramloop[2].ram.r_n_60\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(2) => \ramloop[2].ram.r_n_61\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(1) => \ramloop[2].ram.r_n_62\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(0) => \ramloop[2].ram.r_n_63\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3) => \ramloop[2].ram.r_n_64\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(2) => \ramloop[2].ram.r_n_65\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(1) => \ramloop[2].ram.r_n_66\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(0) => \ramloop[2].ram.r_n_67\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3) => \ramloop[2].ram.r_n_68\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(2) => \ramloop[2].ram.r_n_69\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(1) => \ramloop[2].ram.r_n_70\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(0) => \ramloop[2].ram.r_n_71\,
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(2)
    );
\ramloop[30].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized29\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[30].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[30].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[30].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[30].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[30].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[30].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[30].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[30].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[30].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[30].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[30].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[30].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[30].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[30].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[30].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[30].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[30].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[30].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[30].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[30].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[30].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[30].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[30].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[30].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[30].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[30].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[30].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[30].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[30].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[30].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[30].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[30].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[30].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[30].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[30].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[30].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[31].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized30\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[31].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[31].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[31].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[31].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[31].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[31].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[31].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[31].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[31].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[31].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[31].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[31].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[31].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[31].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[31].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[31].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[31].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[31].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[31].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[31].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[31].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[31].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[31].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[31].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[31].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[31].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[31].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[31].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[31].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[31].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[31].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[31].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[31].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[31].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[31].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[32].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized31\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31) => \ramloop[32].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(30) => \ramloop[32].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(29) => \ramloop[32].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(28) => \ramloop[32].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(27) => \ramloop[32].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(26) => \ramloop[32].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(25) => \ramloop[32].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(24) => \ramloop[32].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(23) => \ramloop[32].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(22) => \ramloop[32].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(21) => \ramloop[32].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(20) => \ramloop[32].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(19) => \ramloop[32].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(18) => \ramloop[32].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(17) => \ramloop[32].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(16) => \ramloop[32].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(15) => \ramloop[32].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(14) => \ramloop[32].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(13) => \ramloop[32].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(12) => \ramloop[32].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(11) => \ramloop[32].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(10) => \ramloop[32].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(9) => \ramloop[32].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(8) => \ramloop[32].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(7) => \ramloop[32].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(6) => \ramloop[32].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(5) => \ramloop[32].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(4) => \ramloop[32].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(3) => \ramloop[32].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(2) => \ramloop[32].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(1) => \ramloop[32].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(0) => \ramloop[32].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31) => \ramloop[32].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(30) => \ramloop[32].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(29) => \ramloop[32].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(28) => \ramloop[32].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(27) => \ramloop[32].ram.r_n_36\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(26) => \ramloop[32].ram.r_n_37\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(25) => \ramloop[32].ram.r_n_38\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(24) => \ramloop[32].ram.r_n_39\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(23) => \ramloop[32].ram.r_n_40\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(22) => \ramloop[32].ram.r_n_41\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(21) => \ramloop[32].ram.r_n_42\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(20) => \ramloop[32].ram.r_n_43\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(19) => \ramloop[32].ram.r_n_44\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(18) => \ramloop[32].ram.r_n_45\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(17) => \ramloop[32].ram.r_n_46\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(16) => \ramloop[32].ram.r_n_47\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(15) => \ramloop[32].ram.r_n_48\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(14) => \ramloop[32].ram.r_n_49\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(13) => \ramloop[32].ram.r_n_50\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(12) => \ramloop[32].ram.r_n_51\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(11) => \ramloop[32].ram.r_n_52\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(10) => \ramloop[32].ram.r_n_53\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(9) => \ramloop[32].ram.r_n_54\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(8) => \ramloop[32].ram.r_n_55\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(7) => \ramloop[32].ram.r_n_56\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(6) => \ramloop[32].ram.r_n_57\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(5) => \ramloop[32].ram.r_n_58\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(4) => \ramloop[32].ram.r_n_59\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(3) => \ramloop[32].ram.r_n_60\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(2) => \ramloop[32].ram.r_n_61\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(1) => \ramloop[32].ram.r_n_62\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(0) => \ramloop[32].ram.r_n_63\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3) => \ramloop[32].ram.r_n_64\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(2) => \ramloop[32].ram.r_n_65\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(1) => \ramloop[32].ram.r_n_66\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(0) => \ramloop[32].ram.r_n_67\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3) => \ramloop[32].ram.r_n_68\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(2) => \ramloop[32].ram.r_n_69\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(1) => \ramloop[32].ram.r_n_70\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(0) => \ramloop[32].ram.r_n_71\,
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(2)
    );
\ramloop[33].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized32\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[33].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[33].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[33].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[33].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[33].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[33].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[33].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[33].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[33].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[33].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[33].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[33].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[33].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[33].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[33].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[33].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[33].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[33].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[33].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[33].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[33].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[33].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[33].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[33].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[33].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[33].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[33].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[33].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[33].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[33].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[33].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[33].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[33].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[33].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[33].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[33].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[34].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized33\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[34].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[34].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[34].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[34].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[34].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[34].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[34].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[34].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[34].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[34].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[34].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[34].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[34].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[34].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[34].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[34].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[34].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[34].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[34].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[34].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[34].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[34].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[34].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[34].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[34].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[34].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[34].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[34].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[34].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[34].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[34].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[34].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[34].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[34].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[34].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[34].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[35].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized34\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31) => \ramloop[35].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(30) => \ramloop[35].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(29) => \ramloop[35].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(28) => \ramloop[35].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(27) => \ramloop[35].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(26) => \ramloop[35].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(25) => \ramloop[35].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(24) => \ramloop[35].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(23) => \ramloop[35].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(22) => \ramloop[35].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(21) => \ramloop[35].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(20) => \ramloop[35].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(19) => \ramloop[35].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(18) => \ramloop[35].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(17) => \ramloop[35].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(16) => \ramloop[35].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(15) => \ramloop[35].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(14) => \ramloop[35].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(13) => \ramloop[35].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(12) => \ramloop[35].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(11) => \ramloop[35].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(10) => \ramloop[35].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(9) => \ramloop[35].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(8) => \ramloop[35].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(7) => \ramloop[35].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(6) => \ramloop[35].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(5) => \ramloop[35].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(4) => \ramloop[35].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(3) => \ramloop[35].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(2) => \ramloop[35].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(1) => \ramloop[35].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(0) => \ramloop[35].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31) => \ramloop[35].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(30) => \ramloop[35].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(29) => \ramloop[35].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(28) => \ramloop[35].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(27) => \ramloop[35].ram.r_n_36\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(26) => \ramloop[35].ram.r_n_37\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(25) => \ramloop[35].ram.r_n_38\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(24) => \ramloop[35].ram.r_n_39\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(23) => \ramloop[35].ram.r_n_40\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(22) => \ramloop[35].ram.r_n_41\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(21) => \ramloop[35].ram.r_n_42\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(20) => \ramloop[35].ram.r_n_43\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(19) => \ramloop[35].ram.r_n_44\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(18) => \ramloop[35].ram.r_n_45\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(17) => \ramloop[35].ram.r_n_46\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(16) => \ramloop[35].ram.r_n_47\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(15) => \ramloop[35].ram.r_n_48\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(14) => \ramloop[35].ram.r_n_49\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(13) => \ramloop[35].ram.r_n_50\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(12) => \ramloop[35].ram.r_n_51\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(11) => \ramloop[35].ram.r_n_52\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(10) => \ramloop[35].ram.r_n_53\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(9) => \ramloop[35].ram.r_n_54\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(8) => \ramloop[35].ram.r_n_55\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(7) => \ramloop[35].ram.r_n_56\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(6) => \ramloop[35].ram.r_n_57\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(5) => \ramloop[35].ram.r_n_58\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(4) => \ramloop[35].ram.r_n_59\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(3) => \ramloop[35].ram.r_n_60\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(2) => \ramloop[35].ram.r_n_61\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(1) => \ramloop[35].ram.r_n_62\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(0) => \ramloop[35].ram.r_n_63\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3) => \ramloop[35].ram.r_n_64\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(2) => \ramloop[35].ram.r_n_65\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(1) => \ramloop[35].ram.r_n_66\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(0) => \ramloop[35].ram.r_n_67\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3) => \ramloop[35].ram.r_n_68\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(2) => \ramloop[35].ram.r_n_69\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(1) => \ramloop[35].ram.r_n_70\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(0) => \ramloop[35].ram.r_n_71\,
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(2)
    );
\ramloop[36].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized35\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[36].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[36].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[36].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[36].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[36].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[36].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[36].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[36].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[36].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[36].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[36].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[36].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[36].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[36].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[36].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[36].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[36].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[36].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[36].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[36].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[36].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[36].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[36].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[36].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[36].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[36].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[36].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[36].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[36].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[36].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[36].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[36].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[36].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[36].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[36].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[36].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[37].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized36\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[37].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[37].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[37].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[37].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[37].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[37].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[37].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[37].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[37].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[37].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[37].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[37].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[37].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[37].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[37].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[37].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[37].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[37].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[37].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[37].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[37].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[37].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[37].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[37].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[37].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[37].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[37].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[37].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[37].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[37].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[37].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[37].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[37].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[37].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[37].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[37].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[38].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized37\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31) => \ramloop[38].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(30) => \ramloop[38].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(29) => \ramloop[38].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(28) => \ramloop[38].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(27) => \ramloop[38].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(26) => \ramloop[38].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(25) => \ramloop[38].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(24) => \ramloop[38].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(23) => \ramloop[38].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(22) => \ramloop[38].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(21) => \ramloop[38].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(20) => \ramloop[38].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(19) => \ramloop[38].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(18) => \ramloop[38].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(17) => \ramloop[38].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(16) => \ramloop[38].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(15) => \ramloop[38].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(14) => \ramloop[38].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(13) => \ramloop[38].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(12) => \ramloop[38].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(11) => \ramloop[38].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(10) => \ramloop[38].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(9) => \ramloop[38].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(8) => \ramloop[38].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(7) => \ramloop[38].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(6) => \ramloop[38].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(5) => \ramloop[38].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(4) => \ramloop[38].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(3) => \ramloop[38].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(2) => \ramloop[38].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(1) => \ramloop[38].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(0) => \ramloop[38].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31) => \ramloop[38].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(30) => \ramloop[38].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(29) => \ramloop[38].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(28) => \ramloop[38].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(27) => \ramloop[38].ram.r_n_36\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(26) => \ramloop[38].ram.r_n_37\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(25) => \ramloop[38].ram.r_n_38\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(24) => \ramloop[38].ram.r_n_39\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(23) => \ramloop[38].ram.r_n_40\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(22) => \ramloop[38].ram.r_n_41\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(21) => \ramloop[38].ram.r_n_42\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(20) => \ramloop[38].ram.r_n_43\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(19) => \ramloop[38].ram.r_n_44\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(18) => \ramloop[38].ram.r_n_45\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(17) => \ramloop[38].ram.r_n_46\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(16) => \ramloop[38].ram.r_n_47\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(15) => \ramloop[38].ram.r_n_48\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(14) => \ramloop[38].ram.r_n_49\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(13) => \ramloop[38].ram.r_n_50\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(12) => \ramloop[38].ram.r_n_51\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(11) => \ramloop[38].ram.r_n_52\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(10) => \ramloop[38].ram.r_n_53\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(9) => \ramloop[38].ram.r_n_54\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(8) => \ramloop[38].ram.r_n_55\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(7) => \ramloop[38].ram.r_n_56\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(6) => \ramloop[38].ram.r_n_57\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(5) => \ramloop[38].ram.r_n_58\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(4) => \ramloop[38].ram.r_n_59\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(3) => \ramloop[38].ram.r_n_60\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(2) => \ramloop[38].ram.r_n_61\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(1) => \ramloop[38].ram.r_n_62\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(0) => \ramloop[38].ram.r_n_63\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3) => \ramloop[38].ram.r_n_64\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(2) => \ramloop[38].ram.r_n_65\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(1) => \ramloop[38].ram.r_n_66\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(0) => \ramloop[38].ram.r_n_67\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3) => \ramloop[38].ram.r_n_68\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(2) => \ramloop[38].ram.r_n_69\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(1) => \ramloop[38].ram.r_n_70\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(0) => \ramloop[38].ram.r_n_71\,
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(2)
    );
\ramloop[39].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized38\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[39].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[39].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[39].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[39].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[39].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[39].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[39].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[39].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[39].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[39].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[39].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[39].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[39].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[39].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[39].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[39].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[39].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[39].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[39].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[39].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[39].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[39].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[39].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[39].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[39].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[39].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[39].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[39].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[39].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[39].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[39].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[39].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[39].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[39].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[39].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[39].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[3].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[3].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[3].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[3].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[3].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[3].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[3].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[3].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[3].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[3].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[3].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[3].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[3].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[3].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[3].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[3].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[3].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[3].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[3].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[40].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized39\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[40].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[40].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[40].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[40].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[40].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[40].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[40].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[40].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[40].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[40].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[40].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[40].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[40].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[40].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[40].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[40].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[40].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[40].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[40].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[40].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[40].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[40].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[40].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[40].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[40].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[40].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[40].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[40].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[40].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[40].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[40].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[40].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[40].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[40].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[40].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[40].ram.r_n_35\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena => ena,
      ena_0 => \ramloop[40].ram.r_n_36\
    );
\ramloop[41].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized40\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31) => \ramloop[41].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(30) => \ramloop[41].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(29) => \ramloop[41].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(28) => \ramloop[41].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(27) => \ramloop[41].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(26) => \ramloop[41].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(25) => \ramloop[41].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(24) => \ramloop[41].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(23) => \ramloop[41].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(22) => \ramloop[41].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(21) => \ramloop[41].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(20) => \ramloop[41].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(19) => \ramloop[41].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(18) => \ramloop[41].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(17) => \ramloop[41].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(16) => \ramloop[41].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(15) => \ramloop[41].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(14) => \ramloop[41].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(13) => \ramloop[41].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(12) => \ramloop[41].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(11) => \ramloop[41].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(10) => \ramloop[41].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(9) => \ramloop[41].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(8) => \ramloop[41].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(7) => \ramloop[41].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(6) => \ramloop[41].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(5) => \ramloop[41].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(4) => \ramloop[41].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(3) => \ramloop[41].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(2) => \ramloop[41].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(1) => \ramloop[41].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(0) => \ramloop[41].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(2) => \ramloop[41].ram.r_n_64\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(1) => \ramloop[41].ram.r_n_65\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(0) => \ramloop[41].ram.r_n_66\,
      DOBDO(31) => \ramloop[41].ram.r_n_32\,
      DOBDO(30) => \ramloop[41].ram.r_n_33\,
      DOBDO(29) => \ramloop[41].ram.r_n_34\,
      DOBDO(28) => \ramloop[41].ram.r_n_35\,
      DOBDO(27) => \ramloop[41].ram.r_n_36\,
      DOBDO(26) => \ramloop[41].ram.r_n_37\,
      DOBDO(25) => \ramloop[41].ram.r_n_38\,
      DOBDO(24) => \ramloop[41].ram.r_n_39\,
      DOBDO(23) => \ramloop[41].ram.r_n_40\,
      DOBDO(22) => \ramloop[41].ram.r_n_41\,
      DOBDO(21) => \ramloop[41].ram.r_n_42\,
      DOBDO(20) => \ramloop[41].ram.r_n_43\,
      DOBDO(19) => \ramloop[41].ram.r_n_44\,
      DOBDO(18) => \ramloop[41].ram.r_n_45\,
      DOBDO(17) => \ramloop[41].ram.r_n_46\,
      DOBDO(16) => \ramloop[41].ram.r_n_47\,
      DOBDO(15) => \ramloop[41].ram.r_n_48\,
      DOBDO(14) => \ramloop[41].ram.r_n_49\,
      DOBDO(13) => \ramloop[41].ram.r_n_50\,
      DOBDO(12) => \ramloop[41].ram.r_n_51\,
      DOBDO(11) => \ramloop[41].ram.r_n_52\,
      DOBDO(10) => \ramloop[41].ram.r_n_53\,
      DOBDO(9) => \ramloop[41].ram.r_n_54\,
      DOBDO(8) => \ramloop[41].ram.r_n_55\,
      DOBDO(7) => \ramloop[41].ram.r_n_56\,
      DOBDO(6) => \ramloop[41].ram.r_n_57\,
      DOBDO(5) => \ramloop[41].ram.r_n_58\,
      DOBDO(4) => \ramloop[41].ram.r_n_59\,
      DOBDO(3) => \ramloop[41].ram.r_n_60\,
      DOBDO(2) => \ramloop[41].ram.r_n_61\,
      DOBDO(1) => \ramloop[41].ram.r_n_62\,
      DOBDO(0) => \ramloop[41].ram.r_n_63\,
      DOPBDOP(2) => \ramloop[41].ram.r_n_67\,
      DOPBDOP(1) => \ramloop[41].ram.r_n_68\,
      DOPBDOP(0) => \ramloop[41].ram.r_n_69\,
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(2)
    );
\ramloop[42].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized41\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[40].ram.r_n_36\,
      DOADO(31) => \ramloop[42].ram.r_n_0\,
      DOADO(30) => \ramloop[42].ram.r_n_1\,
      DOADO(29) => \ramloop[42].ram.r_n_2\,
      DOADO(28) => \ramloop[42].ram.r_n_3\,
      DOADO(27) => \ramloop[42].ram.r_n_4\,
      DOADO(26) => \ramloop[42].ram.r_n_5\,
      DOADO(25) => \ramloop[42].ram.r_n_6\,
      DOADO(24) => \ramloop[42].ram.r_n_7\,
      DOADO(23) => \ramloop[42].ram.r_n_8\,
      DOADO(22) => \ramloop[42].ram.r_n_9\,
      DOADO(21) => \ramloop[42].ram.r_n_10\,
      DOADO(20) => \ramloop[42].ram.r_n_11\,
      DOADO(19) => \ramloop[42].ram.r_n_12\,
      DOADO(18) => \ramloop[42].ram.r_n_13\,
      DOADO(17) => \ramloop[42].ram.r_n_14\,
      DOADO(16) => \ramloop[42].ram.r_n_15\,
      DOADO(15) => \ramloop[42].ram.r_n_16\,
      DOADO(14) => \ramloop[42].ram.r_n_17\,
      DOADO(13) => \ramloop[42].ram.r_n_18\,
      DOADO(12) => \ramloop[42].ram.r_n_19\,
      DOADO(11) => \ramloop[42].ram.r_n_20\,
      DOADO(10) => \ramloop[42].ram.r_n_21\,
      DOADO(9) => \ramloop[42].ram.r_n_22\,
      DOADO(8) => \ramloop[42].ram.r_n_23\,
      DOADO(7) => \ramloop[42].ram.r_n_24\,
      DOADO(6) => \ramloop[42].ram.r_n_25\,
      DOADO(5) => \ramloop[42].ram.r_n_26\,
      DOADO(4) => \ramloop[42].ram.r_n_27\,
      DOADO(3) => \ramloop[42].ram.r_n_28\,
      DOADO(2) => \ramloop[42].ram.r_n_29\,
      DOADO(1) => \ramloop[42].ram.r_n_30\,
      DOADO(0) => \ramloop[42].ram.r_n_31\,
      DOPADOP(1) => \ramloop[42].ram.r_n_32\,
      DOPADOP(0) => \ramloop[42].ram.r_n_33\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[4].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[4].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[4].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[4].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[4].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[4].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[4].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[4].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[4].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[4].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[4].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[4].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[4].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[4].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[4].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[4].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[4].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[4].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[4].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[4].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[5].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(30) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(29) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(28) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(27) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(26) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(25) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(24) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(23) => \ramloop[5].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(22) => \ramloop[5].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(21) => \ramloop[5].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(20) => \ramloop[5].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(19) => \ramloop[5].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(18) => \ramloop[5].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(17) => \ramloop[5].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(16) => \ramloop[5].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(15) => \ramloop[5].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(14) => \ramloop[5].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(13) => \ramloop[5].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(12) => \ramloop[5].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(11) => \ramloop[5].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(10) => \ramloop[5].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(9) => \ramloop[5].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(8) => \ramloop[5].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31) => \ramloop[5].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(30) => \ramloop[5].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(29) => \ramloop[5].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(28) => \ramloop[5].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(27) => \ramloop[5].ram.r_n_36\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(26) => \ramloop[5].ram.r_n_37\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(25) => \ramloop[5].ram.r_n_38\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(24) => \ramloop[5].ram.r_n_39\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(23) => \ramloop[5].ram.r_n_40\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(22) => \ramloop[5].ram.r_n_41\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(21) => \ramloop[5].ram.r_n_42\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(20) => \ramloop[5].ram.r_n_43\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(19) => \ramloop[5].ram.r_n_44\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(18) => \ramloop[5].ram.r_n_45\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(17) => \ramloop[5].ram.r_n_46\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(16) => \ramloop[5].ram.r_n_47\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(15) => \ramloop[5].ram.r_n_48\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(14) => \ramloop[5].ram.r_n_49\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(13) => \ramloop[5].ram.r_n_50\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(12) => \ramloop[5].ram.r_n_51\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(11) => \ramloop[5].ram.r_n_52\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(10) => \ramloop[5].ram.r_n_53\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(9) => \ramloop[5].ram.r_n_54\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(8) => \ramloop[5].ram.r_n_55\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(7) => \ramloop[5].ram.r_n_56\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(6) => \ramloop[5].ram.r_n_57\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(5) => \ramloop[5].ram.r_n_58\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(4) => \ramloop[5].ram.r_n_59\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(3) => \ramloop[5].ram.r_n_60\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(2) => \ramloop[5].ram.r_n_61\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(1) => \ramloop[5].ram.r_n_62\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_63\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3) => \ramloop[5].ram.r_n_64\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(2) => \ramloop[5].ram.r_n_65\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(1) => \ramloop[5].ram.r_n_66\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(0) => \ramloop[5].ram.r_n_67\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3) => \ramloop[5].ram.r_n_68\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(2) => \ramloop[5].ram.r_n_69\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(1) => \ramloop[5].ram.r_n_70\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(0) => \ramloop[5].ram.r_n_71\,
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(2)
    );
\ramloop[6].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[6].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[6].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[6].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[6].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[6].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[6].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[6].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[6].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[6].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[6].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[6].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[6].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[6].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[6].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[6].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[6].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[6].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[6].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[6].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[6].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[6].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[6].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[6].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[6].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[6].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[6].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[6].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[6].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[7].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[7].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[7].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[7].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[7].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[7].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[7].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[7].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[7].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[7].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[7].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[7].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[7].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[7].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[7].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[7].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[7].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[7].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[7].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[7].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[7].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[7].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[7].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[7].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[7].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[7].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[7].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[7].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
\ramloop[8].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(31) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(30) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(29) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(28) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(27) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(26) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(25) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(24) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(23) => \ramloop[8].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(22) => \ramloop[8].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(21) => \ramloop[8].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(20) => \ramloop[8].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(19) => \ramloop[8].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(18) => \ramloop[8].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(17) => \ramloop[8].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(16) => \ramloop[8].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(15) => \ramloop[8].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(14) => \ramloop[8].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(13) => \ramloop[8].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(12) => \ramloop[8].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(11) => \ramloop[8].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(10) => \ramloop[8].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(9) => \ramloop[8].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(8) => \ramloop[8].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(7) => \ramloop[8].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(6) => \ramloop[8].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(5) => \ramloop[8].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(4) => \ramloop[8].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(3) => \ramloop[8].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(2) => \ramloop[8].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(1) => \ramloop[8].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\(0) => \ramloop[8].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(31) => \ramloop[8].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(30) => \ramloop[8].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(29) => \ramloop[8].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(28) => \ramloop[8].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(27) => \ramloop[8].ram.r_n_36\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(26) => \ramloop[8].ram.r_n_37\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(25) => \ramloop[8].ram.r_n_38\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(24) => \ramloop[8].ram.r_n_39\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(23) => \ramloop[8].ram.r_n_40\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(22) => \ramloop[8].ram.r_n_41\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(21) => \ramloop[8].ram.r_n_42\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(20) => \ramloop[8].ram.r_n_43\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(19) => \ramloop[8].ram.r_n_44\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(18) => \ramloop[8].ram.r_n_45\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(17) => \ramloop[8].ram.r_n_46\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(16) => \ramloop[8].ram.r_n_47\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(15) => \ramloop[8].ram.r_n_48\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(14) => \ramloop[8].ram.r_n_49\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(13) => \ramloop[8].ram.r_n_50\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(12) => \ramloop[8].ram.r_n_51\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(11) => \ramloop[8].ram.r_n_52\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(10) => \ramloop[8].ram.r_n_53\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(9) => \ramloop[8].ram.r_n_54\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(8) => \ramloop[8].ram.r_n_55\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(7) => \ramloop[8].ram.r_n_56\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(6) => \ramloop[8].ram.r_n_57\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(5) => \ramloop[8].ram.r_n_58\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(4) => \ramloop[8].ram.r_n_59\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(3) => \ramloop[8].ram.r_n_60\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(2) => \ramloop[8].ram.r_n_61\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(1) => \ramloop[8].ram.r_n_62\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_0\(0) => \ramloop[8].ram.r_n_63\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(3) => \ramloop[8].ram.r_n_64\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(2) => \ramloop[8].ram.r_n_65\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(1) => \ramloop[8].ram.r_n_66\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_1\(0) => \ramloop[8].ram.r_n_67\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(3) => \ramloop[8].ram.r_n_68\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(2) => \ramloop[8].ram.r_n_69\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(1) => \ramloop[8].ram.r_n_70\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_2\(0) => \ramloop[8].ram.r_n_71\,
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      ena_array(0) => ena_array(2)
    );
\ramloop[9].ram.r\: entity work.\weights_buffer_blk_mem_gen_prim_width__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(31) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(30) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(29) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(28) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(27) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(26) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(25) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(24) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(23) => \ramloop[9].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(22) => \ramloop[9].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(21) => \ramloop[9].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(20) => \ramloop[9].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(19) => \ramloop[9].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(18) => \ramloop[9].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(17) => \ramloop[9].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(16) => \ramloop[9].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(15) => \ramloop[9].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(14) => \ramloop[9].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[9].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[9].ram.r_n_19\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[9].ram.r_n_20\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[9].ram.r_n_21\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[9].ram.r_n_22\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[9].ram.r_n_23\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[9].ram.r_n_24\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[9].ram.r_n_25\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[9].ram.r_n_26\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[9].ram.r_n_27\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[9].ram.r_n_28\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[9].ram.r_n_29\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[9].ram.r_n_30\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[9].ram.r_n_31\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[9].ram.r_n_32\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[9].ram.r_n_33\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[9].ram.r_n_34\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[9].ram.r_n_35\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[40].ram.r_n_36\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity weights_buffer_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of weights_buffer_blk_mem_gen_top : entity is "blk_mem_gen_top";
end weights_buffer_blk_mem_gen_top;

architecture STRUCTURE of weights_buffer_blk_mem_gen_top is
begin
\valid.cstr\: entity work.weights_buffer_blk_mem_gen_generic_cstr
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(1023 downto 0) => douta(1023 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity weights_buffer_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of weights_buffer_blk_mem_gen_v8_4_2_synth : entity is "blk_mem_gen_v8_4_2_synth";
end weights_buffer_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of weights_buffer_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.weights_buffer_blk_mem_gen_top
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(1023 downto 0) => douta(1023 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity weights_buffer_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of weights_buffer_blk_mem_gen_v8_4_2 : entity is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of weights_buffer_blk_mem_gen_v8_4_2 : entity is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of weights_buffer_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of weights_buffer_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of weights_buffer_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of weights_buffer_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of weights_buffer_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of weights_buffer_blk_mem_gen_v8_4_2 : entity is "43";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of weights_buffer_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of weights_buffer_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of weights_buffer_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of weights_buffer_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     83.731024 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of weights_buffer_blk_mem_gen_v8_4_2 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of weights_buffer_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of weights_buffer_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of weights_buffer_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of weights_buffer_blk_mem_gen_v8_4_2 : entity is "weights_buffer.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of weights_buffer_blk_mem_gen_v8_4_2 : entity is "weights_buffer.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of weights_buffer_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of weights_buffer_blk_mem_gen_v8_4_2 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of weights_buffer_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of weights_buffer_blk_mem_gen_v8_4_2 : entity is 1536;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of weights_buffer_blk_mem_gen_v8_4_2 : entity is 1536;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of weights_buffer_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of weights_buffer_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of weights_buffer_blk_mem_gen_v8_4_2 : entity is 1024;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of weights_buffer_blk_mem_gen_v8_4_2 : entity is 1024;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of weights_buffer_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of weights_buffer_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of weights_buffer_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of weights_buffer_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of weights_buffer_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of weights_buffer_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of weights_buffer_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of weights_buffer_blk_mem_gen_v8_4_2 : entity is 1536;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of weights_buffer_blk_mem_gen_v8_4_2 : entity is 1536;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of weights_buffer_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of weights_buffer_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of weights_buffer_blk_mem_gen_v8_4_2 : entity is 1024;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of weights_buffer_blk_mem_gen_v8_4_2 : entity is 1024;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of weights_buffer_blk_mem_gen_v8_4_2 : entity is "virtex7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of weights_buffer_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of weights_buffer_blk_mem_gen_v8_4_2 : entity is "yes";
end weights_buffer_blk_mem_gen_v8_4_2;

architecture STRUCTURE of weights_buffer_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(1023) <= \<const0>\;
  doutb(1022) <= \<const0>\;
  doutb(1021) <= \<const0>\;
  doutb(1020) <= \<const0>\;
  doutb(1019) <= \<const0>\;
  doutb(1018) <= \<const0>\;
  doutb(1017) <= \<const0>\;
  doutb(1016) <= \<const0>\;
  doutb(1015) <= \<const0>\;
  doutb(1014) <= \<const0>\;
  doutb(1013) <= \<const0>\;
  doutb(1012) <= \<const0>\;
  doutb(1011) <= \<const0>\;
  doutb(1010) <= \<const0>\;
  doutb(1009) <= \<const0>\;
  doutb(1008) <= \<const0>\;
  doutb(1007) <= \<const0>\;
  doutb(1006) <= \<const0>\;
  doutb(1005) <= \<const0>\;
  doutb(1004) <= \<const0>\;
  doutb(1003) <= \<const0>\;
  doutb(1002) <= \<const0>\;
  doutb(1001) <= \<const0>\;
  doutb(1000) <= \<const0>\;
  doutb(999) <= \<const0>\;
  doutb(998) <= \<const0>\;
  doutb(997) <= \<const0>\;
  doutb(996) <= \<const0>\;
  doutb(995) <= \<const0>\;
  doutb(994) <= \<const0>\;
  doutb(993) <= \<const0>\;
  doutb(992) <= \<const0>\;
  doutb(991) <= \<const0>\;
  doutb(990) <= \<const0>\;
  doutb(989) <= \<const0>\;
  doutb(988) <= \<const0>\;
  doutb(987) <= \<const0>\;
  doutb(986) <= \<const0>\;
  doutb(985) <= \<const0>\;
  doutb(984) <= \<const0>\;
  doutb(983) <= \<const0>\;
  doutb(982) <= \<const0>\;
  doutb(981) <= \<const0>\;
  doutb(980) <= \<const0>\;
  doutb(979) <= \<const0>\;
  doutb(978) <= \<const0>\;
  doutb(977) <= \<const0>\;
  doutb(976) <= \<const0>\;
  doutb(975) <= \<const0>\;
  doutb(974) <= \<const0>\;
  doutb(973) <= \<const0>\;
  doutb(972) <= \<const0>\;
  doutb(971) <= \<const0>\;
  doutb(970) <= \<const0>\;
  doutb(969) <= \<const0>\;
  doutb(968) <= \<const0>\;
  doutb(967) <= \<const0>\;
  doutb(966) <= \<const0>\;
  doutb(965) <= \<const0>\;
  doutb(964) <= \<const0>\;
  doutb(963) <= \<const0>\;
  doutb(962) <= \<const0>\;
  doutb(961) <= \<const0>\;
  doutb(960) <= \<const0>\;
  doutb(959) <= \<const0>\;
  doutb(958) <= \<const0>\;
  doutb(957) <= \<const0>\;
  doutb(956) <= \<const0>\;
  doutb(955) <= \<const0>\;
  doutb(954) <= \<const0>\;
  doutb(953) <= \<const0>\;
  doutb(952) <= \<const0>\;
  doutb(951) <= \<const0>\;
  doutb(950) <= \<const0>\;
  doutb(949) <= \<const0>\;
  doutb(948) <= \<const0>\;
  doutb(947) <= \<const0>\;
  doutb(946) <= \<const0>\;
  doutb(945) <= \<const0>\;
  doutb(944) <= \<const0>\;
  doutb(943) <= \<const0>\;
  doutb(942) <= \<const0>\;
  doutb(941) <= \<const0>\;
  doutb(940) <= \<const0>\;
  doutb(939) <= \<const0>\;
  doutb(938) <= \<const0>\;
  doutb(937) <= \<const0>\;
  doutb(936) <= \<const0>\;
  doutb(935) <= \<const0>\;
  doutb(934) <= \<const0>\;
  doutb(933) <= \<const0>\;
  doutb(932) <= \<const0>\;
  doutb(931) <= \<const0>\;
  doutb(930) <= \<const0>\;
  doutb(929) <= \<const0>\;
  doutb(928) <= \<const0>\;
  doutb(927) <= \<const0>\;
  doutb(926) <= \<const0>\;
  doutb(925) <= \<const0>\;
  doutb(924) <= \<const0>\;
  doutb(923) <= \<const0>\;
  doutb(922) <= \<const0>\;
  doutb(921) <= \<const0>\;
  doutb(920) <= \<const0>\;
  doutb(919) <= \<const0>\;
  doutb(918) <= \<const0>\;
  doutb(917) <= \<const0>\;
  doutb(916) <= \<const0>\;
  doutb(915) <= \<const0>\;
  doutb(914) <= \<const0>\;
  doutb(913) <= \<const0>\;
  doutb(912) <= \<const0>\;
  doutb(911) <= \<const0>\;
  doutb(910) <= \<const0>\;
  doutb(909) <= \<const0>\;
  doutb(908) <= \<const0>\;
  doutb(907) <= \<const0>\;
  doutb(906) <= \<const0>\;
  doutb(905) <= \<const0>\;
  doutb(904) <= \<const0>\;
  doutb(903) <= \<const0>\;
  doutb(902) <= \<const0>\;
  doutb(901) <= \<const0>\;
  doutb(900) <= \<const0>\;
  doutb(899) <= \<const0>\;
  doutb(898) <= \<const0>\;
  doutb(897) <= \<const0>\;
  doutb(896) <= \<const0>\;
  doutb(895) <= \<const0>\;
  doutb(894) <= \<const0>\;
  doutb(893) <= \<const0>\;
  doutb(892) <= \<const0>\;
  doutb(891) <= \<const0>\;
  doutb(890) <= \<const0>\;
  doutb(889) <= \<const0>\;
  doutb(888) <= \<const0>\;
  doutb(887) <= \<const0>\;
  doutb(886) <= \<const0>\;
  doutb(885) <= \<const0>\;
  doutb(884) <= \<const0>\;
  doutb(883) <= \<const0>\;
  doutb(882) <= \<const0>\;
  doutb(881) <= \<const0>\;
  doutb(880) <= \<const0>\;
  doutb(879) <= \<const0>\;
  doutb(878) <= \<const0>\;
  doutb(877) <= \<const0>\;
  doutb(876) <= \<const0>\;
  doutb(875) <= \<const0>\;
  doutb(874) <= \<const0>\;
  doutb(873) <= \<const0>\;
  doutb(872) <= \<const0>\;
  doutb(871) <= \<const0>\;
  doutb(870) <= \<const0>\;
  doutb(869) <= \<const0>\;
  doutb(868) <= \<const0>\;
  doutb(867) <= \<const0>\;
  doutb(866) <= \<const0>\;
  doutb(865) <= \<const0>\;
  doutb(864) <= \<const0>\;
  doutb(863) <= \<const0>\;
  doutb(862) <= \<const0>\;
  doutb(861) <= \<const0>\;
  doutb(860) <= \<const0>\;
  doutb(859) <= \<const0>\;
  doutb(858) <= \<const0>\;
  doutb(857) <= \<const0>\;
  doutb(856) <= \<const0>\;
  doutb(855) <= \<const0>\;
  doutb(854) <= \<const0>\;
  doutb(853) <= \<const0>\;
  doutb(852) <= \<const0>\;
  doutb(851) <= \<const0>\;
  doutb(850) <= \<const0>\;
  doutb(849) <= \<const0>\;
  doutb(848) <= \<const0>\;
  doutb(847) <= \<const0>\;
  doutb(846) <= \<const0>\;
  doutb(845) <= \<const0>\;
  doutb(844) <= \<const0>\;
  doutb(843) <= \<const0>\;
  doutb(842) <= \<const0>\;
  doutb(841) <= \<const0>\;
  doutb(840) <= \<const0>\;
  doutb(839) <= \<const0>\;
  doutb(838) <= \<const0>\;
  doutb(837) <= \<const0>\;
  doutb(836) <= \<const0>\;
  doutb(835) <= \<const0>\;
  doutb(834) <= \<const0>\;
  doutb(833) <= \<const0>\;
  doutb(832) <= \<const0>\;
  doutb(831) <= \<const0>\;
  doutb(830) <= \<const0>\;
  doutb(829) <= \<const0>\;
  doutb(828) <= \<const0>\;
  doutb(827) <= \<const0>\;
  doutb(826) <= \<const0>\;
  doutb(825) <= \<const0>\;
  doutb(824) <= \<const0>\;
  doutb(823) <= \<const0>\;
  doutb(822) <= \<const0>\;
  doutb(821) <= \<const0>\;
  doutb(820) <= \<const0>\;
  doutb(819) <= \<const0>\;
  doutb(818) <= \<const0>\;
  doutb(817) <= \<const0>\;
  doutb(816) <= \<const0>\;
  doutb(815) <= \<const0>\;
  doutb(814) <= \<const0>\;
  doutb(813) <= \<const0>\;
  doutb(812) <= \<const0>\;
  doutb(811) <= \<const0>\;
  doutb(810) <= \<const0>\;
  doutb(809) <= \<const0>\;
  doutb(808) <= \<const0>\;
  doutb(807) <= \<const0>\;
  doutb(806) <= \<const0>\;
  doutb(805) <= \<const0>\;
  doutb(804) <= \<const0>\;
  doutb(803) <= \<const0>\;
  doutb(802) <= \<const0>\;
  doutb(801) <= \<const0>\;
  doutb(800) <= \<const0>\;
  doutb(799) <= \<const0>\;
  doutb(798) <= \<const0>\;
  doutb(797) <= \<const0>\;
  doutb(796) <= \<const0>\;
  doutb(795) <= \<const0>\;
  doutb(794) <= \<const0>\;
  doutb(793) <= \<const0>\;
  doutb(792) <= \<const0>\;
  doutb(791) <= \<const0>\;
  doutb(790) <= \<const0>\;
  doutb(789) <= \<const0>\;
  doutb(788) <= \<const0>\;
  doutb(787) <= \<const0>\;
  doutb(786) <= \<const0>\;
  doutb(785) <= \<const0>\;
  doutb(784) <= \<const0>\;
  doutb(783) <= \<const0>\;
  doutb(782) <= \<const0>\;
  doutb(781) <= \<const0>\;
  doutb(780) <= \<const0>\;
  doutb(779) <= \<const0>\;
  doutb(778) <= \<const0>\;
  doutb(777) <= \<const0>\;
  doutb(776) <= \<const0>\;
  doutb(775) <= \<const0>\;
  doutb(774) <= \<const0>\;
  doutb(773) <= \<const0>\;
  doutb(772) <= \<const0>\;
  doutb(771) <= \<const0>\;
  doutb(770) <= \<const0>\;
  doutb(769) <= \<const0>\;
  doutb(768) <= \<const0>\;
  doutb(767) <= \<const0>\;
  doutb(766) <= \<const0>\;
  doutb(765) <= \<const0>\;
  doutb(764) <= \<const0>\;
  doutb(763) <= \<const0>\;
  doutb(762) <= \<const0>\;
  doutb(761) <= \<const0>\;
  doutb(760) <= \<const0>\;
  doutb(759) <= \<const0>\;
  doutb(758) <= \<const0>\;
  doutb(757) <= \<const0>\;
  doutb(756) <= \<const0>\;
  doutb(755) <= \<const0>\;
  doutb(754) <= \<const0>\;
  doutb(753) <= \<const0>\;
  doutb(752) <= \<const0>\;
  doutb(751) <= \<const0>\;
  doutb(750) <= \<const0>\;
  doutb(749) <= \<const0>\;
  doutb(748) <= \<const0>\;
  doutb(747) <= \<const0>\;
  doutb(746) <= \<const0>\;
  doutb(745) <= \<const0>\;
  doutb(744) <= \<const0>\;
  doutb(743) <= \<const0>\;
  doutb(742) <= \<const0>\;
  doutb(741) <= \<const0>\;
  doutb(740) <= \<const0>\;
  doutb(739) <= \<const0>\;
  doutb(738) <= \<const0>\;
  doutb(737) <= \<const0>\;
  doutb(736) <= \<const0>\;
  doutb(735) <= \<const0>\;
  doutb(734) <= \<const0>\;
  doutb(733) <= \<const0>\;
  doutb(732) <= \<const0>\;
  doutb(731) <= \<const0>\;
  doutb(730) <= \<const0>\;
  doutb(729) <= \<const0>\;
  doutb(728) <= \<const0>\;
  doutb(727) <= \<const0>\;
  doutb(726) <= \<const0>\;
  doutb(725) <= \<const0>\;
  doutb(724) <= \<const0>\;
  doutb(723) <= \<const0>\;
  doutb(722) <= \<const0>\;
  doutb(721) <= \<const0>\;
  doutb(720) <= \<const0>\;
  doutb(719) <= \<const0>\;
  doutb(718) <= \<const0>\;
  doutb(717) <= \<const0>\;
  doutb(716) <= \<const0>\;
  doutb(715) <= \<const0>\;
  doutb(714) <= \<const0>\;
  doutb(713) <= \<const0>\;
  doutb(712) <= \<const0>\;
  doutb(711) <= \<const0>\;
  doutb(710) <= \<const0>\;
  doutb(709) <= \<const0>\;
  doutb(708) <= \<const0>\;
  doutb(707) <= \<const0>\;
  doutb(706) <= \<const0>\;
  doutb(705) <= \<const0>\;
  doutb(704) <= \<const0>\;
  doutb(703) <= \<const0>\;
  doutb(702) <= \<const0>\;
  doutb(701) <= \<const0>\;
  doutb(700) <= \<const0>\;
  doutb(699) <= \<const0>\;
  doutb(698) <= \<const0>\;
  doutb(697) <= \<const0>\;
  doutb(696) <= \<const0>\;
  doutb(695) <= \<const0>\;
  doutb(694) <= \<const0>\;
  doutb(693) <= \<const0>\;
  doutb(692) <= \<const0>\;
  doutb(691) <= \<const0>\;
  doutb(690) <= \<const0>\;
  doutb(689) <= \<const0>\;
  doutb(688) <= \<const0>\;
  doutb(687) <= \<const0>\;
  doutb(686) <= \<const0>\;
  doutb(685) <= \<const0>\;
  doutb(684) <= \<const0>\;
  doutb(683) <= \<const0>\;
  doutb(682) <= \<const0>\;
  doutb(681) <= \<const0>\;
  doutb(680) <= \<const0>\;
  doutb(679) <= \<const0>\;
  doutb(678) <= \<const0>\;
  doutb(677) <= \<const0>\;
  doutb(676) <= \<const0>\;
  doutb(675) <= \<const0>\;
  doutb(674) <= \<const0>\;
  doutb(673) <= \<const0>\;
  doutb(672) <= \<const0>\;
  doutb(671) <= \<const0>\;
  doutb(670) <= \<const0>\;
  doutb(669) <= \<const0>\;
  doutb(668) <= \<const0>\;
  doutb(667) <= \<const0>\;
  doutb(666) <= \<const0>\;
  doutb(665) <= \<const0>\;
  doutb(664) <= \<const0>\;
  doutb(663) <= \<const0>\;
  doutb(662) <= \<const0>\;
  doutb(661) <= \<const0>\;
  doutb(660) <= \<const0>\;
  doutb(659) <= \<const0>\;
  doutb(658) <= \<const0>\;
  doutb(657) <= \<const0>\;
  doutb(656) <= \<const0>\;
  doutb(655) <= \<const0>\;
  doutb(654) <= \<const0>\;
  doutb(653) <= \<const0>\;
  doutb(652) <= \<const0>\;
  doutb(651) <= \<const0>\;
  doutb(650) <= \<const0>\;
  doutb(649) <= \<const0>\;
  doutb(648) <= \<const0>\;
  doutb(647) <= \<const0>\;
  doutb(646) <= \<const0>\;
  doutb(645) <= \<const0>\;
  doutb(644) <= \<const0>\;
  doutb(643) <= \<const0>\;
  doutb(642) <= \<const0>\;
  doutb(641) <= \<const0>\;
  doutb(640) <= \<const0>\;
  doutb(639) <= \<const0>\;
  doutb(638) <= \<const0>\;
  doutb(637) <= \<const0>\;
  doutb(636) <= \<const0>\;
  doutb(635) <= \<const0>\;
  doutb(634) <= \<const0>\;
  doutb(633) <= \<const0>\;
  doutb(632) <= \<const0>\;
  doutb(631) <= \<const0>\;
  doutb(630) <= \<const0>\;
  doutb(629) <= \<const0>\;
  doutb(628) <= \<const0>\;
  doutb(627) <= \<const0>\;
  doutb(626) <= \<const0>\;
  doutb(625) <= \<const0>\;
  doutb(624) <= \<const0>\;
  doutb(623) <= \<const0>\;
  doutb(622) <= \<const0>\;
  doutb(621) <= \<const0>\;
  doutb(620) <= \<const0>\;
  doutb(619) <= \<const0>\;
  doutb(618) <= \<const0>\;
  doutb(617) <= \<const0>\;
  doutb(616) <= \<const0>\;
  doutb(615) <= \<const0>\;
  doutb(614) <= \<const0>\;
  doutb(613) <= \<const0>\;
  doutb(612) <= \<const0>\;
  doutb(611) <= \<const0>\;
  doutb(610) <= \<const0>\;
  doutb(609) <= \<const0>\;
  doutb(608) <= \<const0>\;
  doutb(607) <= \<const0>\;
  doutb(606) <= \<const0>\;
  doutb(605) <= \<const0>\;
  doutb(604) <= \<const0>\;
  doutb(603) <= \<const0>\;
  doutb(602) <= \<const0>\;
  doutb(601) <= \<const0>\;
  doutb(600) <= \<const0>\;
  doutb(599) <= \<const0>\;
  doutb(598) <= \<const0>\;
  doutb(597) <= \<const0>\;
  doutb(596) <= \<const0>\;
  doutb(595) <= \<const0>\;
  doutb(594) <= \<const0>\;
  doutb(593) <= \<const0>\;
  doutb(592) <= \<const0>\;
  doutb(591) <= \<const0>\;
  doutb(590) <= \<const0>\;
  doutb(589) <= \<const0>\;
  doutb(588) <= \<const0>\;
  doutb(587) <= \<const0>\;
  doutb(586) <= \<const0>\;
  doutb(585) <= \<const0>\;
  doutb(584) <= \<const0>\;
  doutb(583) <= \<const0>\;
  doutb(582) <= \<const0>\;
  doutb(581) <= \<const0>\;
  doutb(580) <= \<const0>\;
  doutb(579) <= \<const0>\;
  doutb(578) <= \<const0>\;
  doutb(577) <= \<const0>\;
  doutb(576) <= \<const0>\;
  doutb(575) <= \<const0>\;
  doutb(574) <= \<const0>\;
  doutb(573) <= \<const0>\;
  doutb(572) <= \<const0>\;
  doutb(571) <= \<const0>\;
  doutb(570) <= \<const0>\;
  doutb(569) <= \<const0>\;
  doutb(568) <= \<const0>\;
  doutb(567) <= \<const0>\;
  doutb(566) <= \<const0>\;
  doutb(565) <= \<const0>\;
  doutb(564) <= \<const0>\;
  doutb(563) <= \<const0>\;
  doutb(562) <= \<const0>\;
  doutb(561) <= \<const0>\;
  doutb(560) <= \<const0>\;
  doutb(559) <= \<const0>\;
  doutb(558) <= \<const0>\;
  doutb(557) <= \<const0>\;
  doutb(556) <= \<const0>\;
  doutb(555) <= \<const0>\;
  doutb(554) <= \<const0>\;
  doutb(553) <= \<const0>\;
  doutb(552) <= \<const0>\;
  doutb(551) <= \<const0>\;
  doutb(550) <= \<const0>\;
  doutb(549) <= \<const0>\;
  doutb(548) <= \<const0>\;
  doutb(547) <= \<const0>\;
  doutb(546) <= \<const0>\;
  doutb(545) <= \<const0>\;
  doutb(544) <= \<const0>\;
  doutb(543) <= \<const0>\;
  doutb(542) <= \<const0>\;
  doutb(541) <= \<const0>\;
  doutb(540) <= \<const0>\;
  doutb(539) <= \<const0>\;
  doutb(538) <= \<const0>\;
  doutb(537) <= \<const0>\;
  doutb(536) <= \<const0>\;
  doutb(535) <= \<const0>\;
  doutb(534) <= \<const0>\;
  doutb(533) <= \<const0>\;
  doutb(532) <= \<const0>\;
  doutb(531) <= \<const0>\;
  doutb(530) <= \<const0>\;
  doutb(529) <= \<const0>\;
  doutb(528) <= \<const0>\;
  doutb(527) <= \<const0>\;
  doutb(526) <= \<const0>\;
  doutb(525) <= \<const0>\;
  doutb(524) <= \<const0>\;
  doutb(523) <= \<const0>\;
  doutb(522) <= \<const0>\;
  doutb(521) <= \<const0>\;
  doutb(520) <= \<const0>\;
  doutb(519) <= \<const0>\;
  doutb(518) <= \<const0>\;
  doutb(517) <= \<const0>\;
  doutb(516) <= \<const0>\;
  doutb(515) <= \<const0>\;
  doutb(514) <= \<const0>\;
  doutb(513) <= \<const0>\;
  doutb(512) <= \<const0>\;
  doutb(511) <= \<const0>\;
  doutb(510) <= \<const0>\;
  doutb(509) <= \<const0>\;
  doutb(508) <= \<const0>\;
  doutb(507) <= \<const0>\;
  doutb(506) <= \<const0>\;
  doutb(505) <= \<const0>\;
  doutb(504) <= \<const0>\;
  doutb(503) <= \<const0>\;
  doutb(502) <= \<const0>\;
  doutb(501) <= \<const0>\;
  doutb(500) <= \<const0>\;
  doutb(499) <= \<const0>\;
  doutb(498) <= \<const0>\;
  doutb(497) <= \<const0>\;
  doutb(496) <= \<const0>\;
  doutb(495) <= \<const0>\;
  doutb(494) <= \<const0>\;
  doutb(493) <= \<const0>\;
  doutb(492) <= \<const0>\;
  doutb(491) <= \<const0>\;
  doutb(490) <= \<const0>\;
  doutb(489) <= \<const0>\;
  doutb(488) <= \<const0>\;
  doutb(487) <= \<const0>\;
  doutb(486) <= \<const0>\;
  doutb(485) <= \<const0>\;
  doutb(484) <= \<const0>\;
  doutb(483) <= \<const0>\;
  doutb(482) <= \<const0>\;
  doutb(481) <= \<const0>\;
  doutb(480) <= \<const0>\;
  doutb(479) <= \<const0>\;
  doutb(478) <= \<const0>\;
  doutb(477) <= \<const0>\;
  doutb(476) <= \<const0>\;
  doutb(475) <= \<const0>\;
  doutb(474) <= \<const0>\;
  doutb(473) <= \<const0>\;
  doutb(472) <= \<const0>\;
  doutb(471) <= \<const0>\;
  doutb(470) <= \<const0>\;
  doutb(469) <= \<const0>\;
  doutb(468) <= \<const0>\;
  doutb(467) <= \<const0>\;
  doutb(466) <= \<const0>\;
  doutb(465) <= \<const0>\;
  doutb(464) <= \<const0>\;
  doutb(463) <= \<const0>\;
  doutb(462) <= \<const0>\;
  doutb(461) <= \<const0>\;
  doutb(460) <= \<const0>\;
  doutb(459) <= \<const0>\;
  doutb(458) <= \<const0>\;
  doutb(457) <= \<const0>\;
  doutb(456) <= \<const0>\;
  doutb(455) <= \<const0>\;
  doutb(454) <= \<const0>\;
  doutb(453) <= \<const0>\;
  doutb(452) <= \<const0>\;
  doutb(451) <= \<const0>\;
  doutb(450) <= \<const0>\;
  doutb(449) <= \<const0>\;
  doutb(448) <= \<const0>\;
  doutb(447) <= \<const0>\;
  doutb(446) <= \<const0>\;
  doutb(445) <= \<const0>\;
  doutb(444) <= \<const0>\;
  doutb(443) <= \<const0>\;
  doutb(442) <= \<const0>\;
  doutb(441) <= \<const0>\;
  doutb(440) <= \<const0>\;
  doutb(439) <= \<const0>\;
  doutb(438) <= \<const0>\;
  doutb(437) <= \<const0>\;
  doutb(436) <= \<const0>\;
  doutb(435) <= \<const0>\;
  doutb(434) <= \<const0>\;
  doutb(433) <= \<const0>\;
  doutb(432) <= \<const0>\;
  doutb(431) <= \<const0>\;
  doutb(430) <= \<const0>\;
  doutb(429) <= \<const0>\;
  doutb(428) <= \<const0>\;
  doutb(427) <= \<const0>\;
  doutb(426) <= \<const0>\;
  doutb(425) <= \<const0>\;
  doutb(424) <= \<const0>\;
  doutb(423) <= \<const0>\;
  doutb(422) <= \<const0>\;
  doutb(421) <= \<const0>\;
  doutb(420) <= \<const0>\;
  doutb(419) <= \<const0>\;
  doutb(418) <= \<const0>\;
  doutb(417) <= \<const0>\;
  doutb(416) <= \<const0>\;
  doutb(415) <= \<const0>\;
  doutb(414) <= \<const0>\;
  doutb(413) <= \<const0>\;
  doutb(412) <= \<const0>\;
  doutb(411) <= \<const0>\;
  doutb(410) <= \<const0>\;
  doutb(409) <= \<const0>\;
  doutb(408) <= \<const0>\;
  doutb(407) <= \<const0>\;
  doutb(406) <= \<const0>\;
  doutb(405) <= \<const0>\;
  doutb(404) <= \<const0>\;
  doutb(403) <= \<const0>\;
  doutb(402) <= \<const0>\;
  doutb(401) <= \<const0>\;
  doutb(400) <= \<const0>\;
  doutb(399) <= \<const0>\;
  doutb(398) <= \<const0>\;
  doutb(397) <= \<const0>\;
  doutb(396) <= \<const0>\;
  doutb(395) <= \<const0>\;
  doutb(394) <= \<const0>\;
  doutb(393) <= \<const0>\;
  doutb(392) <= \<const0>\;
  doutb(391) <= \<const0>\;
  doutb(390) <= \<const0>\;
  doutb(389) <= \<const0>\;
  doutb(388) <= \<const0>\;
  doutb(387) <= \<const0>\;
  doutb(386) <= \<const0>\;
  doutb(385) <= \<const0>\;
  doutb(384) <= \<const0>\;
  doutb(383) <= \<const0>\;
  doutb(382) <= \<const0>\;
  doutb(381) <= \<const0>\;
  doutb(380) <= \<const0>\;
  doutb(379) <= \<const0>\;
  doutb(378) <= \<const0>\;
  doutb(377) <= \<const0>\;
  doutb(376) <= \<const0>\;
  doutb(375) <= \<const0>\;
  doutb(374) <= \<const0>\;
  doutb(373) <= \<const0>\;
  doutb(372) <= \<const0>\;
  doutb(371) <= \<const0>\;
  doutb(370) <= \<const0>\;
  doutb(369) <= \<const0>\;
  doutb(368) <= \<const0>\;
  doutb(367) <= \<const0>\;
  doutb(366) <= \<const0>\;
  doutb(365) <= \<const0>\;
  doutb(364) <= \<const0>\;
  doutb(363) <= \<const0>\;
  doutb(362) <= \<const0>\;
  doutb(361) <= \<const0>\;
  doutb(360) <= \<const0>\;
  doutb(359) <= \<const0>\;
  doutb(358) <= \<const0>\;
  doutb(357) <= \<const0>\;
  doutb(356) <= \<const0>\;
  doutb(355) <= \<const0>\;
  doutb(354) <= \<const0>\;
  doutb(353) <= \<const0>\;
  doutb(352) <= \<const0>\;
  doutb(351) <= \<const0>\;
  doutb(350) <= \<const0>\;
  doutb(349) <= \<const0>\;
  doutb(348) <= \<const0>\;
  doutb(347) <= \<const0>\;
  doutb(346) <= \<const0>\;
  doutb(345) <= \<const0>\;
  doutb(344) <= \<const0>\;
  doutb(343) <= \<const0>\;
  doutb(342) <= \<const0>\;
  doutb(341) <= \<const0>\;
  doutb(340) <= \<const0>\;
  doutb(339) <= \<const0>\;
  doutb(338) <= \<const0>\;
  doutb(337) <= \<const0>\;
  doutb(336) <= \<const0>\;
  doutb(335) <= \<const0>\;
  doutb(334) <= \<const0>\;
  doutb(333) <= \<const0>\;
  doutb(332) <= \<const0>\;
  doutb(331) <= \<const0>\;
  doutb(330) <= \<const0>\;
  doutb(329) <= \<const0>\;
  doutb(328) <= \<const0>\;
  doutb(327) <= \<const0>\;
  doutb(326) <= \<const0>\;
  doutb(325) <= \<const0>\;
  doutb(324) <= \<const0>\;
  doutb(323) <= \<const0>\;
  doutb(322) <= \<const0>\;
  doutb(321) <= \<const0>\;
  doutb(320) <= \<const0>\;
  doutb(319) <= \<const0>\;
  doutb(318) <= \<const0>\;
  doutb(317) <= \<const0>\;
  doutb(316) <= \<const0>\;
  doutb(315) <= \<const0>\;
  doutb(314) <= \<const0>\;
  doutb(313) <= \<const0>\;
  doutb(312) <= \<const0>\;
  doutb(311) <= \<const0>\;
  doutb(310) <= \<const0>\;
  doutb(309) <= \<const0>\;
  doutb(308) <= \<const0>\;
  doutb(307) <= \<const0>\;
  doutb(306) <= \<const0>\;
  doutb(305) <= \<const0>\;
  doutb(304) <= \<const0>\;
  doutb(303) <= \<const0>\;
  doutb(302) <= \<const0>\;
  doutb(301) <= \<const0>\;
  doutb(300) <= \<const0>\;
  doutb(299) <= \<const0>\;
  doutb(298) <= \<const0>\;
  doutb(297) <= \<const0>\;
  doutb(296) <= \<const0>\;
  doutb(295) <= \<const0>\;
  doutb(294) <= \<const0>\;
  doutb(293) <= \<const0>\;
  doutb(292) <= \<const0>\;
  doutb(291) <= \<const0>\;
  doutb(290) <= \<const0>\;
  doutb(289) <= \<const0>\;
  doutb(288) <= \<const0>\;
  doutb(287) <= \<const0>\;
  doutb(286) <= \<const0>\;
  doutb(285) <= \<const0>\;
  doutb(284) <= \<const0>\;
  doutb(283) <= \<const0>\;
  doutb(282) <= \<const0>\;
  doutb(281) <= \<const0>\;
  doutb(280) <= \<const0>\;
  doutb(279) <= \<const0>\;
  doutb(278) <= \<const0>\;
  doutb(277) <= \<const0>\;
  doutb(276) <= \<const0>\;
  doutb(275) <= \<const0>\;
  doutb(274) <= \<const0>\;
  doutb(273) <= \<const0>\;
  doutb(272) <= \<const0>\;
  doutb(271) <= \<const0>\;
  doutb(270) <= \<const0>\;
  doutb(269) <= \<const0>\;
  doutb(268) <= \<const0>\;
  doutb(267) <= \<const0>\;
  doutb(266) <= \<const0>\;
  doutb(265) <= \<const0>\;
  doutb(264) <= \<const0>\;
  doutb(263) <= \<const0>\;
  doutb(262) <= \<const0>\;
  doutb(261) <= \<const0>\;
  doutb(260) <= \<const0>\;
  doutb(259) <= \<const0>\;
  doutb(258) <= \<const0>\;
  doutb(257) <= \<const0>\;
  doutb(256) <= \<const0>\;
  doutb(255) <= \<const0>\;
  doutb(254) <= \<const0>\;
  doutb(253) <= \<const0>\;
  doutb(252) <= \<const0>\;
  doutb(251) <= \<const0>\;
  doutb(250) <= \<const0>\;
  doutb(249) <= \<const0>\;
  doutb(248) <= \<const0>\;
  doutb(247) <= \<const0>\;
  doutb(246) <= \<const0>\;
  doutb(245) <= \<const0>\;
  doutb(244) <= \<const0>\;
  doutb(243) <= \<const0>\;
  doutb(242) <= \<const0>\;
  doutb(241) <= \<const0>\;
  doutb(240) <= \<const0>\;
  doutb(239) <= \<const0>\;
  doutb(238) <= \<const0>\;
  doutb(237) <= \<const0>\;
  doutb(236) <= \<const0>\;
  doutb(235) <= \<const0>\;
  doutb(234) <= \<const0>\;
  doutb(233) <= \<const0>\;
  doutb(232) <= \<const0>\;
  doutb(231) <= \<const0>\;
  doutb(230) <= \<const0>\;
  doutb(229) <= \<const0>\;
  doutb(228) <= \<const0>\;
  doutb(227) <= \<const0>\;
  doutb(226) <= \<const0>\;
  doutb(225) <= \<const0>\;
  doutb(224) <= \<const0>\;
  doutb(223) <= \<const0>\;
  doutb(222) <= \<const0>\;
  doutb(221) <= \<const0>\;
  doutb(220) <= \<const0>\;
  doutb(219) <= \<const0>\;
  doutb(218) <= \<const0>\;
  doutb(217) <= \<const0>\;
  doutb(216) <= \<const0>\;
  doutb(215) <= \<const0>\;
  doutb(214) <= \<const0>\;
  doutb(213) <= \<const0>\;
  doutb(212) <= \<const0>\;
  doutb(211) <= \<const0>\;
  doutb(210) <= \<const0>\;
  doutb(209) <= \<const0>\;
  doutb(208) <= \<const0>\;
  doutb(207) <= \<const0>\;
  doutb(206) <= \<const0>\;
  doutb(205) <= \<const0>\;
  doutb(204) <= \<const0>\;
  doutb(203) <= \<const0>\;
  doutb(202) <= \<const0>\;
  doutb(201) <= \<const0>\;
  doutb(200) <= \<const0>\;
  doutb(199) <= \<const0>\;
  doutb(198) <= \<const0>\;
  doutb(197) <= \<const0>\;
  doutb(196) <= \<const0>\;
  doutb(195) <= \<const0>\;
  doutb(194) <= \<const0>\;
  doutb(193) <= \<const0>\;
  doutb(192) <= \<const0>\;
  doutb(191) <= \<const0>\;
  doutb(190) <= \<const0>\;
  doutb(189) <= \<const0>\;
  doutb(188) <= \<const0>\;
  doutb(187) <= \<const0>\;
  doutb(186) <= \<const0>\;
  doutb(185) <= \<const0>\;
  doutb(184) <= \<const0>\;
  doutb(183) <= \<const0>\;
  doutb(182) <= \<const0>\;
  doutb(181) <= \<const0>\;
  doutb(180) <= \<const0>\;
  doutb(179) <= \<const0>\;
  doutb(178) <= \<const0>\;
  doutb(177) <= \<const0>\;
  doutb(176) <= \<const0>\;
  doutb(175) <= \<const0>\;
  doutb(174) <= \<const0>\;
  doutb(173) <= \<const0>\;
  doutb(172) <= \<const0>\;
  doutb(171) <= \<const0>\;
  doutb(170) <= \<const0>\;
  doutb(169) <= \<const0>\;
  doutb(168) <= \<const0>\;
  doutb(167) <= \<const0>\;
  doutb(166) <= \<const0>\;
  doutb(165) <= \<const0>\;
  doutb(164) <= \<const0>\;
  doutb(163) <= \<const0>\;
  doutb(162) <= \<const0>\;
  doutb(161) <= \<const0>\;
  doutb(160) <= \<const0>\;
  doutb(159) <= \<const0>\;
  doutb(158) <= \<const0>\;
  doutb(157) <= \<const0>\;
  doutb(156) <= \<const0>\;
  doutb(155) <= \<const0>\;
  doutb(154) <= \<const0>\;
  doutb(153) <= \<const0>\;
  doutb(152) <= \<const0>\;
  doutb(151) <= \<const0>\;
  doutb(150) <= \<const0>\;
  doutb(149) <= \<const0>\;
  doutb(148) <= \<const0>\;
  doutb(147) <= \<const0>\;
  doutb(146) <= \<const0>\;
  doutb(145) <= \<const0>\;
  doutb(144) <= \<const0>\;
  doutb(143) <= \<const0>\;
  doutb(142) <= \<const0>\;
  doutb(141) <= \<const0>\;
  doutb(140) <= \<const0>\;
  doutb(139) <= \<const0>\;
  doutb(138) <= \<const0>\;
  doutb(137) <= \<const0>\;
  doutb(136) <= \<const0>\;
  doutb(135) <= \<const0>\;
  doutb(134) <= \<const0>\;
  doutb(133) <= \<const0>\;
  doutb(132) <= \<const0>\;
  doutb(131) <= \<const0>\;
  doutb(130) <= \<const0>\;
  doutb(129) <= \<const0>\;
  doutb(128) <= \<const0>\;
  doutb(127) <= \<const0>\;
  doutb(126) <= \<const0>\;
  doutb(125) <= \<const0>\;
  doutb(124) <= \<const0>\;
  doutb(123) <= \<const0>\;
  doutb(122) <= \<const0>\;
  doutb(121) <= \<const0>\;
  doutb(120) <= \<const0>\;
  doutb(119) <= \<const0>\;
  doutb(118) <= \<const0>\;
  doutb(117) <= \<const0>\;
  doutb(116) <= \<const0>\;
  doutb(115) <= \<const0>\;
  doutb(114) <= \<const0>\;
  doutb(113) <= \<const0>\;
  doutb(112) <= \<const0>\;
  doutb(111) <= \<const0>\;
  doutb(110) <= \<const0>\;
  doutb(109) <= \<const0>\;
  doutb(108) <= \<const0>\;
  doutb(107) <= \<const0>\;
  doutb(106) <= \<const0>\;
  doutb(105) <= \<const0>\;
  doutb(104) <= \<const0>\;
  doutb(103) <= \<const0>\;
  doutb(102) <= \<const0>\;
  doutb(101) <= \<const0>\;
  doutb(100) <= \<const0>\;
  doutb(99) <= \<const0>\;
  doutb(98) <= \<const0>\;
  doutb(97) <= \<const0>\;
  doutb(96) <= \<const0>\;
  doutb(95) <= \<const0>\;
  doutb(94) <= \<const0>\;
  doutb(93) <= \<const0>\;
  doutb(92) <= \<const0>\;
  doutb(91) <= \<const0>\;
  doutb(90) <= \<const0>\;
  doutb(89) <= \<const0>\;
  doutb(88) <= \<const0>\;
  doutb(87) <= \<const0>\;
  doutb(86) <= \<const0>\;
  doutb(85) <= \<const0>\;
  doutb(84) <= \<const0>\;
  doutb(83) <= \<const0>\;
  doutb(82) <= \<const0>\;
  doutb(81) <= \<const0>\;
  doutb(80) <= \<const0>\;
  doutb(79) <= \<const0>\;
  doutb(78) <= \<const0>\;
  doutb(77) <= \<const0>\;
  doutb(76) <= \<const0>\;
  doutb(75) <= \<const0>\;
  doutb(74) <= \<const0>\;
  doutb(73) <= \<const0>\;
  doutb(72) <= \<const0>\;
  doutb(71) <= \<const0>\;
  doutb(70) <= \<const0>\;
  doutb(69) <= \<const0>\;
  doutb(68) <= \<const0>\;
  doutb(67) <= \<const0>\;
  doutb(66) <= \<const0>\;
  doutb(65) <= \<const0>\;
  doutb(64) <= \<const0>\;
  doutb(63) <= \<const0>\;
  doutb(62) <= \<const0>\;
  doutb(61) <= \<const0>\;
  doutb(60) <= \<const0>\;
  doutb(59) <= \<const0>\;
  doutb(58) <= \<const0>\;
  doutb(57) <= \<const0>\;
  doutb(56) <= \<const0>\;
  doutb(55) <= \<const0>\;
  doutb(54) <= \<const0>\;
  doutb(53) <= \<const0>\;
  doutb(52) <= \<const0>\;
  doutb(51) <= \<const0>\;
  doutb(50) <= \<const0>\;
  doutb(49) <= \<const0>\;
  doutb(48) <= \<const0>\;
  doutb(47) <= \<const0>\;
  doutb(46) <= \<const0>\;
  doutb(45) <= \<const0>\;
  doutb(44) <= \<const0>\;
  doutb(43) <= \<const0>\;
  doutb(42) <= \<const0>\;
  doutb(41) <= \<const0>\;
  doutb(40) <= \<const0>\;
  doutb(39) <= \<const0>\;
  doutb(38) <= \<const0>\;
  doutb(37) <= \<const0>\;
  doutb(36) <= \<const0>\;
  doutb(35) <= \<const0>\;
  doutb(34) <= \<const0>\;
  doutb(33) <= \<const0>\;
  doutb(32) <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(1023) <= \<const0>\;
  s_axi_rdata(1022) <= \<const0>\;
  s_axi_rdata(1021) <= \<const0>\;
  s_axi_rdata(1020) <= \<const0>\;
  s_axi_rdata(1019) <= \<const0>\;
  s_axi_rdata(1018) <= \<const0>\;
  s_axi_rdata(1017) <= \<const0>\;
  s_axi_rdata(1016) <= \<const0>\;
  s_axi_rdata(1015) <= \<const0>\;
  s_axi_rdata(1014) <= \<const0>\;
  s_axi_rdata(1013) <= \<const0>\;
  s_axi_rdata(1012) <= \<const0>\;
  s_axi_rdata(1011) <= \<const0>\;
  s_axi_rdata(1010) <= \<const0>\;
  s_axi_rdata(1009) <= \<const0>\;
  s_axi_rdata(1008) <= \<const0>\;
  s_axi_rdata(1007) <= \<const0>\;
  s_axi_rdata(1006) <= \<const0>\;
  s_axi_rdata(1005) <= \<const0>\;
  s_axi_rdata(1004) <= \<const0>\;
  s_axi_rdata(1003) <= \<const0>\;
  s_axi_rdata(1002) <= \<const0>\;
  s_axi_rdata(1001) <= \<const0>\;
  s_axi_rdata(1000) <= \<const0>\;
  s_axi_rdata(999) <= \<const0>\;
  s_axi_rdata(998) <= \<const0>\;
  s_axi_rdata(997) <= \<const0>\;
  s_axi_rdata(996) <= \<const0>\;
  s_axi_rdata(995) <= \<const0>\;
  s_axi_rdata(994) <= \<const0>\;
  s_axi_rdata(993) <= \<const0>\;
  s_axi_rdata(992) <= \<const0>\;
  s_axi_rdata(991) <= \<const0>\;
  s_axi_rdata(990) <= \<const0>\;
  s_axi_rdata(989) <= \<const0>\;
  s_axi_rdata(988) <= \<const0>\;
  s_axi_rdata(987) <= \<const0>\;
  s_axi_rdata(986) <= \<const0>\;
  s_axi_rdata(985) <= \<const0>\;
  s_axi_rdata(984) <= \<const0>\;
  s_axi_rdata(983) <= \<const0>\;
  s_axi_rdata(982) <= \<const0>\;
  s_axi_rdata(981) <= \<const0>\;
  s_axi_rdata(980) <= \<const0>\;
  s_axi_rdata(979) <= \<const0>\;
  s_axi_rdata(978) <= \<const0>\;
  s_axi_rdata(977) <= \<const0>\;
  s_axi_rdata(976) <= \<const0>\;
  s_axi_rdata(975) <= \<const0>\;
  s_axi_rdata(974) <= \<const0>\;
  s_axi_rdata(973) <= \<const0>\;
  s_axi_rdata(972) <= \<const0>\;
  s_axi_rdata(971) <= \<const0>\;
  s_axi_rdata(970) <= \<const0>\;
  s_axi_rdata(969) <= \<const0>\;
  s_axi_rdata(968) <= \<const0>\;
  s_axi_rdata(967) <= \<const0>\;
  s_axi_rdata(966) <= \<const0>\;
  s_axi_rdata(965) <= \<const0>\;
  s_axi_rdata(964) <= \<const0>\;
  s_axi_rdata(963) <= \<const0>\;
  s_axi_rdata(962) <= \<const0>\;
  s_axi_rdata(961) <= \<const0>\;
  s_axi_rdata(960) <= \<const0>\;
  s_axi_rdata(959) <= \<const0>\;
  s_axi_rdata(958) <= \<const0>\;
  s_axi_rdata(957) <= \<const0>\;
  s_axi_rdata(956) <= \<const0>\;
  s_axi_rdata(955) <= \<const0>\;
  s_axi_rdata(954) <= \<const0>\;
  s_axi_rdata(953) <= \<const0>\;
  s_axi_rdata(952) <= \<const0>\;
  s_axi_rdata(951) <= \<const0>\;
  s_axi_rdata(950) <= \<const0>\;
  s_axi_rdata(949) <= \<const0>\;
  s_axi_rdata(948) <= \<const0>\;
  s_axi_rdata(947) <= \<const0>\;
  s_axi_rdata(946) <= \<const0>\;
  s_axi_rdata(945) <= \<const0>\;
  s_axi_rdata(944) <= \<const0>\;
  s_axi_rdata(943) <= \<const0>\;
  s_axi_rdata(942) <= \<const0>\;
  s_axi_rdata(941) <= \<const0>\;
  s_axi_rdata(940) <= \<const0>\;
  s_axi_rdata(939) <= \<const0>\;
  s_axi_rdata(938) <= \<const0>\;
  s_axi_rdata(937) <= \<const0>\;
  s_axi_rdata(936) <= \<const0>\;
  s_axi_rdata(935) <= \<const0>\;
  s_axi_rdata(934) <= \<const0>\;
  s_axi_rdata(933) <= \<const0>\;
  s_axi_rdata(932) <= \<const0>\;
  s_axi_rdata(931) <= \<const0>\;
  s_axi_rdata(930) <= \<const0>\;
  s_axi_rdata(929) <= \<const0>\;
  s_axi_rdata(928) <= \<const0>\;
  s_axi_rdata(927) <= \<const0>\;
  s_axi_rdata(926) <= \<const0>\;
  s_axi_rdata(925) <= \<const0>\;
  s_axi_rdata(924) <= \<const0>\;
  s_axi_rdata(923) <= \<const0>\;
  s_axi_rdata(922) <= \<const0>\;
  s_axi_rdata(921) <= \<const0>\;
  s_axi_rdata(920) <= \<const0>\;
  s_axi_rdata(919) <= \<const0>\;
  s_axi_rdata(918) <= \<const0>\;
  s_axi_rdata(917) <= \<const0>\;
  s_axi_rdata(916) <= \<const0>\;
  s_axi_rdata(915) <= \<const0>\;
  s_axi_rdata(914) <= \<const0>\;
  s_axi_rdata(913) <= \<const0>\;
  s_axi_rdata(912) <= \<const0>\;
  s_axi_rdata(911) <= \<const0>\;
  s_axi_rdata(910) <= \<const0>\;
  s_axi_rdata(909) <= \<const0>\;
  s_axi_rdata(908) <= \<const0>\;
  s_axi_rdata(907) <= \<const0>\;
  s_axi_rdata(906) <= \<const0>\;
  s_axi_rdata(905) <= \<const0>\;
  s_axi_rdata(904) <= \<const0>\;
  s_axi_rdata(903) <= \<const0>\;
  s_axi_rdata(902) <= \<const0>\;
  s_axi_rdata(901) <= \<const0>\;
  s_axi_rdata(900) <= \<const0>\;
  s_axi_rdata(899) <= \<const0>\;
  s_axi_rdata(898) <= \<const0>\;
  s_axi_rdata(897) <= \<const0>\;
  s_axi_rdata(896) <= \<const0>\;
  s_axi_rdata(895) <= \<const0>\;
  s_axi_rdata(894) <= \<const0>\;
  s_axi_rdata(893) <= \<const0>\;
  s_axi_rdata(892) <= \<const0>\;
  s_axi_rdata(891) <= \<const0>\;
  s_axi_rdata(890) <= \<const0>\;
  s_axi_rdata(889) <= \<const0>\;
  s_axi_rdata(888) <= \<const0>\;
  s_axi_rdata(887) <= \<const0>\;
  s_axi_rdata(886) <= \<const0>\;
  s_axi_rdata(885) <= \<const0>\;
  s_axi_rdata(884) <= \<const0>\;
  s_axi_rdata(883) <= \<const0>\;
  s_axi_rdata(882) <= \<const0>\;
  s_axi_rdata(881) <= \<const0>\;
  s_axi_rdata(880) <= \<const0>\;
  s_axi_rdata(879) <= \<const0>\;
  s_axi_rdata(878) <= \<const0>\;
  s_axi_rdata(877) <= \<const0>\;
  s_axi_rdata(876) <= \<const0>\;
  s_axi_rdata(875) <= \<const0>\;
  s_axi_rdata(874) <= \<const0>\;
  s_axi_rdata(873) <= \<const0>\;
  s_axi_rdata(872) <= \<const0>\;
  s_axi_rdata(871) <= \<const0>\;
  s_axi_rdata(870) <= \<const0>\;
  s_axi_rdata(869) <= \<const0>\;
  s_axi_rdata(868) <= \<const0>\;
  s_axi_rdata(867) <= \<const0>\;
  s_axi_rdata(866) <= \<const0>\;
  s_axi_rdata(865) <= \<const0>\;
  s_axi_rdata(864) <= \<const0>\;
  s_axi_rdata(863) <= \<const0>\;
  s_axi_rdata(862) <= \<const0>\;
  s_axi_rdata(861) <= \<const0>\;
  s_axi_rdata(860) <= \<const0>\;
  s_axi_rdata(859) <= \<const0>\;
  s_axi_rdata(858) <= \<const0>\;
  s_axi_rdata(857) <= \<const0>\;
  s_axi_rdata(856) <= \<const0>\;
  s_axi_rdata(855) <= \<const0>\;
  s_axi_rdata(854) <= \<const0>\;
  s_axi_rdata(853) <= \<const0>\;
  s_axi_rdata(852) <= \<const0>\;
  s_axi_rdata(851) <= \<const0>\;
  s_axi_rdata(850) <= \<const0>\;
  s_axi_rdata(849) <= \<const0>\;
  s_axi_rdata(848) <= \<const0>\;
  s_axi_rdata(847) <= \<const0>\;
  s_axi_rdata(846) <= \<const0>\;
  s_axi_rdata(845) <= \<const0>\;
  s_axi_rdata(844) <= \<const0>\;
  s_axi_rdata(843) <= \<const0>\;
  s_axi_rdata(842) <= \<const0>\;
  s_axi_rdata(841) <= \<const0>\;
  s_axi_rdata(840) <= \<const0>\;
  s_axi_rdata(839) <= \<const0>\;
  s_axi_rdata(838) <= \<const0>\;
  s_axi_rdata(837) <= \<const0>\;
  s_axi_rdata(836) <= \<const0>\;
  s_axi_rdata(835) <= \<const0>\;
  s_axi_rdata(834) <= \<const0>\;
  s_axi_rdata(833) <= \<const0>\;
  s_axi_rdata(832) <= \<const0>\;
  s_axi_rdata(831) <= \<const0>\;
  s_axi_rdata(830) <= \<const0>\;
  s_axi_rdata(829) <= \<const0>\;
  s_axi_rdata(828) <= \<const0>\;
  s_axi_rdata(827) <= \<const0>\;
  s_axi_rdata(826) <= \<const0>\;
  s_axi_rdata(825) <= \<const0>\;
  s_axi_rdata(824) <= \<const0>\;
  s_axi_rdata(823) <= \<const0>\;
  s_axi_rdata(822) <= \<const0>\;
  s_axi_rdata(821) <= \<const0>\;
  s_axi_rdata(820) <= \<const0>\;
  s_axi_rdata(819) <= \<const0>\;
  s_axi_rdata(818) <= \<const0>\;
  s_axi_rdata(817) <= \<const0>\;
  s_axi_rdata(816) <= \<const0>\;
  s_axi_rdata(815) <= \<const0>\;
  s_axi_rdata(814) <= \<const0>\;
  s_axi_rdata(813) <= \<const0>\;
  s_axi_rdata(812) <= \<const0>\;
  s_axi_rdata(811) <= \<const0>\;
  s_axi_rdata(810) <= \<const0>\;
  s_axi_rdata(809) <= \<const0>\;
  s_axi_rdata(808) <= \<const0>\;
  s_axi_rdata(807) <= \<const0>\;
  s_axi_rdata(806) <= \<const0>\;
  s_axi_rdata(805) <= \<const0>\;
  s_axi_rdata(804) <= \<const0>\;
  s_axi_rdata(803) <= \<const0>\;
  s_axi_rdata(802) <= \<const0>\;
  s_axi_rdata(801) <= \<const0>\;
  s_axi_rdata(800) <= \<const0>\;
  s_axi_rdata(799) <= \<const0>\;
  s_axi_rdata(798) <= \<const0>\;
  s_axi_rdata(797) <= \<const0>\;
  s_axi_rdata(796) <= \<const0>\;
  s_axi_rdata(795) <= \<const0>\;
  s_axi_rdata(794) <= \<const0>\;
  s_axi_rdata(793) <= \<const0>\;
  s_axi_rdata(792) <= \<const0>\;
  s_axi_rdata(791) <= \<const0>\;
  s_axi_rdata(790) <= \<const0>\;
  s_axi_rdata(789) <= \<const0>\;
  s_axi_rdata(788) <= \<const0>\;
  s_axi_rdata(787) <= \<const0>\;
  s_axi_rdata(786) <= \<const0>\;
  s_axi_rdata(785) <= \<const0>\;
  s_axi_rdata(784) <= \<const0>\;
  s_axi_rdata(783) <= \<const0>\;
  s_axi_rdata(782) <= \<const0>\;
  s_axi_rdata(781) <= \<const0>\;
  s_axi_rdata(780) <= \<const0>\;
  s_axi_rdata(779) <= \<const0>\;
  s_axi_rdata(778) <= \<const0>\;
  s_axi_rdata(777) <= \<const0>\;
  s_axi_rdata(776) <= \<const0>\;
  s_axi_rdata(775) <= \<const0>\;
  s_axi_rdata(774) <= \<const0>\;
  s_axi_rdata(773) <= \<const0>\;
  s_axi_rdata(772) <= \<const0>\;
  s_axi_rdata(771) <= \<const0>\;
  s_axi_rdata(770) <= \<const0>\;
  s_axi_rdata(769) <= \<const0>\;
  s_axi_rdata(768) <= \<const0>\;
  s_axi_rdata(767) <= \<const0>\;
  s_axi_rdata(766) <= \<const0>\;
  s_axi_rdata(765) <= \<const0>\;
  s_axi_rdata(764) <= \<const0>\;
  s_axi_rdata(763) <= \<const0>\;
  s_axi_rdata(762) <= \<const0>\;
  s_axi_rdata(761) <= \<const0>\;
  s_axi_rdata(760) <= \<const0>\;
  s_axi_rdata(759) <= \<const0>\;
  s_axi_rdata(758) <= \<const0>\;
  s_axi_rdata(757) <= \<const0>\;
  s_axi_rdata(756) <= \<const0>\;
  s_axi_rdata(755) <= \<const0>\;
  s_axi_rdata(754) <= \<const0>\;
  s_axi_rdata(753) <= \<const0>\;
  s_axi_rdata(752) <= \<const0>\;
  s_axi_rdata(751) <= \<const0>\;
  s_axi_rdata(750) <= \<const0>\;
  s_axi_rdata(749) <= \<const0>\;
  s_axi_rdata(748) <= \<const0>\;
  s_axi_rdata(747) <= \<const0>\;
  s_axi_rdata(746) <= \<const0>\;
  s_axi_rdata(745) <= \<const0>\;
  s_axi_rdata(744) <= \<const0>\;
  s_axi_rdata(743) <= \<const0>\;
  s_axi_rdata(742) <= \<const0>\;
  s_axi_rdata(741) <= \<const0>\;
  s_axi_rdata(740) <= \<const0>\;
  s_axi_rdata(739) <= \<const0>\;
  s_axi_rdata(738) <= \<const0>\;
  s_axi_rdata(737) <= \<const0>\;
  s_axi_rdata(736) <= \<const0>\;
  s_axi_rdata(735) <= \<const0>\;
  s_axi_rdata(734) <= \<const0>\;
  s_axi_rdata(733) <= \<const0>\;
  s_axi_rdata(732) <= \<const0>\;
  s_axi_rdata(731) <= \<const0>\;
  s_axi_rdata(730) <= \<const0>\;
  s_axi_rdata(729) <= \<const0>\;
  s_axi_rdata(728) <= \<const0>\;
  s_axi_rdata(727) <= \<const0>\;
  s_axi_rdata(726) <= \<const0>\;
  s_axi_rdata(725) <= \<const0>\;
  s_axi_rdata(724) <= \<const0>\;
  s_axi_rdata(723) <= \<const0>\;
  s_axi_rdata(722) <= \<const0>\;
  s_axi_rdata(721) <= \<const0>\;
  s_axi_rdata(720) <= \<const0>\;
  s_axi_rdata(719) <= \<const0>\;
  s_axi_rdata(718) <= \<const0>\;
  s_axi_rdata(717) <= \<const0>\;
  s_axi_rdata(716) <= \<const0>\;
  s_axi_rdata(715) <= \<const0>\;
  s_axi_rdata(714) <= \<const0>\;
  s_axi_rdata(713) <= \<const0>\;
  s_axi_rdata(712) <= \<const0>\;
  s_axi_rdata(711) <= \<const0>\;
  s_axi_rdata(710) <= \<const0>\;
  s_axi_rdata(709) <= \<const0>\;
  s_axi_rdata(708) <= \<const0>\;
  s_axi_rdata(707) <= \<const0>\;
  s_axi_rdata(706) <= \<const0>\;
  s_axi_rdata(705) <= \<const0>\;
  s_axi_rdata(704) <= \<const0>\;
  s_axi_rdata(703) <= \<const0>\;
  s_axi_rdata(702) <= \<const0>\;
  s_axi_rdata(701) <= \<const0>\;
  s_axi_rdata(700) <= \<const0>\;
  s_axi_rdata(699) <= \<const0>\;
  s_axi_rdata(698) <= \<const0>\;
  s_axi_rdata(697) <= \<const0>\;
  s_axi_rdata(696) <= \<const0>\;
  s_axi_rdata(695) <= \<const0>\;
  s_axi_rdata(694) <= \<const0>\;
  s_axi_rdata(693) <= \<const0>\;
  s_axi_rdata(692) <= \<const0>\;
  s_axi_rdata(691) <= \<const0>\;
  s_axi_rdata(690) <= \<const0>\;
  s_axi_rdata(689) <= \<const0>\;
  s_axi_rdata(688) <= \<const0>\;
  s_axi_rdata(687) <= \<const0>\;
  s_axi_rdata(686) <= \<const0>\;
  s_axi_rdata(685) <= \<const0>\;
  s_axi_rdata(684) <= \<const0>\;
  s_axi_rdata(683) <= \<const0>\;
  s_axi_rdata(682) <= \<const0>\;
  s_axi_rdata(681) <= \<const0>\;
  s_axi_rdata(680) <= \<const0>\;
  s_axi_rdata(679) <= \<const0>\;
  s_axi_rdata(678) <= \<const0>\;
  s_axi_rdata(677) <= \<const0>\;
  s_axi_rdata(676) <= \<const0>\;
  s_axi_rdata(675) <= \<const0>\;
  s_axi_rdata(674) <= \<const0>\;
  s_axi_rdata(673) <= \<const0>\;
  s_axi_rdata(672) <= \<const0>\;
  s_axi_rdata(671) <= \<const0>\;
  s_axi_rdata(670) <= \<const0>\;
  s_axi_rdata(669) <= \<const0>\;
  s_axi_rdata(668) <= \<const0>\;
  s_axi_rdata(667) <= \<const0>\;
  s_axi_rdata(666) <= \<const0>\;
  s_axi_rdata(665) <= \<const0>\;
  s_axi_rdata(664) <= \<const0>\;
  s_axi_rdata(663) <= \<const0>\;
  s_axi_rdata(662) <= \<const0>\;
  s_axi_rdata(661) <= \<const0>\;
  s_axi_rdata(660) <= \<const0>\;
  s_axi_rdata(659) <= \<const0>\;
  s_axi_rdata(658) <= \<const0>\;
  s_axi_rdata(657) <= \<const0>\;
  s_axi_rdata(656) <= \<const0>\;
  s_axi_rdata(655) <= \<const0>\;
  s_axi_rdata(654) <= \<const0>\;
  s_axi_rdata(653) <= \<const0>\;
  s_axi_rdata(652) <= \<const0>\;
  s_axi_rdata(651) <= \<const0>\;
  s_axi_rdata(650) <= \<const0>\;
  s_axi_rdata(649) <= \<const0>\;
  s_axi_rdata(648) <= \<const0>\;
  s_axi_rdata(647) <= \<const0>\;
  s_axi_rdata(646) <= \<const0>\;
  s_axi_rdata(645) <= \<const0>\;
  s_axi_rdata(644) <= \<const0>\;
  s_axi_rdata(643) <= \<const0>\;
  s_axi_rdata(642) <= \<const0>\;
  s_axi_rdata(641) <= \<const0>\;
  s_axi_rdata(640) <= \<const0>\;
  s_axi_rdata(639) <= \<const0>\;
  s_axi_rdata(638) <= \<const0>\;
  s_axi_rdata(637) <= \<const0>\;
  s_axi_rdata(636) <= \<const0>\;
  s_axi_rdata(635) <= \<const0>\;
  s_axi_rdata(634) <= \<const0>\;
  s_axi_rdata(633) <= \<const0>\;
  s_axi_rdata(632) <= \<const0>\;
  s_axi_rdata(631) <= \<const0>\;
  s_axi_rdata(630) <= \<const0>\;
  s_axi_rdata(629) <= \<const0>\;
  s_axi_rdata(628) <= \<const0>\;
  s_axi_rdata(627) <= \<const0>\;
  s_axi_rdata(626) <= \<const0>\;
  s_axi_rdata(625) <= \<const0>\;
  s_axi_rdata(624) <= \<const0>\;
  s_axi_rdata(623) <= \<const0>\;
  s_axi_rdata(622) <= \<const0>\;
  s_axi_rdata(621) <= \<const0>\;
  s_axi_rdata(620) <= \<const0>\;
  s_axi_rdata(619) <= \<const0>\;
  s_axi_rdata(618) <= \<const0>\;
  s_axi_rdata(617) <= \<const0>\;
  s_axi_rdata(616) <= \<const0>\;
  s_axi_rdata(615) <= \<const0>\;
  s_axi_rdata(614) <= \<const0>\;
  s_axi_rdata(613) <= \<const0>\;
  s_axi_rdata(612) <= \<const0>\;
  s_axi_rdata(611) <= \<const0>\;
  s_axi_rdata(610) <= \<const0>\;
  s_axi_rdata(609) <= \<const0>\;
  s_axi_rdata(608) <= \<const0>\;
  s_axi_rdata(607) <= \<const0>\;
  s_axi_rdata(606) <= \<const0>\;
  s_axi_rdata(605) <= \<const0>\;
  s_axi_rdata(604) <= \<const0>\;
  s_axi_rdata(603) <= \<const0>\;
  s_axi_rdata(602) <= \<const0>\;
  s_axi_rdata(601) <= \<const0>\;
  s_axi_rdata(600) <= \<const0>\;
  s_axi_rdata(599) <= \<const0>\;
  s_axi_rdata(598) <= \<const0>\;
  s_axi_rdata(597) <= \<const0>\;
  s_axi_rdata(596) <= \<const0>\;
  s_axi_rdata(595) <= \<const0>\;
  s_axi_rdata(594) <= \<const0>\;
  s_axi_rdata(593) <= \<const0>\;
  s_axi_rdata(592) <= \<const0>\;
  s_axi_rdata(591) <= \<const0>\;
  s_axi_rdata(590) <= \<const0>\;
  s_axi_rdata(589) <= \<const0>\;
  s_axi_rdata(588) <= \<const0>\;
  s_axi_rdata(587) <= \<const0>\;
  s_axi_rdata(586) <= \<const0>\;
  s_axi_rdata(585) <= \<const0>\;
  s_axi_rdata(584) <= \<const0>\;
  s_axi_rdata(583) <= \<const0>\;
  s_axi_rdata(582) <= \<const0>\;
  s_axi_rdata(581) <= \<const0>\;
  s_axi_rdata(580) <= \<const0>\;
  s_axi_rdata(579) <= \<const0>\;
  s_axi_rdata(578) <= \<const0>\;
  s_axi_rdata(577) <= \<const0>\;
  s_axi_rdata(576) <= \<const0>\;
  s_axi_rdata(575) <= \<const0>\;
  s_axi_rdata(574) <= \<const0>\;
  s_axi_rdata(573) <= \<const0>\;
  s_axi_rdata(572) <= \<const0>\;
  s_axi_rdata(571) <= \<const0>\;
  s_axi_rdata(570) <= \<const0>\;
  s_axi_rdata(569) <= \<const0>\;
  s_axi_rdata(568) <= \<const0>\;
  s_axi_rdata(567) <= \<const0>\;
  s_axi_rdata(566) <= \<const0>\;
  s_axi_rdata(565) <= \<const0>\;
  s_axi_rdata(564) <= \<const0>\;
  s_axi_rdata(563) <= \<const0>\;
  s_axi_rdata(562) <= \<const0>\;
  s_axi_rdata(561) <= \<const0>\;
  s_axi_rdata(560) <= \<const0>\;
  s_axi_rdata(559) <= \<const0>\;
  s_axi_rdata(558) <= \<const0>\;
  s_axi_rdata(557) <= \<const0>\;
  s_axi_rdata(556) <= \<const0>\;
  s_axi_rdata(555) <= \<const0>\;
  s_axi_rdata(554) <= \<const0>\;
  s_axi_rdata(553) <= \<const0>\;
  s_axi_rdata(552) <= \<const0>\;
  s_axi_rdata(551) <= \<const0>\;
  s_axi_rdata(550) <= \<const0>\;
  s_axi_rdata(549) <= \<const0>\;
  s_axi_rdata(548) <= \<const0>\;
  s_axi_rdata(547) <= \<const0>\;
  s_axi_rdata(546) <= \<const0>\;
  s_axi_rdata(545) <= \<const0>\;
  s_axi_rdata(544) <= \<const0>\;
  s_axi_rdata(543) <= \<const0>\;
  s_axi_rdata(542) <= \<const0>\;
  s_axi_rdata(541) <= \<const0>\;
  s_axi_rdata(540) <= \<const0>\;
  s_axi_rdata(539) <= \<const0>\;
  s_axi_rdata(538) <= \<const0>\;
  s_axi_rdata(537) <= \<const0>\;
  s_axi_rdata(536) <= \<const0>\;
  s_axi_rdata(535) <= \<const0>\;
  s_axi_rdata(534) <= \<const0>\;
  s_axi_rdata(533) <= \<const0>\;
  s_axi_rdata(532) <= \<const0>\;
  s_axi_rdata(531) <= \<const0>\;
  s_axi_rdata(530) <= \<const0>\;
  s_axi_rdata(529) <= \<const0>\;
  s_axi_rdata(528) <= \<const0>\;
  s_axi_rdata(527) <= \<const0>\;
  s_axi_rdata(526) <= \<const0>\;
  s_axi_rdata(525) <= \<const0>\;
  s_axi_rdata(524) <= \<const0>\;
  s_axi_rdata(523) <= \<const0>\;
  s_axi_rdata(522) <= \<const0>\;
  s_axi_rdata(521) <= \<const0>\;
  s_axi_rdata(520) <= \<const0>\;
  s_axi_rdata(519) <= \<const0>\;
  s_axi_rdata(518) <= \<const0>\;
  s_axi_rdata(517) <= \<const0>\;
  s_axi_rdata(516) <= \<const0>\;
  s_axi_rdata(515) <= \<const0>\;
  s_axi_rdata(514) <= \<const0>\;
  s_axi_rdata(513) <= \<const0>\;
  s_axi_rdata(512) <= \<const0>\;
  s_axi_rdata(511) <= \<const0>\;
  s_axi_rdata(510) <= \<const0>\;
  s_axi_rdata(509) <= \<const0>\;
  s_axi_rdata(508) <= \<const0>\;
  s_axi_rdata(507) <= \<const0>\;
  s_axi_rdata(506) <= \<const0>\;
  s_axi_rdata(505) <= \<const0>\;
  s_axi_rdata(504) <= \<const0>\;
  s_axi_rdata(503) <= \<const0>\;
  s_axi_rdata(502) <= \<const0>\;
  s_axi_rdata(501) <= \<const0>\;
  s_axi_rdata(500) <= \<const0>\;
  s_axi_rdata(499) <= \<const0>\;
  s_axi_rdata(498) <= \<const0>\;
  s_axi_rdata(497) <= \<const0>\;
  s_axi_rdata(496) <= \<const0>\;
  s_axi_rdata(495) <= \<const0>\;
  s_axi_rdata(494) <= \<const0>\;
  s_axi_rdata(493) <= \<const0>\;
  s_axi_rdata(492) <= \<const0>\;
  s_axi_rdata(491) <= \<const0>\;
  s_axi_rdata(490) <= \<const0>\;
  s_axi_rdata(489) <= \<const0>\;
  s_axi_rdata(488) <= \<const0>\;
  s_axi_rdata(487) <= \<const0>\;
  s_axi_rdata(486) <= \<const0>\;
  s_axi_rdata(485) <= \<const0>\;
  s_axi_rdata(484) <= \<const0>\;
  s_axi_rdata(483) <= \<const0>\;
  s_axi_rdata(482) <= \<const0>\;
  s_axi_rdata(481) <= \<const0>\;
  s_axi_rdata(480) <= \<const0>\;
  s_axi_rdata(479) <= \<const0>\;
  s_axi_rdata(478) <= \<const0>\;
  s_axi_rdata(477) <= \<const0>\;
  s_axi_rdata(476) <= \<const0>\;
  s_axi_rdata(475) <= \<const0>\;
  s_axi_rdata(474) <= \<const0>\;
  s_axi_rdata(473) <= \<const0>\;
  s_axi_rdata(472) <= \<const0>\;
  s_axi_rdata(471) <= \<const0>\;
  s_axi_rdata(470) <= \<const0>\;
  s_axi_rdata(469) <= \<const0>\;
  s_axi_rdata(468) <= \<const0>\;
  s_axi_rdata(467) <= \<const0>\;
  s_axi_rdata(466) <= \<const0>\;
  s_axi_rdata(465) <= \<const0>\;
  s_axi_rdata(464) <= \<const0>\;
  s_axi_rdata(463) <= \<const0>\;
  s_axi_rdata(462) <= \<const0>\;
  s_axi_rdata(461) <= \<const0>\;
  s_axi_rdata(460) <= \<const0>\;
  s_axi_rdata(459) <= \<const0>\;
  s_axi_rdata(458) <= \<const0>\;
  s_axi_rdata(457) <= \<const0>\;
  s_axi_rdata(456) <= \<const0>\;
  s_axi_rdata(455) <= \<const0>\;
  s_axi_rdata(454) <= \<const0>\;
  s_axi_rdata(453) <= \<const0>\;
  s_axi_rdata(452) <= \<const0>\;
  s_axi_rdata(451) <= \<const0>\;
  s_axi_rdata(450) <= \<const0>\;
  s_axi_rdata(449) <= \<const0>\;
  s_axi_rdata(448) <= \<const0>\;
  s_axi_rdata(447) <= \<const0>\;
  s_axi_rdata(446) <= \<const0>\;
  s_axi_rdata(445) <= \<const0>\;
  s_axi_rdata(444) <= \<const0>\;
  s_axi_rdata(443) <= \<const0>\;
  s_axi_rdata(442) <= \<const0>\;
  s_axi_rdata(441) <= \<const0>\;
  s_axi_rdata(440) <= \<const0>\;
  s_axi_rdata(439) <= \<const0>\;
  s_axi_rdata(438) <= \<const0>\;
  s_axi_rdata(437) <= \<const0>\;
  s_axi_rdata(436) <= \<const0>\;
  s_axi_rdata(435) <= \<const0>\;
  s_axi_rdata(434) <= \<const0>\;
  s_axi_rdata(433) <= \<const0>\;
  s_axi_rdata(432) <= \<const0>\;
  s_axi_rdata(431) <= \<const0>\;
  s_axi_rdata(430) <= \<const0>\;
  s_axi_rdata(429) <= \<const0>\;
  s_axi_rdata(428) <= \<const0>\;
  s_axi_rdata(427) <= \<const0>\;
  s_axi_rdata(426) <= \<const0>\;
  s_axi_rdata(425) <= \<const0>\;
  s_axi_rdata(424) <= \<const0>\;
  s_axi_rdata(423) <= \<const0>\;
  s_axi_rdata(422) <= \<const0>\;
  s_axi_rdata(421) <= \<const0>\;
  s_axi_rdata(420) <= \<const0>\;
  s_axi_rdata(419) <= \<const0>\;
  s_axi_rdata(418) <= \<const0>\;
  s_axi_rdata(417) <= \<const0>\;
  s_axi_rdata(416) <= \<const0>\;
  s_axi_rdata(415) <= \<const0>\;
  s_axi_rdata(414) <= \<const0>\;
  s_axi_rdata(413) <= \<const0>\;
  s_axi_rdata(412) <= \<const0>\;
  s_axi_rdata(411) <= \<const0>\;
  s_axi_rdata(410) <= \<const0>\;
  s_axi_rdata(409) <= \<const0>\;
  s_axi_rdata(408) <= \<const0>\;
  s_axi_rdata(407) <= \<const0>\;
  s_axi_rdata(406) <= \<const0>\;
  s_axi_rdata(405) <= \<const0>\;
  s_axi_rdata(404) <= \<const0>\;
  s_axi_rdata(403) <= \<const0>\;
  s_axi_rdata(402) <= \<const0>\;
  s_axi_rdata(401) <= \<const0>\;
  s_axi_rdata(400) <= \<const0>\;
  s_axi_rdata(399) <= \<const0>\;
  s_axi_rdata(398) <= \<const0>\;
  s_axi_rdata(397) <= \<const0>\;
  s_axi_rdata(396) <= \<const0>\;
  s_axi_rdata(395) <= \<const0>\;
  s_axi_rdata(394) <= \<const0>\;
  s_axi_rdata(393) <= \<const0>\;
  s_axi_rdata(392) <= \<const0>\;
  s_axi_rdata(391) <= \<const0>\;
  s_axi_rdata(390) <= \<const0>\;
  s_axi_rdata(389) <= \<const0>\;
  s_axi_rdata(388) <= \<const0>\;
  s_axi_rdata(387) <= \<const0>\;
  s_axi_rdata(386) <= \<const0>\;
  s_axi_rdata(385) <= \<const0>\;
  s_axi_rdata(384) <= \<const0>\;
  s_axi_rdata(383) <= \<const0>\;
  s_axi_rdata(382) <= \<const0>\;
  s_axi_rdata(381) <= \<const0>\;
  s_axi_rdata(380) <= \<const0>\;
  s_axi_rdata(379) <= \<const0>\;
  s_axi_rdata(378) <= \<const0>\;
  s_axi_rdata(377) <= \<const0>\;
  s_axi_rdata(376) <= \<const0>\;
  s_axi_rdata(375) <= \<const0>\;
  s_axi_rdata(374) <= \<const0>\;
  s_axi_rdata(373) <= \<const0>\;
  s_axi_rdata(372) <= \<const0>\;
  s_axi_rdata(371) <= \<const0>\;
  s_axi_rdata(370) <= \<const0>\;
  s_axi_rdata(369) <= \<const0>\;
  s_axi_rdata(368) <= \<const0>\;
  s_axi_rdata(367) <= \<const0>\;
  s_axi_rdata(366) <= \<const0>\;
  s_axi_rdata(365) <= \<const0>\;
  s_axi_rdata(364) <= \<const0>\;
  s_axi_rdata(363) <= \<const0>\;
  s_axi_rdata(362) <= \<const0>\;
  s_axi_rdata(361) <= \<const0>\;
  s_axi_rdata(360) <= \<const0>\;
  s_axi_rdata(359) <= \<const0>\;
  s_axi_rdata(358) <= \<const0>\;
  s_axi_rdata(357) <= \<const0>\;
  s_axi_rdata(356) <= \<const0>\;
  s_axi_rdata(355) <= \<const0>\;
  s_axi_rdata(354) <= \<const0>\;
  s_axi_rdata(353) <= \<const0>\;
  s_axi_rdata(352) <= \<const0>\;
  s_axi_rdata(351) <= \<const0>\;
  s_axi_rdata(350) <= \<const0>\;
  s_axi_rdata(349) <= \<const0>\;
  s_axi_rdata(348) <= \<const0>\;
  s_axi_rdata(347) <= \<const0>\;
  s_axi_rdata(346) <= \<const0>\;
  s_axi_rdata(345) <= \<const0>\;
  s_axi_rdata(344) <= \<const0>\;
  s_axi_rdata(343) <= \<const0>\;
  s_axi_rdata(342) <= \<const0>\;
  s_axi_rdata(341) <= \<const0>\;
  s_axi_rdata(340) <= \<const0>\;
  s_axi_rdata(339) <= \<const0>\;
  s_axi_rdata(338) <= \<const0>\;
  s_axi_rdata(337) <= \<const0>\;
  s_axi_rdata(336) <= \<const0>\;
  s_axi_rdata(335) <= \<const0>\;
  s_axi_rdata(334) <= \<const0>\;
  s_axi_rdata(333) <= \<const0>\;
  s_axi_rdata(332) <= \<const0>\;
  s_axi_rdata(331) <= \<const0>\;
  s_axi_rdata(330) <= \<const0>\;
  s_axi_rdata(329) <= \<const0>\;
  s_axi_rdata(328) <= \<const0>\;
  s_axi_rdata(327) <= \<const0>\;
  s_axi_rdata(326) <= \<const0>\;
  s_axi_rdata(325) <= \<const0>\;
  s_axi_rdata(324) <= \<const0>\;
  s_axi_rdata(323) <= \<const0>\;
  s_axi_rdata(322) <= \<const0>\;
  s_axi_rdata(321) <= \<const0>\;
  s_axi_rdata(320) <= \<const0>\;
  s_axi_rdata(319) <= \<const0>\;
  s_axi_rdata(318) <= \<const0>\;
  s_axi_rdata(317) <= \<const0>\;
  s_axi_rdata(316) <= \<const0>\;
  s_axi_rdata(315) <= \<const0>\;
  s_axi_rdata(314) <= \<const0>\;
  s_axi_rdata(313) <= \<const0>\;
  s_axi_rdata(312) <= \<const0>\;
  s_axi_rdata(311) <= \<const0>\;
  s_axi_rdata(310) <= \<const0>\;
  s_axi_rdata(309) <= \<const0>\;
  s_axi_rdata(308) <= \<const0>\;
  s_axi_rdata(307) <= \<const0>\;
  s_axi_rdata(306) <= \<const0>\;
  s_axi_rdata(305) <= \<const0>\;
  s_axi_rdata(304) <= \<const0>\;
  s_axi_rdata(303) <= \<const0>\;
  s_axi_rdata(302) <= \<const0>\;
  s_axi_rdata(301) <= \<const0>\;
  s_axi_rdata(300) <= \<const0>\;
  s_axi_rdata(299) <= \<const0>\;
  s_axi_rdata(298) <= \<const0>\;
  s_axi_rdata(297) <= \<const0>\;
  s_axi_rdata(296) <= \<const0>\;
  s_axi_rdata(295) <= \<const0>\;
  s_axi_rdata(294) <= \<const0>\;
  s_axi_rdata(293) <= \<const0>\;
  s_axi_rdata(292) <= \<const0>\;
  s_axi_rdata(291) <= \<const0>\;
  s_axi_rdata(290) <= \<const0>\;
  s_axi_rdata(289) <= \<const0>\;
  s_axi_rdata(288) <= \<const0>\;
  s_axi_rdata(287) <= \<const0>\;
  s_axi_rdata(286) <= \<const0>\;
  s_axi_rdata(285) <= \<const0>\;
  s_axi_rdata(284) <= \<const0>\;
  s_axi_rdata(283) <= \<const0>\;
  s_axi_rdata(282) <= \<const0>\;
  s_axi_rdata(281) <= \<const0>\;
  s_axi_rdata(280) <= \<const0>\;
  s_axi_rdata(279) <= \<const0>\;
  s_axi_rdata(278) <= \<const0>\;
  s_axi_rdata(277) <= \<const0>\;
  s_axi_rdata(276) <= \<const0>\;
  s_axi_rdata(275) <= \<const0>\;
  s_axi_rdata(274) <= \<const0>\;
  s_axi_rdata(273) <= \<const0>\;
  s_axi_rdata(272) <= \<const0>\;
  s_axi_rdata(271) <= \<const0>\;
  s_axi_rdata(270) <= \<const0>\;
  s_axi_rdata(269) <= \<const0>\;
  s_axi_rdata(268) <= \<const0>\;
  s_axi_rdata(267) <= \<const0>\;
  s_axi_rdata(266) <= \<const0>\;
  s_axi_rdata(265) <= \<const0>\;
  s_axi_rdata(264) <= \<const0>\;
  s_axi_rdata(263) <= \<const0>\;
  s_axi_rdata(262) <= \<const0>\;
  s_axi_rdata(261) <= \<const0>\;
  s_axi_rdata(260) <= \<const0>\;
  s_axi_rdata(259) <= \<const0>\;
  s_axi_rdata(258) <= \<const0>\;
  s_axi_rdata(257) <= \<const0>\;
  s_axi_rdata(256) <= \<const0>\;
  s_axi_rdata(255) <= \<const0>\;
  s_axi_rdata(254) <= \<const0>\;
  s_axi_rdata(253) <= \<const0>\;
  s_axi_rdata(252) <= \<const0>\;
  s_axi_rdata(251) <= \<const0>\;
  s_axi_rdata(250) <= \<const0>\;
  s_axi_rdata(249) <= \<const0>\;
  s_axi_rdata(248) <= \<const0>\;
  s_axi_rdata(247) <= \<const0>\;
  s_axi_rdata(246) <= \<const0>\;
  s_axi_rdata(245) <= \<const0>\;
  s_axi_rdata(244) <= \<const0>\;
  s_axi_rdata(243) <= \<const0>\;
  s_axi_rdata(242) <= \<const0>\;
  s_axi_rdata(241) <= \<const0>\;
  s_axi_rdata(240) <= \<const0>\;
  s_axi_rdata(239) <= \<const0>\;
  s_axi_rdata(238) <= \<const0>\;
  s_axi_rdata(237) <= \<const0>\;
  s_axi_rdata(236) <= \<const0>\;
  s_axi_rdata(235) <= \<const0>\;
  s_axi_rdata(234) <= \<const0>\;
  s_axi_rdata(233) <= \<const0>\;
  s_axi_rdata(232) <= \<const0>\;
  s_axi_rdata(231) <= \<const0>\;
  s_axi_rdata(230) <= \<const0>\;
  s_axi_rdata(229) <= \<const0>\;
  s_axi_rdata(228) <= \<const0>\;
  s_axi_rdata(227) <= \<const0>\;
  s_axi_rdata(226) <= \<const0>\;
  s_axi_rdata(225) <= \<const0>\;
  s_axi_rdata(224) <= \<const0>\;
  s_axi_rdata(223) <= \<const0>\;
  s_axi_rdata(222) <= \<const0>\;
  s_axi_rdata(221) <= \<const0>\;
  s_axi_rdata(220) <= \<const0>\;
  s_axi_rdata(219) <= \<const0>\;
  s_axi_rdata(218) <= \<const0>\;
  s_axi_rdata(217) <= \<const0>\;
  s_axi_rdata(216) <= \<const0>\;
  s_axi_rdata(215) <= \<const0>\;
  s_axi_rdata(214) <= \<const0>\;
  s_axi_rdata(213) <= \<const0>\;
  s_axi_rdata(212) <= \<const0>\;
  s_axi_rdata(211) <= \<const0>\;
  s_axi_rdata(210) <= \<const0>\;
  s_axi_rdata(209) <= \<const0>\;
  s_axi_rdata(208) <= \<const0>\;
  s_axi_rdata(207) <= \<const0>\;
  s_axi_rdata(206) <= \<const0>\;
  s_axi_rdata(205) <= \<const0>\;
  s_axi_rdata(204) <= \<const0>\;
  s_axi_rdata(203) <= \<const0>\;
  s_axi_rdata(202) <= \<const0>\;
  s_axi_rdata(201) <= \<const0>\;
  s_axi_rdata(200) <= \<const0>\;
  s_axi_rdata(199) <= \<const0>\;
  s_axi_rdata(198) <= \<const0>\;
  s_axi_rdata(197) <= \<const0>\;
  s_axi_rdata(196) <= \<const0>\;
  s_axi_rdata(195) <= \<const0>\;
  s_axi_rdata(194) <= \<const0>\;
  s_axi_rdata(193) <= \<const0>\;
  s_axi_rdata(192) <= \<const0>\;
  s_axi_rdata(191) <= \<const0>\;
  s_axi_rdata(190) <= \<const0>\;
  s_axi_rdata(189) <= \<const0>\;
  s_axi_rdata(188) <= \<const0>\;
  s_axi_rdata(187) <= \<const0>\;
  s_axi_rdata(186) <= \<const0>\;
  s_axi_rdata(185) <= \<const0>\;
  s_axi_rdata(184) <= \<const0>\;
  s_axi_rdata(183) <= \<const0>\;
  s_axi_rdata(182) <= \<const0>\;
  s_axi_rdata(181) <= \<const0>\;
  s_axi_rdata(180) <= \<const0>\;
  s_axi_rdata(179) <= \<const0>\;
  s_axi_rdata(178) <= \<const0>\;
  s_axi_rdata(177) <= \<const0>\;
  s_axi_rdata(176) <= \<const0>\;
  s_axi_rdata(175) <= \<const0>\;
  s_axi_rdata(174) <= \<const0>\;
  s_axi_rdata(173) <= \<const0>\;
  s_axi_rdata(172) <= \<const0>\;
  s_axi_rdata(171) <= \<const0>\;
  s_axi_rdata(170) <= \<const0>\;
  s_axi_rdata(169) <= \<const0>\;
  s_axi_rdata(168) <= \<const0>\;
  s_axi_rdata(167) <= \<const0>\;
  s_axi_rdata(166) <= \<const0>\;
  s_axi_rdata(165) <= \<const0>\;
  s_axi_rdata(164) <= \<const0>\;
  s_axi_rdata(163) <= \<const0>\;
  s_axi_rdata(162) <= \<const0>\;
  s_axi_rdata(161) <= \<const0>\;
  s_axi_rdata(160) <= \<const0>\;
  s_axi_rdata(159) <= \<const0>\;
  s_axi_rdata(158) <= \<const0>\;
  s_axi_rdata(157) <= \<const0>\;
  s_axi_rdata(156) <= \<const0>\;
  s_axi_rdata(155) <= \<const0>\;
  s_axi_rdata(154) <= \<const0>\;
  s_axi_rdata(153) <= \<const0>\;
  s_axi_rdata(152) <= \<const0>\;
  s_axi_rdata(151) <= \<const0>\;
  s_axi_rdata(150) <= \<const0>\;
  s_axi_rdata(149) <= \<const0>\;
  s_axi_rdata(148) <= \<const0>\;
  s_axi_rdata(147) <= \<const0>\;
  s_axi_rdata(146) <= \<const0>\;
  s_axi_rdata(145) <= \<const0>\;
  s_axi_rdata(144) <= \<const0>\;
  s_axi_rdata(143) <= \<const0>\;
  s_axi_rdata(142) <= \<const0>\;
  s_axi_rdata(141) <= \<const0>\;
  s_axi_rdata(140) <= \<const0>\;
  s_axi_rdata(139) <= \<const0>\;
  s_axi_rdata(138) <= \<const0>\;
  s_axi_rdata(137) <= \<const0>\;
  s_axi_rdata(136) <= \<const0>\;
  s_axi_rdata(135) <= \<const0>\;
  s_axi_rdata(134) <= \<const0>\;
  s_axi_rdata(133) <= \<const0>\;
  s_axi_rdata(132) <= \<const0>\;
  s_axi_rdata(131) <= \<const0>\;
  s_axi_rdata(130) <= \<const0>\;
  s_axi_rdata(129) <= \<const0>\;
  s_axi_rdata(128) <= \<const0>\;
  s_axi_rdata(127) <= \<const0>\;
  s_axi_rdata(126) <= \<const0>\;
  s_axi_rdata(125) <= \<const0>\;
  s_axi_rdata(124) <= \<const0>\;
  s_axi_rdata(123) <= \<const0>\;
  s_axi_rdata(122) <= \<const0>\;
  s_axi_rdata(121) <= \<const0>\;
  s_axi_rdata(120) <= \<const0>\;
  s_axi_rdata(119) <= \<const0>\;
  s_axi_rdata(118) <= \<const0>\;
  s_axi_rdata(117) <= \<const0>\;
  s_axi_rdata(116) <= \<const0>\;
  s_axi_rdata(115) <= \<const0>\;
  s_axi_rdata(114) <= \<const0>\;
  s_axi_rdata(113) <= \<const0>\;
  s_axi_rdata(112) <= \<const0>\;
  s_axi_rdata(111) <= \<const0>\;
  s_axi_rdata(110) <= \<const0>\;
  s_axi_rdata(109) <= \<const0>\;
  s_axi_rdata(108) <= \<const0>\;
  s_axi_rdata(107) <= \<const0>\;
  s_axi_rdata(106) <= \<const0>\;
  s_axi_rdata(105) <= \<const0>\;
  s_axi_rdata(104) <= \<const0>\;
  s_axi_rdata(103) <= \<const0>\;
  s_axi_rdata(102) <= \<const0>\;
  s_axi_rdata(101) <= \<const0>\;
  s_axi_rdata(100) <= \<const0>\;
  s_axi_rdata(99) <= \<const0>\;
  s_axi_rdata(98) <= \<const0>\;
  s_axi_rdata(97) <= \<const0>\;
  s_axi_rdata(96) <= \<const0>\;
  s_axi_rdata(95) <= \<const0>\;
  s_axi_rdata(94) <= \<const0>\;
  s_axi_rdata(93) <= \<const0>\;
  s_axi_rdata(92) <= \<const0>\;
  s_axi_rdata(91) <= \<const0>\;
  s_axi_rdata(90) <= \<const0>\;
  s_axi_rdata(89) <= \<const0>\;
  s_axi_rdata(88) <= \<const0>\;
  s_axi_rdata(87) <= \<const0>\;
  s_axi_rdata(86) <= \<const0>\;
  s_axi_rdata(85) <= \<const0>\;
  s_axi_rdata(84) <= \<const0>\;
  s_axi_rdata(83) <= \<const0>\;
  s_axi_rdata(82) <= \<const0>\;
  s_axi_rdata(81) <= \<const0>\;
  s_axi_rdata(80) <= \<const0>\;
  s_axi_rdata(79) <= \<const0>\;
  s_axi_rdata(78) <= \<const0>\;
  s_axi_rdata(77) <= \<const0>\;
  s_axi_rdata(76) <= \<const0>\;
  s_axi_rdata(75) <= \<const0>\;
  s_axi_rdata(74) <= \<const0>\;
  s_axi_rdata(73) <= \<const0>\;
  s_axi_rdata(72) <= \<const0>\;
  s_axi_rdata(71) <= \<const0>\;
  s_axi_rdata(70) <= \<const0>\;
  s_axi_rdata(69) <= \<const0>\;
  s_axi_rdata(68) <= \<const0>\;
  s_axi_rdata(67) <= \<const0>\;
  s_axi_rdata(66) <= \<const0>\;
  s_axi_rdata(65) <= \<const0>\;
  s_axi_rdata(64) <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.weights_buffer_blk_mem_gen_v8_4_2_synth
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(1023 downto 0) => douta(1023 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity weights_buffer is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 1023 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of weights_buffer : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of weights_buffer : entity is "weights_buffer,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of weights_buffer : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of weights_buffer : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end weights_buffer;

architecture STRUCTURE of weights_buffer is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 1023 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 1023 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "43";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     83.731024 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "weights_buffer.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "weights_buffer.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1536;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 1536;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 1024;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 1024;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1536;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 1536;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 1024;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 1024;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.weights_buffer_blk_mem_gen_v8_4_2
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => B"00000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(1023 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      dinb(1023 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(1023 downto 0) => douta(1023 downto 0),
      doutb(1023 downto 0) => NLW_U0_doutb_UNCONNECTED(1023 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(1023 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(1023 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(1023 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
