INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/pipeline/pipeline.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/pipeline/pipeline.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/8_pipeline_cpu/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/8_pipeline_cpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/8_pipeline_cpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
WARNING: [VRFC 10-756] identifier all_wait is used before its declaration [D:/vivadowork/8_pipeline_cpu/decode.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/8_pipeline_cpu/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/pipeline/pipeline.srcs/sources_1/new/fetch1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/pipeline/pipeline.srcs/sources_1/new/fetch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/pipeline/pipeline.srcs/sources_1/new/fetch3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/8_pipeline_cpu/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/8_pipeline_cpu/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
WARNING: [VRFC 10-756] identifier multiplier is used before its declaration [D:/vivadowork/8_pipeline_cpu/multiply.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/8_pipeline_cpu/pipeline_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cpu
WARNING: [VRFC 10-756] identifier jbr_bus is used before its declaration [D:/vivadowork/8_pipeline_cpu/pipeline_cpu.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/8_pipeline_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/8_pipeline_cpu/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/8_pipeline_cpu/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol jbr, assumed default net type wire [D:/vivadowork/8_pipeline_cpu/tb.v:63]
INFO: [VRFC 10-2458] undeclared symbol flush, assumed default net type wire [D:/vivadowork/8_pipeline_cpu/tb.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/pipeline/pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
