// Seed: 30556926
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(id_12 ^ 1 == (1) or posedge -1) begin : LABEL_0
    deassign id_8;
    $signed(57);
    ;
  end
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input supply0 id_2,
    output uwire id_3,
    input wand id_4,
    input supply0 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input wor id_8,
    output uwire id_9,
    input wor id_10,
    input uwire id_11,
    input uwire id_12,
    output tri id_13,
    output logic id_14
);
  always @(1, negedge 1) id_14 <= -1;
  wire id_16;
  assign id_9 = -1;
  initial
  fork
  join
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
