(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire3;
  input wire [(3'h4):(1'h0)] wire2;
  input wire [(2'h2):(1'h0)] wire1;
  input wire signed [(4'h8):(1'h0)] wire0;
  wire [(4'h8):(1'h0)] wire6;
  wire signed [(4'h9):(1'h0)] wire5;
  wire [(4'h8):(1'h0)] wire4;
  reg [(3'h4):(1'h0)] reg7 = (1'h0);
  assign y = {wire6, wire5, wire4, reg7, (1'h0)};
  assign wire4 = (~^($signed(wire3[(4'h8):(4'h8)]) == $unsigned(wire0)));
  assign wire5 = (wire2 <<< $signed(($unsigned(wire3) ? (!wire4) : (~wire3))));
  assign wire6 = (^~wire5);
  always
    @(posedge clk) begin
      reg7 <= $signed(wire4);
    end
endmodule