# Reading F:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# do HardwareTB_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/src {E:/Courses/ECE559/Code-Block-Segmentation/src/crc24.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:52 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/src" E:/Courses/ECE559/Code-Block-Segmentation/src/crc24.v 
# -- Compiling module crc24
# 
# Top level modules:
# 	crc24
# End time: 10:58:52 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/IP {E:/Courses/ECE559/Code-Block-Segmentation/IP/shiftreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:53 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/IP" E:/Courses/ECE559/Code-Block-Segmentation/IP/shiftreg.v 
# -- Compiling module shiftreg
# 
# Top level modules:
# 	shiftreg
# End time: 10:58:53 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/tb {E:/Courses/ECE559/Code-Block-Segmentation/tb/tb_crc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:53 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/tb" E:/Courses/ECE559/Code-Block-Segmentation/tb/tb_crc.v 
# -- Compiling module tb_crc
# 
# Top level modules:
# 	tb_crc
# End time: 10:58:53 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_crc
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_crc 
# Start time: 10:58:53 on Apr 08,2020
# Loading work.tb_crc
# Loading work.crc24
# Loading work.shiftreg
# Loading lpm_ver.lpm_shiftreg
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Timlee  Hostname: DESKTOP-4S4BJ17  ProcessID: 11948
#           Attempting to use alternate WLF file "./wlftwms20q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwms20q
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5 us
do HardwareTB_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/src {E:/Courses/ECE559/Code-Block-Segmentation/src/crc24.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:46 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/src" E:/Courses/ECE559/Code-Block-Segmentation/src/crc24.v 
# -- Compiling module crc24
# 
# Top level modules:
# 	crc24
# End time: 11:04:46 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/IP {E:/Courses/ECE559/Code-Block-Segmentation/IP/shiftreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:47 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/IP" E:/Courses/ECE559/Code-Block-Segmentation/IP/shiftreg.v 
# -- Compiling module shiftreg
# 
# Top level modules:
# 	shiftreg
# End time: 11:04:47 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/tb {E:/Courses/ECE559/Code-Block-Segmentation/tb/tb_crc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:47 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/tb" E:/Courses/ECE559/Code-Block-Segmentation/tb/tb_crc.v 
# -- Compiling module tb_crc
# 
# Top level modules:
# 	tb_crc
# End time: 11:04:47 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_crc
# End time: 11:04:49 on Apr 08,2020, Elapsed time: 0:05:56
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_crc 
# Start time: 11:04:49 on Apr 08,2020
# Loading work.tb_crc
# Loading work.crc24
# Loading work.shiftreg
# Loading lpm_ver.lpm_shiftreg
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Timlee  Hostname: DESKTOP-4S4BJ17  ProcessID: 11948
#           Attempting to use alternate WLF file "./wlft26svsc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft26svsc
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5 us
do HardwareTB_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/src {E:/Courses/ECE559/Code-Block-Segmentation/src/crc24.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:29 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/src" E:/Courses/ECE559/Code-Block-Segmentation/src/crc24.v 
# -- Compiling module crc24
# 
# Top level modules:
# 	crc24
# End time: 11:05:29 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/IP {E:/Courses/ECE559/Code-Block-Segmentation/IP/shiftreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:29 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/IP" E:/Courses/ECE559/Code-Block-Segmentation/IP/shiftreg.v 
# -- Compiling module shiftreg
# 
# Top level modules:
# 	shiftreg
# End time: 11:05:29 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/tb {E:/Courses/ECE559/Code-Block-Segmentation/tb/tb_crc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:29 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/tb" E:/Courses/ECE559/Code-Block-Segmentation/tb/tb_crc.v 
# -- Compiling module tb_crc
# 
# Top level modules:
# 	tb_crc
# End time: 11:05:29 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_crc
# End time: 11:05:32 on Apr 08,2020, Elapsed time: 0:00:43
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_crc 
# Start time: 11:05:32 on Apr 08,2020
# Loading work.tb_crc
# Loading work.crc24
# Loading work.shiftreg
# Loading lpm_ver.lpm_shiftreg
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Timlee  Hostname: DESKTOP-4S4BJ17  ProcessID: 11948
#           Attempting to use alternate WLF file "./wlftt9fqk8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt9fqk8
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5 us
do HardwareTB_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/src {E:/Courses/ECE559/Code-Block-Segmentation/src/crc24.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:39 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/src" E:/Courses/ECE559/Code-Block-Segmentation/src/crc24.v 
# -- Compiling module crc24
# 
# Top level modules:
# 	crc24
# End time: 11:06:39 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/IP {E:/Courses/ECE559/Code-Block-Segmentation/IP/shiftreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:39 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/IP" E:/Courses/ECE559/Code-Block-Segmentation/IP/shiftreg.v 
# -- Compiling module shiftreg
# 
# Top level modules:
# 	shiftreg
# End time: 11:06:39 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/tb {E:/Courses/ECE559/Code-Block-Segmentation/tb/tb_crc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:39 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/tb" E:/Courses/ECE559/Code-Block-Segmentation/tb/tb_crc.v 
# -- Compiling module tb_crc
# 
# Top level modules:
# 	tb_crc
# End time: 11:06:39 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_crc
# End time: 11:06:41 on Apr 08,2020, Elapsed time: 0:01:09
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_crc 
# Start time: 11:06:41 on Apr 08,2020
# Loading work.tb_crc
# Loading work.crc24
# Loading work.shiftreg
# Loading lpm_ver.lpm_shiftreg
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Timlee  Hostname: DESKTOP-4S4BJ17  ProcessID: 11948
#           Attempting to use alternate WLF file "./wlftbvdzbh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbvdzbh
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5 us
add wave -position 7  sim:/tb_crc/crc/state_next
restart
run
run
add wave -position 7  sim:/tb_crc/crc/state_next
do HardwareTB_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/src {E:/Courses/ECE559/Code-Block-Segmentation/src/crc24.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:31 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/src" E:/Courses/ECE559/Code-Block-Segmentation/src/crc24.v 
# -- Compiling module crc24
# 
# Top level modules:
# 	crc24
# End time: 11:12:31 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/IP {E:/Courses/ECE559/Code-Block-Segmentation/IP/shiftreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:31 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/IP" E:/Courses/ECE559/Code-Block-Segmentation/IP/shiftreg.v 
# -- Compiling module shiftreg
# 
# Top level modules:
# 	shiftreg
# End time: 11:12:31 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/tb {E:/Courses/ECE559/Code-Block-Segmentation/tb/tb_crc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:31 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/tb" E:/Courses/ECE559/Code-Block-Segmentation/tb/tb_crc.v 
# -- Compiling module tb_crc
# 
# Top level modules:
# 	tb_crc
# End time: 11:12:31 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_crc
# End time: 11:12:34 on Apr 08,2020, Elapsed time: 0:05:53
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_crc 
# Start time: 11:12:34 on Apr 08,2020
# Loading work.tb_crc
# Loading work.crc24
# Loading work.shiftreg
# Loading lpm_ver.lpm_shiftreg
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Timlee  Hostname: DESKTOP-4S4BJ17  ProcessID: 11948
#           Attempting to use alternate WLF file "./wlft60wm25".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft60wm25
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5 us
add wave -position 7  sim:/tb_crc/crc/state_next
restart
run
# WARNING: No extended dataflow license exists
run
add wave -position 7  sim:/tb_crc/crc/state_next
do HardwareTB_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/src {E:/Courses/ECE559/Code-Block-Segmentation/src/crc24.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:19 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/src" E:/Courses/ECE559/Code-Block-Segmentation/src/crc24.v 
# -- Compiling module crc24
# 
# Top level modules:
# 	crc24
# End time: 11:14:19 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/IP {E:/Courses/ECE559/Code-Block-Segmentation/IP/shiftreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:19 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/IP" E:/Courses/ECE559/Code-Block-Segmentation/IP/shiftreg.v 
# -- Compiling module shiftreg
# 
# Top level modules:
# 	shiftreg
# End time: 11:14:19 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/tb {E:/Courses/ECE559/Code-Block-Segmentation/tb/tb_crc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:20 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/tb" E:/Courses/ECE559/Code-Block-Segmentation/tb/tb_crc.v 
# -- Compiling module tb_crc
# 
# Top level modules:
# 	tb_crc
# End time: 11:14:20 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_crc
# End time: 11:14:22 on Apr 08,2020, Elapsed time: 0:01:48
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_crc 
# Start time: 11:14:22 on Apr 08,2020
# Loading work.tb_crc
# Loading work.crc24
# Loading work.shiftreg
# Loading lpm_ver.lpm_shiftreg
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Timlee  Hostname: DESKTOP-4S4BJ17  ProcessID: 11948
#           Attempting to use alternate WLF file "./wlfthr5k91".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthr5k91
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5 us
add wave -position 7  sim:/tb_crc/crc/state_next
restart
run
add wave -position 7  sim:/tb_crc/crc/state_next
do HardwareTB_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/src {E:/Courses/ECE559/Code-Block-Segmentation/src/crc24.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/src" E:/Courses/ECE559/Code-Block-Segmentation/src/crc24.v 
# -- Compiling module crc24
# 
# Top level modules:
# 	crc24
# End time: 11:17:32 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/IP {E:/Courses/ECE559/Code-Block-Segmentation/IP/shiftreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/IP" E:/Courses/ECE559/Code-Block-Segmentation/IP/shiftreg.v 
# -- Compiling module shiftreg
# 
# Top level modules:
# 	shiftreg
# End time: 11:17:32 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/Code-Block-Segmentation/tb {E:/Courses/ECE559/Code-Block-Segmentation/tb/tb_crc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/Code-Block-Segmentation/tb" E:/Courses/ECE559/Code-Block-Segmentation/tb/tb_crc.v 
# -- Compiling module tb_crc
# 
# Top level modules:
# 	tb_crc
# End time: 11:17:32 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_crc
# End time: 11:17:35 on Apr 08,2020, Elapsed time: 0:03:13
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_crc 
# Start time: 11:17:35 on Apr 08,2020
# Loading work.tb_crc
# Loading work.crc24
# Loading work.shiftreg
# Loading lpm_ver.lpm_shiftreg
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Timlee  Hostname: DESKTOP-4S4BJ17  ProcessID: 11948
#           Attempting to use alternate WLF file "./wlftdc1z22".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdc1z22
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5 us
# End time: 11:19:37 on Apr 08,2020, Elapsed time: 0:02:02
# Errors: 0, Warnings: 2
