{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09142,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09905,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00857693,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0127844,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00114664,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0127844,
	"finish__design__instance__count__class:buffer": 168,
	"finish__design__instance__area__class:buffer": 356.44,
	"finish__design__instance__count__class:clock_buffer": 144,
	"finish__design__instance__area__class:clock_buffer": 165.984,
	"finish__design__instance__count__class:timing_repair_buffer": 139,
	"finish__design__instance__area__class:timing_repair_buffer": 131.67,
	"finish__design__instance__count__class:inverter": 18,
	"finish__design__instance__area__class:inverter": 12.502,
	"finish__design__instance__count__class:clock_inverter": 23,
	"finish__design__instance__area__class:clock_inverter": 19.418,
	"finish__design__instance__count__class:sequential_cell": 591,
	"finish__design__instance__area__class:sequential_cell": 2709.74,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1326,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2325.37,
	"finish__design__instance__count": 2409,
	"finish__design__instance__area": 5721.13,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.0210484,
	"finish__clock__skew__setup": 0.0128402,
	"finish__clock__skew__hold": 0.0128402,
	"finish__timing__drv__max_slew_limit": 0.591953,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.866472,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00989623,
	"finish__power__switching__total": 0.00500474,
	"finish__power__leakage__total": 0.000118028,
	"finish__power__total": 0.015019,
	"finish__design__io": 141,
	"finish__design__die__area": 953669,
	"finish__design__core__area": 948013,
	"finish__design__instance__count": 6587,
	"finish__design__instance__area": 6832.48,
	"finish__design__instance__count__stdcell": 6587,
	"finish__design__instance__area__stdcell": 6832.48,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.00720715,
	"finish__design__instance__utilization__stdcell": 0.00720715,
	"finish__design__rows": 695,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 695,
	"finish__design__sites": 3563960,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 3563960,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}