module sr_ff_sync_reset ( input clk, input rst, s, r,output reg q,output wire qbar);
    assign qbar = ~q;
    always @(posedge clk) begin
        if (rst)
            q <= 1'b0;
        else begin
            case ({s, r})
                2'b00: q <= q;
                2'b01: q <= 0;
                2'b10: q <= 1;
                2'b11: q <= 1'bx;
            endcase
        end
    end

   
endmodule

