# Generated by Yosys 0.40+33 (git sha1 34d9a7451, g++ 9.4.0-1ubuntu1~20.04.2 -fPIC -Os)

.model top_module
.inputs hwclk reset_btn io_245[0] io_245[1] io_245[2] io_245[3] io_245[4] io_245[5] io_245[6] io_245[7] txe_245 rxf_245
.outputs io_245[0] io_245[1] io_245[2] io_245[3] io_245[4] io_245[5] io_245[6] io_245[7] rx_245 wr_245 led0 led1 pin_L23B pin_L4B dac_spi_data dac_spi_clk dac_spi_sync
.names $false
.names $true
1
.names $undef
.gate SB_DFF C=hwclk D=WatchDog_SB_DFF_Q_D Q=WatchDog[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=hwclk D=WatchDog_SB_DFF_Q_1_D Q=WatchDog[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=WatchDog_SB_DFF_Q_1_D_SB_LUT4_O_I1[0] I2=WatchDog_SB_DFF_Q_1_D_SB_LUT4_O_I1[1] I3=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=WatchDog_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011110000
.gate SB_LUT4 I0=$false I1=WatchDog[4] I2=$true I3=WatchDog_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=WatchDog_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=WatchDog[4] I2=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I3=dac_st_reg_SB_LUT4_I2_O[1] O=WatchDog_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=WatchDog_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=WatchDog[4] I1=$true
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=WatchDog_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=WatchDog_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=WatchDog[3] I1=$true
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=hwclk D=WatchDog_SB_DFF_Q_2_D Q=WatchDog[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=WatchDog_SB_DFF_Q_2_D_SB_LUT4_O_I1[0] I2=WatchDog_SB_DFF_Q_2_D_SB_LUT4_O_I1[1] I3=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=WatchDog_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011110000
.gate SB_LUT4 I0=$false I1=WatchDog[3] I2=$true I3=WatchDog_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=WatchDog_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=WatchDog[3] I2=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I3=dac_st_reg_SB_LUT4_I2_O[1] O=WatchDog_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=WatchDog_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=WatchDog_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=WatchDog[2] I1=$true
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=hwclk D=WatchDog_SB_DFF_Q_3_D Q=WatchDog[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=WatchDog_SB_DFF_Q_3_D_SB_LUT4_O_I1[0] I2=WatchDog_SB_DFF_Q_3_D_SB_LUT4_O_I1[1] I3=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=WatchDog_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011110000
.gate SB_LUT4 I0=$false I1=WatchDog[2] I2=$true I3=WatchDog_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=WatchDog_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=WatchDog[2] I2=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I3=dac_st_reg_SB_LUT4_I2_O[1] O=WatchDog_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=WatchDog[0] CO=WatchDog_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=WatchDog[1] I1=$true
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=hwclk D=WatchDog_SB_DFF_Q_4_D Q=WatchDog[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I2=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=WatchDog_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011110000
.gate SB_DFF C=hwclk D=WatchDog_SB_DFF_Q_5_D Q=WatchDog[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=WatchDog[0] I2=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I3=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=WatchDog_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001100
.gate SB_LUT4 I0=$false I1=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1[0] I2=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1[1] I3=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=WatchDog_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011110000
.gate SB_LUT4 I0=$false I1=WatchDog[6] I2=$true I3=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 O=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=WatchDog[6] I2=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I3=dac_st_reg_SB_LUT4_I2_O[1] O=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_CARRY CI=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 CO=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=WatchDog[6] I1=$true
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I1=$true
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I1=$true
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I1=$true
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I1=$true
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I2=$true I3=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFF_D_Q[3] O=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I2=$true I3=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q[2] O=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q[2] I1=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=reset_sw_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I3=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001110100000
.gate SB_LUT4 I0=$false I1=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I2=$true I3=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q[3] O=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q[3] I1=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=reset_sw_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I3=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001110100000
.gate SB_LUT4 I0=$false I1=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I2=$true I3=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO O=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q[1] O=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q[1] I1=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=reset_sw_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I3=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001110100000
.gate SB_DFF C=hwclk D=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O Q=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=hwclk D=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q_SB_DFF_Q_D Q=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=hwclk D=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O Q=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_CARRY CI=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 I0=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I1=$true
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I2=$true I3=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI O=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFF_D_Q[1] I1=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] I2=reset_sw_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I3=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001110100000
.gate SB_DFF C=hwclk D=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O Q=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFF_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=hwclk D=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFF_D_Q_SB_DFF_Q_D Q=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFF_D_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=hwclk D=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFF_D_Q_SB_DFF_Q_1_D Q=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFF_D_Q[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFF_D_Q[3] I1=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] I2=reset_sw_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I3=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFF_D_Q_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001110100000
.gate SB_LUT4 I0=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFF_D_Q[2] I1=reset_sw_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1] I2=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFF_D_Q_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100001011000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFF_D_Q[1] O=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESS C=hwclk D=$false E=dac_rq_SB_DFFESS_Q_E Q=dac_rq S=dac_rq_SB_DFFESS_Q_S[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=$false I2=dac_st_reg_SB_LUT4_I2_O[1] I3=dac_rq_SB_DFFESS_Q_S[1] O=dac_rq_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=hwclk D=$true E=dac_spi.bclk_SB_DFFESR_Q_E Q=dac_spi.bclk R=dac_spi.bclk_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=dac_spi.counter_bclk[1] I2=dac_spi.estado_dac[0] I3=dac_spi.reset_reg O=dac_spi.bclk_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=dac_spi.counter_bclk[1] I3=dac_spi.counter_bclk[0] O=dac_spi.bclk_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=hwclk D=dac_spi.counter_bclk_SB_DFFESR_Q_D E=dac_spi.counter_bclk_SB_DFFESR_Q_E Q=dac_spi.counter_bclk[1] R=dac_spi.nsync_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=dac_spi.counter_bclk_SB_DFFESR_Q_1_D E=dac_spi.counter_bclk_SB_DFFESR_Q_E Q=dac_spi.counter_bclk[0] R=dac_spi.nsync_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=dac_spi.counter_bclk[0] O=dac_spi.counter_bclk_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=dac_spi.counter_bclk[1] I3=dac_spi.counter_bclk[0] O=dac_spi.counter_bclk_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=dac_spi.reset_reg O=dac_spi.counter_bclk_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=dac_spi.counter_bclk[1] I1=dac_spi.counter_bclk[0] I2=dac_spi.estado_dac[0] I3=dac_spi.reset_reg O=dac_spi.counter_bclk_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110001111
.gate SB_DFFESR C=hwclk D=dac_spi.counter_bits_SB_DFFESR_Q_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.counter_bits[4] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=dac_spi.counter_bits_SB_DFFESR_Q_1_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.counter_bits[3] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=dac_spi.estado_dac[0] I1=$false I2=dac_spi.counter_bits[3] I3=dac_spi.counter_bits_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=dac_spi.counter_bits_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:82.41-82.57|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=dac_spi.counter_bits_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=dac_spi.counter_bits_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=dac_spi.counter_bits[2]
.attr src "../modules/dac_spi.v:82.41-82.57|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=hwclk D=dac_spi.counter_bits_SB_DFFESR_Q_2_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.counter_bits[2] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=dac_spi.estado_dac[0] I1=$false I2=dac_spi.counter_bits[2] I3=dac_spi.counter_bits_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=dac_spi.counter_bits_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:82.41-82.57|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=dac_spi.counter_bits[0] CO=dac_spi.counter_bits_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=dac_spi.counter_bits[1]
.attr src "../modules/dac_spi.v:82.41-82.57|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=hwclk D=dac_spi.counter_bits_SB_DFFESR_Q_3_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.counter_bits[1] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=dac_spi.estado_dac[0] I1=$false I2=dac_spi.counter_bits[1] I3=dac_spi.counter_bits[0] O=dac_spi.counter_bits_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:82.41-82.57|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_DFFESR C=hwclk D=dac_spi.counter_bits_SB_DFFESR_Q_4_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.counter_bits[0] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=dac_spi.counter_bits[0] I3=dac_spi.estado_dac[0] O=dac_spi.counter_bits_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=dac_spi.estado_dac[0] I1=$false I2=dac_spi.counter_bits[4] I3=dac_spi.counter_bits_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=dac_spi.counter_bits_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:82.41-82.57|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=dac_spi.counter_bits_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=dac_spi.counter_bits_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=dac_spi.counter_bits[3]
.attr src "../modules/dac_spi.v:82.41-82.57|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=hwclk D=dac_rq Q=dac_spi.dac_rq_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=dac_spi.dac_st I2=dac_spi.estado_dac[0] I3=dac_spi.dac_rq_reg O=dac_spi.dac_rq_reg_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_DFFESR C=hwclk D=dac_spi.nsync_SB_DFFSS_Q_D E=dac_spi.dac_st_SB_DFFESR_Q_E Q=dac_spi.dac_st R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=dac_spi.reset_reg I1=dac_spi.dac_rq_reg_SB_LUT4_I3_O[3] I2=dac_spi.dac_st_SB_DFFESR_Q_E_SB_LUT4_O_I2[2] I3=dac_spi.dac_st_SB_DFFESR_Q_E_SB_LUT4_O_I2[3] O=dac_spi.dac_st_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111011101110
.gate SB_LUT4 I0=dac_spi.counter_bclk[1] I1=dac_spi.counter_bits[0] I2=dac_spi.counter_bclk[0] I3=dac_spi.estado_dac[0] O=dac_spi.dac_st_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=dac_spi.counter_bits[4] I1=dac_spi.counter_bits[3] I2=dac_spi.counter_bits[2] I3=dac_spi.counter_bits[1] O=dac_spi.dac_st_SB_DFFESR_Q_E_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_DFFESR C=hwclk D=dac_spi.nsync_SB_DFFSS_Q_D E=dac_spi.dac_st_SB_DFFESR_Q_E Q=dac_spi.estado_dac[0] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFSS C=hwclk D=dac_spi.nsync_SB_DFFSS_Q_D Q=dac_spi.nsync S=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=dac_spi.estado_dac[0] O=dac_spi.nsync_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=hwclk D=reset_sw_SB_LUT4_I2_O[0] Q=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[22] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_1_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[21] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_10_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[12] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=muestra[12] I1=dac_spi.sample_reg[11] I2=dac_spi.estado_dac[0] I3=dac_spi.dac_rq_reg_SB_LUT4_I3_O[3] O=dac_spi.sample_reg_SB_DFFESR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_11_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[11] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=muestra[11] I1=dac_spi.sample_reg[10] I2=dac_spi.estado_dac[0] I3=dac_spi.dac_rq_reg_SB_LUT4_I3_O[3] O=dac_spi.sample_reg_SB_DFFESR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_12_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[10] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=muestra[10] I1=dac_spi.sample_reg[9] I2=dac_spi.estado_dac[0] I3=dac_spi.dac_rq_reg_SB_LUT4_I3_O[3] O=dac_spi.sample_reg_SB_DFFESR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_13_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[9] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=muestra[9] I1=dac_spi.sample_reg[8] I2=dac_spi.estado_dac[0] I3=dac_spi.dac_rq_reg_SB_LUT4_I3_O[3] O=dac_spi.sample_reg_SB_DFFESR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_14_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[8] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=muestra[8] I1=dac_spi.sample_reg[7] I2=dac_spi.estado_dac[0] I3=dac_spi.dac_rq_reg_SB_LUT4_I3_O[3] O=dac_spi.sample_reg_SB_DFFESR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_15_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[7] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=muestra[7] I1=dac_spi.sample_reg[6] I2=dac_spi.estado_dac[0] I3=dac_spi.dac_rq_reg_SB_LUT4_I3_O[3] O=dac_spi.sample_reg_SB_DFFESR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_16_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[6] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=muestra[6] I1=dac_spi.sample_reg[5] I2=dac_spi.estado_dac[0] I3=dac_spi.dac_rq_reg_SB_LUT4_I3_O[3] O=dac_spi.sample_reg_SB_DFFESR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_17_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[5] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=muestra[5] I1=dac_spi.sample_reg[4] I2=dac_spi.estado_dac[0] I3=dac_spi.dac_rq_reg_SB_LUT4_I3_O[3] O=dac_spi.sample_reg_SB_DFFESR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_18_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[4] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=muestra[4] I1=dac_spi.sample_reg[3] I2=dac_spi.estado_dac[0] I3=dac_spi.dac_rq_reg_SB_LUT4_I3_O[3] O=dac_spi.sample_reg_SB_DFFESR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_19_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[3] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=muestra[3] I1=dac_spi.sample_reg[2] I2=dac_spi.estado_dac[0] I3=dac_spi.dac_rq_reg_SB_LUT4_I3_O[3] O=dac_spi.sample_reg_SB_DFFESR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_LUT4 I0=$false I1=$false I2=dac_spi.sample_reg[20] I3=dac_spi.estado_dac[0] O=dac_spi.sample_reg_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_2_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[20] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_20_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[2] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=muestra[2] I1=dac_spi.sample_reg[1] I2=dac_spi.estado_dac[0] I3=dac_spi.dac_rq_reg_SB_LUT4_I3_O[3] O=dac_spi.sample_reg_SB_DFFESR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_21_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[1] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=muestra[1] I1=dac_spi.estado_dac[0] I2=dac_spi.sample_reg[0] I3=dac_spi.dac_rq_reg_SB_LUT4_I3_O[3] O=dac_spi.sample_reg_SB_DFFESR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_22_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[0] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=muestra[0] I3=dac_spi.dac_rq_reg_SB_LUT4_I3_O[3] O=dac_spi.sample_reg_SB_DFFESR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=dac_spi.sample_reg[19] I3=dac_spi.estado_dac[0] O=dac_spi.sample_reg_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_3_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[19] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=dac_spi.sample_reg[18] I3=dac_spi.estado_dac[0] O=dac_spi.sample_reg_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_4_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[18] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=dac_spi.sample_reg[17] I3=dac_spi.estado_dac[0] O=dac_spi.sample_reg_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_5_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[17] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=dac_spi.sample_reg[16] I3=dac_spi.estado_dac[0] O=dac_spi.sample_reg_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_6_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[16] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=dac_spi.sample_reg[15] I3=dac_spi.estado_dac[0] O=dac_spi.sample_reg_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_7_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[15] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=muestra[15] I1=dac_spi.sample_reg[14] I2=dac_spi.estado_dac[0] I3=dac_spi.dac_rq_reg_SB_LUT4_I3_O[3] O=dac_spi.sample_reg_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_8_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[14] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=muestra[14] I1=dac_spi.sample_reg[13] I2=dac_spi.estado_dac[0] I3=dac_spi.dac_rq_reg_SB_LUT4_I3_O[3] O=dac_spi.sample_reg_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_DFFESR C=hwclk D=dac_spi.sample_reg_SB_DFFESR_Q_9_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi.sample_reg[13] R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=muestra[13] I1=dac_spi.sample_reg[12] I2=dac_spi.estado_dac[0] I3=dac_spi.dac_rq_reg_SB_LUT4_I3_O[3] O=dac_spi.sample_reg_SB_DFFESR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_LUT4 I0=$false I1=$false I2=dac_spi.sample_reg[21] I3=dac_spi.estado_dac[0] O=dac_spi.sample_reg_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESR C=hwclk D=dac_spi_data_SB_DFFESR_Q_D E=dac_spi.counter_bclk_SB_LUT4_I0_O Q=dac_spi_data R=dac_spi.reset_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/dac_spi.v:44.5-102.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=dac_spi.sample_reg[22] I3=dac_spi.estado_dac[0] O=dac_spi_data_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFF C=hwclk D=dac_spi.dac_st Q=dac_st_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=dac_rq I2=dac_st_reg I3=dac_st_reg_SB_LUT4_I2_I3[2] O=dac_st_reg_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=dac_rq I2=dac_st_reg I3=dac_st_reg_SB_LUT4_I2_I3[2] O=dac_rq_SB_DFFESS_Q_S[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=tiempo_ant_SB_LUT4_I0_I2[0] I3=tiempo_ant_SB_LUT4_I0_I2[1] O=dac_st_reg_SB_LUT4_I2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=dac_st_reg_SB_LUT4_I2_O_SB_LUT4_O_I1[0] I2=dac_st_reg_SB_LUT4_I2_O_SB_LUT4_O_I1[1] I3=dac_st_reg_SB_LUT4_I2_O_SB_LUT4_O_I1[2] O=dac_st_reg_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=WatchDog[0] I1=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q[1] I2=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q[2] I3=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q[3] O=dac_st_reg_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=WatchDog[6] I1=WatchDog[4] I2=WatchDog[3] I3=WatchDog[2] O=dac_st_reg_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=WatchDog[1] I1=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFF_D_Q[1] I2=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFF_D_Q[2] I3=WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFF_D_Q[3] O=dac_st_reg_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFE C=hwclk D=ftdi.rx_data[7] E=dato_rx_reg_SB_DFFE_Q_E Q=dato_rx_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=ftdi.rx_data[6] E=dato_rx_reg_SB_DFFE_Q_E Q=dato_rx_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=ftdi.rx_data[5] E=dato_rx_reg_SB_DFFE_Q_E Q=dato_rx_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=ftdi.rx_data[4] E=dato_rx_reg_SB_DFFE_Q_E Q=dato_rx_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=ftdi.rx_data[3] E=dato_rx_reg_SB_DFFE_Q_E Q=dato_rx_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=ftdi.rx_data[2] E=dato_rx_reg_SB_DFFE_Q_E Q=dato_rx_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=ftdi.rx_data[1] E=dato_rx_reg_SB_DFFE_Q_E Q=dato_rx_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=ftdi.rx_data[0] E=dato_rx_reg_SB_DFFE_Q_E Q=dato_rx_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=rx_st_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0] I3=rx_st_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1] O=dato_rx_reg_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=hwclk D=dato_tx_reg_SB_DFF_Q_D Q=dato_tx_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=hwclk D=dato_tx_reg_SB_DFF_Q_1_D Q=dato_tx_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2[1] I2=dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I2[1] I3=dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3[0] O=dato_tx_reg_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=dato_tx_reg[6] I1=reset_sw_SB_LUT4_I2_O[0] I2=dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$false I1=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I2=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I3=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2] O=dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_DFF C=hwclk D=dato_tx_reg_SB_DFF_Q_2_D Q=dato_tx_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1[0] I2=dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I2[3] I3=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1] O=dato_tx_reg_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I2=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2] I3=dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=dato_tx_reg[5] I1=reset_sw_SB_LUT4_I2_O[0] I2=dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3] I3=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2] O=dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100010001000
.gate SB_LUT4 I0=$false I1=dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I2=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0] O=dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_DFF C=hwclk D=dato_tx_reg_SB_DFF_Q_3_D Q=dato_tx_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2[1] I2=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2[1] I3=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=dato_tx_reg_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0] I1=dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3[0] I2=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001110
.gate SB_LUT4 I0=dato_tx_reg[4] I1=reset_sw_SB_LUT4_I2_O[0] I2=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1] I3=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001011
.gate SB_LUT4 I0=dato_tx_reg[3] I1=reset_sw_SB_LUT4_I2_O[0] I2=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1] I3=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3[3] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=dato_tx_reg[3] I1=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I3=dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011000100110000
.gate SB_LUT4 I0=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3[0] I2=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001110
.gate SB_LUT4 I0=$false I1=$false I2=tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2[1] I3=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I3=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=dato_tx_reg[6] I1=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I2=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0] I3=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001000000000
.gate SB_LUT4 I0=estado[1] I1=estado[0] I2=tx_st_reg_SB_LUT4_I2_1_O[0] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=$false I1=$false I2=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1] I3=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[1] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I3=dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw_SB_LUT4_I2_O[0] I3=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw_SB_LUT4_I2_O[0] I3=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=reset_sw_SB_LUT4_I2_O[0] I1=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I3=dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010001010101
.gate SB_LUT4 I0=$false I1=$false I2=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0] I3=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I3=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=estado[1] I1=estado[0] I2=tx_st_reg_SB_LUT4_I2_1_O[0] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=dato_tx_reg[4] I1=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I3=dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001000110000
.gate SB_LUT4 I0=$false I1=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0] I2=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1] I3=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001100
.gate SB_LUT4 I0=estado[1] I1=estado[0] I2=tx_st_reg_SB_LUT4_I2_1_O[0] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFF C=hwclk D=dato_tx_reg_SB_DFF_Q_4_D Q=dato_tx_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[0] I3=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1] O=dato_tx_reg_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=hwclk D=dato_tx_reg_SB_DFF_Q_5_D Q=dato_tx_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I1=tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2[1] I2=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=dato_tx_reg_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011111110
.gate SB_DFF C=hwclk D=dato_tx_reg_SB_DFF_Q_6_D Q=dato_tx_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2[1] I2=dato_tx_reg_SB_DFF_Q_6_D_SB_LUT4_O_I2[1] I3=dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3[0] O=dato_tx_reg_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100000011
.gate SB_LUT4 I0=dato_tx_reg[1] I1=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=dato_tx_reg_SB_DFF_Q_6_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011001101
.gate SB_DFF C=hwclk D=dato_tx_reg_SB_DFF_Q_7_D Q=dato_tx_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I1=tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2[1] I2=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2[2] I3=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=dato_tx_reg_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100110011111110
.gate SB_LUT4 I0=dato_tx_reg[0] I1=reset_sw_SB_LUT4_I2_O[0] I2=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I2[3] O=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$false I1=reset_sw_SB_LUT4_I2_O[0] I2=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0] I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010001000110010
.gate SB_LUT4 I0=estado[1] I1=estado[0] I2=tx_st_reg_SB_LUT4_I2_1_O[0] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[3] O=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I2=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1] I3=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2] O=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=dato_tx_reg[0] I2=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0] O=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0] I2=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0] I3=dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] O=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=estado[0] I2=tx_st_reg_SB_LUT4_I2_1_O[0] I3=rx_st_SB_LUT4_I2_O[3] O=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=estado[1] I2=tx_st_reg_SB_LUT4_I2_1_O[0] I3=rx_st_SB_LUT4_I2_O[3] O=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I1[0] I2=dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I2[3] I3=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1] O=dato_tx_reg_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=dato_tx_reg[7] I2=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I3=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2] O=dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I1=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1] I2=dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2] O=dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000100000000
.gate SB_LUT4 I0=$false I1=$false I2=dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3[0] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=dato_tx_reg[2] I2=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0] O=dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111111110011
.gate SB_DFFSR C=hwclk D=estado_SB_DFFSR_Q_D Q=estado[3] R=tiempo_ant_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=estado_SB_DFFSR_Q_1_D Q=estado[2] R=tiempo_ant_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=tx_rq_SB_DFF_Q_D_SB_LUT4_O_I1[0] I2=tx_rq_SB_DFF_Q_D_SB_LUT4_O_I1[1] I3=dac_st_reg_SB_LUT4_I2_O[1] O=estado_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_DFFSR C=hwclk D=estado_SB_DFFSR_Q_2_D Q=estado[0] R=tiempo_ant_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=tx_rq_SB_DFF_Q_D_SB_LUT4_O_I1[1] I1=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O[1] I2=dac_st_reg_SB_LUT4_I2_O[1] I3=estado_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3] O=estado_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010111110100
.gate SB_LUT4 I0=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3] I1=estado_SB_DFFSR_Q_D_SB_LUT4_O_I1[2] I2=dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3[1] I3=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O[0] O=estado_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011110010
.gate SB_LUT4 I0=$false I1=estado_SB_DFFSR_Q_D_SB_LUT4_O_I1[2] I2=estado_SB_DFFSR_Q_D_SB_LUT4_O_I2[1] I3=dac_st_reg_SB_LUT4_I2_O[1] O=estado_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0] I1=estado_SB_DFFSR_Q_D_SB_LUT4_O_I1[2] I2=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100000010
.gate SB_LUT4 I0=tx_st_reg_SB_LUT4_I2_O[2] I1=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0] I2=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_I2[2] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1] O=estado_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=reset_sw_SB_LUT4_I2_O[0] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] O=estado_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_DFFSS C=hwclk D=estado_SB_DFFSS_Q_D Q=estado[4] S=tiempo_ant_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=estado_SB_DFFSS_Q_1_D Q=estado[1] S=tiempo_ant_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0] I1=estado_SB_DFFSR_Q_D_SB_LUT4_O_I1[2] I2=tx_rq_SB_DFF_Q_D_SB_LUT4_O_I1[1] I3=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O[0] O=estado_SB_DFFSS_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111100000010
.gate SB_LUT4 I0=$false I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I2=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=dac_st_reg_SB_LUT4_I2_O[1] O=estado_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_DFFESR C=hwclk D=ftdi.rx_st_reg_SB_LUT4_I3_O[2] E=ftdi.estado_ftdi_rx_SB_DFFESR_Q_E Q=ftdi.estado_ftdi_rx[2] R=reset_sw_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=ftdi.estado_ftdi_rx_SB_DFFESR_Q_1_D E=ftdi.estado_ftdi_rx_SB_DFFESR_Q_E Q=ftdi.estado_ftdi_rx[1] R=reset_sw_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=ftdi.rx_rq_SB_DFFESR_Q_D[0] I3=ftdi.rx_rq_SB_DFFESR_Q_D[1] O=ftdi.estado_ftdi_rx_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFESR C=hwclk D=ftdi.estado_ftdi_rx_SB_DFFESR_Q_2_D E=ftdi.estado_ftdi_rx_SB_DFFESR_Q_E Q=ftdi.estado_ftdi_rx[0] R=reset_sw_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=ftdi.rx_rq_SB_DFFESR_Q_D[1] I3=ftdi.estado_ftdi_rx_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1] O=ftdi.estado_ftdi_rx_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=ftdi.estado_ftdi_rx[1] I2=ftdi.estado_ftdi_rx[0] I3=ftdi.txe_245_reg_SB_LUT4_I2_O_SB_LUT4_O_I3[2] O=ftdi.estado_ftdi_rx_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=reset_sw_SB_LUT4_I2_O[0] I1=ftdi.rx_st_reg_SB_LUT4_I3_1_O[1] I2=ftdi.rx_st_reg_SB_LUT4_I3_1_O[2] I3=ftdi.estado_ftdi_tx_SB_DFFESR_Q_E[2] O=ftdi.estado_ftdi_rx_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101011111010
.gate SB_DFFESR C=hwclk D=ftdi.estado_ftdi_tx_SB_DFFESR_Q_D E=ftdi.estado_ftdi_tx_SB_DFFESR_Q_E[0] Q=ftdi.estado_ftdi_tx[2] R=reset_sw_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=ftdi.estado_ftdi_tx_SB_DFFESR_Q_1_D E=ftdi.estado_ftdi_tx_SB_DFFESR_Q_E[0] Q=ftdi.estado_ftdi_tx[1] R=reset_sw_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=ftdi.estado_ftdi_tx[2] I2=ftdi.estado_ftdi_tx[1] I3=ftdi.estado_ftdi_tx[0] O=ftdi.estado_ftdi_tx_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100110000
.gate SB_DFFESR C=hwclk D=ftdi.estado_ftdi_tx_SB_DFFESR_Q_2_D E=ftdi.estado_ftdi_tx_SB_DFFESR_Q_E[0] Q=ftdi.estado_ftdi_tx[0] R=reset_sw_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=ftdi.wr_245_SB_DFFESS_Q_D[0] I3=ftdi.estado_ftdi_rx_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1] O=ftdi.estado_ftdi_tx_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=ftdi.estado_ftdi_tx[2] I2=ftdi.estado_ftdi_tx[1] I3=ftdi.estado_ftdi_tx[0] O=ftdi.estado_ftdi_tx_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=ftdi.txe_245_reg_SB_LUT4_I2_O[0] I1=reset_sw_SB_LUT4_I2_O[0] I2=ftdi.txe_245_reg_SB_LUT4_I2_O[2] I3=ftdi.txe_245_reg_SB_LUT4_I2_O[3] O=ftdi.estado_ftdi_tx_SB_DFFESR_Q_E[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111111101110
.gate SB_LUT4 I0=$false I1=ftdi.estado_ftdi_tx[2] I2=ftdi.estado_ftdi_tx[1] I3=ftdi.txe_245_reg_SB_LUT4_I2_O[3] O=ftdi.estado_ftdi_tx_SB_DFFESR_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_DFFESR C=hwclk D=ftdi.txe_245_reg_SB_LUT4_I2_O[0] E=ftdi.oe_SB_DFFESR_Q_E Q=ftdi.oe R=reset_sw_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ftdi.oe_SB_DFFESR_Q_E_SB_LUT4_O_I0[0] I1=ftdi.txe_245_reg_SB_LUT4_I2_O[0] I2=reset_sw_SB_LUT4_I2_O[0] I3=ftdi.txe_245_reg_SB_LUT4_I2_O[3] O=ftdi.oe_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000011111110
.gate SB_DFFE C=hwclk D=ftdi.txe_245_reg_SB_LUT4_I2_O[3] E=ftdi.rx_245_out_SB_DFFE_Q_E Q=ftdi.rx_245_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=reset_sw_SB_LUT4_I2_O[0] I1=ftdi.txe_245_reg_SB_LUT4_I2_O[3] I2=ftdi.rx_st_reg_SB_LUT4_I3_O[3] I3=ftdi.rx_st_reg_SB_LUT4_I3_1_O[2] O=ftdi.rx_245_out_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001010100000000
.gate SB_DFFE C=hwclk D=io_245[7] E=ftdi.tx_st_SB_DFFESR_Q_E_SB_LUT4_I3_O Q=ftdi.rx_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=io_245[6] E=ftdi.tx_st_SB_DFFESR_Q_E_SB_LUT4_I3_O Q=ftdi.rx_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=io_245[5] E=ftdi.tx_st_SB_DFFESR_Q_E_SB_LUT4_I3_O Q=ftdi.rx_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=io_245[4] E=ftdi.tx_st_SB_DFFESR_Q_E_SB_LUT4_I3_O Q=ftdi.rx_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=io_245[3] E=ftdi.tx_st_SB_DFFESR_Q_E_SB_LUT4_I3_O Q=ftdi.rx_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=io_245[2] E=ftdi.tx_st_SB_DFFESR_Q_E_SB_LUT4_I3_O Q=ftdi.rx_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=io_245[1] E=ftdi.tx_st_SB_DFFESR_Q_E_SB_LUT4_I3_O Q=ftdi.rx_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=io_245[0] E=ftdi.tx_st_SB_DFFESR_Q_E_SB_LUT4_I3_O Q=ftdi.rx_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFESR C=hwclk D=ftdi.rx_rq_SB_DFFESR_Q_D[1] E=ftdi.rx_rq_SB_DFFESR_Q_E Q=ftdi.rx_rq R=reset_sw_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=ftdi.estado_ftdi_rx[2] I2=ftdi.estado_ftdi_rx[1] I3=ftdi.estado_ftdi_rx[0] O=ftdi.rx_rq_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_LUT4 I0=$false I1=ftdi.estado_ftdi_rx[2] I2=ftdi.estado_ftdi_rx[1] I3=ftdi.estado_ftdi_rx[0] O=ftdi.rx_rq_SB_DFFESR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=reset_sw_SB_LUT4_I2_O[0] I1=ftdi.rx_rq_SB_DFFESR_Q_D[1] I2=ftdi.rx_st_reg_SB_LUT4_I3_O[2] I3=ftdi.rx_st_reg_SB_LUT4_I3_O[3] O=ftdi.rx_rq_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111010101010
.gate SB_DFF C=hwclk D=rx_st Q=ftdi.rx_st_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=ftdi.estado_ftdi_rx[2] I1=ftdi.estado_ftdi_rx[1] I2=ftdi.estado_ftdi_rx[0] I3=ftdi.rx_st_reg O=ftdi.rx_st_reg_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=ftdi.estado_ftdi_rx[2] I1=ftdi.estado_ftdi_rx[1] I2=ftdi.estado_ftdi_rx[0] I3=ftdi.rx_st_reg O=ftdi.rx_st_reg_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101111101001
.gate SB_LUT4 I0=ftdi.oe_SB_DFFESR_Q_E_SB_LUT4_O_I0[0] I1=ftdi.txe_245_reg_SB_LUT4_I2_O[0] I2=ftdi.txe_245_reg_SB_LUT4_I2_O[2] I3=ftdi.txe_245_reg_SB_LUT4_I2_O[3] O=ftdi.rx_st_reg_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000100000
.gate SB_LUT4 I0=$false I1=$false I2=ftdi.rx_rq_SB_DFFESR_Q_D[0] I3=ftdi.txe_245_reg_SB_LUT4_I2_O[2] O=ftdi.rx_st_reg_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFE C=hwclk D=dato_tx_reg[7] E=ftdi.tx_st_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=ftdi.tx_data_in[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_tx_reg[6] E=ftdi.tx_st_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=ftdi.tx_data_in[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_tx_reg[5] E=ftdi.tx_st_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=ftdi.tx_data_in[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_tx_reg[4] E=ftdi.tx_st_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=ftdi.tx_data_in[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_tx_reg[3] E=ftdi.tx_st_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=ftdi.tx_data_in[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_tx_reg[2] E=ftdi.tx_st_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=ftdi.tx_data_in[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_tx_reg[1] E=ftdi.tx_st_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=ftdi.tx_data_in[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_tx_reg[0] E=ftdi.tx_st_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=ftdi.tx_data_in[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFF C=hwclk D=tx_rq Q=ftdi.tx_rq_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFESR C=hwclk D=ftdi.tx_st_SB_DFFESR_Q_D[1] E=ftdi.tx_st_SB_DFFESR_Q_E[2] Q=ftdi.tx_st R=reset_sw_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw_SB_LUT4_I2_O[0] I3=ftdi.tx_st_SB_DFFESR_Q_D[1] O=ftdi.tx_st_SB_DFFESR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=ftdi.estado_ftdi_tx[2] I2=ftdi.estado_ftdi_tx[1] I3=ftdi.estado_ftdi_tx[0] O=ftdi.tx_st_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=ftdi.txe_245_reg_SB_LUT4_I2_O[2] I2=ftdi.rx_rq_SB_DFFESR_Q_D[0] I3=ftdi.tx_st_SB_DFFESR_Q_E[2] O=ftdi.tx_st_SB_DFFESR_Q_E_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=ftdi.estado_ftdi_tx[2] I2=ftdi.estado_ftdi_tx[0] I3=reset_sw_SB_LUT4_I2_O[0] O=ftdi.tx_st_SB_DFFESR_Q_E[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_DFF C=hwclk D=txe_245 Q=ftdi.txe_245_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=ftdi.txe_245_reg I3=ftdi.tx_rq_reg O=ftdi.txe_245_reg_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=ftdi.estado_ftdi_rx[1] I2=ftdi.estado_ftdi_rx[0] I3=ftdi.txe_245_reg_SB_LUT4_I2_O_SB_LUT4_O_I3[2] O=ftdi.txe_245_reg_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=ftdi.estado_ftdi_tx[2] I1=ftdi.estado_ftdi_tx[1] I2=ftdi.estado_ftdi_tx[0] I3=ftdi.tx_rq_reg O=ftdi.txe_245_reg_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101110101001
.gate SB_LUT4 I0=ftdi.estado_ftdi_rx[2] I1=ftdi.estado_ftdi_tx[2] I2=ftdi.estado_ftdi_tx[1] I3=ftdi.estado_ftdi_tx[0] O=ftdi.txe_245_reg_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFESS C=hwclk D=ftdi.wr_245_SB_DFFESS_Q_D[0] E=ftdi.wr_245_SB_DFFESS_Q_E Q=ftdi.wr_245 S=reset_sw_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=ftdi.estado_ftdi_tx[2] I2=ftdi.estado_ftdi_tx[1] I3=ftdi.estado_ftdi_tx[0] O=ftdi.wr_245_SB_DFFESS_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111001111
.gate SB_LUT4 I0=$false I1=ftdi.estado_ftdi_tx_SB_DFFESR_Q_E[0] I2=reset_sw_SB_LUT4_I2_O[0] I3=ftdi.estado_ftdi_tx_SB_DFFESR_Q_E[2] O=ftdi.wr_245_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011111100
.gate SB_DFF C=hwclk D=gracia_SB_DFF_Q_D Q=gracia[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=gracia_SB_DFF_Q_D_SB_LUT4_O_I0[1] I1=gracia[0] I2=medio_sg_ant_SB_LUT4_I1_O[2] I3=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=gracia_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000011100
.gate SB_DFF C=hwclk D=gracia_SB_LUT4_I1_O Q=gracia_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=gracia_SB_DFF_Q_D_SB_LUT4_O_I0[1] I1=gracia[0] I2=medio_sg_ant_SB_LUT4_I1_O[2] I3=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=gracia_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000010111010
.gate SB_LUT4 I0=$false I1=gracia_SB_DFF_Q_D_SB_LUT4_O_I0[1] I2=gracia[0] I3=medio_sg_ant_SB_LUT4_I1_O[2] O=reset_sw_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate $_TBUF_ A=ftdi.tx_data_in[7] E=ftdi.oe Y=io_245[7]
.attr src "../modules/ftdi.v:36.21-36.43"
.gate $_TBUF_ A=ftdi.tx_data_in[6] E=ftdi.oe Y=io_245[6]
.attr src "../modules/ftdi.v:36.21-36.43"
.gate $_TBUF_ A=ftdi.tx_data_in[5] E=ftdi.oe Y=io_245[5]
.attr src "../modules/ftdi.v:36.21-36.43"
.gate $_TBUF_ A=ftdi.tx_data_in[4] E=ftdi.oe Y=io_245[4]
.attr src "../modules/ftdi.v:36.21-36.43"
.gate $_TBUF_ A=ftdi.tx_data_in[3] E=ftdi.oe Y=io_245[3]
.attr src "../modules/ftdi.v:36.21-36.43"
.gate $_TBUF_ A=ftdi.tx_data_in[2] E=ftdi.oe Y=io_245[2]
.attr src "../modules/ftdi.v:36.21-36.43"
.gate $_TBUF_ A=ftdi.tx_data_in[1] E=ftdi.oe Y=io_245[1]
.attr src "../modules/ftdi.v:36.21-36.43"
.gate $_TBUF_ A=ftdi.tx_data_in[0] E=ftdi.oe Y=io_245[0]
.attr src "../modules/ftdi.v:36.21-36.43"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=led0_SB_LUT4_O_I3[2] O=led0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=hwclk D=$true E=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E Q=led0_SB_LUT4_O_I3[2] R=reset_sw_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw_SB_LUT4_I2_O[0] I3=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] O=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw_SB_LUT4_I2_O[0] I3=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] O=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=WatchDog[1] I2=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I3=dac_st_reg_SB_LUT4_I2_O[1] O=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=WatchDog[1] I2=$true I3=WatchDog[0] O=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:450.29-450.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=dac_st_reg_SB_LUT4_I2_O[0] I3=dac_st_reg_SB_LUT4_I2_O[1] O=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=estado[1] I1=estado[0] I2=tx_st_reg_SB_LUT4_I2_O[2] I3=rx_st_SB_LUT4_I2_O[3] O=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_DFF C=hwclk D=temporizador.medio_sg_reg Q=medio_sg_ant
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=medio_sg_ant I2=temporizador.medio_sg_reg I3=led0_SB_LUT4_O_I3[2] O=medio_sg_ant_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFE C=hwclk D=dato_rx_reg[7] E=muestra_SB_DFFE_Q_E Q=muestra[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[6] E=muestra_SB_DFFE_Q_E Q=muestra[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[5] E=muestra_SB_DFFE_Q_9_E Q=muestra[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[4] E=muestra_SB_DFFE_Q_9_E Q=muestra[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[3] E=muestra_SB_DFFE_Q_9_E Q=muestra[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[2] E=muestra_SB_DFFE_Q_9_E Q=muestra[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[1] E=muestra_SB_DFFE_Q_9_E Q=muestra[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[0] E=muestra_SB_DFFE_Q_9_E Q=muestra[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[5] E=muestra_SB_DFFE_Q_E Q=muestra[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[4] E=muestra_SB_DFFE_Q_E Q=muestra[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[3] E=muestra_SB_DFFE_Q_E Q=muestra[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[2] E=muestra_SB_DFFE_Q_E Q=muestra[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[1] E=muestra_SB_DFFE_Q_E Q=muestra[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[0] E=muestra_SB_DFFE_Q_E Q=muestra[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[7] E=muestra_SB_DFFE_Q_9_E Q=muestra[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[6] E=muestra_SB_DFFE_Q_9_E Q=muestra[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw_SB_LUT4_I2_O[0] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1] O=muestra_SB_DFFE_Q_9_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw_SB_LUT4_I2_O[0] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2] O=muestra_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=tiempo_sel[2] I1=pin_L23B_SB_LUT4_O_I1[1] I2=pin_L23B_SB_LUT4_O_I1[2] I3=pin_L23B_SB_LUT4_O_I1[3] O=pin_L23B
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110110101000
.gate SB_LUT4 I0=temporizador.samp_rates[6] I1=temporizador.samp_rates[4] I2=tiempo_sel[1] I3=tiempo_sel[0] O=pin_L23B_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010101100
.gate SB_LUT4 I0=temporizador.samp_rates[7] I1=temporizador.samp_rates[5] I2=tiempo_sel[1] I3=tiempo_sel[0] O=pin_L23B_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=tiempo_sel[0] I2=pin_L23B_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1] I3=pin_L23B_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2] O=pin_L23B_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=temporizador.samp_rates[2] I2=temporizador.samp_rates[0] I3=tiempo_sel[1] O=pin_L23B_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=temporizador.samp_rates[3] I2=temporizador.samp_rates[1] I3=tiempo_sel[1] O=pin_L23B_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=estado[1] I2=estado[0] I3=pin_L4B_SB_LUT4_O_I3[2] O=pin_L4B
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=estado[1] I2=estado[0] I3=pin_L4B_SB_LUT4_O_I3[2] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=rx_st_SB_LUT4_I2_O[2] I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2[3] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[2] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100010001000
.gate SB_LUT4 I0=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_I0[2] I1=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1] I2=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2[3] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=samp_rate[5] I3=samp_rate[4] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3] I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3] I2=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2] I3=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2[3] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000011110000
.gate SB_LUT4 I0=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0] I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000010011
.gate SB_LUT4 I0=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0] I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[1] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[3] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=samp_rate[9] I1=samp_rate[8] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_I2[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=$false I1=samp_rate[15] I2=samp_rate[14] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_I2[2] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=samp_rate[6] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_I0[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[0] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=samp_rate[11] I1=samp_rate[10] I2=samp_rate[9] I3=samp_rate[8] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000000000
.gate SB_LUT4 I0=$false I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_I0[2] I2=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1] I3=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=samp_rate[13] I3=samp_rate[12] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[0] I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I1[1] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I1[2] I3=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=samp_rate[6] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_I0[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[1] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3] I2=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=samp_rate[15] I1=samp_rate[14] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_I2[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=samp_rate[6] I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_I0[2] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[1] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[0] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[1] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[2] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[0] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[1] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[2] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0] I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=samp_rate[11] I1=samp_rate[10] I2=samp_rate[9] I3=samp_rate[8] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=samp_rate[13] I1=samp_rate[12] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I2[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I2[3] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=samp_rate[15] I1=samp_rate[14] I2=samp_rate[13] I3=samp_rate[12] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=samp_rate[7] I1=samp_rate[3] I2=samp_rate[2] I3=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_LUT4 I0=samp_rate[9] I1=samp_rate[8] I2=samp_rate[1] I3=samp_rate[0] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000100000
.gate SB_LUT4 I0=samp_rate[11] I1=samp_rate[10] I2=samp_rate[5] I3=samp_rate[4] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001000000
.gate SB_LUT4 I0=samp_rate[15] I1=samp_rate[14] I2=samp_rate[11] I3=samp_rate[10] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=samp_rate[13] I1=samp_rate[12] I2=samp_rate[11] I3=samp_rate[10] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=samp_rate[15] I1=samp_rate[14] I2=samp_rate[9] I3=samp_rate[8] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=samp_rate[3] I1=samp_rate[2] I2=samp_rate[1] I3=samp_rate[0] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000100
.gate SB_LUT4 I0=$false I1=samp_rate[7] I2=samp_rate[6] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_I0[2] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=samp_rate[9] I1=samp_rate[8] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I2[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[3] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=samp_rate[15] I3=samp_rate[14] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=samp_rate[5] I1=samp_rate[4] I2=samp_rate[1] I3=samp_rate[0] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=samp_rate[13] I1=samp_rate[12] I2=samp_rate[11] I3=samp_rate[10] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=estado[0] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[2] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100001100
.gate SB_LUT4 I0=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0] I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I2=samp_rate_SB_DFFE_Q_9_E_SB_LUT4_O_I3[2] I3=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010001000100011
.gate SB_LUT4 I0=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2] I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I2=samp_rate_SB_DFFE_Q_9_E_SB_LUT4_O_I3[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010101000100
.gate SB_LUT4 I0=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0] I1=samp_rate_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2] I3=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110010
.gate SB_LUT4 I0=estado[1] I1=estado[0] I2=rx_st_SB_LUT4_I2_O[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=$false I1=estado[0] I2=tx_st_reg_SB_LUT4_I2_O[2] I3=rx_st_SB_LUT4_I2_O[3] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=rx_st I1=rx_rq_reg I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3[3] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000001000100
.gate SB_LUT4 I0=estado[1] I1=estado[0] I2=rx_st_SB_LUT4_I2_O[3] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[3] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010101001111111
.gate SB_LUT4 I0=$false I1=estado[4] I2=estado[3] I3=estado[2] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1] I3=samp_rate_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=rx_st I1=rx_rq_reg I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001000000
.gate SB_LUT4 I0=$false I1=estado[1] I2=estado[0] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011110000000000
.gate SB_LUT4 I0=estado[1] I1=estado[0] I2=rx_st_SB_LUT4_I2_O[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=samp_rate_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=estado[1] I1=estado[0] I2=tx_st_reg_SB_LUT4_I2_1_O[0] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=estado[1] I1=estado[0] I2=tx_st_reg_SB_LUT4_I2_O[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=estado[4] I2=estado[3] I3=estado[2] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_LUT4 I0=$false I1=$false I2=rx_st_SB_LUT4_I2_O[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=estado[1] I1=estado[0] I2=tx_st_reg_SB_LUT4_I2_O[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=estado[1] I1=estado[0] I2=tx_st_reg_SB_LUT4_I2_O[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[3] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0] I2=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1] I3=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=estado[1] I2=tx_st_reg_SB_LUT4_I2_1_O[0] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=estado[1] I1=estado[0] I2=tx_st_reg_SB_LUT4_I2_O[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=estado[1] I1=estado[0] I2=tx_st_reg_SB_LUT4_I2_O[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=estado[4] I2=estado[3] I3=estado[2] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=estado[1] I2=estado[0] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[3] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=$false I2=rx_st_SB_LUT4_I2_O[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=estado[1] I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] O=samp_rate_SB_DFFE_Q_9_E_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001000100010
.gate SB_LUT4 I0=estado[4] I1=reset_sw_SB_LUT4_I2_O[0] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1] I3=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001100110010
.gate SB_LUT4 I0=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0] I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010001000100011
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] I3=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=estado[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=estado[1] I1=estado[0] I2=rx_st_SB_LUT4_I2_O[2] I3=rx_st_SB_LUT4_I2_O[3] O=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=estado[4] I2=estado[3] I3=estado[2] O=pin_L4B_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_PLL40_CORE BYPASS=$false LOCK=pll.locked PLLOUTCORE=pll.clock_out REFERENCECLK=hwclk RESETB=$true
.attr hdlname "pll uut"
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/pll_config.v:25.4-31.4"
.param DIVF 1011111
.param DIVQ 100
.param DIVR 0000
.param FEEDBACK_PATH "SIMPLE"
.param FILTER_RANGE 001
.gate SB_LUT4 I0=$false I1=$false I2=reset_btn I3=temporizador.rst_out_reg O=reset_btn_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=reset_btn_SB_LUT4_I2_O_SB_LUT4_O_I1[1] I2=temporizador.counter16K[0] I3=reset_btn_SB_LUT4_I2_O_SB_LUT4_O_I3[2] O=reset_btn_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_DFFESR C=pll.clock_out D=reset_btn_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFESR_Q_D E=temporizador.counter8K_SB_DFFESR_Q_E Q=reset_btn_SB_LUT4_I2_O_SB_LUT4_O_I1[1] R=temporizador.counter16K_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=reset_btn_SB_LUT4_I2_O_SB_LUT4_O_I1[1] I3=temporizador.counter16K[0] O=reset_btn_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.gate SB_DFF C=hwclk D=reset_sw_SB_DFF_Q_D Q=reset_sw
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw_SB_DFF_Q_D_SB_LUT4_O_I2[0] I3=dac_st_reg_SB_LUT4_I2_O[0] O=reset_sw_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=reset_sw_SB_DFF_Q_D_SB_LUT4_O_I2[0] I2=dac_st_reg_SB_LUT4_I2_O[0] I3=led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1] O=reset_sw_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw I3=temporizador.rst_out_reg O=reset_sw_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw I3=temporizador.rst_out_reg O=reset_sw_SB_LUT4_I2_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=estado[0] I2=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2] I3=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1] O=reset_sw_SB_LUT4_I2_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000001111
.gate SB_LUT4 I0=$false I1=$false I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=reset_sw_SB_LUT4_I2_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2] I1=samp_rate_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1] I2=samp_rate_SB_DFFE_Q_9_E_SB_LUT4_O_I3[2] I3=samp_rate_SB_DFFE_Q_9_E_SB_LUT4_O_I3[3] O=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010001000100011
.gate SB_LUT4 I0=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[1] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=estado[3] I1=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1] I3=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0] O=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111101
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2] I3=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2] O=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=estado[1] I2=estado[0] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=samp_rate[3] I1=samp_rate[2] I2=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1] I3=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3] O=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=samp_rate[1] I3=samp_rate[0] O=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=samp_rate[7] I1=samp_rate[6] I2=samp_rate[3] I3=samp_rate[2] O=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=samp_rate[13] I1=samp_rate[12] I2=samp_rate[9] I3=samp_rate[8] O=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=estado[1] I2=rx_st_SB_LUT4_I2_O[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[3] O=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2[0] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2] O=reset_sw_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1] O=reset_sw_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=reset_sw_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100000010
.gate SB_LUT4 I0=dato_rx_reg[1] I1=dato_rx_reg[0] I2=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=dato_rx_reg[5] I1=dato_rx_reg[4] I2=dato_rx_reg[1] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=dato_rx_reg[3] I1=dato_rx_reg[2] I2=dato_rx_reg[0] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3] O=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=dato_rx_reg[3] I1=dato_rx_reg[2] I2=dato_rx_reg[0] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3] O=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=$false I1=$false I2=estado[0] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1] O=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=reset_sw_SB_LUT4_I2_O[0] I1=reset_sw_SB_LUT4_I2_O[1] I2=reset_sw_SB_LUT4_I2_O[2] I3=reset_sw_SB_LUT4_I2_O[3] O=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$false I1=$false I2=estado[0] I3=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1] O=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1] I2=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1] I3=reset_sw_SB_LUT4_I2_O[1] O=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=reset_sw_SB_LUT4_I2_O[0] I1=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1] I2=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3] O=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000100000001
.gate SB_LUT4 I0=tx_st_reg_SB_LUT4_I2_1_O[0] I1=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0] I2=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000100000
.gate SB_LUT4 I0=tx_st_reg_SB_LUT4_I2_O[2] I1=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0] I2=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000100000
.gate SB_LUT4 I0=$false I1=reset_sw_SB_LUT4_I2_O[0] I2=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1] I3=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2] O=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=$false I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3] O=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001011
.gate SB_LUT4 I0=estado[1] I1=estado[0] I2=tx_st_reg_SB_LUT4_I2_O[2] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3] O=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0] I1=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1] I2=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0] I3=dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011000000110001
.gate SB_LUT4 I0=$false I1=$false I2=dato_rx_reg[7] I3=dato_rx_reg[6] O=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=dato_rx_reg[5] I1=dato_rx_reg[4] I2=dato_rx_reg[3] I3=dato_rx_reg[2] O=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_DFF C=hwclk D=ftdi.rx_rq Q=rx_rq_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw_SB_LUT4_I2_O[0] I3=rx_rq_reg O=rx_st_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFESR C=hwclk D=rx_st_SB_DFFESR_Q_D E=rx_st_SB_DFFESR_Q_E Q=rx_st R=reset_sw_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1] O=rx_st_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw_SB_LUT4_I2_O[0] I3=rx_st_SB_DFFESR_Q_E_SB_LUT4_O_I3[1] O=rx_st_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=$false I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2] I3=rx_st_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0] O=rx_st_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2] O=rx_st_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=rx_st I3=rx_rq_reg O=rx_st_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=estado[4] I2=estado[3] I3=estado[2] O=rx_st_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rxf_245 O=rxf_245_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=hwclk D=rxf_245_SB_LUT4_I3_O Q=ftdi.oe_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/ftdi.v:55.5-134.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFE C=hwclk D=dato_rx_reg[7] E=samp_rate_SB_DFFE_Q_E Q=samp_rate[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[6] E=samp_rate_SB_DFFE_Q_E Q=samp_rate[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[5] E=samp_rate_SB_DFFE_Q_9_E Q=samp_rate[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[4] E=samp_rate_SB_DFFE_Q_9_E Q=samp_rate[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[3] E=samp_rate_SB_DFFE_Q_9_E Q=samp_rate[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[2] E=samp_rate_SB_DFFE_Q_9_E Q=samp_rate[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[1] E=samp_rate_SB_DFFE_Q_9_E Q=samp_rate[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[0] E=samp_rate_SB_DFFE_Q_9_E Q=samp_rate[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[5] E=samp_rate_SB_DFFE_Q_E Q=samp_rate[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[4] E=samp_rate_SB_DFFE_Q_E Q=samp_rate[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[3] E=samp_rate_SB_DFFE_Q_E Q=samp_rate[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[2] E=samp_rate_SB_DFFE_Q_E Q=samp_rate[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[1] E=samp_rate_SB_DFFE_Q_E Q=samp_rate[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[0] E=samp_rate_SB_DFFE_Q_E Q=samp_rate[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[7] E=samp_rate_SB_DFFE_Q_9_E Q=samp_rate[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=dato_rx_reg[6] E=samp_rate_SB_DFFE_Q_9_E Q=samp_rate[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw_SB_LUT4_I2_O[0] I3=samp_rate_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1] O=samp_rate_SB_DFFE_Q_9_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=estado[1] I1=estado[0] I2=tx_st_reg_SB_LUT4_I2_O[2] I3=rx_st_SB_LUT4_I2_O[3] O=samp_rate_SB_DFFE_Q_9_E_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw_SB_LUT4_I2_O[0] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0] O=samp_rate_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFESR C=pll.clock_out D=temporizador.counter16K_SB_DFFESR_Q_D E=temporizador.counter8K_SB_DFFESR_Q_E Q=temporizador.counter16K[0] R=temporizador.counter16K_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter16K[0] O=temporizador.counter16K_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=reset_btn_SB_LUT4_I2_O_SB_LUT4_O_I1[1] I2=temporizador.counter16K[0] I3=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3] O=temporizador.counter16K_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110011111111
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter32K_SB_DFFSR_Q_D Q=temporizador.counter32K[6] R=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter32K_SB_DFFSR_Q_1_D Q=temporizador.counter32K[2] R=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=temporizador.counter32K[2] I2=$true I3=temporizador.counter32K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 O=temporizador.counter32K_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:132.27-132.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter32K[0] CO=temporizador.counter32K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 I0=temporizador.counter32K[1] I1=$true
.attr src "../modules/temporizador.v:132.27-132.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=temporizador.counter32K[6] I2=$true I3=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=temporizador.counter32K_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:132.27-132.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3 CO=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=temporizador.counter32K[6] I1=$true
.attr src "../modules/temporizador.v:132.27-132.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I1=$true
.attr src "../modules/temporizador.v:132.27-132.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I1=$true
.attr src "../modules/temporizador.v:132.27-132.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0[0] I1=$false I2=$true I3=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:132.27-132.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSS C=pll.clock_out D=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O Q=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0[0] S=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I2=$true I3=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO O=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:132.27-132.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_I3 O=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSS C=pll.clock_out D=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O Q=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_I3 S=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I2=$true I3=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO O=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:132.27-132.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q O=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O Q=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q R=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_CARRY CI=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3 I0=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I1=$true
.attr src "../modules/temporizador.v:132.27-132.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I2=$true I3=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:132.27-132.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3 O=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O Q=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3 R=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSS C=pll.clock_out D=temporizador.counter32K_SB_DFFSS_Q_D Q=temporizador.counter32K[4] S=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=pll.clock_out D=temporizador.counter32K_SB_DFFSS_Q_1_D Q=temporizador.counter32K[1] S=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=temporizador.counter32K[1] I2=$true I3=temporizador.counter32K[0] O=temporizador.counter32K_SB_DFFSS_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:132.27-132.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=temporizador.counter32K[4] I2=$true I3=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3 O=temporizador.counter32K_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:132.27-132.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3 CO=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=temporizador.counter32K[4] I1=$true
.attr src "../modules/temporizador.v:132.27-132.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3 I0=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I1=$true
.attr src "../modules/temporizador.v:132.27-132.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter32K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 CO=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=temporizador.counter32K[2] I1=$true
.attr src "../modules/temporizador.v:132.27-132.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I2=$true I3=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:132.27-132.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3 O=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O Q=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3 R=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q I1=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3 I2=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3 I3=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_I3 O=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=temporizador.counter32K[1] I2=temporizador.rst_out_reg I3=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[2] O=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=temporizador.counter32K[0] I2=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I3=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[2] O=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=temporizador.counter32K[6] I1=temporizador.counter32K[4] I2=temporizador.counter32K[2] I3=temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0[0] O=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_DFF C=pll.clock_out D=temporizador.counter32K_SB_DFF_Q_D Q=temporizador.counter32K[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=temporizador.samp_rates[5] I1=temporizador.counter32K[0] I2=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I3=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[2] O=temporizador.counter32K_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010001100110011
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter44K_SB_DFFSR_Q_D Q=temporizador.counter44K[8] R=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter44K_SB_DFFSR_Q_1_D Q=temporizador.counter44K[6] R=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=temporizador.counter44K[6] I2=$true I3=temporizador.counter44K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 O=temporizador.counter44K_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:162.27-162.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter44K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=temporizador.counter44K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 I0=temporizador.counter44K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I1=$true
.attr src "../modules/temporizador.v:162.27-162.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=temporizador.counter44K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I2=$true I3=temporizador.counter44K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=temporizador.counter44K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:162.27-162.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_DFFSS C=pll.clock_out D=temporizador.counter44K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O Q=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_DFFSR_D_Q[3] S=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_DFFSR_D_Q[3] O=temporizador.counter44K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter44K_SB_DFFSR_Q_2_D Q=temporizador.counter44K[4] R=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=temporizador.counter44K[4] I2=$true I3=temporizador.counter44K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 O=temporizador.counter44K_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:162.27-162.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter44K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 CO=temporizador.counter44K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=temporizador.counter44K[4] I1=$true
.attr src "../modules/temporizador.v:162.27-162.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 CO=temporizador.counter44K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 I0=temporizador.counter44K[3] I1=$true
.attr src "../modules/temporizador.v:162.27-162.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter44K_SB_DFFSR_Q_3_D Q=temporizador.counter44K[3] R=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=temporizador.counter44K[3] I2=$true I3=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 O=temporizador.counter44K_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:162.27-162.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 I0=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I1=$true
.attr src "../modules/temporizador.v:162.27-162.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=$true
.attr src "../modules/temporizador.v:162.27-162.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI Q=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_I1[0] R=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_I1[0] O=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=$true I3=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:162.27-162.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_DFFSR_D_Q[1] O=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I2=$true I3=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:162.27-162.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O Q=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_DFFSR_D_Q[2] R=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O Q=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_DFFSR_D_Q[1] R=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_DFFSR_D_Q[2] O=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=temporizador.counter44K[8] I2=$true I3=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=temporizador.counter44K_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:162.27-162.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3 CO=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=temporizador.counter44K[8] I1=$true
.attr src "../modules/temporizador.v:162.27-162.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0[0] I1=$false I2=$true I3=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO O=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:162.27-162.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSS C=pll.clock_out D=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O Q=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0[0] S=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_CARRY CI=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3 I0=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I1=$true
.attr src "../modules/temporizador.v:162.27-162.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter44K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 CO=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=temporizador.counter44K[6] I1=$true
.attr src "../modules/temporizador.v:162.27-162.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I2=$true I3=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:162.27-162.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3 O=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O Q=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3 R=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=temporizador.counter44K[3] I1=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_I1[0] I2=temporizador.rst_out_reg I3=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3 O=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=$false I1=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I2=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I3=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2] O=temporizador.samp_rates_SB_DFFESR_Q_1_R[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I2=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I3=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2] O=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=temporizador.counter44K[8] I2=temporizador.counter44K[6] I3=temporizador.counter44K[4] O=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0[0] I1=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_DFFSR_D_Q[1] I2=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_DFFSR_D_Q[2] I3=temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_DFFSR_D_Q[3] O=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter48K_SB_DFFSR_Q_D Q=temporizador.counter48K[8] R=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter48K_SB_DFFSR_Q_1_D Q=temporizador.counter48K[7] R=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=temporizador.counter48K[7] I2=$true I3=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 O=temporizador.counter48K_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:122.27-122.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 I0=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I1=$true
.attr src "../modules/temporizador.v:122.27-122.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I1=$true
.attr src "../modules/temporizador.v:122.27-122.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] I2=$true I3=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI O=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:122.27-122.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_I3 O=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O Q=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_I3 R=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[1] I2=$true I3=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI O=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:122.27-122.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[2] O=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O Q=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[2] R=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=temporizador.counter48K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q I1=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_I3 I2=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[2] I3=temporizador.rst_out_reg O=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010000000
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter48K_SB_DFFSR_Q_2_D Q=temporizador.counter48K[3] R=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=temporizador.counter48K[3] I2=$true I3=temporizador.counter48K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 O=temporizador.counter48K_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:122.27-122.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter48K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 CO=temporizador.counter48K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=temporizador.counter48K[3] I1=$true
.attr src "../modules/temporizador.v:122.27-122.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter48K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CI_CO CO=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=temporizador.counter48K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I1=$true
.attr src "../modules/temporizador.v:122.27-122.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=temporizador.counter48K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1] I2=$true I3=temporizador.counter48K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CI_CO O=temporizador.counter48K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:122.27-122.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter48K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q O=temporizador.counter48K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter48K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O Q=temporizador.counter48K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q R=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_CARRY CI=temporizador.counter48K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 CO=temporizador.counter48K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 I0=temporizador.counter48K[2] I1=$true
.attr src "../modules/temporizador.v:122.27-122.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter48K_SB_DFFSR_Q_3_D Q=temporizador.counter48K[2] R=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=temporizador.counter48K[2] I2=$true I3=temporizador.counter48K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 O=temporizador.counter48K_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:122.27-122.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter48K[0] CO=temporizador.counter48K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 I0=temporizador.counter48K[1] I1=$true
.attr src "../modules/temporizador.v:122.27-122.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter48K_SB_DFFSR_Q_4_D Q=temporizador.counter48K[1] R=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=temporizador.counter48K[1] I2=$true I3=temporizador.counter48K[0] O=temporizador.counter48K_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:122.27-122.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter48K_SB_DFFSR_Q_5_D Q=temporizador.counter48K[0] R=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter48K[0] O=temporizador.counter48K_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=temporizador.counter48K[8] I2=$true I3=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=temporizador.counter48K_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:122.27-122.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3 CO=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=temporizador.counter48K[8] I1=$true
.attr src "../modules/temporizador.v:122.27-122.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0[0] I1=$false I2=$true I3=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO O=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:122.27-122.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=temporizador.counter48K[2] I1=temporizador.counter48K[1] I2=temporizador.counter48K[0] I3=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0[0] O=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O[0] I2=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O[1] I3=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O[2] O=reset_btn_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_LUT4 I0=$false I1=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O[0] I2=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O[1] I3=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O[2] O=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFESR C=pll.clock_out D=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_DFFESR_Q_D E=temporizador.counter8K_SB_DFFESR_Q_E Q=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1] R=reset_btn_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1] O=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=temporizador.counter48K[8] I2=temporizador.counter48K[7] I3=temporizador.counter48K[3] O=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O Q=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0[0] R=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_CARRY CI=temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 CO=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3 I0=temporizador.counter48K[7] I1=$true
.attr src "../modules/temporizador.v:122.27-122.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=pll.clock_out D=temporizador.counter8K_SB_DFFESR_Q_D E=temporizador.counter8K_SB_DFFESR_Q_E Q=temporizador.counter8K[1] R=temporizador.counter8K_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=temporizador.counter8K[1] I2=$true I3=temporizador.counter8K_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=temporizador.counter8K_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:117.30-117.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter8K_SB_DFFESR_Q_D_SB_LUT4_O_I3 CO=temporizador.counter8K_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO I0=temporizador.counter8K[1] I1=$true
.attr src "../modules/temporizador.v:117.30-117.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=temporizador.counter8K_SB_DFFESR_Q_R_SB_LUT4_O_I2[0] I1=$false I2=$true I3=temporizador.counter8K_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO O=temporizador.counter8K_SB_DFFESR_Q_R_SB_DFFESR_R_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:117.30-117.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter8K_SB_DFFESR_Q_R_SB_LUT4_O_I1[0] O=temporizador.counter8K_SB_DFFESR_Q_D_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=reset_btn_SB_LUT4_I2_O[1] I3=reset_btn_SB_LUT4_I2_O_SB_LUT4_O_I3[2] O=temporizador.counter8K_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_DFFESR C=pll.clock_out D=temporizador.counter8K_SB_DFFESR_Q_R_SB_DFFESR_R_D E=temporizador.counter8K_SB_DFFESR_Q_E Q=temporizador.counter8K_SB_DFFESR_Q_R_SB_LUT4_O_I2[0] R=temporizador.counter8K_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=pll.clock_out D=temporizador.counter8K_SB_DFFESR_Q_D_SB_LUT4_O_I3 E=temporizador.counter8K_SB_DFFESR_Q_E Q=temporizador.counter8K_SB_DFFESR_Q_R_SB_LUT4_O_I1[0] R=temporizador.counter8K_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=temporizador.counter8K[1] I1=temporizador.counter8K_SB_DFFESR_Q_R_SB_LUT4_O_I1[0] I2=temporizador.counter8K_SB_DFFESR_Q_R_SB_LUT4_O_I2[0] I3=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3] O=temporizador.counter8K_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000011111111
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_D Q=temporizador.counter[25] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_1_D Q=temporizador.counter[24] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_10_D Q=temporizador.counter[15] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[15] I3=temporizador.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[14]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_11_D Q=temporizador.counter[14] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[14] I3=temporizador.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[13]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_12_D Q=temporizador.counter[13] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[13] I3=temporizador.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[12]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_13_D Q=temporizador.counter[12] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[12] I3=temporizador.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[11]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_14_D Q=temporizador.counter[11] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[11] I3=temporizador.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[10]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_15_D Q=temporizador.counter[10] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[10] I3=temporizador.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[9]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_16_D Q=temporizador.counter[9] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[9] I3=temporizador.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[8]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_17_D Q=temporizador.counter[8] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[8] I3=temporizador.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[7]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_18_D Q=temporizador.counter[7] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[7] I3=temporizador.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[6]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_19_D Q=temporizador.counter[6] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[6] I3=temporizador.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[5]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[24] I3=temporizador.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[23]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_2_D Q=temporizador.counter[23] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_20_D Q=temporizador.counter[5] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[5] I3=temporizador.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[4]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_21_D Q=temporizador.counter[4] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[4] I3=temporizador.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[3]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_22_D Q=temporizador.counter[3] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[3] I3=temporizador.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[2]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_23_D Q=temporizador.counter[2] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[2] I3=temporizador.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter[0] CO=temporizador.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[1]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_24_D Q=temporizador.counter[1] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[1] I3=temporizador.counter[0] O=temporizador.counter_SB_DFFSR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_25_D Q=temporizador.counter[0] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_25_D CO=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO I0=$false I1=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO CO=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$true I1=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$true I1=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$true I1=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO I0=$false I1=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[12] O=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[11] O=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[10] O=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[9] O=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[8] O=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[7] O=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[6] O=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[5] O=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[4] O=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[3] O=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[2] O=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[1] O=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[0] O=temporizador.counter_SB_DFFSR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[23] I3=temporizador.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[22]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_3_D Q=temporizador.counter[22] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[22] I3=temporizador.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[21]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_4_D Q=temporizador.counter[21] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[21] I3=temporizador.counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[20]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_5_D Q=temporizador.counter[20] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[20] I3=temporizador.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[19]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_6_D Q=temporizador.counter[19] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[19] I3=temporizador.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[18]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_7_D Q=temporizador.counter[18] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[18] I3=temporizador.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[17]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_8_D Q=temporizador.counter[17] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[17] I3=temporizador.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[16]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=pll.clock_out D=temporizador.counter_SB_DFFSR_Q_9_D Q=temporizador.counter[16] R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[16] I3=temporizador.counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[15]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.counter[25] I3=temporizador.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=temporizador.counter_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 CO=temporizador.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3 I0=$false I1=temporizador.counter[24]
.attr src "../modules/temporizador.v:50.20-50.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=pll.clock_out D=temporizador.latido_SB_DFF_Q_D Q=temporizador.latido
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.medio_sg_reg I3=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3 O=temporizador.latido_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_CARRY CI=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3 I0=$false I1=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=$true I1=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$true I1=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=temporizador.counter_SB_DFFSR_Q_25_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO CO=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=$false I1=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr src "../modules/temporizador.v:82.47-82.72|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[13] O=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[14] O=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[15] O=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[16] O=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[17] O=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[18] O=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[19] O=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[20] O=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[21] O=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[22] O=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[23] O=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[24] O=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.counter[25] O=temporizador.latido_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=pll.clock_out D=temporizador.medio_sg_reg_SB_DFFESR_Q_D E=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O[1] Q=temporizador.medio_sg_reg R=temporizador.medio_sg_reg_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.medio_sg_reg O=temporizador.medio_sg_reg_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=reset_btn_SB_LUT4_I2_O[1] I3=temporizador.medio_sg_reg_SB_DFFESR_Q_R[1] O=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O[0] I3=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O[1] O=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I0[0] I1=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I0[1] I2=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I0[2] I3=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2[1] O=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=temporizador.counter[19] I1=temporizador.counter[16] I2=temporizador.counter[15] I3=temporizador.counter[14] O=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=temporizador.counter[25] I1=temporizador.counter[24] I2=temporizador.counter[23] I3=temporizador.counter[22] O=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2[0] I3=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2[1] O=temporizador.medio_sg_reg_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=temporizador.counter[1] I1=temporizador.counter[0] I2=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[2] I3=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[3] O=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=temporizador.counter[5] I1=temporizador.counter[4] I2=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] I3=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] O=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=temporizador.counter[14] I1=temporizador.counter[10] I2=temporizador.counter[9] I3=temporizador.counter[8] O=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=temporizador.counter[25] I1=temporizador.counter[24] I2=temporizador.counter[23] I3=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3] O=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=temporizador.counter[22] I1=temporizador.counter[19] I2=temporizador.counter[16] I3=temporizador.counter[15] O=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=temporizador.counter[7] I1=temporizador.counter[6] I2=temporizador.counter[3] I3=temporizador.counter[2] O=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=temporizador.counter[21] I1=temporizador.counter[20] I2=temporizador.counter[18] I3=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3] O=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=temporizador.counter[17] I1=temporizador.counter[13] I2=temporizador.counter[12] I3=temporizador.counter[11] O=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFESR C=pll.clock_out D=$true E=temporizador.rst_out_reg_SB_DFFESR_Q_E Q=temporizador.rst_out_reg R=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=reset_btn_SB_LUT4_I2_O[1] I3=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O[0] O=temporizador.rst_out_reg_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=temporizador.counter[4] I2=temporizador.rst_out_reg I3=temporizador.rst_out_reg_SB_LUT4_I2_I3[2] O=temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=temporizador.counter[10] I1=temporizador.counter[9] I2=temporizador.counter[8] I3=temporizador.counter[5] O=temporizador.rst_out_reg_SB_LUT4_I2_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000000000
.gate SB_DFFESR C=pll.clock_out D=temporizador.samp_rates_SB_DFFESR_Q_D E=temporizador.samp_rates_SB_DFFESR_Q_E Q=temporizador.samp_rates[5] R=temporizador.samp_rates_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=pll.clock_out D=temporizador.samp_rates_SB_DFFESR_Q_1_D E=temporizador.samp_rates_SB_DFFESR_Q_1_E Q=temporizador.samp_rates[6] R=temporizador.samp_rates_SB_DFFESR_Q_1_R[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.samp_rates[6] O=temporizador.samp_rates_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=reset_btn_SB_LUT4_I2_O[1] I3=temporizador.samp_rates_SB_DFFESR_Q_1_R[2] O=temporizador.samp_rates_SB_DFFESR_Q_1_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_DFFESR C=pll.clock_out D=temporizador.samp_rates_SB_DFFESR_Q_2_D E=temporizador.counter8K_SB_DFFESR_Q_E Q=temporizador.samp_rates[7] R=reset_btn_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.samp_rates[7] O=temporizador.samp_rates_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.samp_rates[5] O=temporizador.samp_rates_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=reset_btn_SB_LUT4_I2_O[1] I3=temporizador.samp_rates_SB_DFFESR_Q_R[1] O=temporizador.samp_rates_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=$false I1=temporizador.counter32K[0] I2=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[1] I3=temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[2] O=temporizador.samp_rates_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111111111
.gate SB_DFF C=pll.clock_out D=temporizador.samp_rates_SB_DFF_Q_D Q=temporizador.samp_rates[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=pll.clock_out D=temporizador.samp_rates_SB_DFF_Q_1_D Q=temporizador.samp_rates[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=temporizador.samp_rates[3] I1=temporizador.samp_rates_SB_DFF_Q_1_D_SB_LUT4_O_I1[1] I2=reset_btn_SB_LUT4_I2_O[1] I3=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2] O=temporizador.samp_rates_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100011000001010
.gate SB_DFFESR C=pll.clock_out D=temporizador.samp_rates_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_DFFESR_Q_D E=temporizador.samp_rates_SB_DFFESR_Q_1_E Q=temporizador.samp_rates_SB_DFF_Q_1_D_SB_LUT4_O_I1[1] R=temporizador.samp_rates_SB_DFFESR_Q_1_R[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.samp_rates_SB_DFF_Q_1_D_SB_LUT4_O_I1[1] O=temporizador.samp_rates_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=pll.clock_out D=temporizador.samp_rates_SB_DFF_Q_2_D Q=temporizador.samp_rates[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=temporizador.samp_rates[2] I2=reset_btn_SB_LUT4_I2_O[1] I3=reset_btn_SB_LUT4_I2_O[2] O=temporizador.samp_rates_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001100
.gate SB_DFF C=pll.clock_out D=temporizador.samp_rates_SB_DFF_Q_3_D Q=temporizador.samp_rates[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=temporizador.samp_rates[1] I2=reset_btn_SB_LUT4_I2_O[1] I3=temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3[2] O=temporizador.samp_rates_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001100
.gate SB_LUT4 I0=$false I1=temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_DFFESR_Q_R_SB_DFFESR_R_Q[0] I3=temporizador.samp_rates_SB_DFFESR_Q_1_R[2] O=temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000000
.gate SB_DFFESR C=pll.clock_out D=temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_DFFESR_Q_D E=temporizador.samp_rates_SB_DFFESR_Q_1_E Q=temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] R=temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=pll.clock_out D=temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_DFFESR_Q_R_SB_DFFESR_R_D E=temporizador.samp_rates_SB_DFFESR_Q_1_E Q=temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_DFFESR_Q_R_SB_DFFESR_R_Q[0] R=temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_DFFESR_Q_R_SB_DFFESR_R_Q[0] O=temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_DFFESR_Q_R_SB_DFFESR_R_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I2=temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_DFFESR_Q_R_SB_DFFESR_R_Q[0] I3=temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2] O=temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=$false I1=$false I2=temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] I3=temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_DFFESR_Q_R_SB_DFFESR_R_Q[0] O=temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_DFF C=pll.clock_out D=temporizador.samp_rates_SB_DFF_Q_4_D Q=temporizador.samp_rates[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../modules/temporizador.v:48.5-164.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=temporizador.samp_rates[0] I2=reset_btn_SB_LUT4_I2_O[1] I3=temporizador.samp_rates_SB_DFF_Q_4_D_SB_LUT4_O_I3[2] O=temporizador.samp_rates_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001100
.gate SB_LUT4 I0=temporizador.counter8K[1] I1=temporizador.counter8K_SB_DFFESR_Q_R_SB_LUT4_O_I1[0] I2=temporizador.counter8K_SB_DFFESR_Q_R_SB_LUT4_O_I2[0] I3=reset_btn_SB_LUT4_I2_O_SB_LUT4_O_I3[2] O=temporizador.samp_rates_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001000000
.gate SB_LUT4 I0=temporizador.samp_rates[4] I1=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1] I2=reset_btn_SB_LUT4_I2_O[1] I3=temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3] O=temporizador.samp_rates_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100011000001010
.gate SB_DFF C=hwclk D=pin_L23B Q=tiempo_ant
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=tiempo_ant I1=pin_L23B I2=tiempo_ant_SB_LUT4_I0_I2[0] I3=tiempo_ant_SB_LUT4_I0_I3[2] O=tiempo_ant_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=tx_st_reg_SB_LUT4_I2_O[2] I2=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_I2[2] I3=tiempo_ant_SB_LUT4_I0_I2[1] O=dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=tiempo_ant_SB_LUT4_I0_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1] O=tiempo_ant_SB_LUT4_I0_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=tx_st_reg_SB_LUT4_I2_O[2] I2=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_I2[2] I3=tiempo_ant_SB_LUT4_I0_I3[2] O=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=tx_st_reg_SB_LUT4_I2_1_O[0] I3=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_I2[2] O=dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2] O=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O[0] I2=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O[1] I3=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O[2] O=tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=tx_st_reg_SB_LUT4_I2_O[2] I3=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1] O=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3[0] I2=dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3[1] I3=dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3[2] O=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100001100
.gate SB_LUT4 I0=$false I1=$false I2=tx_st_reg_SB_LUT4_I2_1_O[0] I3=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1] O=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=dato_tx_reg[2] I1=reset_sw_SB_LUT4_I2_O[0] I2=dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I2[2] I3=dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I2[3] O=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$false I1=tx_st_reg_SB_LUT4_I2_1_O[0] I2=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_I2[2] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1] O=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0] I2=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_I2[2] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_LUT4 I0=$false I1=$false I2=reset_sw_SB_LUT4_I2_O[3] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3] O=tiempo_ant_SB_LUT4_I0_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFESR C=hwclk D=tiempo_sel_SB_DFFESR_Q_D E=tiempo_sel_SB_DFFESR_Q_E Q=tiempo_sel[2] R=reset_sw_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=tiempo_sel_SB_DFFESR_Q_1_D E=tiempo_sel_SB_DFFESR_Q_E Q=tiempo_sel[1] R=reset_sw_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=estado[0] I2=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1] I3=tiempo_sel_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2] O=tiempo_sel_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=$false I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[1] I3=tiempo_sel_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=tiempo_sel_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2] O=tiempo_sel_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100001111
.gate SB_DFFESR C=hwclk D=tiempo_sel_SB_DFFESR_Q_2_D E=tiempo_sel_SB_DFFESR_Q_E Q=tiempo_sel[0] R=reset_sw_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=estado[0] I2=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1] I3=tiempo_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2] O=tiempo_sel_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1] I1=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[1] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[3] O=tiempo_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=estado[0] I2=reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1] I3=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[3] O=tiempo_sel_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=reset_sw_SB_LUT4_I2_1_O[0] I1=reset_sw_SB_LUT4_I2_1_O[1] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[1] I3=reset_sw_SB_LUT4_I2_1_O[3] O=tiempo_sel_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101011101110111
.gate SB_DFF C=hwclk D=tx_rq_SB_DFF_Q_D Q=tx_rq
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=tx_rq_SB_DFF_Q_D_SB_LUT4_O_I1[1] I2=tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2[1] I3=tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2[2] O=tx_rq_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111110000
.gate SB_LUT4 I0=$false I1=reset_sw_SB_LUT4_I2_O[0] I2=pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1] I3=estado_SB_DFFSR_Q_D_SB_LUT4_O_I1[2] O=tx_rq_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=tx_st_reg_SB_LUT4_I2_O[2] I3=tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=tx_rq_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=tx_st_reg_SB_LUT4_I2_1_O[0] I3=tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] O=tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0] I2=tiempo_ant_SB_LUT4_I0_I2[0] I3=reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1] O=tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=tx_rq I3=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1] O=dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=hwclk D=ftdi.tx_st Q=tx_st_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top/serializer-v2.v:150.5-556.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=tx_st_reg I3=tx_rq O=tx_st_reg_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=tx_st_reg I3=tx_rq O=tx_st_reg_SB_LUT4_I2_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.names $false temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0[1]
1 1
.names $true temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0[2]
1 1
.names temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0[3]
1 1
.names reset_sw_SB_LUT4_I2_O[0] ftdi.rx_st_reg_SB_LUT4_I3_O[0]
1 1
.names ftdi.rx_rq_SB_DFFESR_Q_D[1] ftdi.rx_st_reg_SB_LUT4_I3_O[1]
1 1
.names ftdi.estado_ftdi_rx[1] ftdi.txe_245_reg_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
1 1
.names ftdi.estado_ftdi_rx[0] ftdi.txe_245_reg_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
1 1
.names reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
1 1
.names reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
1 1
.names ftdi.rx_rq_SB_DFFESR_Q_D[1] ftdi.estado_ftdi_rx_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names reset_sw_SB_LUT4_I2_O[0] reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
1 1
.names reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1] reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
1 1
.names samp_rate[15] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_I2[0]
1 1
.names samp_rate[14] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_I2[1]
1 1
.names dato_tx_reg[6] dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names reset_sw_SB_LUT4_I2_O[0] dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3] dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names ftdi.estado_ftdi_rx_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1] ftdi.wr_245_SB_DFFESS_Q_D[1]
1 1
.names temporizador.counter32K[1] temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
1 1
.names temporizador.rst_out_reg temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_I0[2] reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names rx_st pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
1 1
.names rx_rq_reg pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
1 1
.names temporizador.counter32K[0] temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
1 1
.names tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2[1] dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3[0] dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
1 1
.names reset_btn_SB_LUT4_I2_O[1] temporizador.samp_rates_SB_DFFESR_Q_R[0]
1 1
.names temporizador.counter[25] temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
1 1
.names temporizador.counter[24] temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
1 1
.names temporizador.counter[23] temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
1 1
.names WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFF_D_Q[2] reset_sw_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
1 1
.names led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] reset_sw_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
1 1
.names WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO reset_sw_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
1 1
.names dac_st_reg_SB_LUT4_I2_O[1] tx_rq_SB_DFF_Q_D_SB_LUT4_O_I1[2]
1 1
.names samp_rate[7] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_I0[0]
1 1
.names samp_rate[6] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_I0[1]
1 1
.names temporizador.counter[5] temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
1 1
.names temporizador.counter[4] temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
1 1
.names reset_sw_SB_LUT4_I2_O[0] estado_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1] estado_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
1 1
.names temporizador.counter[21] temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names temporizador.counter[20] temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names temporizador.counter[18] temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
1 1
.names tiempo_sel[0] pin_L23B_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
1 1
.names reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
1 1
.names samp_rate_SB_DFFE_Q_9_E_SB_LUT4_O_I3[2] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2] reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
1 1
.names tx_st_reg_SB_LUT4_I2_O[2] tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_I2[0]
1 1
.names reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0] tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_I2[1]
1 1
.names reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1] tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_I2[3]
1 1
.names temporizador.counter[1] temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names temporizador.counter[0] temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names $false temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[0]
1 1
.names $true temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
1 1
.names temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[3]
1 1
.names tiempo_sel[2] pin_L23B_SB_LUT4_O_I1[0]
1 1
.names dato_rx_reg[1] reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names dato_rx_reg[0] reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3] reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names $false temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[0]
1 1
.names $true temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
1 1
.names temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[3]
1 1
.names temporizador.counter48K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFSR_D_Q temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[0]
1 1
.names temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_I3 temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[1]
1 1
.names temporizador.rst_out_reg temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
1 1
.names reset_btn_SB_LUT4_I2_O[1] temporizador.medio_sg_reg_SB_DFFESR_Q_R[0]
1 1
.names dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0] dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1] dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2] dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names dac_st_reg_SB_LUT4_I2_O[0] reset_sw_SB_DFF_Q_D_SB_LUT4_O_I2[1]
1 1
.names led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[1] reset_sw_SB_DFF_Q_D_SB_LUT4_O_I2[2]
1 1
.names temporizador.counter[4] temporizador.rst_out_reg_SB_LUT4_I2_I3[0]
1 1
.names temporizador.rst_out_reg temporizador.rst_out_reg_SB_LUT4_I2_I3[1]
1 1
.names dato_tx_reg[2] dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I2[0]
1 1
.names reset_sw_SB_LUT4_I2_O[0] dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I2[1]
1 1
.names estado[0] reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I3[0]
1 1
.names $false temporizador.counter8K_SB_DFFESR_Q_R_SB_LUT4_O_I2[1]
1 1
.names $true temporizador.counter8K_SB_DFFESR_Q_R_SB_LUT4_O_I2[2]
1 1
.names temporizador.counter8K_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO temporizador.counter8K_SB_DFFESR_Q_R_SB_LUT4_O_I2[3]
1 1
.names tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2[1] tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
1 1
.names $false temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names $true temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
1 1
.names temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names tx_st_reg_SB_LUT4_I2_O[2] tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_O_I2[1] temporizador.medio_sg_reg_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
1 1
.names $false temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[0]
1 1
.names $true temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
1 1
.names temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[3]
1 1
.names dato_rx_reg[3] reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
1 1
.names dato_rx_reg[2] reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
1 1
.names dato_rx_reg[0] reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
1 1
.names dato_tx_reg[3] dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
1 1
.names reset_sw_SB_LUT4_I2_O[0] dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
1 1
.names dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1] dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
1 1
.names dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3[0] dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
1 1
.names tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0] dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
1 1
.names reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3] dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
1 1
.names $false WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[0]
1 1
.names $true WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
1 1
.names WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[3]
1 1
.names dato_rx_reg[5] reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names dato_rx_reg[4] reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names dato_rx_reg[1] reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
1 1
.names dato_tx_reg[4] dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names reset_sw_SB_LUT4_I2_O[0] dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1] dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
1 1
.names $false temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[0]
1 1
.names $true temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
1 1
.names temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[3]
1 1
.names dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3[0] dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
1 1
.names tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0] dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
1 1
.names reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3] dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1] dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2[1] dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
1 1
.names tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3] dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
1 1
.names dac_spi.reset_reg dac_spi.dac_st_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
1 1
.names dac_spi.dac_rq_reg_SB_LUT4_I3_O[3] dac_spi.dac_st_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
1 1
.names reset_btn_SB_LUT4_I2_O_SB_LUT4_O_I1[1] reset_btn_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
1 1
.names temporizador.counter16K[0] reset_btn_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
1 1
.names dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2] dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names rx_st_SB_LUT4_I2_O[2] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
1 1
.names dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I2[3] dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
1 1
.names dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1] dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
1 1
.names gracia_SB_DFF_Q_D_SB_LUT4_O_I0[1] medio_sg_ant_SB_LUT4_I1_O[0]
1 1
.names gracia[0] medio_sg_ant_SB_LUT4_I1_O[1]
1 1
.names reset_sw_SB_LUT4_I2_O[0] dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0] reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1] reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
1 1
.names dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I2[3] dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I1[1]
1 1
.names dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1] dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I1[2]
1 1
.names $false temporizador.counter44K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[0]
1 1
.names $true temporizador.counter44K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
1 1
.names temporizador.counter44K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI temporizador.counter44K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[3]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[1] reset_sw_SB_LUT4_I2_1_O[2]
1 1
.names temporizador.samp_rates[2] reset_btn_SB_LUT4_I2_O[0]
1 1
.names estado[1] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[0]
1 1
.names estado[0] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
1 1
.names tx_st_reg_SB_LUT4_I2_O[2] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
1 1
.names dac_st_reg_SB_LUT4_I2_O[1] dac_rq_SB_DFFESS_Q_S[0]
1 1
.names estado_SB_DFFSR_Q_D_SB_LUT4_O_I1[2] reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
1 1
.names $false temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[0]
1 1
.names $true temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
1 1
.names temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[3]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[0] tiempo_sel_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O[1] tiempo_sel_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] WatchDog_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
1 1
.names estado[0] tiempo_sel_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
1 1
.names reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1] tiempo_sel_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
1 1
.names medio_sg_ant led0_SB_LUT4_O_I3[0]
1 1
.names temporizador.medio_sg_reg led0_SB_LUT4_O_I3[1]
1 1
.names estado[1] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
1 1
.names estado[0] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
1 1
.names tx_st_reg_SB_LUT4_I2_O[2] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
1 1
.names $false temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[0]
1 1
.names $true temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
1 1
.names temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI temporizador.counter32K_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[3]
1 1
.names estado[0] tiempo_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1] tiempo_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names $false temporizador.counter48K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[0]
1 1
.names $true temporizador.counter48K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
1 1
.names temporizador.counter48K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CI_CO temporizador.counter48K_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[3]
1 1
.names tx_rq_SB_DFF_Q_D_SB_LUT4_O_I1[1] estado_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O[1] estado_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names dac_st_reg_SB_LUT4_I2_O[1] estado_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[2]
1 1
.names reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2] samp_rate_SB_DFFE_Q_9_E_SB_LUT4_O_I3[0]
1 1
.names temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] temporizador.samp_rates_SB_DFFESR_Q_1_R[0]
1 1
.names temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_DFFESR_Q_R_SB_DFFESR_R_Q[0] temporizador.samp_rates_SB_DFFESR_Q_1_R[1]
1 1
.names $false WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[0]
1 1
.names $true WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
1 1
.names WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1[3]
1 1
.names estado[1] tx_st_reg_SB_LUT4_I2_O[0]
1 1
.names estado[0] tx_st_reg_SB_LUT4_I2_O[1]
1 1
.names rx_st_SB_LUT4_I2_O[3] tx_st_reg_SB_LUT4_I2_O[3]
1 1
.names estado_SB_DFFSR_Q_D_SB_LUT4_O_I1[2] estado_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
1 1
.names dac_st_reg_SB_LUT4_I2_O[1] estado_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
1 1
.names led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] WatchDog_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
1 1
.names temporizador.samp_rates[1] temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
1 1
.names reset_btn_SB_LUT4_I2_O[1] temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3[1]
1 1
.names tx_st_reg_SB_LUT4_I2_O[2] reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0] reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
1 1
.names estado[1] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O[0] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
1 1
.names led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] WatchDog_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
1 1
.names WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFF_D_Q[1] WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O[0]
1 1
.names reset_sw_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1] WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O[2]
1 1
.names led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O[3]
1 1
.names rx_st_SB_LUT4_I2_O[2] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
1 1
.names temporizador.samp_rates[4] temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
1 1
.names reset_btn_SB_LUT4_I2_O[1] temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
1 1
.names estado[1] pin_L4B_SB_LUT4_O_I3[0]
1 1
.names estado[0] pin_L4B_SB_LUT4_O_I3[1]
1 1
.names led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1[2]
1 1
.names $false temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0[1]
1 1
.names $true temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0[2]
1 1
.names temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO temporizador.counter48K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0[3]
1 1
.names WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q[3] WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names reset_sw_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1] WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
1 1
.names ftdi.txe_245_reg_SB_LUT4_I2_O[2] ftdi.tx_st_SB_DFFESR_Q_E[0]
1 1
.names ftdi.rx_rq_SB_DFFESR_Q_D[0] ftdi.tx_st_SB_DFFESR_Q_E[1]
1 1
.names temporizador.samp_rates[3] temporizador.samp_rates_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
1 1
.names reset_btn_SB_LUT4_I2_O[1] temporizador.samp_rates_SB_DFF_Q_1_D_SB_LUT4_O_I1[2]
1 1
.names temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2] temporizador.samp_rates_SB_DFF_Q_1_D_SB_LUT4_O_I1[3]
1 1
.names WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q[2] WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names reset_sw_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1] WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
1 1
.names temporizador.samp_rates[0] temporizador.samp_rates_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
1 1
.names reset_btn_SB_LUT4_I2_O[1] temporizador.samp_rates_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
1 1
.names reset_sw_SB_LUT4_I2_O[0] ftdi.tx_st_SB_DFFESR_Q_D[0]
1 1
.names WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFF_D_Q[3] WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names reset_sw_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1] WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
1 1
.names estado[1] rx_st_SB_LUT4_I2_O[0]
1 1
.names estado[0] rx_st_SB_LUT4_I2_O[1]
1 1
.names $false WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[0]
1 1
.names $true WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
1 1
.names WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0[3]
1 1
.names temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1] temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
1 1
.names temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_DFFESR_Q_R_SB_DFFESR_R_Q[0] temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
1 1
.names $false temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[0]
1 1
.names $true temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[2]
1 1
.names temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI temporizador.counter48K_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I0[3]
1 1
.names samp_rate_SB_DFFE_Q_9_E_SB_LUT4_O_I3[1] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
1 1
.names reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
1 1
.names WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q[1] WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
1 1
.names reset_sw_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1] WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
1 1
.names led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2] WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
1 1
.names muestra[2] dac_spi.dac_rq_reg_SB_LUT4_I3_O[0]
1 1
.names dac_spi.sample_reg[1] dac_spi.dac_rq_reg_SB_LUT4_I3_O[1]
1 1
.names dac_spi.estado_dac[0] dac_spi.dac_rq_reg_SB_LUT4_I3_O[2]
1 1
.names tx_st_reg_SB_LUT4_I2_O[2] tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_I0[2] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2[0]
1 1
.names reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2[1]
1 1
.names reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2[2]
1 1
.names samp_rate[9] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
1 1
.names samp_rate[8] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I2[2] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
1 1
.names estado[0] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
1 1
.names tx_rq dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names tx_st_reg_SB_LUT4_I2_O[2] tiempo_ant_SB_LUT4_I0_I3[0]
1 1
.names tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_I2[2] tiempo_ant_SB_LUT4_I0_I3[1]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3] reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2[0]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3] reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
1 1
.names reset_sw_SB_LUT4_I2_O[0] dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0] dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1] dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
1 1
.names estado[1] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names estado[0] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names $false temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0]
1 1
.names $true temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]
1 1
.names temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3]
1 1
.names WatchDog[1] led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
1 1
.names dac_st_reg_SB_LUT4_I2_O[1] led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
1 1
.names samp_rate[3] reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
1 1
.names samp_rate[2] reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
1 1
.names reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1] reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
1 1
.names dato_tx_reg[1] dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
1 1
.names reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3] dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
1 1
.names reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0] dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
1 1
.names tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2[1] dato_tx_reg_SB_DFF_Q_6_D_SB_LUT4_O_I2[0]
1 1
.names dato_tx_reg_SB_DFF_Q_1_D_SB_LUT4_O_I3[0] dato_tx_reg_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
1 1
.names reset_sw_SB_LUT4_I2_O[0] led0_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
1 1
.names samp_rate[9] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
1 1
.names samp_rate[8] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_I2[2] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
1 1
.names $false temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0[1]
1 1
.names $true temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0[2]
1 1
.names temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO temporizador.counter32K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0[3]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1] dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names samp_rate_SB_DFFE_Q_9_E_SB_LUT4_O_I3[2] dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[0] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
1 1
.names reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
1 1
.names dato_tx_reg_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0] dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names tx_rq_SB_DFF_Q_D_SB_LUT4_O_I1[1] tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2[0]
1 1
.names reset_sw_SB_LUT4_I2_O[0] dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1] dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names dato_tx_reg[0] dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
1 1
.names reset_sw_SB_LUT4_I2_O[0] dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
1 1
.names dato_tx_reg_SB_DFF_Q_D_SB_LUT4_O_I2[3] dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
1 1
.names reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1] reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
1 1
.names reset_sw_SB_LUT4_I2_O[1] reset_sw_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
1 1
.names reset_sw_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
1 1
.names tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0] dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2[0]
1 1
.names tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2[1] dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
1 1
.names tiempo_ant_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3] dato_tx_reg_SB_DFF_Q_7_D_SB_LUT4_O_I2[3]
1 1
.names samp_rate[13] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
1 1
.names samp_rate[12] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
1 1
.names WatchDog[0] WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFF_D_Q[0]
1 1
.names $false WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[0]
1 1
.names $true WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
1 1
.names WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[3]
1 1
.names reset_sw_SB_LUT4_I2_O[0] dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names reset_sw_SB_LUT4_I2_O[0] ftdi.txe_245_reg_SB_LUT4_I2_O[1]
1 1
.names dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
1 1
.names WatchDog[1] WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFF_D_Q[0]
1 1
.names reset_sw_SB_LUT4_I2_O[0] ftdi.estado_ftdi_tx_SB_DFFESR_Q_E[1]
1 1
.names dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0] dato_tx_reg_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
1 1
.names ftdi.txe_245_reg_SB_LUT4_I2_O[0] ftdi.oe_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
1 1
.names reset_sw_SB_LUT4_I2_O[0] ftdi.oe_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
1 1
.names ftdi.txe_245_reg_SB_LUT4_I2_O[3] ftdi.oe_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
1 1
.names samp_rate[6] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_I0[2] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I0[1] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I3_O[2]
1 1
.names dac_rq dac_st_reg_SB_LUT4_I2_I3[0]
1 1
.names dac_st_reg dac_st_reg_SB_LUT4_I2_I3[1]
1 1
.names samp_rate[15] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
1 1
.names samp_rate[14] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_I2[2] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
1 1
.names temporizador.counter44K_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I0[0] temporizador.counter44K_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_DFFSR_D_Q[0]
1 1
.names rx_st pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
1 1
.names rx_rq_reg pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3[1]
1 1
.names pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O[1] pin_L4B_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
1 1
.names reset_sw_SB_LUT4_I2_O[0] ftdi.rx_st_reg_SB_LUT4_I3_1_O[0]
1 1
.names ftdi.estado_ftdi_tx_SB_DFFESR_Q_E[2] ftdi.rx_st_reg_SB_LUT4_I3_1_O[3]
1 1
.names $false WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[0]
1 1
.names $true WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[2]
1 1
.names WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO WatchDog_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1[3]
1 1
.names tx_rq_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1] tx_st_reg_SB_LUT4_I2_1_O[1]
1 1
.names reset_sw_SB_LUT4_I2_O[0] rx_st_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
1 1
.names temporizador.counter16K[0] reset_btn_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
1 1
.names temporizador.counter11K[0] temporizador.samp_rates_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
1 1
.names gracia[0] gracia_SB_DFF_Q_D_SB_LUT4_O_I0[0]
1 1
.names led0 alarma
1 1
.names hwclk clk
1 1
.names hwclk dac_spi.clock_in
1 1
.names muestra[0] dac_spi.dac_data[0]
1 1
.names muestra[1] dac_spi.dac_data[1]
1 1
.names muestra[2] dac_spi.dac_data[2]
1 1
.names muestra[3] dac_spi.dac_data[3]
1 1
.names muestra[4] dac_spi.dac_data[4]
1 1
.names muestra[5] dac_spi.dac_data[5]
1 1
.names muestra[6] dac_spi.dac_data[6]
1 1
.names muestra[7] dac_spi.dac_data[7]
1 1
.names muestra[8] dac_spi.dac_data[8]
1 1
.names muestra[9] dac_spi.dac_data[9]
1 1
.names muestra[10] dac_spi.dac_data[10]
1 1
.names muestra[11] dac_spi.dac_data[11]
1 1
.names muestra[12] dac_spi.dac_data[12]
1 1
.names muestra[13] dac_spi.dac_data[13]
1 1
.names muestra[14] dac_spi.dac_data[14]
1 1
.names muestra[15] dac_spi.dac_data[15]
1 1
.names dac_rq dac_spi.dac_rq
1 1
.names $false dac_spi.estado_dac[1]
1 1
.names dac_spi_data dac_spi.sample_reg[23]
1 1
.names dac_spi_data dac_spi.sdata
1 1
.names dac_spi.bclk dac_spi_clk
1 1
.names dac_spi.nsync dac_spi_sync
1 1
.names dac_spi.dac_st dac_st
1 1
.names ftdi.rx_data[0] dato_rx[0]
1 1
.names ftdi.rx_data[1] dato_rx[1]
1 1
.names ftdi.rx_data[2] dato_rx[2]
1 1
.names ftdi.rx_data[3] dato_rx[3]
1 1
.names ftdi.rx_data[4] dato_rx[4]
1 1
.names ftdi.rx_data[5] dato_rx[5]
1 1
.names ftdi.rx_data[6] dato_rx[6]
1 1
.names ftdi.rx_data[7] dato_rx[7]
1 1
.names hwclk ftdi.clock_in
1 1
.names io_245[0] ftdi.io_245[0]
1 1
.names io_245[1] ftdi.io_245[1]
1 1
.names io_245[2] ftdi.io_245[2]
1 1
.names io_245[3] ftdi.io_245[3]
1 1
.names io_245[4] ftdi.io_245[4]
1 1
.names io_245[5] ftdi.io_245[5]
1 1
.names io_245[6] ftdi.io_245[6]
1 1
.names io_245[7] ftdi.io_245[7]
1 1
.names rx_st ftdi.rx_st
1 1
.names rxf_245 ftdi.rxf_245_in
1 1
.names dato_tx_reg[0] ftdi.tx_data[0]
1 1
.names dato_tx_reg[1] ftdi.tx_data[1]
1 1
.names dato_tx_reg[2] ftdi.tx_data[2]
1 1
.names dato_tx_reg[3] ftdi.tx_data[3]
1 1
.names dato_tx_reg[4] ftdi.tx_data[4]
1 1
.names dato_tx_reg[5] ftdi.tx_data[5]
1 1
.names dato_tx_reg[6] ftdi.tx_data[6]
1 1
.names dato_tx_reg[7] ftdi.tx_data[7]
1 1
.names tx_rq ftdi.tx_rq
1 1
.names txe_245 ftdi.txe_245
1 1
.names temporizador.latido led1
1 1
.names temporizador.medio_sg_reg medio_sg
1 1
.names hwclk pll.clock_in
1 1
.names pll.clock_out pllclk
1 1
.names temporizador.rst_out_reg reset_hw
1 1
.names ftdi.rx_245_out rx_245
1 1
.names ftdi.rx_rq rx_rq
1 1
.names rxf_245 rxf_245_reg
1 1
.names pll.clock_out temporizador.clock_in
1 1
.names temporizador.medio_sg_reg temporizador.medio_sg
1 1
.names reset_btn temporizador.reset_btn
1 1
.names temporizador.rst_out_reg temporizador.rst_out
1 1
.names pin_L23B tiempo
1 1
.names temporizador.samp_rates[0] tiempos[0]
1 1
.names temporizador.samp_rates[1] tiempos[1]
1 1
.names temporizador.samp_rates[2] tiempos[2]
1 1
.names temporizador.samp_rates[3] tiempos[3]
1 1
.names temporizador.samp_rates[4] tiempos[4]
1 1
.names temporizador.samp_rates[5] tiempos[5]
1 1
.names temporizador.samp_rates[6] tiempos[6]
1 1
.names temporizador.samp_rates[7] tiempos[7]
1 1
.names ftdi.tx_st tx_st
1 1
.names ftdi.wr_245 wr_245
1 1
.end
