TimeQuest Timing Analyzer report for sobel
Wed Dec 21 15:59:01 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Propagation Delay
 24. Minimum Propagation Delay
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Propagation Delay
 44. Minimum Propagation Delay
 45. Slow 1200mV 0C Model Metastability Report
 46. Fast 1200mV 0C Model Setup Summary
 47. Fast 1200mV 0C Model Hold Summary
 48. Fast 1200mV 0C Model Recovery Summary
 49. Fast 1200mV 0C Model Removal Summary
 50. Fast 1200mV 0C Model Minimum Pulse Width Summary
 51. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 52. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Fast 1200mV 0C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Propagation Delay
 71. Minimum Propagation Delay
 72. Board Trace Model Assignments
 73. Input Transition Times
 74. Signal Integrity Metrics (Slow 1200mv 0c Model)
 75. Signal Integrity Metrics (Slow 1200mv 85c Model)
 76. Signal Integrity Metrics (Fast 1200mv 0c Model)
 77. Setup Transfers
 78. Hold Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths
 82. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; sobel                                               ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 111.111 ; 9.0 MHz   ; 0.000 ; 55.555 ; 50.00      ; 50        ; 9           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; sys_clk                                                  ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 120.55 MHz ; 120.55 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 133.82 MHz ; 133.82 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.868 ; -149.679      ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.617 ; -51.362       ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.435 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.721  ; 0.000         ;
; sys_clk                                                  ; 9.934  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 55.256 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                       ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -4.868 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.234      ; 7.373      ;
; -4.841 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.234      ; 7.346      ;
; -4.839 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.234      ; 7.344      ;
; -4.838 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.234      ; 7.343      ;
; -4.779 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.215      ; 7.265      ;
; -4.779 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.234      ; 7.284      ;
; -4.752 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.215      ; 7.238      ;
; -4.750 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.215      ; 7.236      ;
; -4.749 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.215      ; 7.235      ;
; -4.745 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.234      ; 7.250      ;
; -4.690 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.215      ; 7.176      ;
; -4.680 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.226      ; 7.177      ;
; -4.674 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.253      ; 7.198      ;
; -4.656 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.215      ; 7.142      ;
; -4.655 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.215      ; 7.141      ;
; -4.654 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.253      ; 7.178      ;
; -4.653 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.226      ; 7.150      ;
; -4.651 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.226      ; 7.148      ;
; -4.650 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.226      ; 7.147      ;
; -4.631 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.221      ; 7.123      ;
; -4.630 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.245      ; 7.146      ;
; -4.630 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.253      ; 7.154      ;
; -4.628 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.215      ; 7.114      ;
; -4.626 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.215      ; 7.112      ;
; -4.625 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.215      ; 7.111      ;
; -4.615 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.233      ; 7.119      ;
; -4.609 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.231      ; 7.111      ;
; -4.604 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.221      ; 7.096      ;
; -4.603 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.245      ; 7.119      ;
; -4.602 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.226      ; 7.099      ;
; -4.602 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.221      ; 7.094      ;
; -4.601 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.245      ; 7.117      ;
; -4.601 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.221      ; 7.093      ;
; -4.600 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.245      ; 7.116      ;
; -4.591 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.226      ; 7.088      ;
; -4.589 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.244      ; 7.104      ;
; -4.588 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.233      ; 7.092      ;
; -4.586 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.233      ; 7.090      ;
; -4.585 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.234      ; 7.090      ;
; -4.585 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.233      ; 7.089      ;
; -4.584 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.232      ; 7.087      ;
; -4.584 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.222      ; 7.077      ;
; -4.582 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.231      ; 7.084      ;
; -4.582 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.222      ; 7.075      ;
; -4.580 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.231      ; 7.082      ;
; -4.579 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.231      ; 7.081      ;
; -4.578 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.241      ; 7.090      ;
; -4.575 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.226      ; 7.072      ;
; -4.573 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.226      ; 7.070      ;
; -4.572 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.234      ; 7.077      ;
; -4.572 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.226      ; 7.069      ;
; -4.569 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.231      ; 7.071      ;
; -4.566 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.215      ; 7.052      ;
; -4.565 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.234      ; 7.070      ;
; -4.563 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.222      ; 7.056      ;
; -4.562 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.244      ; 7.077      ;
; -4.560 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.244      ; 7.075      ;
; -4.559 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.244      ; 7.074      ;
; -4.557 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.226      ; 7.054      ;
; -4.557 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.232      ; 7.060      ;
; -4.555 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.232      ; 7.058      ;
; -4.554 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.232      ; 7.057      ;
; -4.553 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.222      ; 7.046      ;
; -4.551 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.241      ; 7.063      ;
; -4.549 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.241      ; 7.061      ;
; -4.548 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.241      ; 7.060      ;
; -4.542 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.221      ; 7.034      ;
; -4.542 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.231      ; 7.044      ;
; -4.541 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.245      ; 7.057      ;
; -4.541 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.234      ; 7.046      ;
; -4.540 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.231      ; 7.042      ;
; -4.539 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.231      ; 7.041      ;
; -4.532 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.215      ; 7.018      ;
; -4.526 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.233      ; 7.030      ;
; -4.520 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.231      ; 7.022      ;
; -4.513 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.226      ; 7.010      ;
; -4.508 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.221      ; 7.000      ;
; -4.507 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.245      ; 7.023      ;
; -4.500 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.244      ; 7.015      ;
; -4.495 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.233      ; 6.999      ;
; -4.495 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.203      ; 6.969      ;
; -4.495 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.232      ; 6.998      ;
; -4.493 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.203      ; 6.967      ;
; -4.492 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.233      ; 6.996      ;
; -4.489 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.241      ; 7.001      ;
; -4.486 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.245      ; 7.002      ;
; -4.486 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.231      ; 6.988      ;
; -4.483 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.215      ; 6.969      ;
; -4.480 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.231      ; 6.982      ;
; -4.479 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.226      ; 6.976      ;
; -4.474 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.203      ; 6.948      ;
; -4.468 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.233      ; 6.972      ;
; -4.466 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.244      ; 6.981      ;
; -4.466 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.233      ; 6.970      ;
; -4.466 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.245      ; 6.982      ;
; -4.465 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.233      ; 6.969      ;
; -4.464 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.203      ; 6.938      ;
; -4.461 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.234      ; 6.966      ;
; -4.461 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.232      ; 6.964      ;
; -4.455 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.241      ; 6.967      ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                           ; To Node                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.617  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.279     ; 3.476      ;
; -1.614  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.276     ; 3.476      ;
; -1.605  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.267     ; 3.476      ;
; -1.605  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.267     ; 3.476      ;
; -1.605  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.267     ; 3.476      ;
; -1.605  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.267     ; 3.476      ;
; -1.605  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a9~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a9         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.267     ; 3.476      ;
; -1.605  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.267     ; 3.476      ;
; -1.605  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a22~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a22        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.267     ; 3.476      ;
; -1.605  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.267     ; 3.476      ;
; -1.605  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.267     ; 3.476      ;
; -1.605  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.267     ; 3.476      ;
; -1.605  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a1~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a1         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.267     ; 3.476      ;
; -1.604  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a15~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a15        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.266     ; 3.476      ;
; -1.604  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a31~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a31        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.266     ; 3.476      ;
; -1.604  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.266     ; 3.476      ;
; -1.604  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a30~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a30        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.266     ; 3.476      ;
; -1.604  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.266     ; 3.476      ;
; -1.604  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a29~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a29        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.266     ; 3.476      ;
; -1.604  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.266     ; 3.476      ;
; -1.604  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.266     ; 3.476      ;
; -1.604  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a25~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a25        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.266     ; 3.476      ;
; -1.604  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a23~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a23        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.266     ; 3.476      ;
; -1.604  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.266     ; 3.476      ;
; -1.604  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a21~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a21        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.266     ; 3.476      ;
; -1.604  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a4~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a4         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.266     ; 3.476      ;
; -1.604  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.266     ; 3.476      ;
; -1.604  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.266     ; 3.476      ;
; -1.604  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a18~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a18        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.266     ; 3.476      ;
; -1.604  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.266     ; 3.476      ;
; -1.604  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a0~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a0         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.266     ; 3.476      ;
; -1.604  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a16~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a16        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.266     ; 3.476      ;
; 0.777   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|address_reg_b[0]           ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|out_address_reg_b[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.184     ; 1.262      ;
; 102.816 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.210      ;
; 102.820 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.206      ;
; 102.825 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.201      ;
; 102.825 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.201      ;
; 102.843 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.183      ;
; 102.845 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.181      ;
; 102.846 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.180      ;
; 102.847 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.179      ;
; 102.849 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.177      ;
; 102.850 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.176      ;
; 102.852 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.174      ;
; 102.852 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.174      ;
; 102.854 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.172      ;
; 102.854 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.172      ;
; 102.855 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.171      ;
; 102.855 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.171      ;
; 102.905 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.121      ;
; 102.909 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.117      ;
; 102.914 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.112      ;
; 102.914 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.112      ;
; 102.939 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.087      ;
; 102.943 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.083      ;
; 102.948 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.078      ;
; 102.948 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 8.078      ;
; 103.010 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.067     ; 8.035      ;
; 103.014 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.067     ; 8.031      ;
; 103.019 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.067     ; 8.026      ;
; 103.019 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.067     ; 8.026      ;
; 103.028 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 7.998      ;
; 103.030 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.067     ; 8.015      ;
; 103.034 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.067     ; 8.011      ;
; 103.039 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.067     ; 8.006      ;
; 103.039 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.067     ; 8.006      ;
; 103.054 ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.067     ; 7.991      ;
; 103.055 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 7.971      ;
; 103.057 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 7.969      ;
; 103.058 ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.067     ; 7.987      ;
; 103.058 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 7.968      ;
; 103.063 ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.067     ; 7.982      ;
; 103.063 ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.067     ; 7.982      ;
; 103.101 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.924      ;
; 103.112 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 7.914      ;
; 103.116 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 7.910      ;
; 103.117 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 7.909      ;
; 103.121 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 7.905      ;
; 103.121 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 7.905      ;
; 103.121 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.098     ; 7.893      ;
; 103.125 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.098     ; 7.889      ;
; 103.128 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.897      ;
; 103.130 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.098     ; 7.884      ;
; 103.130 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.098     ; 7.884      ;
; 103.130 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.895      ;
; 103.131 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.894      ;
; 103.151 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.086     ; 7.875      ;
; 103.190 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.835      ;
; 103.222 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.067     ; 7.823      ;
; 103.224 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.801      ;
; 103.242 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.067     ; 7.803      ;
; 103.265 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.098     ; 7.749      ;
; 103.266 ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.067     ; 7.779      ;
; 103.269 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.098     ; 7.745      ;
; 103.269 ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.098     ; 7.745      ;
; 103.273 ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.098     ; 7.741      ;
; 103.274 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.098     ; 7.740      ;
; 103.274 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.098     ; 7.740      ;
; 103.278 ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.098     ; 7.736      ;
; 103.278 ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.098     ; 7.736      ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.435 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.166      ;
; 0.441 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.172      ;
; 0.449 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.180      ;
; 0.451 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.182      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|po_data[15]                                                                                                                                ; sobel_ctrl:sobel_ctrl_inst|po_data[15]                                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full            ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full            ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|po_data[0]                                                                                                                                       ; uart_rx:uart_rx_inst|po_data[0]                                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                       ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[7]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[7]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[0]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[0]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[2]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[2]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[6]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[6]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[1]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[1]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[5]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[5]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                                       ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|work_en                                                                                                                                          ; uart_rx:uart_rx_inst|work_en                                                                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.455 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.186      ;
; 0.462 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.193      ;
; 0.470 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.201      ;
; 0.476 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.207      ;
; 0.482 ; tft_pic:tft_pic_inst|wr_addr[10]                                                                                                                                      ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.504      ; 1.240      ;
; 0.482 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.211      ;
; 0.492 ; uart_rx:uart_rx_inst|rx_reg3                                                                                                                                          ; uart_rx:uart_rx_inst|start_flag                                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; uart_rx:uart_rx_inst|rx_flag                                                                                                                                          ; uart_rx:uart_rx_inst|po_data[0]                                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.785      ;
; 0.502 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.233      ;
; 0.502 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.467      ; 1.223      ;
; 0.503 ; sobel_ctrl:sobel_ctrl_inst|pi_data_reg                                                                                                                                ; sobel_ctrl:sobel_ctrl_inst|c3[0]                                                                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; uart_rx:uart_rx_inst|rx_reg1                                                                                                                                          ; uart_rx:uart_rx_inst|rx_reg2                                                                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.796      ;
; 0.509 ; sobel_ctrl:sobel_ctrl_inst|a2[0]                                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|a1[0]                                                                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sobel_ctrl:sobel_ctrl_inst|com_flag                                                                                                                                   ; sobel_ctrl:sobel_ctrl_inst|po_data[15]                                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.802      ;
; 0.511 ; uart_rx:uart_rx_inst|rx_flag                                                                                                                                          ; uart_rx:uart_rx_inst|po_flag                                                                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.804      ;
; 0.513 ; sobel_ctrl:sobel_ctrl_inst|gxy_flag                                                                                                                                   ; sobel_ctrl:sobel_ctrl_inst|com_flag                                                                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.806      ;
; 0.515 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.244      ;
; 0.518 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.247      ;
; 0.523 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.252      ;
; 0.526 ; tft_pic:tft_pic_inst|wr_addr[2]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.506      ; 1.286      ;
; 0.527 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.256      ;
; 0.528 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[4]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 1.183      ;
; 0.529 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[1]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 1.184      ;
; 0.531 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[5]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 1.186      ;
; 0.531 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[6]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 1.186      ;
; 0.532 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[7]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 1.185      ;
; 0.540 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[2]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.409      ; 1.203      ;
; 0.541 ; tft_pic:tft_pic_inst|wr_addr[0]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.506      ; 1.301      ;
; 0.542 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[1]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 1.195      ;
; 0.544 ; tft_pic:tft_pic_inst|wr_addr[7]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.506      ; 1.304      ;
; 0.545 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[4]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 1.198      ;
; 0.546 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[2]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 1.201      ;
; 0.547 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[3]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 1.200      ;
; 0.549 ; tft_pic:tft_pic_inst|wr_addr[1]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.506      ; 1.309      ;
; 0.549 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[0]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 1.202      ;
; 0.549 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[3]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.409      ; 1.212      ;
; 0.550 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[3]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 1.205      ;
; 0.552 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[12] ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 1.205      ;
; 0.552 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[12] ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 1.207      ;
; 0.554 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[11] ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 1.209      ;
; 0.558 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.467      ; 1.279      ;
; 0.558 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[8]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 1.213      ;
; 0.559 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[11] ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 1.212      ;
; 0.564 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[9]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 1.217      ;
; 0.564 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[0]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.409      ; 1.227      ;
; 0.565 ; tft_pic:tft_pic_inst|wr_addr[12]                                                                                                                                      ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.506      ; 1.325      ;
; 0.565 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[2]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 1.220      ;
; 0.568 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.467      ; 1.289      ;
; 0.568 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[1]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.409      ; 1.231      ;
; 0.573 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[5]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 1.226      ;
; 0.574 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[6]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 1.227      ;
; 0.577 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[8]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 1.230      ;
; 0.578 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[2]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 1.231      ;
; 0.580 ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.585      ; 1.440      ;
; 0.583 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[0]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 1.238      ;
; 0.587 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[0]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 1.242      ;
; 0.594 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[4]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 1.249      ;
; 0.602 ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.587      ; 1.464      ;
; 0.608 ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.589      ; 1.472      ;
; 0.616 ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.606      ; 1.497      ;
; 0.637 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.606      ; 1.518      ;
; 0.650 ; sobel_ctrl:sobel_ctrl_inst|wr_rd_flag                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|wr_en1                                                                                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.943      ;
; 0.652 ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                                                                      ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.606      ; 1.533      ;
; 0.653 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6~portb_address_reg0                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.586      ; 1.514      ;
; 0.662 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.393      ;
; 0.668 ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.586      ; 1.529      ;
; 0.668 ; sobel_ctrl:sobel_ctrl_inst|rd_en                                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|wr_rd_flag                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.961      ;
; 0.670 ; sobel_ctrl:sobel_ctrl_inst|rd_en_reg2                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|gx_gy_flag                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.963      ;
; 0.675 ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6~portb_address_reg0                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.586      ; 1.536      ;
; 0.677 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full            ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.970      ;
; 0.678 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full            ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.971      ;
; 0.684 ; tft_pic:tft_pic_inst|wr_addr[3]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.506      ; 1.444      ;
; 0.684 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.977      ;
; 0.685 ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.607      ; 1.567      ;
; 0.689 ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                                       ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.982      ;
; 0.693 ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.604      ; 1.572      ;
; 0.696 ; sobel_ctrl:sobel_ctrl_inst|wr_en2                                                                                                                                     ; sobel_ctrl:sobel_ctrl_inst|wr_rd_flag                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.989      ;
; 0.701 ; sobel_ctrl:sobel_ctrl_inst|b2[0]                                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|b1[0]                                                                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.994      ;
; 0.704 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.435      ;
; 0.706 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[13] ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|address_reg_b[0]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.999      ;
; 0.709 ; sobel_ctrl:sobel_ctrl_inst|b3[0]                                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|b2[0]                                                                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.002      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.626 ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|address_reg_b[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|out_address_reg_b[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.177      ; 1.034      ;
; 1.611 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.904      ;
; 1.611 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.904      ;
; 1.627 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.920      ;
; 1.628 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.921      ;
; 1.630 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.923      ;
; 1.631 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.924      ;
; 1.632 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.925      ;
; 1.634 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.927      ;
; 1.638 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.931      ;
; 1.639 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.932      ;
; 1.640 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.933      ;
; 1.745 ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.039      ;
; 1.783 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.076      ;
; 1.783 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.076      ;
; 1.786 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.079      ;
; 1.788 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.081      ;
; 1.790 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.083      ;
; 1.794 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.087      ;
; 1.795 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.088      ;
; 1.796 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.089      ;
; 1.797 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.090      ;
; 1.799 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.092      ;
; 1.799 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.092      ;
; 1.802 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.096      ;
; 1.837 ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.129      ;
; 1.855 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.149      ;
; 1.861 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.155      ;
; 1.879 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.172      ;
; 1.879 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.172      ;
; 1.882 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.175      ;
; 1.883 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.176      ;
; 1.884 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.177      ;
; 1.886 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.179      ;
; 1.890 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.183      ;
; 1.891 ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.184      ;
; 1.891 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.184      ;
; 1.892 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.185      ;
; 1.893 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.186      ;
; 1.895 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.188      ;
; 1.920 ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.213      ;
; 1.923 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.216      ;
; 1.926 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.219      ;
; 1.927 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.220      ;
; 1.928 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.221      ;
; 1.930 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.223      ;
; 1.933 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.227      ;
; 1.934 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.227      ;
; 1.935 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.228      ;
; 1.936 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.229      ;
; 1.937 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.230      ;
; 1.939 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.232      ;
; 1.939 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.232      ;
; 2.005 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.299      ;
; 2.009 ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.301      ;
; 2.011 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.305      ;
; 2.023 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.317      ;
; 2.024 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.317      ;
; 2.026 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.320      ;
; 2.027 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.320      ;
; 2.028 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.321      ;
; 2.029 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.322      ;
; 2.031 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.324      ;
; 2.032 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.326      ;
; 2.035 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.328      ;
; 2.036 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.329      ;
; 2.037 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.330      ;
; 2.038 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.331      ;
; 2.040 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.333      ;
; 2.040 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.333      ;
; 2.040 ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.332      ;
; 2.057 ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.350      ;
; 2.082 ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.375      ;
; 2.082 ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.375      ;
; 2.085 ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.378      ;
; 2.086 ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.379      ;
; 2.087 ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.380      ;
; 2.089 ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.382      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.721 ; 9.956        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a16~portb_address_reg0                                                                  ;
; 9.721 ; 9.956        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a16~portb_re_reg                                                                        ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_address_reg0                                                                  ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_re_reg                                                                        ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a16~porta_address_reg0                                                                  ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a16~porta_we_reg                                                                        ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a23~portb_address_reg0                                                                  ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a23~portb_re_reg                                                                        ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27~portb_address_reg0                                                                  ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27~portb_re_reg                                                                        ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_address_reg0                                                                   ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg                                                                         ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6~portb_address_reg0                                                                   ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6~portb_re_reg                                                                         ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[0]                                       ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[10]                                      ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[11]                                      ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[12]                                      ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[13]                                      ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[1]                                       ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[2]                                       ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[3]                                       ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[4]                                       ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[5]                                       ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[6]                                       ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[7]                                       ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[8]                                       ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[9]                                       ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|address_reg_b[0]                ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|rd_data1_reg                                                                                                                                                                    ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~porta_address_reg0                                                                  ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~porta_we_reg                                                                        ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_address_reg0                                                                  ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg                                                                        ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a18~portb_address_reg0                                                                  ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a18~portb_re_reg                                                                        ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a23~porta_address_reg0                                                                  ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a23~porta_we_reg                                                                        ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27~porta_address_reg0                                                                  ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27~porta_we_reg                                                                        ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~porta_address_reg0                                                                   ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~porta_we_reg                                                                         ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6~porta_address_reg0                                                                   ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6~porta_we_reg                                                                         ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a9~portb_address_reg0                                                                   ;
; 9.723 ; 9.958        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a9~portb_re_reg                                                                         ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]                                             ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]                                            ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]                                            ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]                                            ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]                                            ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]                                             ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]                                             ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]                                             ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]                                             ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]                                             ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]                                             ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]                                             ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]                                             ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]                                             ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_address_reg0                                                                  ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg                                                                        ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a16~porta_datain_reg0                                                                   ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~porta_address_reg0                                                                  ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~porta_we_reg                                                                        ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a18~porta_address_reg0                                                                  ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a18~porta_we_reg                                                                        ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a25~portb_address_reg0                                                                  ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a25~portb_re_reg                                                                        ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a9~porta_address_reg0                                                                   ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a9~porta_we_reg                                                                         ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[0]                                                                                                                                                                      ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[1]                                                                                                                                                                      ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[2]                                                                                                                                                                      ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[3]                                                                                                                                                                      ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[4]                                                                                                                                                                      ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[5]                                                                                                                                                                      ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[6]                                                                                                                                                                      ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[7]                                                                                                                                                                      ;
; 9.725 ; 9.960        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[0]                                       ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[10]                                      ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[11]                                      ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[12]                                      ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[13]                                      ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[1]                                       ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[2]                                       ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[3]                                       ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[4]                                       ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[5]                                       ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[6]                                       ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[7]                                       ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[8]                                       ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[9]                                       ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]                                             ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]                                            ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]                                            ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 55.256 ; 55.476       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                               ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                               ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                               ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                               ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                               ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                               ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                               ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                               ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                               ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                                                               ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                               ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                               ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                               ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                               ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                               ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                               ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                               ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                               ;
; 55.277 ; 55.497       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                               ;
; 55.278 ; 55.498       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|image_valid                                                                                              ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                        ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                         ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[9]                                                                                         ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|out_address_reg_b[0] ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                               ;
; 55.280 ; 55.500       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                               ;
; 55.282 ; 55.502       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ;
; 55.282 ; 55.502       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ;
; 55.282 ; 55.502       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ;
; 55.282 ; 55.502       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                              ;
; 55.282 ; 55.502       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ;
; 55.282 ; 55.502       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                               ;
; 55.282 ; 55.502       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                               ;
; 55.282 ; 55.502       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                               ;
; 55.282 ; 55.502       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                               ;
; 55.282 ; 55.502       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                               ;
; 55.282 ; 55.502       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ;
; 55.282 ; 55.502       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ;
; 55.295 ; 55.530       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a16        ;
; 55.296 ; 55.531       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13        ;
; 55.296 ; 55.531       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2         ;
; 55.296 ; 55.531       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a23        ;
; 55.296 ; 55.531       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27        ;
; 55.296 ; 55.531       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6         ;
; 55.297 ; 55.532       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17        ;
; 55.297 ; 55.532       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a18        ;
; 55.297 ; 55.532       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a9         ;
; 55.298 ; 55.533       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14        ;
; 55.298 ; 55.533       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a25        ;
; 55.299 ; 55.534       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11        ;
; 55.299 ; 55.534       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19        ;
; 55.299 ; 55.534       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20        ;
; 55.299 ; 55.534       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a21        ;
; 55.299 ; 55.534       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26        ;
; 55.299 ; 55.534       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a29        ;
; 55.299 ; 55.534       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a30        ;
; 55.299 ; 55.534       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a31        ;
; 55.299 ; 55.534       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a4         ;
; 55.299 ; 55.534       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5         ;
; 55.300 ; 55.535       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10        ;
; 55.300 ; 55.535       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a22        ;
; 55.300 ; 55.535       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24        ;
; 55.300 ; 55.535       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28        ;
; 55.301 ; 55.536       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a0         ;
; 55.301 ; 55.536       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12        ;
; 55.301 ; 55.536       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a15        ;
; 55.302 ; 55.537       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a1         ;
; 55.303 ; 55.538       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3         ;
; 55.305 ; 55.540       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8         ;
; 55.307 ; 55.542       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7         ;
; 55.333 ; 55.568       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7         ;
; 55.335 ; 55.570       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8         ;
; 55.337 ; 55.572       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3         ;
; 55.338 ; 55.573       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a0         ;
; 55.338 ; 55.573       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a1         ;
; 55.338 ; 55.573       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a15        ;
; 55.339 ; 55.574       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12        ;
; 55.340 ; 55.575       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a21        ;
; 55.340 ; 55.575       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24        ;
; 55.340 ; 55.575       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28        ;
; 55.340 ; 55.575       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a29        ;
; 55.340 ; 55.575       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a30        ;
; 55.340 ; 55.575       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a31        ;
; 55.340 ; 55.575       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a4         ;
; 55.341 ; 55.576       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10        ;
; 55.341 ; 55.576       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11        ;
; 55.341 ; 55.576       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20        ;
; 55.341 ; 55.576       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a22        ;
; 55.341 ; 55.576       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a25        ;
; 55.341 ; 55.576       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26        ;
; 55.341 ; 55.576       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5         ;
; 55.342 ; 55.577       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14        ;
; 55.342 ; 55.577       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a18        ;
; 55.342 ; 55.577       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19        ;
; 55.343 ; 55.578       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; 5.054 ; 5.360 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; -4.227 ; -4.534 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 8.349  ; 8.113  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 12.293 ; 12.098 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 11.066 ; 10.838 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 11.748 ; 11.384 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 9.784  ; 9.599  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 10.592 ; 10.430 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 10.793 ; 10.556 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 10.781 ; 10.551 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 10.973 ; 10.687 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 9.521  ; 9.377  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 10.503 ; 10.301 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 10.830 ; 10.522 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 11.611 ; 11.276 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 10.879 ; 10.678 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 10.093 ; 9.903  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 12.293 ; 12.098 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 11.191 ; 10.850 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 11.546 ; 11.296 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 3.231  ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 8.937  ; 8.742  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.806  ; 7.738  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;        ; 3.196  ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 6.034 ; 5.838 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.605 ; 5.532 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 6.677 ; 6.425 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 7.004 ; 6.707 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 6.028 ; 5.880 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 5.897 ; 5.794 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 6.091 ; 5.918 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 6.100 ; 5.919 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 6.284 ; 6.051 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 5.605 ; 5.532 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 5.829 ; 5.674 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 6.859 ; 6.629 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 7.130 ; 6.836 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 7.060 ; 6.899 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 6.218 ; 6.103 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 8.343 ; 8.229 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 7.265 ; 7.005 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 6.229 ; 5.972 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 2.733 ;       ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 6.817 ; 6.488 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 5.846 ; 5.662 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 2.700 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 8.344 ;    ;    ; 8.449 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 8.119 ;    ;    ; 8.219 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 127.49 MHz ; 127.49 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 143.49 MHz ; 143.49 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.482 ; -135.943      ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.255 ; -39.804       ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.401 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.719  ; 0.000         ;
; sys_clk                                                  ; 9.943  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 55.223 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                        ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -4.482 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.209      ; 6.953      ;
; -4.482 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.209      ; 6.953      ;
; -4.408 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.209      ; 6.879      ;
; -4.398 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.209      ; 6.869      ;
; -4.385 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.209      ; 6.856      ;
; -4.373 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.192      ; 6.827      ;
; -4.373 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.192      ; 6.827      ;
; -4.304 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.209      ; 6.775      ;
; -4.299 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.192      ; 6.753      ;
; -4.297 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.202      ; 6.761      ;
; -4.297 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.202      ; 6.761      ;
; -4.289 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.192      ; 6.743      ;
; -4.279 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.191      ; 6.732      ;
; -4.279 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.191      ; 6.732      ;
; -4.276 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.192      ; 6.730      ;
; -4.270 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.227      ; 6.759      ;
; -4.245 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.200      ; 6.707      ;
; -4.245 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.227      ; 6.734      ;
; -4.245 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.200      ; 6.707      ;
; -4.236 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.220      ; 6.718      ;
; -4.236 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.220      ; 6.718      ;
; -4.229 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.207      ; 6.698      ;
; -4.229 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.207      ; 6.698      ;
; -4.223 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.202      ; 6.687      ;
; -4.220 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.227      ; 6.709      ;
; -4.215 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.204      ; 6.681      ;
; -4.215 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.204      ; 6.681      ;
; -4.213 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.208      ; 6.683      ;
; -4.213 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.202      ; 6.677      ;
; -4.213 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.208      ; 6.683      ;
; -4.205 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.191      ; 6.658      ;
; -4.200 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.202      ; 6.664      ;
; -4.197 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.217      ; 6.676      ;
; -4.197 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.217      ; 6.676      ;
; -4.195 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.192      ; 6.649      ;
; -4.195 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.191      ; 6.648      ;
; -4.193 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.206      ; 6.661      ;
; -4.193 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.206      ; 6.661      ;
; -4.185 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.215      ; 6.662      ;
; -4.185 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.215      ; 6.662      ;
; -4.183 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.205      ; 6.650      ;
; -4.183 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.205      ; 6.650      ;
; -4.182 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.191      ; 6.635      ;
; -4.171 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.200      ; 6.633      ;
; -4.163 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.198      ; 6.623      ;
; -4.162 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.220      ; 6.644      ;
; -4.161 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.210      ; 6.633      ;
; -4.161 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.200      ; 6.623      ;
; -4.155 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.207      ; 6.624      ;
; -4.152 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.220      ; 6.634      ;
; -4.148 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.200      ; 6.610      ;
; -4.147 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.209      ; 6.618      ;
; -4.145 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.207      ; 6.614      ;
; -4.144 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.198      ; 6.604      ;
; -4.141 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.204      ; 6.607      ;
; -4.141 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.198      ; 6.601      ;
; -4.139 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.208      ; 6.609      ;
; -4.139 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.220      ; 6.621      ;
; -4.136 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.210      ; 6.608      ;
; -4.132 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.207      ; 6.601      ;
; -4.131 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.204      ; 6.597      ;
; -4.129 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.208      ; 6.599      ;
; -4.123 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.207      ; 6.592      ;
; -4.123 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.217      ; 6.602      ;
; -4.123 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.207      ; 6.592      ;
; -4.119 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.202      ; 6.583      ;
; -4.119 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.206      ; 6.587      ;
; -4.118 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.204      ; 6.584      ;
; -4.116 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.208      ; 6.586      ;
; -4.113 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.217      ; 6.592      ;
; -4.111 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.215      ; 6.588      ;
; -4.111 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.210      ; 6.583      ;
; -4.109 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.205      ; 6.576      ;
; -4.109 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.206      ; 6.577      ;
; -4.101 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.191      ; 6.554      ;
; -4.101 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.215      ; 6.578      ;
; -4.100 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.217      ; 6.579      ;
; -4.099 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.205      ; 6.566      ;
; -4.096 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.206      ; 6.564      ;
; -4.091 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.198      ; 6.551      ;
; -4.088 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.215      ; 6.565      ;
; -4.086 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.205      ; 6.553      ;
; -4.085 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.220      ; 6.567      ;
; -4.067 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.209      ; 6.538      ;
; -4.067 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.200      ; 6.529      ;
; -4.060 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.220      ; 6.542      ;
; -4.058 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.220      ; 6.540      ;
; -4.054 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.181      ; 6.497      ;
; -4.051 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.207      ; 6.520      ;
; -4.049 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.207      ; 6.518      ;
; -4.044 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.227      ; 6.533      ;
; -4.042 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.209      ; 6.513      ;
; -4.039 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.207      ; 6.508      ;
; -4.038 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.192      ; 6.492      ;
; -4.037 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.204      ; 6.503      ;
; -4.035 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.181      ; 6.478      ;
; -4.035 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.208      ; 6.505      ;
; -4.035 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.220      ; 6.517      ;
; -4.033 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.218      ; 6.513      ;
; -4.032 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.181      ; 6.475      ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                           ; To Node                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.255  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.244     ; 3.157      ;
; -1.254  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.243     ; 3.157      ;
; -1.244  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a30~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a30        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.233     ; 3.157      ;
; -1.244  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.233     ; 3.157      ;
; -1.244  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.233     ; 3.157      ;
; -1.244  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a25~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a25        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.233     ; 3.157      ;
; -1.244  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.233     ; 3.157      ;
; -1.244  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.233     ; 3.157      ;
; -1.244  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.233     ; 3.157      ;
; -1.244  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.233     ; 3.157      ;
; -1.244  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a1~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a1         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.233     ; 3.157      ;
; -1.243  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a15~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a15        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.232     ; 3.157      ;
; -1.243  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a31~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a31        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.232     ; 3.157      ;
; -1.243  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.232     ; 3.157      ;
; -1.243  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a29~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a29        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.232     ; 3.157      ;
; -1.243  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.232     ; 3.157      ;
; -1.243  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.232     ; 3.157      ;
; -1.243  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.232     ; 3.157      ;
; -1.243  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.232     ; 3.157      ;
; -1.243  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a9~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a9         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.232     ; 3.157      ;
; -1.243  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a23~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a23        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.232     ; 3.157      ;
; -1.243  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.232     ; 3.157      ;
; -1.243  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a21~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a21        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.232     ; 3.157      ;
; -1.243  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a4~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a4         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.232     ; 3.157      ;
; -1.243  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.232     ; 3.157      ;
; -1.243  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a18~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a18        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.232     ; 3.157      ;
; -1.243  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a0~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a0         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.232     ; 3.157      ;
; -1.243  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a16~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a16        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.232     ; 3.157      ;
; -1.242  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.231     ; 3.157      ;
; -1.242  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a22~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a22        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.231     ; 3.157      ;
; -1.242  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.231     ; 3.157      ;
; -1.242  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.231     ; 3.157      ;
; 0.921   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|address_reg_b[0]           ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|out_address_reg_b[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.163     ; 1.140      ;
; 103.267 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.770      ;
; 103.267 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.770      ;
; 103.271 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.766      ;
; 103.271 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.766      ;
; 103.283 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.754      ;
; 103.283 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.754      ;
; 103.283 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.754      ;
; 103.283 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.754      ;
; 103.341 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.696      ;
; 103.345 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.692      ;
; 103.351 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.686      ;
; 103.355 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.682      ;
; 103.357 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.680      ;
; 103.357 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.680      ;
; 103.364 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.673      ;
; 103.367 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.670      ;
; 103.367 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.670      ;
; 103.368 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.669      ;
; 103.380 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.657      ;
; 103.380 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.657      ;
; 103.445 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.592      ;
; 103.449 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.588      ;
; 103.461 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.576      ;
; 103.461 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.576      ;
; 103.479 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.058     ; 7.576      ;
; 103.483 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.058     ; 7.572      ;
; 103.495 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.058     ; 7.560      ;
; 103.495 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.058     ; 7.560      ;
; 103.504 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.058     ; 7.551      ;
; 103.508 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.058     ; 7.547      ;
; 103.520 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.058     ; 7.535      ;
; 103.520 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.058     ; 7.535      ;
; 103.529 ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.058     ; 7.526      ;
; 103.533 ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.058     ; 7.522      ;
; 103.545 ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.058     ; 7.510      ;
; 103.545 ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.058     ; 7.510      ;
; 103.579 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.458      ;
; 103.579 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.458      ;
; 103.586 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.440      ;
; 103.590 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.436      ;
; 103.602 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.435      ;
; 103.602 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.424      ;
; 103.602 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.424      ;
; 103.606 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.431      ;
; 103.618 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.419      ;
; 103.618 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.419      ;
; 103.642 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 7.393      ;
; 103.642 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 7.393      ;
; 103.653 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.384      ;
; 103.663 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.374      ;
; 103.676 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.361      ;
; 103.705 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.058     ; 7.350      ;
; 103.709 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.058     ; 7.346      ;
; 103.714 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.312      ;
; 103.716 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 7.319      ;
; 103.718 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.308      ;
; 103.719 ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.307      ;
; 103.721 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.058     ; 7.334      ;
; 103.721 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.058     ; 7.334      ;
; 103.723 ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.303      ;
; 103.726 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 7.309      ;
; 103.730 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.296      ;
; 103.730 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.296      ;
; 103.735 ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.291      ;
; 103.735 ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.291      ;
; 103.739 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 7.296      ;
; 103.757 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.280      ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.586 ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|address_reg_b[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|out_address_reg_b[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.157      ; 0.957      ;
; 1.461 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.729      ;
; 1.462 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.730      ;
; 1.465 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.733      ;
; 1.466 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.734      ;
; 1.467 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.735      ;
; 1.469 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.737      ;
; 1.473 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.741      ;
; 1.474 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.742      ;
; 1.475 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.743      ;
; 1.478 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.746      ;
; 1.478 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.746      ;
; 1.556 ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.824      ;
; 1.616 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.884      ;
; 1.617 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.885      ;
; 1.620 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.888      ;
; 1.622 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.890      ;
; 1.624 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.892      ;
; 1.628 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.896      ;
; 1.628 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.896      ;
; 1.629 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.897      ;
; 1.630 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.898      ;
; 1.633 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.901      ;
; 1.633 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.901      ;
; 1.659 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.928      ;
; 1.662 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.929      ;
; 1.666 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.933      ;
; 1.675 ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.942      ;
; 1.679 ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.947      ;
; 1.712 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.980      ;
; 1.713 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.981      ;
; 1.716 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.984      ;
; 1.717 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.985      ;
; 1.718 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.986      ;
; 1.720 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.988      ;
; 1.724 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.992      ;
; 1.724 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.992      ;
; 1.725 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.993      ;
; 1.726 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.994      ;
; 1.729 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.997      ;
; 1.746 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.014      ;
; 1.750 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.018      ;
; 1.751 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.019      ;
; 1.752 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.020      ;
; 1.754 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.022      ;
; 1.756 ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.024      ;
; 1.758 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.026      ;
; 1.758 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.026      ;
; 1.759 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.027      ;
; 1.760 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.028      ;
; 1.763 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.031      ;
; 1.763 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.031      ;
; 1.814 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.083      ;
; 1.817 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.085      ;
; 1.817 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.084      ;
; 1.820 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.088      ;
; 1.821 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.089      ;
; 1.821 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.088      ;
; 1.822 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.090      ;
; 1.824 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.092      ;
; 1.824 ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.092      ;
; 1.828 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.096      ;
; 1.828 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.096      ;
; 1.829 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.097      ;
; 1.830 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.098      ;
; 1.832 ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.099      ;
; 1.833 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.101      ;
; 1.833 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.101      ;
; 1.834 ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.101      ;
; 1.857 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.126      ;
; 1.892 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.161      ;
; 1.895 ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.181      ;
; 1.897 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.165      ;
; 1.900 ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.168      ;
; 1.906 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.174      ;
; 1.907 ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.175      ;
; 1.912 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.180      ;
; 1.912 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.181      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full            ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|po_data[0]                                                                                                                                       ; uart_rx:uart_rx_inst|po_data[0]                                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sobel_ctrl:sobel_ctrl_inst|po_data[15]                                                                                                                                ; sobel_ctrl:sobel_ctrl_inst|po_data[15]                                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full            ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                       ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[7]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[7]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[0]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[0]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[2]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[2]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[6]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[6]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[1]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[1]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[5]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[5]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                                       ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|work_en                                                                                                                                          ; uart_rx:uart_rx_inst|work_en                                                                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.409 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.062      ;
; 0.416 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.069      ;
; 0.423 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.076      ;
; 0.427 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.080      ;
; 0.430 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.083      ;
; 0.435 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.088      ;
; 0.441 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.094      ;
; 0.445 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.099      ;
; 0.447 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.100      ;
; 0.454 ; uart_rx:uart_rx_inst|rx_flag                                                                                                                                          ; uart_rx:uart_rx_inst|po_data[0]                                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.722      ;
; 0.454 ; tft_pic:tft_pic_inst|wr_addr[10]                                                                                                                                      ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.446      ; 1.130      ;
; 0.457 ; uart_rx:uart_rx_inst|rx_reg3                                                                                                                                          ; uart_rx:uart_rx_inst|start_flag                                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.724      ;
; 0.469 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.122      ;
; 0.469 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.413      ; 1.112      ;
; 0.470 ; sobel_ctrl:sobel_ctrl_inst|com_flag                                                                                                                                   ; sobel_ctrl:sobel_ctrl_inst|po_data[15]                                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.472 ; sobel_ctrl:sobel_ctrl_inst|pi_data_reg                                                                                                                                ; sobel_ctrl:sobel_ctrl_inst|c3[0]                                                                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; uart_rx:uart_rx_inst|rx_reg1                                                                                                                                          ; uart_rx:uart_rx_inst|rx_reg2                                                                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.740      ;
; 0.478 ; sobel_ctrl:sobel_ctrl_inst|a2[0]                                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|a1[0]                                                                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.133      ;
; 0.479 ; uart_rx:uart_rx_inst|rx_flag                                                                                                                                          ; uart_rx:uart_rx_inst|po_flag                                                                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.130      ;
; 0.481 ; sobel_ctrl:sobel_ctrl_inst|gxy_flag                                                                                                                                   ; sobel_ctrl:sobel_ctrl_inst|com_flag                                                                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.748      ;
; 0.487 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.137      ;
; 0.490 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.140      ;
; 0.497 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[1]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.078      ;
; 0.497 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[4]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.078      ;
; 0.499 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[6]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.080      ;
; 0.500 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[5]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.081      ;
; 0.500 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[2]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.362      ; 1.092      ;
; 0.501 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[7]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.082      ;
; 0.506 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[1]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.087      ;
; 0.508 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[3]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.362      ; 1.100      ;
; 0.508 ; tft_pic:tft_pic_inst|wr_addr[2]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.186      ;
; 0.509 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[4]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.090      ;
; 0.511 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[3]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.092      ;
; 0.512 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[0]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.093      ;
; 0.512 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[2]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.093      ;
; 0.513 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[3]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.094      ;
; 0.517 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[12] ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.098      ;
; 0.518 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[12] ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.099      ;
; 0.520 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.413      ; 1.163      ;
; 0.522 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[11] ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.103      ;
; 0.523 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[8]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.104      ;
; 0.524 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[11] ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.105      ;
; 0.524 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[0]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.362      ; 1.116      ;
; 0.524 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[1]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.362      ; 1.116      ;
; 0.525 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[2]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 1.109      ;
; 0.527 ; tft_pic:tft_pic_inst|wr_addr[1]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.205      ;
; 0.528 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.413      ; 1.171      ;
; 0.529 ; tft_pic:tft_pic_inst|wr_addr[7]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.207      ;
; 0.530 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[9]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.111      ;
; 0.533 ; tft_pic:tft_pic_inst|wr_addr[0]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.211      ;
; 0.537 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[6]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.118      ;
; 0.538 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[2]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.119      ;
; 0.538 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[5]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.119      ;
; 0.539 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[8]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.120      ;
; 0.540 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[0]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 1.124      ;
; 0.544 ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.514      ; 1.309      ;
; 0.544 ; tft_pic:tft_pic_inst|wr_addr[12]                                                                                                                                      ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.222      ;
; 0.550 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[4]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 1.134      ;
; 0.552 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[0]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.133      ;
; 0.562 ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.516      ; 1.329      ;
; 0.564 ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.516      ; 1.331      ;
; 0.576 ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.532      ; 1.359      ;
; 0.596 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.532      ; 1.379      ;
; 0.605 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6~portb_address_reg0                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.517      ; 1.373      ;
; 0.607 ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                                                                      ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.532      ; 1.390      ;
; 0.607 ; sobel_ctrl:sobel_ctrl_inst|wr_rd_flag                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|wr_en1                                                                                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.874      ;
; 0.610 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.263      ;
; 0.619 ; sobel_ctrl:sobel_ctrl_inst|wr_en2                                                                                                                                     ; sobel_ctrl:sobel_ctrl_inst|wr_rd_flag                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.886      ;
; 0.620 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.887      ;
; 0.622 ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.517      ; 1.390      ;
; 0.622 ; sobel_ctrl:sobel_ctrl_inst|rd_en                                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|wr_rd_flag                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.889      ;
; 0.623 ; sobel_ctrl:sobel_ctrl_inst|rd_en_reg2                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|gx_gy_flag                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.891      ;
; 0.624 ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6~portb_address_reg0                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.517      ; 1.392      ;
; 0.631 ; sobel_ctrl:sobel_ctrl_inst|b3[0]                                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|b2[0]                                                                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.899      ;
; 0.634 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full            ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.902      ;
; 0.634 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full            ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.901      ;
; 0.637 ; sobel_ctrl:sobel_ctrl_inst|gx_gy_flag                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|gxy_flag                                                                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.905      ;
; 0.640 ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.533      ; 1.424      ;
; 0.642 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.295      ;
; 0.645 ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                                       ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.912      ;
; 0.647 ; sobel_ctrl:sobel_ctrl_inst|b2[0]                                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|b1[0]                                                                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.915      ;
; 0.648 ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.532      ; 1.431      ;
; 0.648 ; sobel_ctrl:sobel_ctrl_inst|rd_en_reg1                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|rd_en_reg2                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.916      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|po_flag                                                                                                                                                          ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|address_reg_b[0]                                                                   ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[10]                                                                                                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[8]                                                                                                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[9]                                                                                                                                                             ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[0]                        ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[10]                       ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[11]                       ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[12]                       ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[13]                       ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[1]                        ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[2]                        ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[3]                        ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[4]                        ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[5]                        ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[6]                        ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[7]                        ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[8]                        ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[9]                        ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|address_reg_b[0] ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|rd_data1_reg                                                                                                                                                     ;
; 9.720 ; 9.950        ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_address_reg0                                                   ;
; 9.720 ; 9.950        ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg                                                         ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a1[0]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a2[0]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a3[0]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|b1[0]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|b2[0]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|b3[0]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c1[0]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[0]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c3[0]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[0]                                                                                                                                                       ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[1]                                                                                                                                                       ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[2]                                                                                                                                                       ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[3]                                                                                                                                                       ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[4]                                                                                                                                                       ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[5]                                                                                                                                                       ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[6]                                                                                                                                                       ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[7]                                                                                                                                                       ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[0]                                                                                                                                                        ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[1]                                                                                                                                                        ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[2]                                                                                                                                                        ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[3]                                                                                                                                                        ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[4]                                                                                                                                                        ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[5]                                                                                                                                                        ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[6]                                                                                                                                                        ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[7]                                                                                                                                                        ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]                                                                                                                                                       ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|com_flag                                                                                                                                                         ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full                                  ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                             ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gx[0]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gx[1]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gx[2]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gx[3]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gx[4]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gx[5]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gx[8]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gx_gy_flag                                                                                                                                                       ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gxy[0]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gxy[1]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gxy[2]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gxy[3]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gxy[4]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gxy[5]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gxy[6]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gxy[7]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gxy_flag                                                                                                                                                         ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gy[0]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gy[1]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gy[2]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gy[3]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gy[4]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gy[5]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|gy[8]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|pi_data_reg                                                                                                                                                      ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|po_data[15]                                                                                                                                                      ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|rd_data2_reg                                                                                                                                                     ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|rd_en                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|rd_en_reg1                                                                                                                                                       ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|rd_en_reg2                                                                                                                                                       ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|wr_data1[0]                                                                                                                                                      ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|wr_data2[0]                                                                                                                                                      ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|wr_en1                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|wr_en2                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|wr_rd_flag                                                                                                                                                       ;
; 9.721 ; 9.951        ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_address_reg0                                                   ;
; 9.721 ; 9.951        ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_re_reg                                                         ;
; 9.721 ; 9.951        ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_address_reg0                                                   ;
; 9.721 ; 9.951        ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg                                                         ;
; 9.721 ; 9.951        ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20~portb_address_reg0                                                   ;
; 9.721 ; 9.951        ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20~portb_re_reg                                                         ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[0]                                                                                                                                                             ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[11]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[12]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[13]                                                                                                                                                            ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[1]                                                                                                                                                             ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[2]                                                                                                                                                             ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|wr_addr[3]                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 55.223 ; 55.439       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                               ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                               ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                               ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                               ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                                                               ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                               ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                               ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                               ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                               ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                               ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                               ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                               ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                               ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                               ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                               ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                               ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                               ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                               ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                               ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|image_valid                                                                                              ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                        ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[9]                                                                                         ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|out_address_reg_b[0] ;
; 55.276 ; 55.492       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                         ;
; 55.276 ; 55.492       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                               ;
; 55.276 ; 55.492       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ;
; 55.276 ; 55.492       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ;
; 55.276 ; 55.492       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ;
; 55.276 ; 55.492       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                              ;
; 55.276 ; 55.492       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                               ;
; 55.276 ; 55.492       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ;
; 55.276 ; 55.492       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                               ;
; 55.276 ; 55.492       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                               ;
; 55.276 ; 55.492       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                               ;
; 55.276 ; 55.492       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                               ;
; 55.276 ; 55.492       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                               ;
; 55.276 ; 55.492       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ;
; 55.276 ; 55.492       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ;
; 55.296 ; 55.526       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17        ;
; 55.297 ; 55.527       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13        ;
; 55.297 ; 55.527       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14        ;
; 55.297 ; 55.527       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20        ;
; 55.298 ; 55.528       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10        ;
; 55.298 ; 55.528       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a22        ;
; 55.298 ; 55.528       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27        ;
; 55.298 ; 55.528       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6         ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a0         ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11        ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a15        ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a16        ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a18        ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19        ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2         ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a21        ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a23        ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28        ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a29        ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a30        ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5         ;
; 55.299 ; 55.529       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a9         ;
; 55.300 ; 55.530       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a1         ;
; 55.300 ; 55.530       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24        ;
; 55.300 ; 55.530       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a25        ;
; 55.300 ; 55.530       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a31        ;
; 55.300 ; 55.530       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a4         ;
; 55.300 ; 55.530       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8         ;
; 55.301 ; 55.531       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12        ;
; 55.301 ; 55.531       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26        ;
; 55.301 ; 55.531       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7         ;
; 55.303 ; 55.533       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3         ;
; 55.346 ; 55.576       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3         ;
; 55.349 ; 55.579       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a1         ;
; 55.349 ; 55.579       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12        ;
; 55.349 ; 55.579       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26        ;
; 55.349 ; 55.579       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a31        ;
; 55.349 ; 55.579       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a4         ;
; 55.349 ; 55.579       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7         ;
; 55.349 ; 55.579       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8         ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a0         ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10        ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11        ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a15        ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a16        ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a18        ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2         ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a21        ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a22        ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a23        ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24        ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a25        ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28        ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a29        ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5         ;
; 55.350 ; 55.580       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a9         ;
; 55.351 ; 55.581       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; 4.454 ; 4.579 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; -3.720 ; -3.851 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 7.824  ; 7.437  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 11.483 ; 10.985 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 10.444 ; 9.910  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 11.139 ; 10.411 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 9.182  ; 8.815  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 9.988  ; 9.568  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 10.220 ; 9.662  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 10.210 ; 9.658  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 10.400 ; 9.772  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 8.952  ; 8.609  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 9.911  ; 9.447  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 10.212 ; 9.647  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 10.992 ; 10.323 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 10.255 ; 9.770  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 9.525  ; 9.060  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 11.483 ; 10.985 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 10.564 ; 9.936  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 10.916 ; 10.313 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 3.007  ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 8.417  ; 8.030  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.259  ; 7.108  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;        ; 2.930  ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 5.695 ; 5.305 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.283 ; 5.045 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 6.349 ; 5.830 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 6.653 ; 6.097 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 5.626 ; 5.354 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 5.544 ; 5.291 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 5.777 ; 5.383 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 5.763 ; 5.384 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 5.942 ; 5.494 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 5.283 ; 5.045 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 5.475 ; 5.178 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 6.490 ; 6.040 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 6.675 ; 6.280 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 6.656 ; 6.256 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 5.893 ; 5.538 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 7.786 ; 7.397 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 6.884 ; 6.371 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 5.870 ; 5.438 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 2.549 ;       ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 6.406 ; 5.929 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 5.468 ; 5.189 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 2.474 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 7.447 ;    ;    ; 7.764 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 7.225 ;    ;    ; 7.529 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.868 ; -21.128       ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.792  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.154 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.594  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.732  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 55.291 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                        ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.868 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.106      ; 3.206      ;
; -0.862 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.106      ; 3.200      ;
; -0.825 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.106      ; 3.163      ;
; -0.822 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.106      ; 3.160      ;
; -0.806 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.113      ; 3.151      ;
; -0.804 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.097      ; 3.133      ;
; -0.802 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.106      ; 3.140      ;
; -0.800 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.113      ; 3.145      ;
; -0.798 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.105      ; 3.135      ;
; -0.798 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.097      ; 3.127      ;
; -0.792 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.105      ; 3.129      ;
; -0.785 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.110      ; 3.127      ;
; -0.784 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.104      ; 3.120      ;
; -0.782 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.106      ; 3.120      ;
; -0.779 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.110      ; 3.121      ;
; -0.778 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.104      ; 3.114      ;
; -0.776 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.103      ; 3.111      ;
; -0.773 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.108      ; 3.113      ;
; -0.770 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.103      ; 3.105      ;
; -0.767 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.117      ; 3.116      ;
; -0.767 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.108      ; 3.107      ;
; -0.763 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.113      ; 3.108      ;
; -0.762 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.103      ; 3.097      ;
; -0.761 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.097      ; 3.090      ;
; -0.760 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.113      ; 3.105      ;
; -0.758 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.097      ; 3.087      ;
; -0.756 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.103      ; 3.091      ;
; -0.755 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.105      ; 3.092      ;
; -0.752 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.105      ; 3.089      ;
; -0.751 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.117      ; 3.100      ;
; -0.745 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.100      ; 3.077      ;
; -0.742 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.110      ; 3.084      ;
; -0.741 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.104      ; 3.077      ;
; -0.740 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.113      ; 3.085      ;
; -0.739 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.110      ; 3.081      ;
; -0.738 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.117      ; 3.087      ;
; -0.738 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.097      ; 3.067      ;
; -0.738 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.104      ; 3.074      ;
; -0.736 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.103      ; 3.071      ;
; -0.733 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.103      ; 3.068      ;
; -0.732 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.105      ; 3.069      ;
; -0.730 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.108      ; 3.070      ;
; -0.730 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.103      ; 3.065      ;
; -0.730 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.103      ; 3.065      ;
; -0.728 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.117      ; 3.077      ;
; -0.727 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.108      ; 3.067      ;
; -0.726 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.106      ; 3.064      ;
; -0.724 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.096      ; 3.052      ;
; -0.722 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.100      ; 3.054      ;
; -0.720 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.113      ; 3.065      ;
; -0.719 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.103      ; 3.054      ;
; -0.719 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.110      ; 3.061      ;
; -0.718 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.097      ; 3.047      ;
; -0.718 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.100      ; 3.050      ;
; -0.718 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.104      ; 3.054      ;
; -0.718 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.096      ; 3.046      ;
; -0.717 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.100      ; 3.049      ;
; -0.716 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.103      ; 3.051      ;
; -0.712 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.105      ; 3.049      ;
; -0.711 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.101      ; 3.044      ;
; -0.710 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.103      ; 3.045      ;
; -0.707 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.108      ; 3.047      ;
; -0.705 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.124      ; 3.061      ;
; -0.705 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.101      ; 3.038      ;
; -0.703 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.105      ; 3.040      ;
; -0.703 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.108      ; 3.043      ;
; -0.699 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.110      ; 3.041      ;
; -0.698 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.104      ; 3.034      ;
; -0.697 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.116      ; 3.045      ;
; -0.697 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.105      ; 3.034      ;
; -0.696 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.103      ; 3.031      ;
; -0.693 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.103      ; 3.028      ;
; -0.690 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.104      ; 3.026      ;
; -0.690 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.103      ; 3.025      ;
; -0.690 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.103      ; 3.025      ;
; -0.689 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.124      ; 3.045      ;
; -0.687 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.108      ; 3.027      ;
; -0.687 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.108      ; 3.027      ;
; -0.684 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.121      ; 3.037      ;
; -0.684 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.104      ; 3.020      ;
; -0.683 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.115      ; 3.030      ;
; -0.683 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.107      ; 3.022      ;
; -0.681 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.096      ; 3.009      ;
; -0.681 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.091      ; 3.004      ;
; -0.681 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.116      ; 3.029      ;
; -0.678 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.096      ; 3.006      ;
; -0.676 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.103      ; 3.011      ;
; -0.676 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.124      ; 3.032      ;
; -0.675 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.114      ; 3.021      ;
; -0.675 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.099      ; 3.006      ;
; -0.674 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.108      ; 3.014      ;
; -0.672 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.119      ; 3.023      ;
; -0.670 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.103      ; 3.005      ;
; -0.668 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.100      ; 3.000      ;
; -0.668 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.101      ; 3.001      ;
; -0.668 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.116      ; 3.016      ;
; -0.668 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.121      ; 3.021      ;
; -0.667 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.115      ; 3.014      ;
; -0.666 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.124      ; 3.022      ;
; -0.665 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.223        ; 0.101      ; 2.998      ;
+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                           ; To Node                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.792   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.137     ; 1.248      ;
; 0.794   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.135     ; 1.248      ;
; 0.799   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a15~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a15        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.130     ; 1.248      ;
; 0.799   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a30~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a30        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.130     ; 1.248      ;
; 0.799   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.130     ; 1.248      ;
; 0.799   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a29~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a29        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.130     ; 1.248      ;
; 0.799   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.130     ; 1.248      ;
; 0.799   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.130     ; 1.248      ;
; 0.799   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.130     ; 1.248      ;
; 0.799   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.130     ; 1.248      ;
; 0.799   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a23~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a23        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.130     ; 1.248      ;
; 0.799   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.130     ; 1.248      ;
; 0.799   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a21~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a21        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.130     ; 1.248      ;
; 0.799   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.130     ; 1.248      ;
; 0.799   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.130     ; 1.248      ;
; 0.799   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.130     ; 1.248      ;
; 0.799   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a18~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a18        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.130     ; 1.248      ;
; 0.799   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a1~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a1         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.130     ; 1.248      ;
; 0.799   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.130     ; 1.248      ;
; 0.799   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a0~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a0         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.130     ; 1.248      ;
; 0.800   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a31~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a31        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.129     ; 1.248      ;
; 0.800   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.129     ; 1.248      ;
; 0.800   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.129     ; 1.248      ;
; 0.800   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.129     ; 1.248      ;
; 0.800   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a9~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a9         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.129     ; 1.248      ;
; 0.800   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a25~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a25        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.129     ; 1.248      ;
; 0.800   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.129     ; 1.248      ;
; 0.800   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.129     ; 1.248      ;
; 0.800   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a22~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a22        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.129     ; 1.248      ;
; 0.800   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a4~portb_re_reg  ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a4         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.129     ; 1.248      ;
; 0.800   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.129     ; 1.248      ;
; 0.800   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a16~portb_re_reg ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a16        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.129     ; 1.248      ;
; 1.582   ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|address_reg_b[0]           ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|out_address_reg_b[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.222        ; -0.087     ; 0.540      ;
; 107.270 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.789      ;
; 107.275 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.784      ;
; 107.276 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.783      ;
; 107.278 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.781      ;
; 107.278 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.781      ;
; 107.281 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.778      ;
; 107.284 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.775      ;
; 107.284 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.775      ;
; 107.313 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.746      ;
; 107.316 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.743      ;
; 107.318 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.741      ;
; 107.321 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.738      ;
; 107.321 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.738      ;
; 107.321 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.738      ;
; 107.324 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.735      ;
; 107.324 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.735      ;
; 107.336 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.723      ;
; 107.341 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.718      ;
; 107.344 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.715      ;
; 107.344 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.715      ;
; 107.356 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.703      ;
; 107.361 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.698      ;
; 107.364 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.695      ;
; 107.364 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.695      ;
; 107.371 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 3.699      ;
; 107.376 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 3.694      ;
; 107.379 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 3.691      ;
; 107.379 ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 3.691      ;
; 107.387 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 3.683      ;
; 107.392 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 3.678      ;
; 107.395 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 3.675      ;
; 107.395 ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 3.675      ;
; 107.400 ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 3.670      ;
; 107.405 ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 3.665      ;
; 107.408 ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 3.662      ;
; 107.408 ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 3.662      ;
; 107.410 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 3.660      ;
; 107.412 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.647      ;
; 107.415 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 3.655      ;
; 107.416 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.637      ;
; 107.417 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.642      ;
; 107.418 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 3.652      ;
; 107.418 ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 3.652      ;
; 107.420 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.639      ;
; 107.420 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.639      ;
; 107.421 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.632      ;
; 107.424 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.629      ;
; 107.424 ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.629      ;
; 107.433 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.620      ;
; 107.436 ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.617      ;
; 107.438 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.615      ;
; 107.441 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.612      ;
; 107.441 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.612      ;
; 107.441 ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.612      ;
; 107.444 ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.609      ;
; 107.444 ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.609      ;
; 107.511 ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.542      ;
; 107.512 ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 3.558      ;
; 107.516 ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.537      ;
; 107.517 ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 3.553      ;
; 107.519 ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.534      ;
; 107.519 ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 3.534      ;
; 107.520 ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 3.550      ;
; 107.520 ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 3.550      ;
; 107.521 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 3.536      ;
; 107.521 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.039     ; 3.538      ;
; 107.527 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                     ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 3.530      ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.154 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.481      ;
; 0.155 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.482      ;
; 0.160 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.487      ;
; 0.161 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.488      ;
; 0.161 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.489      ;
; 0.163 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.490      ;
; 0.163 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.490      ;
; 0.165 ; tft_pic:tft_pic_inst|wr_addr[10]                                                                                                                                      ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.507      ;
; 0.168 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.495      ;
; 0.174 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.502      ;
; 0.175 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.502      ;
; 0.177 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.499      ;
; 0.180 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.505      ;
; 0.182 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.507      ;
; 0.184 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.509      ;
; 0.186 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sobel_ctrl:sobel_ctrl_inst|po_data[15]                                                                                                                                ; sobel_ctrl:sobel_ctrl_inst|po_data[15]                                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full            ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full            ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|po_data[0]                                                                                                                                       ; uart_rx:uart_rx_inst|po_data[0]                                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                       ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[7]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[7]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[0]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[0]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[2]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[2]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[6]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[6]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[1]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[1]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[5]                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[5]                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                                       ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|work_en                                                                                                                                          ; uart_rx:uart_rx_inst|work_en                                                                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.195 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.517      ;
; 0.195 ; sobel_ctrl:sobel_ctrl_inst|pi_data_reg                                                                                                                                ; sobel_ctrl:sobel_ctrl_inst|c3[0]                                                                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; uart_rx:uart_rx_inst|rx_reg1                                                                                                                                          ; uart_rx:uart_rx_inst|rx_reg2                                                                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; sobel_ctrl:sobel_ctrl_inst|a2[0]                                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|a1[0]                                                                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[3]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.489      ;
; 0.198 ; uart_rx:uart_rx_inst|rx_flag                                                                                                                                          ; uart_rx:uart_rx_inst|po_data[0]                                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.200 ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.280      ; 0.605      ;
; 0.200 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.522      ;
; 0.200 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[1]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.485      ;
; 0.200 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[2]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.491      ;
; 0.200 ; uart_rx:uart_rx_inst|rx_flag                                                                                                                                          ; uart_rx:uart_rx_inst|po_flag                                                                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sobel_ctrl:sobel_ctrl_inst|gxy_flag                                                                                                                                   ; sobel_ctrl:sobel_ctrl_inst|com_flag                                                                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[4]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.487      ;
; 0.202 ; uart_rx:uart_rx_inst|rx_reg3                                                                                                                                          ; uart_rx:uart_rx_inst|start_flag                                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; tft_pic:tft_pic_inst|wr_addr[2]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.546      ;
; 0.203 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[6]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.488      ;
; 0.203 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[1]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.494      ;
; 0.204 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[1]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.490      ;
; 0.204 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[4]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.490      ;
; 0.204 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[7]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.490      ;
; 0.205 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[0]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.491      ;
; 0.205 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[3]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.491      ;
; 0.205 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[5]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.490      ;
; 0.205 ; sobel_ctrl:sobel_ctrl_inst|com_flag                                                                                                                                   ; sobel_ctrl:sobel_ctrl_inst|po_data[15]                                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.281      ; 0.612      ;
; 0.206 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[3]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.491      ;
; 0.207 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[0]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.498      ;
; 0.208 ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.279      ; 0.612      ;
; 0.208 ; tft_pic:tft_pic_inst|wr_addr[0]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.551      ;
; 0.208 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[2]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 0.496      ;
; 0.209 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[12] ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.495      ;
; 0.211 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[12] ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.496      ;
; 0.212 ; tft_pic:tft_pic_inst|wr_addr[7]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.555      ;
; 0.212 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[11] ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.498      ;
; 0.212 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[2]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.497      ;
; 0.212 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[8]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.497      ;
; 0.212 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[11] ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.497      ;
; 0.214 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[0]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 0.502      ;
; 0.215 ; tft_pic:tft_pic_inst|wr_addr[1]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.558      ;
; 0.216 ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.286      ; 0.627      ;
; 0.216 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[2]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.502      ;
; 0.217 ; tft_pic:tft_pic_inst|wr_addr[12]                                                                                                                                      ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.560      ;
; 0.218 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[5]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.504      ;
; 0.218 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[6]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.504      ;
; 0.218 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[4]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 0.506      ;
; 0.219 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[8]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.505      ;
; 0.219 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[9]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.505      ;
; 0.221 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.286      ; 0.632      ;
; 0.223 ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                                                                      ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.286      ; 0.634      ;
; 0.225 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[0]  ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.510      ;
; 0.226 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6~portb_address_reg0                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.280      ; 0.631      ;
; 0.233 ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6~portb_address_reg0                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.280      ; 0.638      ;
; 0.238 ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.280      ; 0.643      ;
; 0.252 ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.287      ; 0.664      ;
; 0.253 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.580      ;
; 0.257 ; sobel_ctrl:sobel_ctrl_inst|wr_rd_flag                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|wr_en1                                                                                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.378      ;
; 0.258 ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.287      ; 0.670      ;
; 0.264 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; sobel_ctrl:sobel_ctrl_inst|rd_en                                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|wr_rd_flag                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; sobel_ctrl:sobel_ctrl_inst|wr_en2                                                                                                                                     ; sobel_ctrl:sobel_ctrl_inst|wr_rd_flag                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.386      ;
; 0.268 ; tft_pic:tft_pic_inst|wr_addr[9]                                                                                                                                       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.610      ;
; 0.268 ; sobel_ctrl:sobel_ctrl_inst|b2[0]                                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|b1[0]                                                                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sobel_ctrl:sobel_ctrl_inst|rd_en_reg2                                                                                                                                 ; sobel_ctrl:sobel_ctrl_inst|gx_gy_flag                                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]        ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.597      ;
; 0.271 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[13] ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|address_reg_b[0]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; sobel_ctrl:sobel_ctrl_inst|b3[0]                                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|b2[0]                                                                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                                                                      ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_address_reg0                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; 0.286      ; 0.684      ;
; 0.273 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full            ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full            ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.393      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.229 ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|address_reg_b[0] ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|out_address_reg_b[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.083      ; 0.415      ;
; 0.636 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.756      ;
; 0.637 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.757      ;
; 0.637 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.757      ;
; 0.638 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.758      ;
; 0.640 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.760      ;
; 0.641 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.761      ;
; 0.641 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.761      ;
; 0.643 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.763      ;
; 0.648 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.768      ;
; 0.649 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.769      ;
; 0.649 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.769      ;
; 0.684 ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.804      ;
; 0.712 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.834      ;
; 0.729 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.848      ;
; 0.735 ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.854      ;
; 0.747 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.867      ;
; 0.748 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.868      ;
; 0.748 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.868      ;
; 0.749 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.869      ;
; 0.751 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.871      ;
; 0.752 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.872      ;
; 0.754 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.874      ;
; 0.758 ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.878      ;
; 0.758 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.878      ;
; 0.759 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.879      ;
; 0.760 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.880      ;
; 0.760 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.880      ;
; 0.762 ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.882      ;
; 0.763 ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.883      ;
; 0.766 ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.888      ;
; 0.797 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.917      ;
; 0.798 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.918      ;
; 0.799 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.919      ;
; 0.801 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.921      ;
; 0.802 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.922      ;
; 0.802 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.922      ;
; 0.802 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.922      ;
; 0.802 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.922      ;
; 0.803 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.923      ;
; 0.803 ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.921      ;
; 0.804 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.924      ;
; 0.804 ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.926      ;
; 0.806 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.926      ;
; 0.807 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.927      ;
; 0.808 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.928      ;
; 0.808 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.928      ;
; 0.808 ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.930      ;
; 0.809 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.929      ;
; 0.810 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.930      ;
; 0.810 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.930      ;
; 0.810 ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.930      ;
; 0.813 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.933      ;
; 0.814 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.934      ;
; 0.815 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.935      ;
; 0.816 ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                          ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.936      ;
; 0.823 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.943      ;
; 0.826 ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.946      ;
; 0.829 ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.951      ;
; 0.833 ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.961      ;
; 0.838 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.958      ;
; 0.840 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.960      ;
; 0.841 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.961      ;
; 0.842 ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.962      ;
; 0.842 ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.962      ;
; 0.846 ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.965      ;
; 0.850 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.970      ;
; 0.850 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.970      ;
; 0.850 ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.968      ;
; 0.851 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.853 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.973      ;
; 0.854 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.974      ;
; 0.854 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.974      ;
; 0.856 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.976      ;
; 0.858 ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                           ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.978      ;
; 0.860 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.980      ;
; 0.861 ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                           ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.981      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.732 ; 9.962        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~porta_address_reg0                                                                  ;
; 9.732 ; 9.962        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~porta_we_reg                                                                        ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_we_reg       ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~porta_address_reg0                                                                  ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~porta_we_reg                                                                        ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~porta_address_reg0                                                                  ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~porta_we_reg                                                                        ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~porta_address_reg0                                                                  ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~porta_we_reg                                                                        ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_address_reg0                                                                  ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~portb_re_reg                                                                        ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~porta_address_reg0                                                                  ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~porta_we_reg                                                                        ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~porta_address_reg0                                                                  ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~porta_we_reg                                                                        ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~porta_address_reg0                                                                  ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~porta_we_reg                                                                        ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20~porta_address_reg0                                                                  ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20~porta_we_reg                                                                        ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a23~porta_address_reg0                                                                  ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a23~porta_we_reg                                                                        ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24~porta_address_reg0                                                                  ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24~porta_we_reg                                                                        ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~porta_address_reg0                                                                  ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~porta_we_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a0~porta_address_reg0                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a0~porta_we_reg                                                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~portb_re_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~portb_re_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12~portb_re_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13~porta_datain_reg0                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14~portb_re_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a15~porta_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a15~porta_we_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a16~porta_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a16~porta_we_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17~portb_re_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a18~porta_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a18~porta_we_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19~portb_re_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a1~porta_address_reg0                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a1~porta_we_reg                                                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20~portb_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20~portb_re_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a21~porta_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a21~porta_we_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a22~porta_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a22~porta_we_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a23~portb_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a23~portb_re_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24~portb_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24~portb_re_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a25~porta_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a25~porta_we_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26~porta_we_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27~porta_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27~porta_we_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28~portb_re_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a29~porta_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a29~porta_we_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~porta_address_reg0                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2~porta_we_reg                                                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a30~porta_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a30~porta_we_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a31~porta_address_reg0                                                                  ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a31~porta_we_reg                                                                        ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a4~porta_address_reg0                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a4~porta_we_reg                                                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~porta_address_reg0                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5~porta_we_reg                                                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6~porta_address_reg0                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6~porta_we_reg                                                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~porta_address_reg0                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7~porta_we_reg                                                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~porta_address_reg0                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8~porta_we_reg                                                                         ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a9~porta_address_reg0                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a9~porta_we_reg                                                                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_address_reg0 ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_we_reg       ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8~porta_datain_reg0  ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a0~portb_re_reg                                                                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10~porta_datain_reg0                                                                   ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11~porta_datain_reg0                                                                   ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11        ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12        ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13        ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14        ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19        ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a22        ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27        ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28        ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a31        ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a4         ;
; 55.291 ; 55.521       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6         ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a0         ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a1         ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10        ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a15        ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a16        ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17        ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a18        ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2         ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20        ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a21        ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a23        ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24        ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a25        ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26        ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a29        ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a30        ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5         ;
; 55.292 ; 55.522       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a9         ;
; 55.293 ; 55.523       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7         ;
; 55.293 ; 55.523       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8         ;
; 55.294 ; 55.524       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3         ;
; 55.328 ; 55.512       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                               ;
; 55.351 ; 55.581       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3         ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                               ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                               ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                               ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                               ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                               ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                               ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                               ;
; 55.352 ; 55.582       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8         ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[0]                                                                                               ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[10]                                                                                              ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[11]                                                                                              ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[12]                                                                                              ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[13]                                                                                              ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[1]                                                                                               ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[2]                                                                                               ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[3]                                                                                               ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[4]                                                                                               ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[5]                                                                                               ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[6]                                                                                               ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[7]                                                                                               ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[8]                                                                                               ;
; 55.352 ; 55.536       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|rd_addr[9]                                                                                               ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                               ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                               ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                               ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                                                               ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                               ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                               ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                               ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                               ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                               ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                               ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                               ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                               ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|image_valid                                                                                              ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                        ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                        ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                        ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                         ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                         ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                         ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_back_data[9]                                                                                         ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|out_address_reg_b[0] ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a0         ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a1         ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a15        ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a16        ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a18        ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19        ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2         ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a21        ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a22        ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24        ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a25        ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26        ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27        ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28        ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a29        ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a30        ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a31        ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a4         ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5         ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6         ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7         ;
; 55.353 ; 55.583       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a9         ;
; 55.354 ; 55.584       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; 2.454 ; 3.092 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; -2.077 ; -2.710 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 3.716 ; 3.805 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.636 ; 5.935 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 4.832 ; 5.112 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 5.040 ; 5.348 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 4.279 ; 4.475 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 4.618 ; 4.896 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 4.683 ; 4.960 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 4.669 ; 4.946 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 4.750 ; 5.024 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 4.185 ; 4.379 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 4.561 ; 4.812 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 4.722 ; 4.972 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 5.018 ; 5.315 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 4.791 ; 5.063 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 4.410 ; 4.632 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 5.636 ; 5.935 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 4.852 ; 5.125 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 5.015 ; 5.326 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 1.527 ;       ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 3.935 ; 4.081 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 3.467 ; 3.566 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 1.596 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 2.670 ; 2.821 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 2.459 ; 2.629 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 2.902 ; 3.122 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 2.990 ; 3.165 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 2.612 ; 2.735 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 2.588 ; 2.724 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 2.651 ; 2.794 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 2.643 ; 2.776 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 2.721 ; 2.848 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 2.459 ; 2.629 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 2.538 ; 2.647 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 2.974 ; 3.198 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 3.133 ; 3.218 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 3.096 ; 3.298 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 2.706 ; 2.908 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 3.893 ; 4.173 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 3.125 ; 3.376 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 2.750 ; 2.861 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 1.296 ;       ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 2.996 ; 3.084 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 2.601 ; 2.671 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 1.363 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 4.350 ;    ;    ; 4.490 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 4.249 ;    ;    ; 4.396 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; -4.868   ; 0.154 ; N/A      ; N/A     ; 9.594               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.617   ; 0.187 ; N/A      ; N/A     ; 55.223              ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.868   ; 0.154 ; N/A      ; N/A     ; 9.719               ;
;  sys_clk                                                  ; N/A      ; N/A   ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                           ; -201.041 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -51.362  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; -149.679 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                  ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; 5.054 ; 5.360 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; -2.077 ; -2.710 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 8.349  ; 8.113  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 12.293 ; 12.098 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 11.066 ; 10.838 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 11.748 ; 11.384 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 9.784  ; 9.599  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 10.592 ; 10.430 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 10.793 ; 10.556 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 10.781 ; 10.551 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 10.973 ; 10.687 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 9.521  ; 9.377  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 10.503 ; 10.301 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 10.830 ; 10.522 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 11.611 ; 11.276 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 10.879 ; 10.678 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 10.093 ; 9.903  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 12.293 ; 12.098 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 11.191 ; 10.850 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 11.546 ; 11.296 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 3.231  ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 8.937  ; 8.742  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.806  ; 7.738  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;        ; 3.196  ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 2.670 ; 2.821 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 2.459 ; 2.629 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 2.902 ; 3.122 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 2.990 ; 3.165 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 2.612 ; 2.735 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 2.588 ; 2.724 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 2.651 ; 2.794 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 2.643 ; 2.776 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 2.721 ; 2.848 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 2.459 ; 2.629 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk    ; 2.538 ; 2.647 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 2.974 ; 3.198 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 3.133 ; 3.218 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 3.096 ; 3.298 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 2.706 ; 2.908 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 3.893 ; 4.173 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 3.125 ; 3.376 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 2.750 ; 2.861 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 1.296 ;       ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 2.996 ; 3.084 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 2.601 ; 2.671 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 1.363 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 8.344 ;    ;    ; 8.449 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 4.249 ;    ;    ; 4.396 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; rgb[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_bl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_de        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tft_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tft_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; tft_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tft_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tft_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; tft_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tft_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tft_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; tft_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8918     ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 33       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 9822     ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 3815     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8918     ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 33       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 9822     ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 3815     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 157   ; 157  ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 408   ; 408  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Dec 21 15:58:58 2022
Info: Command: quartus_sta sobel -c sobel
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sobel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.868
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.868            -149.679 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.617             -51.362 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.435
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.435               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.721
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.721               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    55.256               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.482
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.482            -135.943 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.255             -39.804 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.719               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    55.223               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.868
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.868             -21.128 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.792               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.154               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.187               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):     9.732               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    55.291               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4681 megabytes
    Info: Processing ended: Wed Dec 21 15:59:01 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


