*$
*TPS43333-Q1
*****************************************************************************
* (C) Copyright 2013 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS43333-Q1
* Date: 22APR2013
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS4333xEVM
* EVM Users Guide: SLVU457–April 2011
* Datasheet: SLVSB48A –AUGUST 2012–REVISED AUGUST 2012
*
* Model Version: Final 1.0
*
*****************************************************************************
*
* Updates:
*
* Final 1.0
* Release to Web.
*
*****************************************************************************
.SUBCKT TPS43333-Q1_BOOST_TRANS AGND COMPC DIV DS ENC EXTSUP GC1 GC2 PGNDA RT SYNC VBAT VIN
+  VREG  
V_V40         N170261780 0 2
X_U86         COMPC N17025706 BOOST_d_d1 PARAMS:
X_U107          VIN2 N17026550 N17025349 N17026413 COMPHYS_BASIC_GEN
R_R68         0 PGNDA  1m  
E_ABM43         N17026027 0 VALUE { IF( V(N17026405) > 4.6 , V(N17026405),
+  V(VREG) )    }
X_U102         N17026131 N170261780 BOOST_d_d12 PARAMS:
X_U96         ENABLE ENABLE_RAMP RAMP_START AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_V43         N17030914 0 600m
E_ABM44         N17025369 0 VALUE { IF( V(N17026260) > 0.5,V(VIN1) ,V(VIN1)-6 )
+      }
E_ABM47         N17026673 0 VALUE { LIMIT(V(COMPC), 0.9,0)     }
X_U108         N17026710 VIN_10 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U98         N17026413 N17026260 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5u
E_ABM45         N17026361 0 VALUE { IF( V(N17025796) < 0.5, 5, 0)    }
R_R75         0 DIV  10Meg TC=0,0 
V_V41         N17026087 VIN1 -6
X_U99         N17026673 N17025393 PWM_BEF_ILIM COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U105         VREF N17026639 N17026547 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_S20    VIN_10 0 ERROR_AMP_-IN N17025837 BOOST_TOPLEVEL_S20 
V_V37         N17025706 0 0.9
R_R70         0 AGND  1m  
I_I7         0 DIV DC 0.29u  
X_S23    N17030036 0 N17030914 N17026131 BOOST_TOPLEVEL_S23 
V_V39         N170259201 0 -100m
X_U103         N17025620 N17026058 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=3n
X_U95         N17025620 N17025659 one_shot PARAMS:  T=200  
X_S21    VIN_11 0 ERROR_AMP_-IN N17025794 BOOST_TOPLEVEL_S21 
X_U100         N17026058 N17026084 ILIM AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R62         0 COMPC  10G TC=0,0 
E_E5         VIN1 0 VIN 0 1
R_R64         0 N17025794  6916.9946 TC=0,0 
E_ABM49         VIN_11 0 VALUE { IF(V(DIV) > V(VREG)-0.2, 1 ,0)    }
X_U83         N17025659 N17026084 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U106         N17026584 CURRENT_LIIMIT_OFF N17025442 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_ABM50         VIN_7 0 VALUE { IF(V(DIV) < 0.2, 1 ,0)    }
M_M15         GC2 N17025381 VIN1 VIN1 BOOST_PMOS01           
R_R71         0 EXTSUP  10G  
C_C33         0 GC2  1n  TC=0,0 
R_R65         N17025794 N17025837  691.6989 TC=0,0 
V_V38         VREG 0 5.8
M_M16         GC2 N17025381 N17026087 N17026087 BOOST_NMOS01           
R_R73         N17026547 ENABLE_RAMP  500  
R_R66         N17025837 N17025831  3260.87 TC=0,0 
X_U109         VIN_7 VIN_11 N17026710 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_C28         0 N17025381  1n  TC=0,0 
M_M17         GC1 N17026361 0 0 BOOST_NMOS01           
R_R67         N17025831 VIN  50k TC=0,0 
V_V36         N17025349 0 500m
X_U111         ENABLE N17030036 one_shot PARAMS:  T=100  
X_U84         DS N17025600 N17025620 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
M_M18         GC1 N17026361 N17026027 N17026027 BOOST_PMOS01           
E_ABM51         N17026550 0 VALUE { IF(V(Vin_7) > 0.5,8.5,IF(V(Vin_10) >
+  0.5,11.5,IF(V(Vin_11) > 0.5,12.5,0)))    }
R_R61         N17025369 N17025381  1  
V_u110_Vinitial_con         u110_N16718902 0 6.5
X_u110_U9         u110_N16721953 u110_N16721613 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=5u
V_u110_V1         u110_N16725046 0 1
X_u110_U21         u110_LATCH_Q u110_N16719594 u110_N16719870 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_u110_VUVLO         u110_N16719156 0 1.9
X_u110_U10         u110_N16729882 u110_LATCH_R BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=5u
V_u110_Venable_threshold         u110_N16719448 0 1.7
X_u110_U19         u110_LATCH_S u110_LATCH_R u110_LATCH_Q N16719346
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_u110_U23         u110_N16719870 u110_N16721613 ENABLE AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_u110_Overvolatge         u110_N16720964 0 46
X_u110_U52          ENC u110_N16719448 u110_N16725046 u110_N16719594
+  COMPHYS_BASIC_GEN
X_u110_U22         u110_N16720964 VIN u110_N16721953 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_u110_U2         VBAT u110_N16718902 u110_LATCH_S COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_u110_U3         u110_N16719156 VBAT u110_N16729882 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_V11         N17025600 0 200m
X_S22    VIN_7 0 ERROR_AMP_-IN N17025831 BOOST_TOPLEVEL_S22 
C_C30         0 VIN2  1n  TC=0,0 
V_u81_V50         u81_N16762457 0 1
X_u81_U14         u81_N16762257 u81_N16762925 u81_N16762349 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_u81_V3         u81_N16761979 0 10Vdc
E_u81_ABM12         N17025393 0 VALUE { if(V(u81_SYNC_EN)>0.5,  
+ V(u81_SYNC_RAMP),V(u81_RT_RAMP) )   }
X_u81_U11         u81_EN_RAMPGEN u81_RST_RAMP_PEAK INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_u81_U1         u81_RT_RAMP u81_N16763033 u81_RT_CLK COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_u81_U9         u81_N16762771 u81_CLK3 one_shot PARAMS:  T=100
X_u81_U133         SYNC u81_N16762463 u81_N16762457 u81_SYNC_D
+  COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
C_u81_C2         0 u81_SYNC_RAMP_1  1u IC=0 TC=0,0 
C_u81_C10         0 u81_RT_RAMP  1u IC=0 TC=0,0 
X_u81_U15         u81_N16762299 u81_N16762349 u81_EN_1 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_u81_U6         u81_SYNC_EN u81_N16763511 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=200n
X_u81_U8         u81_N16762771 u81_N16762843 u81_SYNC_CLK u81_N16762843 0 0
+  DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_u81_S5    u81_RST_RAMP_PEAK 0 u81_SYNC_RAMP_1 0 BOOST_Ramp_gen_u81_S5 
V_u81_V49         u81_N16762463 0 1.7
X_u81_U622         u81_N16763511 u81_SYNC_EN u81_EN_RAMPGEN XOR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_u81_C4         0 u81_PEAK  1n IC=0 TC=0,0 
I_u81_I3         RT 0 DC -1Adc  
E_u81_LIMIT1         u81_RT_1 0 VALUE {LIMIT(V(RT),0,160k)}
R_u81_R24         u81_N16762603 u81_SYNC_CLK  10k TC=0,0 
E_u81_ABM4         u81_SYNC_RAMP 0 VALUE { if(V(u81_PEAK)>0.5,  
+ (V(u81_SYNC_RAMP_1)/V(u81_PEAK)),0)   }
R_u81_R25         0 RT  1G TC=0,0 
X_u81_U87         u81_N16762349 u81_N16762299 one_shot PARAMS:  T=20  
X_u81_U88         u81_SYNC_D u81_SYNC_CLK one_shot PARAMS:  T=400  
X_u81_S3    u81_CLK3 0 u81_SYNC_RAMP_1 0 BOOST_Ramp_gen_u81_S3 
V_u81_V1         u81_N16763033 0 1Vdc
X_u81_U57         RAMP_START u81_N16762257 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_u81_D_D1         u81_SYNC_CLK u81_N16762603 BOOST_d_d1 PARAMS: 
I_u81_I2         u81_SYNC_RAMP_1 0 DC -0.5Adc  
X_u81_U7         u81_RT_CLK u81_EN BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_u81_D1         u81_SYNC_RAMP_1 u81_N16761979 BOOST_d_d1 PARAMS: 
X_u81_U16         u81_EN u81_SYNC_EN u81_N16762925 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_u81_D2         u81_N167622231 u81_PEAK BOOST_d_d1 PARAMS: 
C_u81_C9         0 u81_N16762603  1n IC=0 TC=0,0 
G_u81_ABMII1         0 u81_RT_RAMP VALUE {
+  if(V(u81_SYNC_EN)<0.5,if(V(u81_RT_1)>1,  
+ (12*1E3/V(u81_RT_1)),0.2),0)   }
E_u81_ABM3         u81_N167617571 0 VALUE { V(u81_SYNC_RAMP_1)    }
E_u81_ABM11         u81_SYNC_EN 0 VALUE { if(V(u81_N16762603) >0.50,1,0)    }
R_u81_R6         u81_N167622231 u81_N167617571  10 TC=0,0 
R_u81_R23         0 SYNC  100Meg  
X_u81_S9    u81_EN_1 0 u81_RT_RAMP 0 BOOST_Ramp_gen_u81_S9 
X_u81_S4    u81_RST_RAMP_PEAK 0 u81_PEAK 0 BOOST_Ramp_gen_u81_S4 
R_R72         N17025448 N17025796  1 TC=0,0 
X_U101         0 N17026131 BOOST_d_d12 PARAMS:
R_R63         N17025665 CURRENT_LIIMIT_OFF  1 TC=0,0 
R_R69         VIN1 VIN2  100  
C_C34         0 ENABLE_RAMP  1n  TC=0,0 
E_ABM46         VREF 0 VALUE { LIMIT(V(N17026131), 1.25,0)     }
E_ABM48         N17026405 0 VALUE { LIMIT(V(EXTSUP),7.5,0)     }
R_R74         PWM_BEF_ILIM N17026584  1 TC=0,0 
X_U85         N17025689 ILIM N17025665 N17025641 SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_C32         0 N17025796  10p  TC=0,0 
G_ABMII6         0 N17026131 VALUE { IF(V(ENABLE) >0.5, (1n*0.45/1m),-1)    }
C_C35         0 N17026584  10p  TC=0,0 
X_U82         N17025442 ENABLE N17025448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U104         PWM_BEF_ILIM N17025689 one_shot PARAMS:  T=100  
C_C31         0 N17026131  1n IC=0 TC=0,0 
V_V42         ERROR_AMP_-IN N17026639 200m
C_C29         0 CURRENT_LIIMIT_OFF  10p  TC=0,0 
G_ABM2I5         0 COMPC VALUE { LIMIT((V(VREF) -
+  V(ERROR_AMP_-IN))*(0.082m*V(VBAT)+0.09m), 50u,-100u)    }
X_U97         N170259201 COMPC BOOST_d_d1 PARAMS:
.ENDS TPS43333-Q1_BOOST_TRANS
*$
.subckt BOOST_TOPLEVEL_S20 1 2 3 4  
S_S20         3 4 1 2 _S20
RS_S20         1 2 1G
.MODEL         _S20 VSWITCH Roff=1e9 Ron=1m Voff=200m Von=1.0V
.ends BOOST_TOPLEVEL_S20
*$
.subckt BOOST_TOPLEVEL_S23 1 2 3 4  
S_S23         3 4 1 2 _S23
RS_S23         1 2 1G
.MODEL         _S23 VSWITCH Roff=5e6 Ron=1u Voff=0.0V Von=0.5
.ends BOOST_TOPLEVEL_S23
*$
.subckt BOOST_TOPLEVEL_S21 1 2 3 4  
S_S21         3 4 1 2 _S21
RS_S21         1 2 1G
.MODEL         _S21 VSWITCH Roff=1e9 Ron=1m Voff=200m Von=1.0V
.ends BOOST_TOPLEVEL_S21
*$
.subckt BOOST_TOPLEVEL_S22 1 2 3 4  
S_S22         3 4 1 2 _S22
RS_S22         1 2 1G
.MODEL         _S22 VSWITCH Roff=1e9 Ron=1m Voff=200m Von=1.0V
.ends BOOST_TOPLEVEL_S22
*$
.subckt BOOST_Ramp_gen_u81_S5 1 2 3 4  
S_u81_S5         3 4 1 2 _u81_S5
RS_u81_S5         1 2 1G
.MODEL         _u81_S5 VSWITCH Roff=1e6 Ron=1u Voff=0.2 Von=0.8
.ends BOOST_Ramp_gen_u81_S5
*$
.subckt BOOST_Ramp_gen_u81_S3 1 2 3 4  
S_u81_S3         3 4 1 2 _u81_S3
RS_u81_S3         1 2 1G
.MODEL         _u81_S3 VSWITCH Roff=1e6 Ron=0.1m Voff=0.2 Von=0.8
.ends BOOST_Ramp_gen_u81_S3
*$
.subckt BOOST_Ramp_gen_u81_S9 1 2 3 4  
S_u81_S9         3 4 1 2 _u81_S9
RS_u81_S9         1 2 1G
.MODEL         _u81_S9 VSWITCH Roff=1e6 Ron=0.1m Voff=0.2 Von=0.8
.ends BOOST_Ramp_gen_u81_S9
*$
.subckt BOOST_Ramp_gen_u81_S4 1 2 3 4  
S_u81_S4         3 4 1 2 _u81_S4
RS_u81_S4         1 2 1G
.MODEL         _u81_S4 VSWITCH Roff=1e6 Ron=0.1m Voff=0.2 Von=0.8
.ends BOOST_Ramp_gen_u81_S4
*$
.subckt BOOST_d_d1 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends BOOST_d_d1
*$
.subckt BOOST_d_d12 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ n=0.01
.ends BOOST_d_d12
*$
.MODEL BOOST_NMOS01 NMOS 
+ VTO = 0.5
+ KP  = 0.148
*$
.MODEL BOOST_PMOS01 PMOS 
+ VTO = -0.5
+ KP  = 0.148
*$
.SUBCKT  IRLR3114ZTRPBF G D S PARAMS: RDSON=5.2m Ciss=3810p Crss=350p Coss=2390p VSP=1.5 RG=2
* This is a simple model for Power MOSFET.
* The parameters modeled are
* - RDSon,
* - Input Capacitance,
* - Reverse capacitance,
* - Output capacitance,
* - Switching point voltage (Gate voltage where the FET starts switching),
* - Gate Resistance
C_C1         S Da  {Coss}
R_R1         Da D  10
C_C2         Ga D  {Crss}
R_R2         G Ga {RG}
C_C3         Ga S  {Ciss}
D_D1         S Db Dbreak
R_R3         Db D 1m
S_switchM         D S Ga S _switchM
RS_switchM         Ga S 100Meg
.MODEL         _switchM VSWITCH Roff=100e6 Ron={RDSON} Voff=1.1 Von={VSP}
.model Dbreak D Is=1e-14 Cjo=.1pF Rs=.1
.ends IRLR3114ZTRPBF
*$
.SUBCKT  IRF4905STRLPBF G D S PARAMS: RDSON=20m Ciss=3400p Crss=640p Coss=1400p VSP=-2 RG=2
* This is a simple model for Power MOSFET.
* The parameters modeled are
* - RDSon,
* - Input Capacitance,
* - Reverse capacitance,
* - Output capacitance,
* - Switching point voltage (Gate voltage where the FET starts switching),
* - Gate Resistance
C_C1         S Da  {Coss}
R_R1         Da D  10
C_C2         Ga D  {Crss}
R_R2         G Ga {RG}
C_C3         Ga S  {Ciss}
D_D1         Db S  Dbreak
R_R3         Db D 1m
S_switchM         D S Ga S  _switchM
RS_switchM         Ga S 100Meg
.MODEL         _switchM VSWITCH Roff=100e6 Ron={RDSON} Voff=-1.1 Von={VSP}
.model Dbreak D Is=1e-14 Cjo=.1pF Rs=.1
.ends IRF4905STRLPBF
*$
.SUBCKT D_D1_ext 1 2
D1 1 2 DD1
.MODEL DD1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS D_D1_ext
*$
*TPS43333-Q1
*****************************************************************************
* (C) Copyright 2013 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS43333-Q1
* Date: 22APR2013
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS4333xEVM
* EVM Users Guide: SLVU457–April 2011
* Datasheet: SLVSB48A –AUGUST 2012–REVISED AUGUST 2012
*
* Model Version: Final 1.0
*
*****************************************************************************
*
* Updates:
*
* Final 1.0
* Release to Web.
*
*****************************************************************************
.SUBCKT TPS43333-Q1_BUCKA_TRANS AGND CBA COMPA DLYAB ENA EXTSUP FBA GA1 GA2 PGNDA
+  PGA PHA RT SSA SA1 SA2 SYNC VIN VREG  
X_U9_U612         U9_PGOOD_D U9_PGOOD_D U9_N16616119 U9_PG_EN_B NAND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U9_S19    U9_PG_EN_B 0 PGA 0 BUCKA_PGOOD_U9_S19 
X_U9_U611         SDWN U9_N16616119 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U9_C5         0 U9_N16784615  1n  
R_U9_R5         U9_N167846331 U9_N16784615  1  
R_U9_U12_R1         0 DLYAB  1G  
V_U9_U12_V4         U9_U12_N16647524 0 2
X_U9_U12_U8         U9_U12_N16800540 U9_U12_N16800633 U9_U12_D2 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U9_U12_U4         U9_U12_N16615680 U9_U12_N16647732 one_shot PARAMS:  T=20
C_U9_U12_C7         0 U9_U12_N16783188  1n  TC=0,0 
C_U9_U12_C8         0 U9_U12_N16800540  1n  TC=0,0 
X_U9_U12_U7         DLYAB U9_U12_N16615878 U9_U12_N16615680 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U9_U12_D14         U9_U12_N16800540 U9_U12_N16803565 D_D1 
X_U9_U12_S2    U9_U12_PG_TR 0 U9_U12_N16647378 0 BUCKA_PGOOD_U9_S19 
R_U9_U12_R2         0 U9_U12_N16800540  1G  
X_U9_U12_S3    U9_U12_PG_DELAY 0 U9_U12_N16783828 U9_U12_N16783188
+  BUCKA_DLYAB_OSC_U9_U12_S3 
X_U9_U12_U621         U9_U12_N16778495 U9_PGOOD U9_U12_PG_TR XOR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U9_U12_C6         0 DLYAB  1p  TC=0,0 
X_U9_U12_U611         U9_PGOOD U9_U12_N16778495 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_U9_U12_U613         U9_U12_N16783188 U9_PGOOD_D BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U9_U12_ABM5         U9_U12_N16615878 0 VALUE { ((V(U9_U12_N16615680)*-1) +
+  1.8)    }
X_U9_U12_U623         U9_U12_D1 U9_U12_PG_TR U9_U12_N16817225 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U9_U12_ABMII2         0 U9_U12_N16647378 VALUE { (V(U9_U12_N16647732)*5m)   
+  }
V_U9_U12_V5         U9_U12_N16786288 0 2.2
X_U9_U12_U612         U9_PGOOD U9_U12_N16783828 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=30n
X_U9_U12_U622         U9_U12_D1 U9_U12_D2 U9_U12_PG_DELAY AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U9_U12_C1         0 U9_U12_N16647378  1n  TC=0,0 
I_U9_U12_I1         U9_U12_N16803565 U9_U12_N16800540 DC 25uAdc  
G_U9_U12_ABMII1         0 DLYAB VALUE { if(V(U9_U12_N16615680) > 0.5, -40u,
+  40u)    }
X_U9_U12_S1    U9_U12_N16817225 0 DLYAB U9_U12_N16795485 BUCKA_DLYAB_OSC_U9_U12_S1 
D_U9_U12_D13         U9_U12_N16647378 U9_U12_N16786288 D_D1 
V_U9_U12_V7         U9_U12_N16800633 0 0.5
V_U9_U12_V2         U9_U12_N16795485 0 0.8
V_U9_U12_V8         U9_U12_N16803565 0 1
X_U9_U12_S4    U9_U12_PG_TR 0 U9_U12_N16800540 0 BUCKA_DLYAB_OSC_U9_U12_S4 
X_U9_U12_U619         U9_U12_N16647378 U9_U12_N16647524 U9_U12_D1
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U9_U6         FBA U9_N16784615 U9_PGOOD COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U9_ABM4         U9_N167846331 0 VALUE { ((V(U9_PGOOD)*-16m) + 0.76)    }
V_V47         SET0 0 0Vdc
V_U4_V70         U4_N7397990 0 1.7
C_U4_C15         0 U4_N7398492  100n  
D_U4_D62         SSA U4_N7397990 D_D1 
V_U4_V72         U4_N7406021 0 -0.1mVdc
X_U4_U825         SDWN OCB U4_N16637584 U4_N16639089 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U4_ABMII1         U4_N7397990 SSA VALUE { {IF(V(U4_N16572832) > 0.5,1u,0)}   
+  }
X_U4_U827         HICCUP_N U4_N16637245 U4_N16572832 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_S68    U4_N7398492 0 SSA U4_N7406021 BUCKA_SoftStart_U4_S68 
D_U4_D63         0 SSA D_D1 
R_U4_R14         U4_N16569567 VREF_GM  1  
X_U4_U1         SDWN U4_N16637245 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U2         HICCUP_N U4_N16637584 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U4_ABMI5         SSA 0 VALUE { {IF(V(SS_DISCH) > 2.5, 1.25e-3,0)}    }
R_U4_R15         U4_N16639089 U4_N7398492  1  
C_U4_C8         0 SSA  0.1p  
E_U4_ABM178         U4_N16569567 0 VALUE { IF(V(SSA) < 0.8, V(SSA),0.8)    }
C_U4_C14         0 VREF_GM  1n  
E_U5_ABM9         U5_N7407271 0 VALUE { LIMIT((-1.13333*V(FBA)*V(FBA) +
+  1.70667*V(FBA) + 0.91), 1.55, 1.2)    }
V_U5_V5         U5_N7407325 0 0
R_U5_R12         U5_N7406885 OCB  1  
C_U5_C11         0 OCB  1n  
E_U5_ABM8         U5_N7406885 0 VALUE { {IF(V(COMPA) > 2.5,5,0)}    }
D_U5_D10         COMPA U5_N7407271 D_D 
D_U5_D9         U5_N7407325 COMPA D_D 
E_U5_E1         U5_N16554534 0 VREF_GM FBA 1
G_U5_ABM2I1         0 COMPA VALUE { (V(U5_N16554534) - V(0))*1m    }
R_U5_R4         U5_N165463111 COMPA  10MEG  
V_U5_V6         U5_N165463111 0 0Vdc
X_U10_U615         U10_N16787685 U10_N16788511 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_U800         U10_N16856386 U10_SW_OFF_B U10_LPM_B U10_LPM_B U10_N16994649
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U10_C3         0 U10_LPM_EXIT_PULSE_COUNT  1n  TC=0,0 
X_U10_U640         LPM_TON U10_N16879332 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=40n
X_U10_U625         U10_RST_FF LPM U10_N16812883 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U10_V3         U10_N16865887 0 0.7
X_U10_U616         LPM U10_LPM_B SET1 SET1 U10_N17004694 U10_LPM_EN_B
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U630         SDWN U10_N17002934 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U10_U799         U10_LPM_B U10_LPM_B U10_N16847787 LPM_TON U10_N16847830
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U4         U10_N167798652 U10_SAM_PULSE one_shot PARAMS:  T=10
X_U10_U644         U10_PH_POS LPM_TON U10_N16946255 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_U636         U10_N16858036 U10_LPM_TON_TRIG U10_LPM_EXIT AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U629         LPM U10_N16812297 LPM_TON AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U10_U8         U10_N16946255 U10_N16958954 one_shot PARAMS:  T=20
X_U10_U614         HDRV U10_HDRV_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U10_V1         U10_N16779880 0 0.4
X_U10_U641         U10_N16895132 U10_LPM_DUTY_CYCLE_SAMPLE U10_N16895726
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_U6         LPM_TON U10_LPM_TON_TRIG one_shot PARAMS:  T=10
V_U10_V4         U10_N16895132 0 0.8
X_U10_U620         U10_HDRV_B U10_PH_POS U10_N16787685 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U10_C1         0 U10_LPM_ENTRY_PULSE_COUNT  1n  TC=0,0 
E_U10_ABM1         U10_LPM_DUTY_CYCLE_SAMPLE 0 VALUE { if(V(U10_LPM_TON_B) >
+  0.5, (V(U10_TON_RAMP)/(V(U10_TON_RAMP) + V(U10_TOFF_RAMP) + 10n)), 0)    }
G_U10_ABMII1         0 U10_LPM_ENTRY_PULSE_COUNT VALUE { (V(U10_N167850392)*1m)
+     }
X_U10_U626         SET1 U10_TON_TIMER U10_N16812297 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U10_U617         PHA 0 U10_PH_POS COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U10_U632         U10_N16812297 U10_N16846443 U10_RST_FF OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U634         U10_PH_POS U10_LPM_TON_B U10_SW_OFF_B NAND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U10_ABM2         U10_N16905578 0 VALUE { if(V(U10_N16958954) > 0.5,
+  V(U10_N16895726), 1)    }
X_U10_U623         LPM U10_N16788962 U10_RST_CNT OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_S5    U10_N16884150 0 0 U10_TOFF_RAMP BUCKA_Low_Power_Mode_U10_S5 
X_U10_U639         U10_N16869698 U10_LPM_B U10_N16864895 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U613         U10_SW_OFF_B U10_N16856386 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=40n
X_U10_U627         FBA VREF_GM U10_N16836260 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U10_U612         U10_N16812297 U10_N16846443 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U10_U619         U10_N16785060 U10_LPM_ENTRY_PULSE_COUNT U10_N16975719
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U10_D9         U10_TON_TIMER SET1 D_D 
X_U10_U624         U10_LPM_B U10_N16836260 U10_N16811884 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U645         U10_N17002934 U10_EXIT_LPM U10_N17004694 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U10_C2         0 U10_TON_TIMER  1n  TC=0,0 
X_U10_U5         U10_N16835202 U10_N16835079 one_shot PARAMS:  T=20
X_U10_S4    U10_N16884150 0 0 U10_TON_RAMP BUCKA_Low_Power_Mode_U10_S4 
G_U10_ABMII4         0 U10_TOFF_RAMP VALUE { ((1-V(U10_N16946255))*0.1m)    }
X_U10_U622         U10_N16788511 U10_SAM_PULSE U10_N16788962 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U10_V2         U10_N16785060 0 2.28
X_U10_U642         CCM_EN U10_N16975719 U10_LPM_EN_B OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U628         U10_N16835202 N16810664 SET1 SET1 U10_N16812883
+  U10_N16811884 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_S1    U10_RST_CNT 0 U10_LPM_ENTRY_PULSE_COUNT 0 BUCKA_Low_Power_Mode_U10_S1 
X_U10_U621         U10_N16787685 U10_SAM_PULSE U10_N167850392 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U10_ABMII3         0 U10_TON_RAMP VALUE { (V(LPM_TON)*0.1m)    }
X_U10_S2    U10_N16835079 0 U10_TON_TIMER 0 BUCKA_Low_Power_Mode_U10_S2 
C_U10_C4         0 U10_TON_RAMP  1n  TC=0,0 
C_U10_C5         0 U10_TOFF_RAMP  1n  TC=0,0 
X_U10_S3    U10_N16864895 0 U10_LPM_EXIT_PULSE_COUNT 0 BUCKA_Low_Power_Mode_U10_S3 
X_U10_U611         LPM_TON U10_N16847787 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=40n
X_U10_U643         U10_N16900946 U10_N16905578 U10_EXIT_LPM AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U633         LPM_TON U10_LPM_TON_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U10_ABM2I1         SET1 U10_TON_TIMER VALUE { ((V(VIN_INT)-V(SA2))/9)*1m    }
X_U10_U637         U10_N16857856 U10_LPM_TON_TRIG U10_N16869698 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U631         U10_N16858036 U10_N16857856 SET1 SET1 U10_N16994649
+  U10_N16847830 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U638         U10_N16865887 U10_LPM_EXIT_PULSE_COUNT U10_N16900946
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_U7         U10_N16879332 U10_N16884150 one_shot PARAMS:  T=10
G_U10_ABMII2         0 U10_LPM_EXIT_PULSE_COUNT VALUE { (V(U10_LPM_EXIT)*10m)  
+   }
X_U10_U618         RAMP U10_N16779880 U10_N167798652 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_V46         SET1 0 1
E_U20_ABM2         U20_N16655410 0 VALUE { if(V(U20_N16653309) > V(U20_VSUP),
+  V(U20_VSUP), V(U20_N16653309))    }
E_U20_ABM1         U20_VSUP 0 VALUE { if(V(LPM)>0.5, V(VIN_INT),  
+ if(V(EXTSUP_INT) < 4.6, V(VIN_INT), V(EXTSUP_INT)) )   }
E_U20_ABM3         U20_N16653309 0 VALUE { if(V(LPM)>0.5, 7.5,  
+ if(V(EXTSUP_INT) < 4.6, 5.8, 7.5) )   }
R_U20_R1         U20_N16655410 U20_N16655440  1  
E_U20_E1         VREG PGNDA U20_N16655440 0 1
C_U20_C1         0 U20_N16655440  1n  TC=0,0 
X_U12         SDWN LPM N16843075 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R10         0 SYNC  100Meg  
X_U132         MAX_DUTY_CYCLE PWM_FINAL N16643373 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_V50         N16649916 0 1Vdc
V_V49         N16649191 0 1.7Vdc
E_E3         EXTSUP_INT 0 EXTSUP PGNDA 1
R_R9         PGA SA2  50k  
R_R6         PGNDA 0  1G  
E_E2         VIN_INT 0 VIN PGNDA 1
X_U7_U823         U7_N16497188 PWM_CLK U7_N16489522 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U7_R272         U7_N16489522 U7_INDELAYED1  16.56k  
X_U7_U822         PWM_CLK U7_N16497188 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
X_U7_U824         U7_N16489522 U7_INDELAYED1 PWM_CLK PWM_FINAL OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U7_D9         U7_N16489522 U7_INDELAYED1 D_D 
C_U7_C172         0 U7_INDELAYED1  10p  
X_U133         SYNC N16649191 N16649916 SYNC_D COMPHYS_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
E_E1         ISW 0 SA1 SA2 1
X_U11_U828         U11_N16636442 VIN_INT U11_N16636544 U11_N16636828
+  COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U11_U137         U11_UVLO U11_OVLO U11_UOVLO OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U11_U136         U11_N16496294 U11_UOVLO SDWN OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U11_V66         U11_N16636544 0 2
C_U11_C163         U11_N6045130 U11_N6045136  140.5p  
V_U11_V67         U11_N16636442 0 44
X_U11_U604         ENAB U11_N16496294 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U11_ABM173         SS_DISCH 0 VALUE { {IF(V(SSA)  < 54m,0,  
+ IF(V(U11_N6045136) > 0.5,1,0))}   }
V_U11_V65         U11_N16630658 0 0.2
X_U11_U603         SDWN U11_N6045130 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U11_V64         U11_N6045018 0 3.6
R_U11_R287         0 U11_N6045136  1k  
X_U11_U611         U11_N16636828 U11_OVLO INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5u
X_U11_U827         U11_N6045018 VIN_INT U11_N16630658 U11_UVLO
+  COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U8_U610         U8_HDRVIN U8_N16798848 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U8_D13         U8_N16807532 GA2 D_D 
X_U8_U604         U8_N16780028 N16643373 U8_HDRVIN AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U614         U8_N16798848 U8_SDWN_N LDRV_MASK U8_LPM_B U8_N16784812
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U8_ABM7         U8_N16789266 0 VALUE { if( V(HDRV) > 0.5, V(CBA), V(PHA))    }
R_U8_R246         U8_N16789266 U8_GX1_INT  1  
I_U8_I3         GA1 U8_N16804876 DC 1.5Adc  
C_U8_C2         0 U8_GX2_INT  1n  TC=0,0 
X_U8_U615         LPM U8_LPM_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U8_D12         U8_N16804876 GA1 D_D 
X_U8_U605         U8_HDRVIN U8_N16779393 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U8_C1         0 U8_GX1_INT  1n  TC=0,0 
R_U8_R247         U8_N16792021 U8_GX2_INT  1  
R_U8_R245         PGNDA CBA  1G  
E_U8_ABM8         U8_N16792021 0 VALUE { if( V(LDRV) > 0.5, V(VREG), V(PGNDA)) 
+    }
X_U8_U606         SDWN U8_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U8_D9         VREG CBA D_D 
X_U8_U613         SDWN U8_N16780028 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U612         U8_N16784812 U8_N16784844 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=18n
X_U8_U609         U8_N16784844 U8_N16784812 LDRV AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U8_ABM6         HDRV 0 VALUE { if(V(LPM)>0.5,  
+ V(LPM_TON),V(U8_N16775555) )   }
X_U8_U607         U8_N16779393 ENAB U8_SDWN_N U8_SDWN_N U8_BOOT_SW_ON
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U8_D10         U8_N16804876 U8_GX1_INT D_D 
X_U8_U611         U8_HDRVIN U8_N16774201 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=20n
I_U8_I2         U8_GX2_INT U8_N16807532 DC 1.5Adc  
I_U8_I1         U8_GX1_INT U8_N16804876 DC 1.5Adc  
D_U8_D11         U8_N16807532 U8_GX2_INT D_D 
I_U8_I4         GA2 U8_N16807532 DC 1.5Adc  
X_U8_U608         U8_HDRVIN U8_N16774201 U8_N16775555 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_R5         AGND 0  1G
D_U2_U2_D1         U2_SYNC_CLK U2_U2_N16774364 D_D 
E_U2_U2_ABM1         SYNC_EN 0 VALUE { if(V(U2_U2_N16774364) >0.50,1,0)    }
X_U2_U2_U1_U13         U2_N00141 U2_U2_U1_N572699 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_U2_U2_U1_U8         U2_N00141 U2_U2_U1_N572699 U2_SYNC_CLK AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U2_U2_C3         0 U2_U2_N16774364  1n IC=0 TC=0,0 
R_U2_U2_R4         U2_U2_N16774364 U2_SYNC_CLK  10k TC=0,0 
X_U2_U1_U2         U2_RT_CLK U2_U1_EN BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
E_U2_U1_LIMIT1         U2_U1_RT_1 0 VALUE {LIMIT(V(RT),0,160)}
V_U2_U1_V1         U2_U1_N78882 0 1Vdc
C_U2_U1_C1         0 U2_RT_RAMP  1u IC=0 TC=0,0 
X_U2_U1_U1         U2_RT_RAMP U2_U1_N78882 U2_RT_CLK COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U2_U1_U14         SYNC_EN U2_U1_EN U2_U1_N16778617 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
I_U2_U1_I1         RT 0 DC -1mAdc  
X_U2_U1_U15         N16843075 U2_U1_N16778617 U2_U1_EN_1 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U2_U1_R3         0 RT  1G TC=0,0 
X_U2_U1_S1    U2_U1_EN_1 0 U2_RT_RAMP 0 BUCKA_RT_OSC_U2_U1_S1 
G_U2_U1_ABMII1         0 U2_RT_RAMP VALUE {
+  if(V(SYNC_EN)<0.5,if(V(U2_U1_RT_1)>1m,  
+ (24*1.011/V(U2_U1_RT_1)),0.4044),0)   }
X_U2_U5         SYNC_EN SYNC_D CCM_EN OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U2_U3_ABM5         SYSCLK 0 VALUE { if(V(SYNC_EN)>0.5,  
+ V(U2_SYNC_CLK),V(U2_RT_CLK) )   }
X_U2_U3_U3         SYNC_EN U2_U3_N16780745 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=100n
X_U2_U3_U2_U11         U2_U3_PEAK_EN U2_U3_U2_RST_RAMP_PEAK INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
I_U2_U3_U2_I2         U2_U3_U2_SYNC_RAMP_1 0 DC -0.5Adc  
X_U2_U3_U2_S4    U2_U3_U2_RST_RAMP_PEAK 0 U2_U3_U2_PEAK 0
+  BUCKA_Pulse_Ramp_U2_U3_U2_S4 
E_U2_U3_U2_ABM4         RAMP 0 VALUE { if(V(U2_U3_U2_PEAK)>0.5,  
+ (V(U2_U3_U2_SYNC_RAMP_1)/V(U2_U3_U2_PEAK)),0)   }
E_U2_U3_U2_ABM3         U2_U3_U2_N167772811 0 VALUE { V(U2_U3_U2_SYNC_RAMP_1)  
+   }
X_U2_U3_U2_S3    SYSCLK 0 U2_U3_U2_SYNC_RAMP_1 0 BUCKA_Pulse_Ramp_U2_U3_U2_S3 
C_U2_U3_U2_C4         0 U2_U3_U2_PEAK  1n IC=0 TC=0,0 
R_U2_U3_U2_R6         U2_U3_U2_N167742661 U2_U3_U2_N167772811  10 TC=0,0 
D_U2_U3_U2_D2         U2_U3_U2_N167742661 U2_U3_U2_PEAK D_D 
D_U2_U3_U2_D3         U2_U3_U2_SYNC_RAMP_1 U2_U3_U2_N16770568 D_D 
C_U2_U3_U2_C2         0 U2_U3_U2_SYNC_RAMP_1  1u IC=0 TC=0,0 
V_U2_U3_U2_V3         U2_U3_U2_N16770568 0 5Vdc
X_U2_U3_U2_S5    U2_U3_U2_RST_RAMP_PEAK 0 U2_U3_U2_SYNC_RAMP_1 0
+  BUCKA_Pulse_Ramp_U2_U3_U2_S5 
X_U2_U3_U621         U2_U3_N16780745 SYNC_EN U2_U3_PEAK_EN XOR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U6         SYNC_D N16843075 U2_N00141 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U131         N16642713 RAMP MAX_DUTY_CYCLE COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_Slope_Compensation_ABM4         Slope_Compensation_N16681601 0 VALUE {
+  MAX(5.7*(V(RAMP))**2 -0.09*(V(RAMP)) - 0.02,0)    }
E_Slope_Compensation_ABM1         ISLOPE 0 VALUE {
+  V(Slope_Compensation_N16681601)*V(VIN_INT)/1k    }
V_U6_V86         U6_VALLEY_ILIMIT 0 1Vdc
X_U6_U617         ISW U6_N16878232 U6_LSTI COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U6_U608         N16559015 U6_N16559133 U6_N16560525 SET1 U6_N16558784
+  U6_SDWN_N DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U6_ABM164         U6_ICTRL 0 VALUE { LIMIT(0.125*V(COMPA) - 0.11875, -37.5m,
+  75m) - V(ISLOPE)    }
V_U6_V80         U6_N16552171 0 6.2
X_U6_U604         U6_N16552171 ISW U6_CBC_ILIMT COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U6_U620         U6_N16577763 U6_VALLEY_ILIMIT U6_N16580393 HICCUP_N
+  U6_N16875154 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U609         SDWN U6_N16556945 U6_PBIAS N16557147 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U6_ABM165         U6_N16884901 0 VALUE { if( V(CCM_EN) > 0.5,  -37.5m , 1m)  
+   }
X_U6_U614         SDWN U6_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U611         HDRV U6_N16558784 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U616         U6_SYSCLK_N U6_SDWN_N U6_N16566345 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U610         SSA FBA U6_N16556945 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U6_U605         U6_N16522994 U6_OVTP U6_OVTP U6_CBC_ILIMT U6_N16577763
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U612         LDRV U6_N16562380 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U6_R257         U6_N16884901 U6_N16878232  1  
V_U6_V87         U6_N16882009 0 0
V_U6_V84         U6_N16582213 0 0.25
X_U6_U621         U6_N16881337 U6_N16882009 LDRV_MASK OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U6_C148         0 U6_N16878232  1n  
X_U6_U615         N16566065 U6_N16566204 0 SET1 U6_N16566345 U6_LSTI
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U600         U6_ICTRL ISW U6_N16522994 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U6_U603         PWM_CLK N16528816 SYSCLK SET1 U6_N16875154 SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U6_V85         HICCUP_N 0 1Vdc
X_U6_U606         COMPA U6_N16582213 U6_N16580393 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U6_U601         U6_N16489001 FBA U6_OVTP COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U6_U613         U6_N16562380 U6_PBIAS U6_N16560525 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U6_V79         U6_N16489001 0 0.872
X_U6_U619         SYSCLK U6_SYSCLK_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U618         U6_N16566204 U6_N16559133 U6_N16881337 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U828         U1_N16636530 ENA U1_N16632710 U1_N16636677 COMPHYS_BASIC_GEN
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
G_U1_ABMII1         VIN_INT ENA VALUE { {0.5u*(1-V(U1_N16632234))}    }
D_U1_D9         ENA VIN_INT D_D1 
V_U1_V65         U1_N16631004 0 0.2
D_U1_D8         ENA U1_N7335522 D_D1 
V_U1_V67         U1_N16632710 0 1
E_U1_ABM173         U1_N7335522 0 VALUE { {IF(V(U1_N16632234) < 0.5,3,0)}    }
C_U1_C1         0 ENAB  1n  
V_U1_V64         U1_N16630902 0 3.6
R_U1_R256         ENA U1_N7335522  100MEG  
X_U1_U619         U1_N16636677 U1_N16636620 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U1_R1         U1_N16636620 ENAB  1  
X_U1_U827         U1_N16630902 VIN_INT U1_N16631004 U1_N16632234
+  COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
V_U1_V66         U1_N16636530 0 0.7
V_V48         N16642713 0 0.9875
.IC         V(U9_U12_N16647378 )=2.2
.IC         V(DLYAB )=0.8
.IC         V(U9_U12_N16800540 )=1
.IC         V(SSA )=0
.model D_D1 d is=1e-015 tt=1e-011 rs=0.05 n=0.1
.model D_D d is=1e-015 n=0.01 tt=1e-011
.ENDS TPS43333-Q1_BUCKA_TRANS
*$
.subckt BUCKA_PGOOD_U9_S19 1 2 3 4  
S_U9_S19         3 4 1 2 _U9_S19
RS_U9_S19         1 2 1G
.MODEL         _U9_S19 VSWITCH Roff=100e6 Ron=50 Voff=0.2 Von=0.8
.ends BUCKA_PGOOD_U9_S19
*$
.subckt BUCKA_DLYAB_OSC_U9_U12_S3 1 2 3 4  
S_U9_U12_S3         3 4 1 2 _U9_U12_S3
RS_U9_U12_S3         1 2 1G
.MODEL         _U9_U12_S3 VSWITCH Roff=1e12 Ron=1u Voff=0.2V Von=0.8V
.ends BUCKA_DLYAB_OSC_U9_U12_S3
*$
.subckt BUCKA_DLYAB_OSC_U9_U12_S1 1 2 3 4  
S_U9_U12_S1         3 4 1 2 _U9_U12_S1
RS_U9_U12_S1         1 2 1G
.MODEL         _U9_U12_S1 VSWITCH Roff=1e6 Ron=1n Voff=0.2V Von=0.8V
.ends BUCKA_DLYAB_OSC_U9_U12_S1
*$
.subckt BUCKA_DLYAB_OSC_U9_U12_S4 1 2 3 4  
S_U9_U12_S4         3 4 1 2 _U9_U12_S4
RS_U9_U12_S4         1 2 1G
.MODEL         _U9_U12_S4 VSWITCH Roff=1e6 Ron=1n Voff=0.2V Von=0.8V
.ends BUCKA_DLYAB_OSC_U9_U12_S4
*$
.subckt BUCKA_SoftStart_U4_S68 1 2 3 4  
S_U4_S68         3 4 1 2 _U4_S68
RS_U4_S68         1 2 1G
.MODEL         _U4_S68 VSWITCH Roff=100e6 Ron=3571 Voff=0.2 Von=0.8
.ends BUCKA_SoftStart_U4_S68
*$
.subckt BUCKA_Low_Power_Mode_U10_S5 1 2 3 4  
S_U10_S5         3 4 1 2 _U10_S5
RS_U10_S5         1 2 1G
.MODEL         _U10_S5 VSWITCH Roff=100e6 Ron=1m Voff=0.2V Von=0.8V
.ends BUCKA_Low_Power_Mode_U10_S5
*$
.subckt BUCKA_Low_Power_Mode_U10_S4 1 2 3 4  
S_U10_S4         3 4 1 2 _U10_S4
RS_U10_S4         1 2 1G
.MODEL         _U10_S4 VSWITCH Roff=100e6 Ron=1m Voff=0.2V Von=0.8V
.ends BUCKA_Low_Power_Mode_U10_S4
*$
.subckt BUCKA_Low_Power_Mode_U10_S1 1 2 3 4  
S_U10_S1         3 4 1 2 _U10_S1
RS_U10_S1         1 2 1G
.MODEL         _U10_S1 VSWITCH Roff=100e6 Ron=1m Voff=0.2V Von=0.8V
.ends BUCKA_Low_Power_Mode_U10_S1
*$
.subckt BUCKA_Low_Power_Mode_U10_S2 1 2 3 4  
S_U10_S2         3 4 1 2 _U10_S2
RS_U10_S2         1 2 1G
.MODEL         _U10_S2 VSWITCH Roff=100e6 Ron=1m Voff=0.2V Von=0.8V
.ends BUCKA_Low_Power_Mode_U10_S2
*$
.subckt BUCKA_Low_Power_Mode_U10_S3 1 2 3 4  
S_U10_S3         3 4 1 2 _U10_S3
RS_U10_S3         1 2 1G
.MODEL         _U10_S3 VSWITCH Roff=100e6 Ron=1m Voff=0.2V Von=0.8V
.ends BUCKA_Low_Power_Mode_U10_S3
*$
.subckt BUCKA_RT_OSC_U2_U1_S1 1 2 3 4  
S_U2_U1_S1         3 4 1 2 _U2_U1_S1
RS_U2_U1_S1         1 2 1G
.MODEL         _U2_U1_S1 VSWITCH Roff=1e6 Ron=0.1m Voff=0.2 Von=0.8
.ends BUCKA_RT_OSC_U2_U1_S1
*$
.subckt BUCKA_Pulse_Ramp_U2_U3_U2_S4 1 2 3 4  
S_U2_U3_U2_S4         3 4 1 2 _U2_U3_U2_S4
RS_U2_U3_U2_S4         1 2 1G
.MODEL         _U2_U3_U2_S4 VSWITCH Roff=1e6 Ron=0.1m Voff=0.2 Von=0.8
.ends BUCKA_Pulse_Ramp_U2_U3_U2_S4
*$
.subckt BUCKA_Pulse_Ramp_U2_U3_U2_S3 1 2 3 4  
S_U2_U3_U2_S3         3 4 1 2 _U2_U3_U2_S3
RS_U2_U3_U2_S3         1 2 1G
.MODEL         _U2_U3_U2_S3 VSWITCH Roff=1e6 Ron=0.1m Voff=0.2 Von=0.8
.ends BUCKA_Pulse_Ramp_U2_U3_U2_S3
*$
.subckt BUCKA_Pulse_Ramp_U2_U3_U2_S5 1 2 3 4  
S_U2_U3_U2_S5         3 4 1 2 _U2_U3_U2_S5
RS_U2_U3_U2_S5         1 2 1G
.MODEL         _U2_U3_U2_S5 VSWITCH Roff=1e6 Ron=1u Voff=0.2 Von=0.8
.ends BUCKA_Pulse_Ramp_U2_U3_U2_S5
*$
*TPS43333-Q1
*****************************************************************************
* (C) Copyright 2013 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS43333-Q1
* Date: 22APR2013
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS4333xEVM
* EVM Users Guide: SLVU457–April 2011
* Datasheet: SLVSB48A –AUGUST 2012–REVISED AUGUST 2012
*
* Model Version: Final 1.0
*
*****************************************************************************
*
* Updates:
*
* Final 1.0
* Release to Web.
*
*****************************************************************************
.SUBCKT TPS43333-Q1_BUCKB_TRANS AGND CBB COMPB DLYAB ENB EXTSUP FBB GB1 GB2 PGNDB
+  PGB PHB RT SSB SB1 SB2 SYNC VIN VREG  
X_U9_U612         U9_PGOOD_D U9_PGOOD_D U9_N16616119 U9_PG_EN_B NAND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U9_S19    U9_PG_EN_B 0 PGB 0 BUCKB_PGOOD_U9_S19 
X_U9_U611         SDWN U9_N16616119 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U9_C5         0 U9_N16784615  1n  
R_U9_R5         U9_N167846331 U9_N16784615  1  
R_U9_U12_R1         0 DLYAB  1G  
V_U9_U12_V4         U9_U12_N16647524 0 2
X_U9_U12_U8         U9_U12_N16800540 U9_U12_N16800633 U9_U12_D2 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U9_U12_U4         U9_U12_N16615680 U9_U12_N16647732 one_shot PARAMS:  T=20
C_U9_U12_C7         0 U9_U12_N16783188  1n  TC=0,0 
C_U9_U12_C8         0 U9_U12_N16800540  1n  TC=0,0 
X_U9_U12_U7         DLYAB U9_U12_N16615878 U9_U12_N16615680 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U9_U12_D14         U9_U12_N16800540 U9_U12_N16803565 D_D1 
X_U9_U12_S2    U9_U12_PG_TR 0 U9_U12_N16647378 0 BUCKB_DLYAB_OSC_U9_U12_S2 
R_U9_U12_R2         0 U9_U12_N16800540  1G  
X_U9_U12_S3    U9_U12_PG_DELAY 0 U9_U12_N16783828 U9_U12_N16783188
+  BUCKB_DLYAB_OSC_U9_U12_S3 
X_U9_U12_U621         U9_U12_N16778495 U9_PGOOD U9_U12_PG_TR XOR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U9_U12_C6         0 DLYAB  1p  TC=0,0 
X_U9_U12_U611         U9_PGOOD U9_U12_N16778495 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_U9_U12_U613         U9_U12_N16783188 U9_PGOOD_D BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U9_U12_ABM5         U9_U12_N16615878 0 VALUE { ((V(U9_U12_N16615680)*-1) +
+  1.8)    }
X_U9_U12_U623         U9_U12_D1 U9_U12_PG_TR U9_U12_N16817225 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U9_U12_ABMII2         0 U9_U12_N16647378 VALUE { (V(U9_U12_N16647732)*5m)   
+  }
V_U9_U12_V5         U9_U12_N16786288 0 2.2
X_U9_U12_U612         U9_PGOOD U9_U12_N16783828 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=30n
X_U9_U12_U622         U9_U12_D1 U9_U12_D2 U9_U12_PG_DELAY AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U9_U12_C1         0 U9_U12_N16647378  1n  TC=0,0 
I_U9_U12_I1         U9_U12_N16803565 U9_U12_N16800540 DC 25uAdc  
G_U9_U12_ABMII1         0 DLYAB VALUE { if(V(U9_U12_N16615680) > 0.5, -40u,
+  40u)    }
X_U9_U12_S1    U9_U12_N16817225 0 DLYAB U9_U12_N16795485 BUCKB_DLYAB_OSC_U9_U12_S1 
D_U9_U12_D13         U9_U12_N16647378 U9_U12_N16786288 D_D1 
V_U9_U12_V7         U9_U12_N16800633 0 0.5
V_U9_U12_V2         U9_U12_N16795485 0 0.8
V_U9_U12_V8         U9_U12_N16803565 0 1
X_U9_U12_S4    U9_U12_PG_TR 0 U9_U12_N16800540 0 BUCKB_DLYAB_OSC_U9_U12_S4 
X_U9_U12_U619         U9_U12_N16647378 U9_U12_N16647524 U9_U12_D1
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U9_U6         FBB U9_N16784615 U9_PGOOD COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U9_ABM4         U9_N167846331 0 VALUE { ((V(U9_PGOOD)*-16m) + 0.76)    }
V_V47         SET0 0 0Vdc
V_U4_V70         U4_N7397990 0 1.7
C_U4_C15         0 U4_N7398492  100n  
D_U4_D62         SSB U4_N7397990 D_D1 
V_U4_V72         U4_N7406021 0 -0.1mVdc
X_U4_U825         SDWN OCB U4_N16637584 U4_N16639089 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U4_ABMII1         U4_N7397990 SSB VALUE { {IF(V(U4_N16572832) > 0.5,1u,0)}   
+  }
X_U4_U827         HICCUP_N U4_N16637245 U4_N16572832 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_S68    U4_N7398492 0 SSB U4_N7406021 BUCKB_SoftStart_U4_S68 
D_U4_D63         0 SSB D_D1 
R_U4_R14         U4_N16569567 VREF_GM  1  
X_U4_U1         SDWN U4_N16637245 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U2         HICCUP_N U4_N16637584 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U4_ABMI5         SSB 0 VALUE { {IF(V(SS_DISCH) > 2.5, 1.25e-3,0)}    }
R_U4_R15         U4_N16639089 U4_N7398492  1  
C_U4_C8         0 SSB  0.1p  
E_U4_ABM178         U4_N16569567 0 VALUE { IF(V(SSB) < 0.8, V(SSB),0.8)    }
C_U4_C14         0 VREF_GM  1n  
E_U5_ABM9         U5_N7407271 0 VALUE { LIMIT((-1.13333*V(FBB)*V(FBB) +
+  1.70667*V(FBB) + 0.91), 1.55, 1.2)    }
V_U5_V5         U5_N7407325 0 0
R_U5_R12         U5_N7406885 OCB  1  
C_U5_C11         0 OCB  1n  
E_U5_ABM8         U5_N7406885 0 VALUE { {IF(V(COMPB) > 2.5,5,0)}    }
D_U5_D10         COMPB U5_N7407271 D_D 
D_U5_D9         U5_N7407325 COMPB D_D 
E_U5_E1         U5_N16554534 0 VREF_GM FBB 1
G_U5_ABM2I1         0 COMPB VALUE { (V(U5_N16554534) - V(0))*1m    }
R_U5_R4         U5_N165463111 COMPB  10MEG  
V_U5_V6         U5_N165463111 0 0Vdc
X_U10_U615         U10_N16787685 U10_N16788511 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_U800         U10_N16856386 U10_SW_OFF_B U10_LPM_B U10_LPM_B U10_N16994649
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U10_C3         0 U10_LPM_EXIT_PULSE_COUNT  1n  TC=0,0 
X_U10_U640         LPM_TON U10_N16879332 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=40n
X_U10_U625         U10_RST_FF LPM U10_N16812883 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U10_V3         U10_N16865887 0 0.7
X_U10_U616         LPM U10_LPM_B SET1 SET1 U10_N17004694 U10_LPM_EN_B
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U630         SDWN U10_N17002934 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U10_U799         U10_LPM_B U10_LPM_B U10_N16847787 LPM_TON U10_N16847830
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U4         U10_N167798652 U10_SAM_PULSE one_shot PARAMS:  T=10
X_U10_U644         U10_PH_POS LPM_TON U10_N16946255 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_U636         U10_N16858036 U10_LPM_TON_TRIG U10_LPM_EXIT AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U629         LPM U10_N16812297 LPM_TON AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U10_U8         U10_N16946255 U10_N16958954 one_shot PARAMS:  T=20
X_U10_U614         HDRV U10_HDRV_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U10_V1         U10_N16779880 0 0.4
X_U10_U641         U10_N16895132 U10_LPM_DUTY_CYCLE_SAMPLE U10_N16895726
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_U6         LPM_TON U10_LPM_TON_TRIG one_shot PARAMS:  T=10
V_U10_V4         U10_N16895132 0 0.8
X_U10_U620         U10_HDRV_B U10_PH_POS U10_N16787685 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U10_C1         0 U10_LPM_ENTRY_PULSE_COUNT  1n  TC=0,0 
E_U10_ABM1         U10_LPM_DUTY_CYCLE_SAMPLE 0 VALUE { if(V(U10_LPM_TON_B) >
+  0.5, (V(U10_TON_RAMP)/(V(U10_TON_RAMP) + V(U10_TOFF_RAMP) + 10n)), 0)    }
G_U10_ABMII1         0 U10_LPM_ENTRY_PULSE_COUNT VALUE { (V(U10_N167850392)*1m)
+     }
X_U10_U626         SET1 U10_TON_TIMER U10_N16812297 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U10_U617         PHB 0 U10_PH_POS COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U10_U632         U10_N16812297 U10_N16846443 U10_RST_FF OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U634         U10_PH_POS U10_LPM_TON_B U10_SW_OFF_B NAND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U10_ABM2         U10_N16905578 0 VALUE { if(V(U10_N16958954) > 0.5,
+  V(U10_N16895726), 1)    }
X_U10_U623         LPM U10_N16788962 U10_RST_CNT OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_S5    U10_N16884150 0 0 U10_TOFF_RAMP BUCKB_Low_Power_Mode_U10_S5 
X_U10_U639         U10_N16869698 U10_LPM_B U10_N16864895 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U613         U10_SW_OFF_B U10_N16856386 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=40n
X_U10_U627         FBB VREF_GM U10_N16836260 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U10_U612         U10_N16812297 U10_N16846443 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U10_U619         U10_N16785060 U10_LPM_ENTRY_PULSE_COUNT U10_N16975719
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U10_D9         U10_TON_TIMER SET1 D_D 
X_U10_U624         U10_LPM_B U10_N16836260 U10_N16811884 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U645         U10_N17002934 U10_EXIT_LPM U10_N17004694 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U10_C2         0 U10_TON_TIMER  1n  TC=0,0 
X_U10_U5         U10_N16835202 U10_N16835079 one_shot PARAMS:  T=20
X_U10_S4    U10_N16884150 0 0 U10_TON_RAMP BUCKB_Low_Power_Mode_U10_S4 
G_U10_ABMII4         0 U10_TOFF_RAMP VALUE { ((1-V(U10_N16946255))*0.1m)    }
X_U10_U622         U10_N16788511 U10_SAM_PULSE U10_N16788962 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U10_V2         U10_N16785060 0 2.28
X_U10_U642         CCM_EN U10_N16975719 U10_LPM_EN_B OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U628         U10_N16835202 N16810664 SET1 SET1 U10_N16812883
+  U10_N16811884 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_S1    U10_RST_CNT 0 U10_LPM_ENTRY_PULSE_COUNT 0 BUCKB_Low_Power_Mode_U10_S1 
X_U10_U621         U10_N16787685 U10_SAM_PULSE U10_N167850392 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U10_ABMII3         0 U10_TON_RAMP VALUE { (V(LPM_TON)*0.1m)    }
X_U10_S2    U10_N16835079 0 U10_TON_TIMER 0 BUCKB_Low_Power_Mode_U10_S2 
C_U10_C4         0 U10_TON_RAMP  1n  TC=0,0 
C_U10_C5         0 U10_TOFF_RAMP  1n  TC=0,0 
X_U10_S3    U10_N16864895 0 U10_LPM_EXIT_PULSE_COUNT 0 BUCKB_Low_Power_Mode_U10_S3 
X_U10_U611         LPM_TON U10_N16847787 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=40n
X_U10_U643         U10_N16900946 U10_N16905578 U10_EXIT_LPM AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U633         LPM_TON U10_LPM_TON_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U10_ABM2I1         SET1 U10_TON_TIMER VALUE { ((V(VIN_INT)-V(SB2))/9)*1m    }
X_U10_U637         U10_N16857856 U10_LPM_TON_TRIG U10_N16869698 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U631         U10_N16858036 U10_N16857856 SET1 SET1 U10_N16994649
+  U10_N16847830 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U638         U10_N16865887 U10_LPM_EXIT_PULSE_COUNT U10_N16900946
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_U7         U10_N16879332 U10_N16884150 one_shot PARAMS:  T=10
G_U10_ABMII2         0 U10_LPM_EXIT_PULSE_COUNT VALUE { (V(U10_LPM_EXIT)*10m)  
+   }
X_U10_U618         RAMP U10_N16779880 U10_N167798652 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_V46         SET1 0 1
E_U20_ABM2         U20_N16655410 0 VALUE { if(V(U20_N16653309) > V(U20_VSUP),
+  V(U20_VSUP), V(U20_N16653309))    }
E_U20_ABM1         U20_VSUP 0 VALUE { if(V(LPM)>0.5, V(VIN_INT),  
+ if(V(EXTSUP_INT) < 4.6, V(VIN_INT), V(EXTSUP_INT)) )   }
E_U20_ABM3         U20_N16653309 0 VALUE { if(V(LPM)>0.5, 7.5,  
+ if(V(EXTSUP_INT) < 4.6, 5.8, 7.5) )   }
R_U20_R1         U20_N16655410 U20_N16655440  1  
E_U20_E1         VREG PGNDB U20_N16655440 0 1
C_U20_C1         0 U20_N16655440  1n  TC=0,0 
X_U12         SDWN LPM N16843075 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R10         0 SYNC  100Meg  
X_U132         MAX_DUTY_CYCLE PWM_FINAL N16643373 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_V50         N16649916 0 1Vdc
V_V49         N16649191 0 1.7Vdc
E_E3         EXTSUP_INT 0 EXTSUP PGNDB 1
R_R9         PGB SB2  50k  
R_R6         PGNDB 0  1G  
E_E2         VIN_INT 0 VIN PGNDB 1
X_U7_U823         U7_N16497188 PWM_CLK U7_N16489522 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U7_R272         U7_N16489522 U7_INDELAYED1  16.56k  
X_U7_U822         PWM_CLK U7_N16497188 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
X_U7_U824         U7_N16489522 U7_INDELAYED1 PWM_CLK PWM_FINAL OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U7_D9         U7_N16489522 U7_INDELAYED1 D_D 
C_U7_C172         0 U7_INDELAYED1  10p  
X_U133         SYNC N16649191 N16649916 SYNC_D COMPHYS_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
E_E1         ISW 0 SB1 SB2 1
X_U11_U828         U11_N16636442 VIN_INT U11_N16636544 U11_N16636828
+  COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U11_U137         U11_UVLO U11_OVLO U11_UOVLO OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U11_U136         U11_N16496294 U11_UOVLO SDWN OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U11_V66         U11_N16636544 0 2
C_U11_C163         U11_N6045130 U11_N6045136  140.5p  
V_U11_V67         U11_N16636442 0 44
X_U11_U604         ENAB U11_N16496294 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U11_ABM173         SS_DISCH 0 VALUE { {IF(V(SSB)  < 54m,0,  
+ IF(V(U11_N6045136) > 0.5,1,0))}   }
V_U11_V65         U11_N16630658 0 0.2
X_U11_U603         SDWN U11_N6045130 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U11_V64         U11_N6045018 0 3.6
R_U11_R287         0 U11_N6045136  1k  
X_U11_U611         U11_N16636828 U11_OVLO INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5u
X_U11_U827         U11_N6045018 VIN_INT U11_N16630658 U11_UVLO
+  COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U8_U610         U8_HDRVIN U8_N16798848 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U8_D13         U8_N16807532 GB2 D_D 
X_U8_U604         U8_N16780028 N16643373 U8_HDRVIN AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U614         U8_N16798848 U8_SDWN_N LDRV_MASK U8_LPM_B U8_N16784812
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U8_ABM7         U8_N16789266 0 VALUE { if( V(HDRV) > 0.5, V(CBB), V(PHB))    }
R_U8_R246         U8_N16789266 U8_GX1_INT  1  
I_U8_I3         GB1 U8_N16804876 DC 1.5Adc  
C_U8_C2         0 U8_GX2_INT  1n  TC=0,0 
X_U8_U615         LPM U8_LPM_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U8_D12         U8_N16804876 GB1 D_D 
X_U8_U605         U8_HDRVIN U8_N16779393 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U8_C1         0 U8_GX1_INT  1n  TC=0,0 
R_U8_R247         U8_N16792021 U8_GX2_INT  1  
R_U8_R245         PGNDB CBB  1G  
E_U8_ABM8         U8_N16792021 0 VALUE { if( V(LDRV) > 0.5, V(VREG), V(PGNDB)) 
+    }
X_U8_U606         SDWN U8_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U8_D9         VREG CBB D_D 
X_U8_U613         SDWN U8_N16780028 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U612         U8_N16784812 U8_N16784844 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=18n
X_U8_U609         U8_N16784844 U8_N16784812 LDRV AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U8_ABM6         HDRV 0 VALUE { if(V(LPM)>0.5,  
+ V(LPM_TON),V(U8_N16775555) )   }
X_U8_U607         U8_N16779393 ENAB U8_SDWN_N U8_SDWN_N U8_BOOT_SW_ON
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U8_D10         U8_N16804876 U8_GX1_INT D_D 
X_U8_U611         U8_HDRVIN U8_N16774201 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=20n
I_U8_I2         U8_GX2_INT U8_N16807532 DC 1.5Adc  
I_U8_I1         U8_GX1_INT U8_N16804876 DC 1.5Adc  
D_U8_D11         U8_N16807532 U8_GX2_INT D_D 
I_U8_I4         GB2 U8_N16807532 DC 1.5Adc  
X_U8_U608         U8_HDRVIN U8_N16774201 U8_N16775555 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_R5         AGND 0  1G
D_U2_U2_D1         U2_SYNC_CLK U2_U2_N16774364 D_D 
E_U2_U2_ABM1         SYNC_EN 0 VALUE { if(V(U2_U2_N16774364) >0.50,1,0)    }
X_U2_U2_U1_U13         U2_N00141 U2_U2_U1_N572699 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
X_U2_U2_U1_U8         U2_N00141 U2_U2_U1_N572699 U2_SYNC_CLK AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U2_U2_C3         0 U2_U2_N16774364  1n IC=0 TC=0,0 
R_U2_U2_R4         U2_U2_N16774364 U2_SYNC_CLK  10k TC=0,0 
X_U2_U1_U2         U2_RT_CLK U2_U1_EN BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
E_U2_U1_LIMIT1         U2_U1_RT_1 0 VALUE {LIMIT(V(RT),0,160)}
V_U2_U1_V1         U2_U1_N78882 0 1Vdc
C_U2_U1_C1         0 U2_RT_RAMP  1u IC=0 TC=0,0 
X_U2_U1_U1         U2_RT_RAMP U2_U1_N78882 U2_RT_CLK COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U2_U1_U14         SYNC_EN U2_U1_EN U2_U1_N16778617 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
I_U2_U1_I1         RT 0 DC -1mAdc  
X_U2_U1_U15         N16843075 U2_U1_N16778617 U2_U1_EN_1 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U2_U1_R3         0 RT  1G TC=0,0 
X_U2_U1_S1    U2_U1_EN_1 0 U2_RT_RAMP 0 BUCKB_RT_OSC_U2_U1_S1 
G_U2_U1_ABMII1         0 U2_RT_RAMP VALUE {
+  if(V(SYNC_EN)<0.5,if(V(U2_U1_RT_1)>1m,  
+ (24*1.011/V(U2_U1_RT_1)),0.4044),0)   }
X_U2_U5         SYNC_EN SYNC_D CCM_EN OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U2_U3_ABM5         SYSCLK 0 VALUE { if(V(SYNC_EN)>0.5,  
+ V(U2_SYNC_CLK),V(U2_RT_CLK) )   }
X_U2_U3_U3         SYNC_EN U2_U3_N16780745 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=100n
X_U2_U3_U2_U11         U2_U3_PEAK_EN U2_U3_U2_RST_RAMP_PEAK INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
I_U2_U3_U2_I2         U2_U3_U2_SYNC_RAMP_1 0 DC -0.5Adc  
X_U2_U3_U2_S4    U2_U3_U2_RST_RAMP_PEAK 0 U2_U3_U2_PEAK 0
+  BUCKB_Pulse_Ramp_U2_U3_U2_S4 
E_U2_U3_U2_ABM4         RAMP 0 VALUE { if(V(U2_U3_U2_PEAK)>0.5,  
+ (V(U2_U3_U2_SYNC_RAMP_1)/V(U2_U3_U2_PEAK)),0)   }
E_U2_U3_U2_ABM3         U2_U3_U2_N167772811 0 VALUE { V(U2_U3_U2_SYNC_RAMP_1)  
+   }
X_U2_U3_U2_S3    SYSCLK 0 U2_U3_U2_SYNC_RAMP_1 0 BUCKB_Pulse_Ramp_U2_U3_U2_S3 
C_U2_U3_U2_C4         0 U2_U3_U2_PEAK  1n IC=0 TC=0,0 
R_U2_U3_U2_R6         U2_U3_U2_N167742661 U2_U3_U2_N167772811  10 TC=0,0 
D_U2_U3_U2_D2         U2_U3_U2_N167742661 U2_U3_U2_PEAK D_D 
D_U2_U3_U2_D3         U2_U3_U2_SYNC_RAMP_1 U2_U3_U2_N16770568 D_D 
C_U2_U3_U2_C2         0 U2_U3_U2_SYNC_RAMP_1  1u IC=0 TC=0,0 
V_U2_U3_U2_V3         U2_U3_U2_N16770568 0 5Vdc
X_U2_U3_U2_S5    U2_U3_U2_RST_RAMP_PEAK 0 U2_U3_U2_SYNC_RAMP_1 0
+  BUCKB_Pulse_Ramp_U2_U3_U2_S5 
X_U2_U3_U621         U2_U3_N16780745 SYNC_EN U2_U3_PEAK_EN XOR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U6         SYNC_D N16843075 U2_N00141 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U131         N16642713 RAMP MAX_DUTY_CYCLE COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_Slope_Compensation_ABM4         Slope_Compensation_N16681601 0 VALUE {
+  MAX(5.7*(V(RAMP))**2 -0.09*(V(RAMP)) - 0.02,0)    }
E_Slope_Compensation_ABM1         ISLOPE 0 VALUE {
+  V(Slope_Compensation_N16681601)*V(VIN_INT)/1k    }
V_U6_V86         U6_VALLEY_ILIMIT 0 1Vdc
X_U6_U617         ISW U6_N16878232 U6_LSTI COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U6_U608         N16559015 U6_N16559133 U6_N16560525 SET1 U6_N16558784
+  U6_SDWN_N DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U6_ABM164         U6_ICTRL 0 VALUE { LIMIT(0.125*V(COMPB) - 0.11875, -37.5m,
+  75m) - V(ISLOPE)    }
V_U6_V80         U6_N16552171 0 6.2
X_U6_U604         U6_N16552171 ISW U6_CBC_ILIMT COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U6_U620         U6_N16577763 U6_VALLEY_ILIMIT U6_N16580393 HICCUP_N
+  U6_N16875154 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U609         SDWN U6_N16556945 U6_PBIAS N16557147 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U6_ABM165         U6_N16884901 0 VALUE { if( V(CCM_EN) > 0.5,  -37.5m , 1m)  
+   }
X_U6_U614         SDWN U6_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U611         HDRV U6_N16558784 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U616         U6_SYSCLK_N U6_SDWN_N U6_N16566345 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U610         SSB FBB U6_N16556945 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U6_U605         U6_N16522994 U6_OVTP U6_OVTP U6_CBC_ILIMT U6_N16577763
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U612         LDRV U6_N16562380 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U6_R257         U6_N16884901 U6_N16878232  1  
V_U6_V87         U6_N16882009 0 0
V_U6_V84         U6_N16582213 0 0.25
X_U6_U621         U6_N16881337 U6_N16882009 LDRV_MASK OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U6_C148         0 U6_N16878232  1n  
X_U6_U615         N16566065 U6_N16566204 0 SET1 U6_N16566345 U6_LSTI
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U600         U6_ICTRL ISW U6_N16522994 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U6_U603         PWM_CLK N16528816 SYSCLK SET1 U6_N16875154 SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U6_V85         HICCUP_N 0 1Vdc
X_U6_U606         COMPB U6_N16582213 U6_N16580393 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U6_U601         U6_N16489001 FBB U6_OVTP COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U6_U613         U6_N16562380 U6_PBIAS U6_N16560525 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U6_V79         U6_N16489001 0 0.872
X_U6_U619         SYSCLK U6_SYSCLK_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U618         U6_N16566204 U6_N16559133 U6_N16881337 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U828         U1_N16636530 ENB U1_N16632710 U1_N16636677 COMPHYS_BASIC_GEN
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
G_U1_ABMII1         VIN_INT ENB VALUE { {0.5u*(1-V(U1_N16632234))}    }
D_U1_D9         ENB VIN_INT D_D1 
V_U1_V65         U1_N16631004 0 0.2
D_U1_D8         ENB U1_N7335522 D_D1 
V_U1_V67         U1_N16632710 0 1
E_U1_ABM173         U1_N7335522 0 VALUE { {IF(V(U1_N16632234) < 0.5,3,0)}    }
C_U1_C1         0 ENAB  1n  
V_U1_V64         U1_N16630902 0 3.6
R_U1_R256         ENB U1_N7335522  100MEG  
X_U1_U619         U1_N16636677 U1_N16636620 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U1_R1         U1_N16636620 ENAB  1  
X_U1_U827         U1_N16630902 VIN_INT U1_N16631004 U1_N16632234
+  COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
V_U1_V66         U1_N16636530 0 0.7
V_V48         N16642713 0 0.9875
.IC         V(U9_U12_N16647378 )=2.2
.IC         V(DLYAB )=0.8
.IC         V(U9_U12_N16800540 )=1
.IC         V(SSB )=0
.model D_D1 d is=1e-015 tt=1e-011 rs=0.05 n=0.1
.model D_D d is=1e-015 n=0.01 tt=1e-011
.ENDS TPS43333-Q1_BUCKB_TRANS
*$
.subckt BUCKB_PGOOD_U9_S19 1 2 3 4  
S_U9_S19         3 4 1 2 _U9_S19
RS_U9_S19         1 2 1G
.MODEL         _U9_S19 VSWITCH Roff=100e6 Ron=50 Voff=0.2 Von=0.8
.ends BUCKB_PGOOD_U9_S19
*$
.subckt BUCKB_DLYAB_OSC_U9_U12_S2 1 2 3 4  
S_U9_U12_S2         3 4 1 2 _U9_U12_S2
RS_U9_U12_S2         1 2 1G
.MODEL         _U9_U12_S2 VSWITCH Roff=1e12 Ron=1m Voff=0.2V Von=0.8V
.ends BUCKB_DLYAB_OSC_U9_U12_S2
*$
.subckt BUCKB_DLYAB_OSC_U9_U12_S3 1 2 3 4  
S_U9_U12_S3         3 4 1 2 _U9_U12_S3
RS_U9_U12_S3         1 2 1G
.MODEL         _U9_U12_S3 VSWITCH Roff=1e12 Ron=1u Voff=0.2V Von=0.8V
.ends BUCKB_DLYAB_OSC_U9_U12_S3
*$
.subckt BUCKB_DLYAB_OSC_U9_U12_S1 1 2 3 4  
S_U9_U12_S1         3 4 1 2 _U9_U12_S1
RS_U9_U12_S1         1 2 1G
.MODEL         _U9_U12_S1 VSWITCH Roff=1e6 Ron=1n Voff=0.2V Von=0.8V
.ends BUCKB_DLYAB_OSC_U9_U12_S1
*$
.subckt BUCKB_DLYAB_OSC_U9_U12_S4 1 2 3 4  
S_U9_U12_S4         3 4 1 2 _U9_U12_S4
RS_U9_U12_S4         1 2 1G
.MODEL         _U9_U12_S4 VSWITCH Roff=1e6 Ron=1n Voff=0.2V Von=0.8V
.ends BUCKB_DLYAB_OSC_U9_U12_S4
*$
.subckt BUCKB_SoftStart_U4_S68 1 2 3 4  
S_U4_S68         3 4 1 2 _U4_S68
RS_U4_S68         1 2 1G
.MODEL         _U4_S68 VSWITCH Roff=100e6 Ron=3571 Voff=0.2 Von=0.8
.ends BUCKB_SoftStart_U4_S68
*$
.subckt BUCKB_Low_Power_Mode_U10_S5 1 2 3 4  
S_U10_S5         3 4 1 2 _U10_S5
RS_U10_S5         1 2 1G
.MODEL         _U10_S5 VSWITCH Roff=100e6 Ron=1m Voff=0.2V Von=0.8V
.ends BUCKB_Low_Power_Mode_U10_S5
*$
.subckt BUCKB_Low_Power_Mode_U10_S4 1 2 3 4  
S_U10_S4         3 4 1 2 _U10_S4
RS_U10_S4         1 2 1G
.MODEL         _U10_S4 VSWITCH Roff=100e6 Ron=1m Voff=0.2V Von=0.8V
.ends BUCKB_Low_Power_Mode_U10_S4
*$
.subckt BUCKB_Low_Power_Mode_U10_S1 1 2 3 4  
S_U10_S1         3 4 1 2 _U10_S1
RS_U10_S1         1 2 1G
.MODEL         _U10_S1 VSWITCH Roff=100e6 Ron=1m Voff=0.2V Von=0.8V
.ends BUCKB_Low_Power_Mode_U10_S1
*$
.subckt BUCKB_Low_Power_Mode_U10_S2 1 2 3 4  
S_U10_S2         3 4 1 2 _U10_S2
RS_U10_S2         1 2 1G
.MODEL         _U10_S2 VSWITCH Roff=100e6 Ron=1m Voff=0.2V Von=0.8V
.ends BUCKB_Low_Power_Mode_U10_S2
*$
.subckt BUCKB_Low_Power_Mode_U10_S3 1 2 3 4  
S_U10_S3         3 4 1 2 _U10_S3
RS_U10_S3         1 2 1G
.MODEL         _U10_S3 VSWITCH Roff=100e6 Ron=1m Voff=0.2V Von=0.8V
.ends BUCKB_Low_Power_Mode_U10_S3
*$
.subckt BUCKB_RT_OSC_U2_U1_S1 1 2 3 4  
S_U2_U1_S1         3 4 1 2 _U2_U1_S1
RS_U2_U1_S1         1 2 1G
.MODEL         _U2_U1_S1 VSWITCH Roff=1e6 Ron=0.1m Voff=0.2 Von=0.8
.ends BUCKB_RT_OSC_U2_U1_S1
*$
.subckt BUCKB_Pulse_Ramp_U2_U3_U2_S4 1 2 3 4  
S_U2_U3_U2_S4         3 4 1 2 _U2_U3_U2_S4
RS_U2_U3_U2_S4         1 2 1G
.MODEL         _U2_U3_U2_S4 VSWITCH Roff=1e6 Ron=0.1m Voff=0.2 Von=0.8
.ends BUCKB_Pulse_Ramp_U2_U3_U2_S4
*$
.subckt BUCKB_Pulse_Ramp_U2_U3_U2_S3 1 2 3 4  
S_U2_U3_U2_S3         3 4 1 2 _U2_U3_U2_S3
RS_U2_U3_U2_S3         1 2 1G
.MODEL         _U2_U3_U2_S3 VSWITCH Roff=1e6 Ron=0.1m Voff=0.2 Von=0.8
.ends BUCKB_Pulse_Ramp_U2_U3_U2_S3
*$
.subckt BUCKB_Pulse_Ramp_U2_U3_U2_S5 1 2 3 4  
S_U2_U3_U2_S5         3 4 1 2 _U2_U3_U2_S5
RS_U2_U3_U2_S5         1 2 1G
.MODEL         _U2_U3_U2_S5 VSWITCH Roff=1e6 Ron=1u Voff=0.2 Von=0.8
.ends BUCKB_Pulse_Ramp_U2_U3_U2_S5
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
.model D_D1 d is=1e-015 tt=1e-011 rs=0.05 n=0.1
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 ) 
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT ONE_SHOT IN OUT
+ PARAMs:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { if( V(IN)>0.5 | V(OUT)>0.5,1,0)    }
R_R2         RESET2 RESET  0.1  
E_ABM3         OUT 0 VALUE { if( V(MEAS)<0.5 & V(CH)>0.5,1,0)    }
R_R1         MEAS CH  {T} 
C_C2         0 RESET2  1.4427n  
C_C1         0 MEAS  1.4427n  
E_ABM2         RESET 0 VALUE { if(V(CH)<0.5,1,0)    }
.MODEL         S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25V Von=0.75V
.ENDS ONE_SHOT
*$
.SUBCKT POWERMOS G D S PARAMS: RDSON=12m Ciss=2n Crss=500p Coss=1n VSP=2.2 RG=0.8
* This is a simple model for Power MOSFET.
* The parameters modeled are
* - RDSon,
* - Input Capacitance,
* - Reverse capacitance,
* - Output capacitance,
* - Switching point voltage (Gate voltage where the FET starts switching),
* - Gate Resistance
C_C1         S Da  {Coss}
R_R1         Da D  10
C_C2         Ga D  {Crss}
R_R2         G Ga {RG}
C_C3         Ga S  {Ciss}
D_D1         S Db Dbreak
R_R3         Db D 1m
S_switchM         D S Ga S _switchM
RS_switchM         Ga S 100Meg
.MODEL         _switchM VSWITCH Roff=100e6 Ron={RDSON} Voff=1.1 Von={VSP}
.model Dbreak D Is=1e-14 Cjo=.1pF Rs=.1
.ends POWERMOS
*$
.SUBCKT LDCR 1 2 PARAMS: L=1u DCR=20m
L1 1 INT1 {L}
R1 INT1 2 {DCR}
.ENDS LDCR
*$
.SUBCKT CESR 1 2 PARAMS: C=10u ESR=2m ESL=1f
C1 1 INT1 {C}
R1 INT1 2 {ESR}
*L1 INT2 2 {ESL}
.ENDS CESR
*$
