"use strict";(self.webpackChunkrdk_doc=self.webpackChunkrdk_doc||[]).push([[85947],{15264:(e,n,i)=>{i.r(n),i.d(n,{assets:()=>l,contentTitle:()=>d,default:()=>p,frontMatter:()=>t,metadata:()=>o,toc:()=>c});const o=JSON.parse('{"id":"Advanced_development/linux_development/driver_development_s100/driver_pcie/s100x_pcie_hw_guide","title":"S100X PCIe Hardware Specifications and Supported Topologies","description":"PCIe Overview","source":"@site/i18n/en/docusaurus-plugin-content-docs-docs_s/current/07_Advanced_development/02_linux_development/04_driver_development_s100/13_driver_pcie/01_s100x_pcie_hw_guide.md","sourceDirName":"07_Advanced_development/02_linux_development/04_driver_development_s100/13_driver_pcie","slug":"/Advanced_development/linux_development/driver_development_s100/driver_pcie/s100x_pcie_hw_guide","permalink":"/rdk_doc/en/rdk_s/Advanced_development/linux_development/driver_development_s100/driver_pcie/s100x_pcie_hw_guide","draft":false,"unlisted":false,"tags":[],"version":"current","lastUpdatedAt":1765546934000,"sidebarPosition":1,"frontMatter":{"sidebar_position":1},"sidebar":"tutorialSidebar","previous":{"title":"PCIe\u4f7f\u7528\u6307\u5357","permalink":"/rdk_doc/en/rdk_s/13_driver_pcie"},"next":{"title":"S100X PCIe Software Architecture and Module Partitioning","permalink":"/rdk_doc/en/rdk_s/Advanced_development/linux_development/driver_development_s100/driver_pcie/s100x_pcie_sw_arch"}}');var s=i(74848),r=i(28453);const t={sidebar_position:1},d="S100X PCIe Hardware Specifications and Supported Topologies",l={},c=[{value:"PCIe Overview",id:"pcie-overview",level:2},{value:"S100X PCIe Hardware Specifications",id:"s100x-pcie-hardware-specifications",level:2},{value:"S100E",id:"s100e",level:3},{value:"The S100X supports the following PCIe bus topologies:",id:"the-s100x-supports-the-following-pcie-bus-topologies",level:2}];function a(e){const n={br:"br",h1:"h1",h2:"h2",h3:"h3",header:"header",img:"img",li:"li",ol:"ol",p:"p",strong:"strong",ul:"ul",...(0,r.R)(),...e.components};return(0,s.jsxs)(s.Fragment,{children:[(0,s.jsx)(n.header,{children:(0,s.jsx)(n.h1,{id:"s100x-pcie-hardware-specifications-and-supported-topologies",children:"S100X PCIe Hardware Specifications and Supported Topologies"})}),"\n",(0,s.jsx)(n.h2,{id:"pcie-overview",children:"PCIe Overview"}),"\n",(0,s.jsxs)(n.p,{children:["PCI Express (PCIe) is a multi-lane I/O interconnect that provides low pin count, high reliability, and high-speed data transfer.",(0,s.jsx)(n.br,{}),"\n","It is the third-generation I/O interconnect technology following the ISA and PCI buses, designed to serve as a universal",(0,s.jsx)(n.br,{}),"\n","serial I/O interconnect across multiple market segments, including desktops, mobile devices, servers, storage, and embedded communications."]}),"\n",(0,s.jsx)(n.h2,{id:"s100x-pcie-hardware-specifications",children:"S100X PCIe Hardware Specifications"}),"\n",(0,s.jsx)(n.h3,{id:"s100e",children:"S100E"}),"\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsxs)(n.li,{children:["Two PCIe Gen 4.0 controllers with the following controller-to-lane configurations:","\n",(0,s.jsxs)(n.ul,{children:["\n",(0,s.jsx)(n.li,{children:"One controller: x2 or x4"}),"\n",(0,s.jsx)(n.li,{children:"Two controllers: x1"}),"\n"]}),"\n"]}),"\n",(0,s.jsx)(n.li,{children:"Each controller supports configuration as either Root Complex (RC) or Endpoint (EP) mode"}),"\n",(0,s.jsx)(n.li,{children:"SR-IOV support in EP mode: 1 Physical Function (PF) + 4 Virtual Functions (VFs)"}),"\n",(0,s.jsx)(n.li,{children:"Supports 8 DMA channel pairs"}),"\n",(0,s.jsx)(n.li,{children:"Supports MSI-X"}),"\n",(0,s.jsx)(n.li,{children:"Supports SMMU"}),"\n",(0,s.jsx)(n.li,{children:"Supports 48 Outbound regions"}),"\n",(0,s.jsx)(n.li,{children:"Supports PTM time synchronization"}),"\n"]}),"\n",(0,s.jsx)(n.h2,{id:"the-s100x-supports-the-following-pcie-bus-topologies",children:"The S100X supports the following PCIe bus topologies:"}),"\n",(0,s.jsx)(n.p,{children:(0,s.jsx)(n.img,{src:"https://rdk-doc.oss-cn-beijing.aliyuncs.com/doc/img/07_Advanced_development/02_linux_development/driver_development_s100/pcie/topology.png",alt:"S100X_PCIE_Topology"})}),"\n",(0,s.jsxs)(n.ol,{children:["\n",(0,s.jsxs)(n.li,{children:["\n",(0,s.jsxs)(n.p,{children:[(0,s.jsx)(n.strong,{children:"Topology 1"}),": Two S100X chips directly connected, with one S100X acting as RC and the other as EP"]}),"\n"]}),"\n",(0,s.jsxs)(n.li,{children:["\n",(0,s.jsxs)(n.p,{children:[(0,s.jsx)(n.strong,{children:"Topology 2"}),": Three S100X chips directly connected, with one S100X acting as RC and simultaneously connecting to two S100X EPs"]}),"\n"]}),"\n",(0,s.jsxs)(n.li,{children:["\n",(0,s.jsxs)(n.p,{children:[(0,s.jsx)(n.strong,{children:"Topology 3"}),": One S100X directly connected to a third-party standard PCIe EP device, such as an NVMe SSD"]}),"\n"]}),"\n",(0,s.jsxs)(n.li,{children:["\n",(0,s.jsxs)(n.p,{children:[(0,s.jsx)(n.strong,{children:"Topology 4"}),": One S100X configured as a PCIe EP device connected to a third-party RC device\u2014typically used when the S100X functions as a PCIe accelerator card"]}),"\n"]}),"\n",(0,s.jsxs)(n.li,{children:["\n",(0,s.jsxs)(n.p,{children:[(0,s.jsx)(n.strong,{children:"Topology 5"}),": Multiple S100X chips and third-party standard PCIe EP devices connected via a PCIe Switch, with one S100X acting as RC and all other devices operating as EPs"]}),"\n"]}),"\n"]})]})}function p(e={}){const{wrapper:n}={...(0,r.R)(),...e.components};return n?(0,s.jsx)(n,{...e,children:(0,s.jsx)(a,{...e})}):a(e)}},28453:(e,n,i)=>{i.d(n,{R:()=>t,x:()=>d});var o=i(96540);const s={},r=o.createContext(s);function t(e){const n=o.useContext(r);return o.useMemo(function(){return"function"==typeof e?e(n):{...n,...e}},[n,e])}function d(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(s):e.components||s:t(e.components),o.createElement(r.Provider,{value:n},e.children)}}}]);