
---------- Begin Simulation Statistics ----------
final_tick                               158490227000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 290563                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718252                       # Number of bytes of host memory used
host_op_rate                                   291143                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   344.16                       # Real time elapsed on the host
host_tick_rate                              460514544                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.158490                       # Number of seconds simulated
sim_ticks                                158490227000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.568705                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104055                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113169                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635496                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             792                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              495                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389767                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66026                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.584902                       # CPI: cycles per instruction
system.cpu.discardedOps                        196822                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42627880                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43484987                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033411                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        25875179                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.630954                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        158490227                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132615048                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168019                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        369149                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           58                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       552474                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          485                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1107433                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            485                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 158490227000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64902                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111218                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56795                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136234                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136234                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64902                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       570285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 570285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19990656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19990656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201136                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201136    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201136                       # Request fanout histogram
system.membus.respLayer1.occupancy         1086982750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           814021000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 158490227000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            310898                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       589521                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          316                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          131133                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           244063                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          244063                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           757                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       310141                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1660564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1662394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        68672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     66080448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               66149120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168498                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7117952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           723459                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000753                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027436                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 722914     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    545      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             723459                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2064671000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1662616995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2271000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 158490227000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   90                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               353730                       # number of demand (read+write) hits
system.l2.demand_hits::total                   353820                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  90                       # number of overall hits
system.l2.overall_hits::.cpu.data              353730                       # number of overall hits
system.l2.overall_hits::total                  353820                       # number of overall hits
system.l2.demand_misses::.cpu.inst                667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200474                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201141                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               667                       # number of overall misses
system.l2.overall_misses::.cpu.data            200474                       # number of overall misses
system.l2.overall_misses::total                201141                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20903486000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20969610000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66124000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20903486000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20969610000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              757                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           554204                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               554961                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             757                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          554204                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              554961                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.881110                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.361733                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.362442                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.881110                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.361733                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.362442                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99136.431784                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104270.309367                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104253.285009                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99136.431784                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104270.309367                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104253.285009                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111218                       # number of writebacks
system.l2.writebacks::total                    111218                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201136                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201136                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52784000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16893585000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16946369000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52784000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16893585000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16946369000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.881110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.361724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.362433                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.881110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.361724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.362433                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79136.431784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84270.311120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84253.286334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79136.431784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84270.311120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84253.286334                       # average overall mshr miss latency
system.l2.replacements                         168498                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       478303                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           478303                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       478303                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       478303                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          313                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              313                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          313                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          313                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            107829                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                107829                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136234                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136234                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14493464000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14493464000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        244063                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            244063                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.558192                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.558192                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106386.540805                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106386.540805                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136234                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136234                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11768784000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11768784000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.558192                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.558192                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86386.540805                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86386.540805                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66124000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66124000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.881110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.881110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99136.431784                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99136.431784                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52784000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52784000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.881110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.881110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79136.431784                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79136.431784                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        245901                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            245901                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64240                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64240                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6410022000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6410022000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       310141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        310141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.207132                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.207132                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99782.409714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99782.409714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5124801000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5124801000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.207115                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.207115                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79782.065852                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79782.065852                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 158490227000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32149.643356                       # Cycle average of tags in use
system.l2.tags.total_refs                     1107370                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201266                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.502022                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      43.195094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        82.063610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32024.384652                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981129                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          593                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23881                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9060266                       # Number of tag accesses
system.l2.tags.data_accesses                  9060266                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 158490227000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12830016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12872704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7117952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7117952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              201136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111218                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111218                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            269342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          80951465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              81220806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       269342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           269342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       44910984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44910984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       44910984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           269342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         80951465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            126131790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005827428500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6612                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6612                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              545086                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104717                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201136                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111218                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111218                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7091                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2832356250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1005480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6602906250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14084.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32834.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   131942                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69419                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201136                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111218                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  152548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       110921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    180.182725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.707197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.067334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        77270     69.66%     69.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11363     10.24%     79.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5061      4.56%     84.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1575      1.42%     85.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8679      7.82%     93.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          677      0.61%     94.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          387      0.35%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          446      0.40%     95.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5463      4.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       110921                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.411827                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.906958                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.696624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6443     97.44%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           37      0.56%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          129      1.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6612                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.815941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.785519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.022734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3952     59.77%     59.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              128      1.94%     61.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2351     35.56%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              160      2.42%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.30%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6612                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12870144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7115968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12872704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7117952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        81.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     81.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  158490127000                       # Total gap between requests
system.mem_ctrls.avgGap                     507405.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12827456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7115968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 269341.528547372203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 80935312.181741014123                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 44898465.569110453129                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          667                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200469                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111218                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18541500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6584364750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3756085095000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27798.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32844.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33772276.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            396455640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            210717375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           720397440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          290592180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12510997200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32130283830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33803166240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        80062609905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.158024                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  87542236250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5292300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  65655690750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            395527440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            210227820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           715428000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          289803960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12510997200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32311499940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33650563200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        80084047560                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.293286                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  87144166000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5292300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  66053761000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    158490227000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 158490227000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10197793                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10197793                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10197793                       # number of overall hits
system.cpu.icache.overall_hits::total        10197793                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          757                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            757                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          757                       # number of overall misses
system.cpu.icache.overall_misses::total           757                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71838000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71838000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71838000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71838000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10198550                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10198550                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10198550                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10198550                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000074                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000074                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000074                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000074                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94898.282695                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94898.282695                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94898.282695                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94898.282695                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          316                       # number of writebacks
system.cpu.icache.writebacks::total               316                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          757                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          757                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70324000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70324000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70324000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70324000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92898.282695                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92898.282695                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92898.282695                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92898.282695                       # average overall mshr miss latency
system.cpu.icache.replacements                    316                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10197793                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10197793                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          757                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           757                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71838000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71838000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10198550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10198550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94898.282695                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94898.282695                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70324000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70324000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92898.282695                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92898.282695                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 158490227000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           364.079866                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10198550                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               757                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13472.324967                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   364.079866                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.711093                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.711093                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20397857                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20397857                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 158490227000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158490227000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 158490227000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51551842                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51551842                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51552349                       # number of overall hits
system.cpu.dcache.overall_hits::total        51552349                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       598761                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         598761                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       606673                       # number of overall misses
system.cpu.dcache.overall_misses::total        606673                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31928645000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31928645000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31928645000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31928645000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52150603                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52150603                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52159022                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52159022                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011481                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011481                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011631                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011631                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53324.523474                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53324.523474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52629.085191                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52629.085191                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        99142                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3396                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.193757                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       478303                       # number of writebacks
system.cpu.dcache.writebacks::total            478303                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52468                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52468                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52468                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52468                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       546293                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       546293                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       554200                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       554200                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29173842000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29173842000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  30002851999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30002851999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010475                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010625                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010625                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53403.287247                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53403.287247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54137.228436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54137.228436                       # average overall mshr miss latency
system.cpu.dcache.replacements                 552156                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40869700                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40869700                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       302724                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        302724                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12302884000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12302884000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41172424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41172424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007353                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007353                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40640.596715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40640.596715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          494                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          494                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       302230                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       302230                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11678253000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11678253000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007341                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007341                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38640.283890                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38640.283890                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10682142                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10682142                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       296037                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       296037                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19625761000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19625761000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026966                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026966                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66294.959752                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66294.959752                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51974                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51974                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       244063                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       244063                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17495589000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17495589000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71684.724846                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71684.724846                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    829009999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    829009999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104845.073859                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104845.073859                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 158490227000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.873248                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52106625                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            554204                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.020658                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.873248                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987731                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987731                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          536                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1263                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104872400                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104872400                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 158490227000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158490227000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
