//d flip flop with synchronous reset
module d_flipflop(input d,rst,clock, output reg out);
always @(posedge clock)
begin
if (rst)      //have to use <= for edge senstive clock
out <= 1'b0;  //when reset is 1, output is always 0
else
out <= d;     //when reset is 0, output equals input d
end
endmodule
