# BEE427
Modeling techniques with the Verilog hardware description language; 
methodologies for finite-state machine (FSM) design, 
register-transfer level (RTL) design, 
and datapath and control unit design; 
computer arithmetic algorithms; and fast arithmetic hardware architectures. 
