0.7
2020.2
May 22 2024
19:03:11
C:/Users/chadl/Documents/SC1005 Lab/Lab4/Lab4.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/chadl/Documents/SC1005 Lab/Lab4/Lab4.srcs/sources_1/new/vsevenseg.v,1729002009,verilog,,C:/Users/chadl/OneDrive - Nanyang Technological University/Year 1/Semester 1/SC1005 Digital Logic/Laboratory materials/Lab 4/lab4/vsevenseg_tb.v,,vsevenseg,,,,,,,,
C:/Users/chadl/OneDrive - Nanyang Technological University/Year 1/Semester 1/SC1005 Digital Logic/Laboratory materials/Lab 4/lab4/seg2digit_synth.v,1728995063,verilog,,C:/Users/chadl/Documents/SC1005 Lab/Lab4/Lab4.srcs/sources_1/new/vsevenseg.v,,LUT6;MUXF7;OBUF;seg2digit,,,,,,,,
C:/Users/chadl/OneDrive - Nanyang Technological University/Year 1/Semester 1/SC1005 Digital Logic/Laboratory materials/Lab 4/lab4/vsevenseg_tb.v,1728995063,verilog,,,,vsevenseg_tb,,,,,,,,
