

================================================================
== Vivado HLS Report for 'chebyshev_openmp'
================================================================
* Date:           Mon Apr 27 11:58:01 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.530|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  30202|  30202|  30202|  30202|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  30200|  30200|       302|          -|          -|   100|    no    |
        | + Loop 1.1  |    300|    300|         3|          -|          -|   100|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %data_in) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %data_out) nounwind, !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_out_addr = getelementptr [100 x i32]* %data_out, i64 0, i64 0" [chebyshev.cpp:41]   --->   Operation 9 'getelementptr' 'data_out_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !17"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @chebyshev_openmp_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.60ns)   --->   "br label %.loopexit" [chebyshev.cpp:48]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 13 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.59ns)   --->   "%icmp_ln48 = icmp eq i7 %i_0, -28" [chebyshev.cpp:48]   --->   Operation 14 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.40ns)   --->   "%i = add i7 %i_0, 1" [chebyshev.cpp:48]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %2, label %.preheader.preheader" [chebyshev.cpp:48]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.60ns)   --->   "br label %.preheader" [chebyshev.cpp:52]   --->   Operation 18 'br' <Predicate = (!icmp_ln48)> <Delay = 0.60>
ST_2 : Operation 19 [2/2] (1.15ns)   --->   "%v = load i32* %data_out_addr, align 4" [chebyshev.cpp:62]   --->   Operation 19 'load' 'v' <Predicate = (icmp_ln48)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%k_0 = phi i7 [ %k, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 20 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.59ns)   --->   "%icmp_ln52 = icmp eq i7 %k_0, -28" [chebyshev.cpp:52]   --->   Operation 21 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 22 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.40ns)   --->   "%k = add i7 %k_0, 1" [chebyshev.cpp:52]   --->   Operation 23 'add' 'k' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %.loopexit.loopexit, label %1" [chebyshev.cpp:52]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i7 %k_0 to i64" [chebyshev.cpp:53]   --->   Operation 25 'zext' 'zext_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr [100 x i16]* %data_in, i64 0, i64 %zext_ln53" [chebyshev.cpp:53]   --->   Operation 26 'getelementptr' 'data_in_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (1.15ns)   --->   "%data_in_load = load i16* %data_in_addr, align 2" [chebyshev.cpp:53]   --->   Operation 27 'load' 'data_in_load' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 28 'br' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.53>
ST_4 : Operation 29 [1/2] (1.15ns)   --->   "%data_in_load = load i16* %data_in_addr, align 2" [chebyshev.cpp:53]   --->   Operation 29 'load' 'data_in_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%A = sext i16 %data_in_load to i32" [chebyshev.cpp:53]   --->   Operation 30 'sext' 'A' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i16 %data_in_load to i28" [chebyshev.cpp:54]   --->   Operation 31 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln54 = mul i28 %sext_ln54, %sext_ln54" [chebyshev.cpp:54]   --->   Operation 32 'mul' 'mul_ln54' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %mul_ln54, i4 0)" [chebyshev.cpp:54]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.66ns)   --->   "%add_ln54 = add nsw i32 %shl_ln, -20" [chebyshev.cpp:54]   --->   Operation 34 'add' 'add_ln54' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln54_1 = mul i32 %A, %A" [chebyshev.cpp:54]   --->   Operation 35 'mul' 'mul_ln54_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 36 [1/1] (3.17ns)   --->   "%mul_ln54_2 = mul i32 %add_ln54, %mul_ln54_1" [chebyshev.cpp:54]   --->   Operation 36 'mul' 'mul_ln54_2' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.99>
ST_5 : Operation 37 [1/1] (0.66ns)   --->   "%add_ln54_1 = add nsw i32 %mul_ln54_2, 5" [chebyshev.cpp:54]   --->   Operation 37 'add' 'add_ln54_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (3.17ns)   --->   "%mul_ln54_3 = mul nsw i32 %A, %add_ln54_1" [chebyshev.cpp:54]   --->   Operation 38 'mul' 'mul_ln54_3' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%data_out_addr_1 = getelementptr [100 x i32]* %data_out, i64 0, i64 %zext_ln53" [chebyshev.cpp:54]   --->   Operation 39 'getelementptr' 'data_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.15ns)   --->   "store i32 %mul_ln54_3, i32* %data_out_addr_1, align 4" [chebyshev.cpp:54]   --->   Operation 40 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "br label %.preheader" [chebyshev.cpp:52]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.15>
ST_6 : Operation 42 [1/2] (1.15ns)   --->   "%v = load i32* %data_out_addr, align 4" [chebyshev.cpp:62]   --->   Operation 42 'load' 'v' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "ret i32 %v" [chebyshev.cpp:67]   --->   Operation 43 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', chebyshev.cpp:48) [10]  (0.603 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'load' operation ('v', chebyshev.cpp:62) on array 'data_out' [42]  (1.16 ns)

 <State 3>: 1.16ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', chebyshev.cpp:52) [18]  (0 ns)
	'getelementptr' operation ('data_in_addr', chebyshev.cpp:53) [25]  (0 ns)
	'load' operation ('data_in_load', chebyshev.cpp:53) on array 'data_in' [26]  (1.16 ns)

 <State 4>: 7.53ns
The critical path consists of the following:
	'load' operation ('data_in_load', chebyshev.cpp:53) on array 'data_in' [26]  (1.16 ns)
	'mul' operation of DSP[29] ('mul_ln54', chebyshev.cpp:54) [29]  (2.53 ns)
	'add' operation ('add_ln54', chebyshev.cpp:54) [31]  (0.669 ns)
	'mul' operation ('mul_ln54_2', chebyshev.cpp:54) [33]  (3.17 ns)

 <State 5>: 5ns
The critical path consists of the following:
	'add' operation ('add_ln54_1', chebyshev.cpp:54) [34]  (0.669 ns)
	'mul' operation ('mul_ln54_3', chebyshev.cpp:54) [35]  (3.17 ns)
	'store' operation ('store_ln54', chebyshev.cpp:54) of variable 'mul_ln54_3', chebyshev.cpp:54 on array 'data_out' [37]  (1.16 ns)

 <State 6>: 1.16ns
The critical path consists of the following:
	'load' operation ('v', chebyshev.cpp:62) on array 'data_out' [42]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
