
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf1_dot_product'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: td_fused_top_ap_hmul_3_max_dsp_16
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
root of   4 design levels: td_fused_top_tdf1_dot_product
Automatically selected td_fused_top_tdf1_dot_product as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf1_dot_product
Used module:     \td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:         \td_fused_top_ap_hmul_3_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.

2.4. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf1_dot_product
Used module:     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:         \td_fused_top_ap_hmul_3_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule

2.5. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf1_dot_product
Used module:     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:         \td_fused_top_ap_hmul_3_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Removed 1 unused modules.
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:354$20'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:1077$361 in module FPMult_16.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:709$270 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:701$264 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:693$258 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:685$252 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:677$246 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:669$240 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:661$236 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:653$230 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:645$226 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:637$220 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:629$216 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:621$210 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:613$206 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:605$200 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:597$198 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:589$190 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:581$182 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:573$164 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:565$160 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:557$158 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:549$156 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:472$108 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:464$94 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:456$80 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:448$66 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:440$52 in module td_fused_top_tdf1_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:428$43 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:418$40 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:408$37 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:398$34 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:388$31 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:378$28 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:368$25 in module td_fused_top_tdf1_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:354$20 in module td_fused_top_tdf1_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:342$7 in module td_fused_top_tdf1_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:330$3 in module td_fused_top_tdf1_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:322$1 in module td_fused_top_tdf1_dot_product.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 39 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:0$355'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
  Set init value: \ap_enable_reg_pp0_iter7 = 1'0
  Set init value: \ap_enable_reg_pp0_iter8 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:1077$361'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:987$360'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:966$394'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:962$393'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:955$392'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:0$355'.
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:764$313'.
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:709$270'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:701$264'.
     1/1: $1\weight_vecs_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:693$258'.
     1/1: $1\weight_vecs_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:685$252'.
     1/1: $1\weight_vecs_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:677$246'.
     1/1: $1\weight_vecs_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:669$240'.
     1/1: $1\products_3_we0[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:661$236'.
     1/1: $1\products_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:653$230'.
     1/1: $1\products_2_we0[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:645$226'.
     1/1: $1\products_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:637$220'.
     1/1: $1\products_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:629$216'.
     1/1: $1\products_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:621$210'.
     1/1: $1\products_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:613$206'.
     1/1: $1\products_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:605$200'.
     1/1: $1\ifmap_vec_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:597$198'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:589$190'.
     1/1: $1\ap_phi_mux_jj_phi_fu_220_p4[1:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:581$182'.
     1/1: $1\ap_phi_mux_ii_phi_fu_198_p4[1:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:573$164'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:565$160'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:557$158'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:549$156'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:542$148'.
     1/2: $0\select_ln148_16_reg_604[1:0]
     2/2: $0\select_ln147_22_reg_583[1:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:536$142'.
     1/1: $0\p_reg_660[4:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:527$138'.
     1/4: $0\mul_3_reg_708[15:0]
     2/4: $0\mul_2_reg_703[15:0]
     3/4: $0\mul_1_reg_698[15:0]
     4/4: $0\mul_reg_693[15:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:517$134'.
     1/5: $0\weight_vecs_3_load_reg_688[15:0]
     2/5: $0\weight_vecs_2_load_reg_683[15:0]
     3/5: $0\weight_vecs_1_load_reg_678[15:0]
     4/5: $0\weight_vecs_0_load_reg_673[15:0]
     5/5: $0\ifmap_vec_load_reg_665[15:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:500$132'.
     1/12: $0\p_reg_660_pp0_iter7_reg[4:0]
     2/12: $0\p_reg_660_pp0_iter6_reg[4:0]
     3/12: $0\p_reg_660_pp0_iter5_reg[4:0]
     4/12: $0\p_reg_660_pp0_iter4_reg[4:0]
     5/12: $0\p_reg_660_pp0_iter3_reg[4:0]
     6/12: $0\p_reg_660_pp0_iter2_reg[4:0]
     7/12: $0\icmp_ln147_reg_574_pp0_iter7_reg[0:0]
     8/12: $0\icmp_ln147_reg_574_pp0_iter6_reg[0:0]
     9/12: $0\icmp_ln147_reg_574_pp0_iter5_reg[0:0]
    10/12: $0\icmp_ln147_reg_574_pp0_iter4_reg[0:0]
    11/12: $0\icmp_ln147_reg_574_pp0_iter3_reg[0:0]
    12/12: $0\icmp_ln147_reg_574_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:492$128'.
     1/3: $0\icmp_ln147_reg_574_pp0_iter1_reg[0:0]
     2/3: $0\icmp_ln147_reg_574[0:0]
     3/3: $0\sub_ln150_1_reg_569[4:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:480$122'.
     1/7: $0\add_ln150_6_reg_619[4:0]
     2/7: $0\empty_138_reg_614[2:0]
     3/7: $0\empty_137_reg_609[4:0]
     4/7: $0\select_ln148_reg_599[1:0]
     5/7: $0\and_ln147_reg_594[0:0]
     6/7: $0\sub_ln150_6_reg_588[4:0]
     7/7: $0\icmp_ln148_reg_578[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:472$108'.
     1/1: $0\jj_reg_216[1:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:464$94'.
     1/1: $0\indvar_flatten_reg_205[3:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:456$80'.
     1/1: $0\indvar_flatten21_reg_183[4:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:448$66'.
     1/1: $0\ii_reg_194[1:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:440$52'.
     1/1: $0\ic_reg_227[1:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:428$43'.
     1/1: $0\ap_enable_reg_pp0_iter8[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:418$40'.
     1/1: $0\ap_enable_reg_pp0_iter7[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:408$37'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:398$34'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:388$31'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:378$28'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:368$25'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:354$20'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:342$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:330$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:322$1'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:1077$361'.
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:1077$361'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:1077$361'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:1077$361'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:1077$361'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\ap_block_state1' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:764$313'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\ap_NS_fsm' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:709$270'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\weight_vecs_3_ce0' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:701$264'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\weight_vecs_2_ce0' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:693$258'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\weight_vecs_1_ce0' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:685$252'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\weight_vecs_0_ce0' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:677$246'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\products_3_we0' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:669$240'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\products_3_ce0' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:661$236'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\products_2_we0' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:653$230'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\products_2_ce0' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:645$226'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\products_1_we0' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:637$220'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\products_1_ce0' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:629$216'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\products_0_we0' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:621$210'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\products_0_ce0' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:613$206'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\ifmap_vec_ce0' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:605$200'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\ap_ready' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:597$198'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\ap_phi_mux_jj_phi_fu_220_p4' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:589$190'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\ap_phi_mux_ii_phi_fu_198_p4' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:581$182'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\ap_idle_pp0' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:573$164'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\ap_idle' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:565$160'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\ap_done' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:557$158'.
No latch inferred for signal `\td_fused_top_tdf1_dot_product.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:549$156'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\a_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:987$360'.
  created $dff cell `$procdff$671' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\b_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:987$360'.
  created $dff cell `$procdff$672' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\res_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:987$360'.
  created $dff cell `$procdff$673' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:966$394'.
  created $dff cell `$procdff$674' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:962$393'.
  created $dff cell `$procdff$675' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:955$392'.
  created $dff cell `$procdff$676' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:955$392'.
  created $dff cell `$procdff$677' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\select_ln147_22_reg_583' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:542$148'.
  created $dff cell `$procdff$678' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\select_ln148_16_reg_604' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:542$148'.
  created $dff cell `$procdff$679' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\p_reg_660' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:536$142'.
  created $dff cell `$procdff$680' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\mul_reg_693' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:527$138'.
  created $dff cell `$procdff$681' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\mul_1_reg_698' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:527$138'.
  created $dff cell `$procdff$682' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\mul_2_reg_703' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:527$138'.
  created $dff cell `$procdff$683' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\mul_3_reg_708' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:527$138'.
  created $dff cell `$procdff$684' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\ifmap_vec_load_reg_665' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:517$134'.
  created $dff cell `$procdff$685' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\weight_vecs_0_load_reg_673' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:517$134'.
  created $dff cell `$procdff$686' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\weight_vecs_1_load_reg_678' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:517$134'.
  created $dff cell `$procdff$687' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\weight_vecs_2_load_reg_683' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:517$134'.
  created $dff cell `$procdff$688' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\weight_vecs_3_load_reg_688' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:517$134'.
  created $dff cell `$procdff$689' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\icmp_ln147_reg_574_pp0_iter2_reg' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:500$132'.
  created $dff cell `$procdff$690' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\icmp_ln147_reg_574_pp0_iter3_reg' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:500$132'.
  created $dff cell `$procdff$691' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\icmp_ln147_reg_574_pp0_iter4_reg' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:500$132'.
  created $dff cell `$procdff$692' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\icmp_ln147_reg_574_pp0_iter5_reg' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:500$132'.
  created $dff cell `$procdff$693' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\icmp_ln147_reg_574_pp0_iter6_reg' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:500$132'.
  created $dff cell `$procdff$694' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\icmp_ln147_reg_574_pp0_iter7_reg' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:500$132'.
  created $dff cell `$procdff$695' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\p_reg_660_pp0_iter2_reg' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:500$132'.
  created $dff cell `$procdff$696' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\p_reg_660_pp0_iter3_reg' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:500$132'.
  created $dff cell `$procdff$697' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\p_reg_660_pp0_iter4_reg' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:500$132'.
  created $dff cell `$procdff$698' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\p_reg_660_pp0_iter5_reg' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:500$132'.
  created $dff cell `$procdff$699' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\p_reg_660_pp0_iter6_reg' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:500$132'.
  created $dff cell `$procdff$700' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\p_reg_660_pp0_iter7_reg' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:500$132'.
  created $dff cell `$procdff$701' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\sub_ln150_1_reg_569' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:492$128'.
  created $dff cell `$procdff$702' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\icmp_ln147_reg_574' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:492$128'.
  created $dff cell `$procdff$703' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\icmp_ln147_reg_574_pp0_iter1_reg' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:492$128'.
  created $dff cell `$procdff$704' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\icmp_ln148_reg_578' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:480$122'.
  created $dff cell `$procdff$705' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\sub_ln150_6_reg_588' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:480$122'.
  created $dff cell `$procdff$706' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\and_ln147_reg_594' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:480$122'.
  created $dff cell `$procdff$707' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\select_ln148_reg_599' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:480$122'.
  created $dff cell `$procdff$708' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\empty_137_reg_609' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:480$122'.
  created $dff cell `$procdff$709' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\empty_138_reg_614' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:480$122'.
  created $dff cell `$procdff$710' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\add_ln150_6_reg_619' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:480$122'.
  created $dff cell `$procdff$711' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\jj_reg_216' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:472$108'.
  created $dff cell `$procdff$712' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\indvar_flatten_reg_205' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:464$94'.
  created $dff cell `$procdff$713' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\indvar_flatten21_reg_183' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:456$80'.
  created $dff cell `$procdff$714' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\ii_reg_194' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:448$66'.
  created $dff cell `$procdff$715' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\ic_reg_227' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:440$52'.
  created $dff cell `$procdff$716' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\ap_enable_reg_pp0_iter8' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:428$43'.
  created $dff cell `$procdff$717' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\ap_enable_reg_pp0_iter7' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:418$40'.
  created $dff cell `$procdff$718' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:408$37'.
  created $dff cell `$procdff$719' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:398$34'.
  created $dff cell `$procdff$720' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:388$31'.
  created $dff cell `$procdff$721' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:378$28'.
  created $dff cell `$procdff$722' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:368$25'.
  created $dff cell `$procdff$723' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:354$20'.
  created $dff cell `$procdff$724' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:342$7'.
  created $dff cell `$procdff$725' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\ap_done_reg' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:330$3'.
  created $dff cell `$procdff$726' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_dot_product.\ap_CS_fsm' using process `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:322$1'.
  created $dff cell `$procdff$727' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:1077$361'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:1077$361'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:987$360'.
Removing empty process `td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:987$360'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:966$394'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:966$394'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:962$393'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:955$392'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:955$392'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:0$355'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:764$313'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:709$270'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:709$270'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:701$264'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:701$264'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:693$258'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:693$258'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:685$252'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:685$252'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:677$246'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:677$246'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:669$240'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:669$240'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:661$236'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:661$236'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:653$230'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:653$230'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:645$226'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:645$226'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:637$220'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:637$220'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:629$216'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:629$216'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:621$210'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:621$210'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:613$206'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:613$206'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:605$200'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:605$200'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:597$198'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:597$198'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:589$190'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:589$190'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:581$182'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:581$182'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:573$164'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:573$164'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:565$160'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:565$160'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:557$158'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:557$158'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:549$156'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:549$156'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:542$148'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:542$148'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:536$142'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:536$142'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:527$138'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:527$138'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:517$134'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:517$134'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:500$132'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:500$132'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:492$128'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:492$128'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:480$122'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:480$122'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:472$108'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:472$108'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:464$94'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:464$94'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:456$80'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:456$80'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:448$66'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:448$66'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:440$52'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:440$52'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:428$43'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:428$43'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:418$40'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:418$40'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:408$37'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:408$37'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:398$34'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:398$34'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:388$31'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:388$31'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:378$28'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:378$28'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:368$25'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:368$25'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:354$20'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:354$20'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:342$7'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:342$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:330$3'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:330$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:322$1'.
Removing empty process `td_fused_top_tdf1_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:322$1'.
Cleaned up 70 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module td_fused_top_tdf1_dot_product.
<suppressed ~273 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module td_fused_top_tdf1_dot_product.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `\td_fused_top_tdf1_dot_product'.
<suppressed ~219 debug messages>
Removed a total of 76 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:1162$363: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:1162$363: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf1_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$446.
    dead port 1/2 on $mux $procmux$606.
    dead port 2/2 on $mux $procmux$606.
    dead port 1/2 on $mux $procmux$429.
    dead port 2/2 on $mux $procmux$438.
    dead port 2/2 on $mux $procmux$431.
Removed 6 multiplexer ports.
<suppressed ~83 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module \td_fused_top_tdf1_dot_product.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf1_dot_product'.
<suppressed ~33 debug messages>
Removed a total of 12 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$671 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$672 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$673 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$677 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$676 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding SRST signal on $procdff$727 ($dff) from module td_fused_top_tdf1_dot_product (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$726 ($dff) from module td_fused_top_tdf1_dot_product (D = $procmux$660_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$725 ($dff) from module td_fused_top_tdf1_dot_product (D = $procmux$652_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$743 ($sdff) from module td_fused_top_tdf1_dot_product (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$724 ($dff) from module td_fused_top_tdf1_dot_product (D = $procmux$647_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$723 ($dff) from module td_fused_top_tdf1_dot_product (D = $procmux$639_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$722 ($dff) from module td_fused_top_tdf1_dot_product (D = $procmux$634_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$720 ($dff) from module td_fused_top_tdf1_dot_product (D = $procmux$624_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding SRST signal on $procdff$719 ($dff) from module td_fused_top_tdf1_dot_product (D = $procmux$619_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding SRST signal on $procdff$718 ($dff) from module td_fused_top_tdf1_dot_product (D = $procmux$614_Y, Q = \ap_enable_reg_pp0_iter7, rval = 1'0).
Adding SRST signal on $procdff$717 ($dff) from module td_fused_top_tdf1_dot_product (D = $procmux$609_Y, Q = \ap_enable_reg_pp0_iter8, rval = 1'0).
Adding EN signal on $procdff$716 ($dff) from module td_fused_top_tdf1_dot_product (D = $procmux$604_Y, Q = \ic_reg_227).
Adding EN signal on $procdff$715 ($dff) from module td_fused_top_tdf1_dot_product (D = $procmux$599_Y, Q = \ii_reg_194).
Adding EN signal on $procdff$714 ($dff) from module td_fused_top_tdf1_dot_product (D = $procmux$594_Y, Q = \indvar_flatten21_reg_183).
Adding EN signal on $procdff$713 ($dff) from module td_fused_top_tdf1_dot_product (D = $procmux$589_Y, Q = \indvar_flatten_reg_205).
Adding EN signal on $procdff$712 ($dff) from module td_fused_top_tdf1_dot_product (D = $procmux$584_Y, Q = \jj_reg_216).
Adding EN signal on $procdff$711 ($dff) from module td_fused_top_tdf1_dot_product (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:746$310_Y, Q = \add_ln150_6_reg_619).
Adding EN signal on $procdff$710 ($dff) from module td_fused_top_tdf1_dot_product (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:790$319_Y [2:0], Q = \empty_138_reg_614).
Adding EN signal on $procdff$709 ($dff) from module td_fused_top_tdf1_dot_product (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:790$319_Y [4:0], Q = \empty_137_reg_609).
Adding EN signal on $procdff$708 ($dff) from module td_fused_top_tdf1_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:854$345_Y, Q = \select_ln148_reg_599).
Adding EN signal on $procdff$707 ($dff) from module td_fused_top_tdf1_dot_product (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:750$312_Y, Q = \and_ln147_reg_594).
Adding EN signal on $procdff$706 ($dff) from module td_fused_top_tdf1_dot_product (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:870$350_Y, Q = \sub_ln150_6_reg_588).
Adding EN signal on $procdff$705 ($dff) from module td_fused_top_tdf1_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:802$325_Y, Q = \icmp_ln148_reg_578).
Adding EN signal on $procdff$704 ($dff) from module td_fused_top_tdf1_dot_product (D = \icmp_ln147_reg_574, Q = \icmp_ln147_reg_574_pp0_iter1_reg).
Adding EN signal on $procdff$703 ($dff) from module td_fused_top_tdf1_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:800$323_Y, Q = \icmp_ln147_reg_574).
Adding EN signal on $procdff$702 ($dff) from module td_fused_top_tdf1_dot_product (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:868$349_Y, Q = \sub_ln150_1_reg_569).
Adding EN signal on $procdff$689 ($dff) from module td_fused_top_tdf1_dot_product (D = \weight_vecs_3_q0, Q = \weight_vecs_3_load_reg_688).
Adding EN signal on $procdff$688 ($dff) from module td_fused_top_tdf1_dot_product (D = \weight_vecs_2_q0, Q = \weight_vecs_2_load_reg_683).
Adding EN signal on $procdff$687 ($dff) from module td_fused_top_tdf1_dot_product (D = \weight_vecs_1_q0, Q = \weight_vecs_1_load_reg_678).
Adding EN signal on $procdff$686 ($dff) from module td_fused_top_tdf1_dot_product (D = \weight_vecs_0_q0, Q = \weight_vecs_0_load_reg_673).
Adding EN signal on $procdff$685 ($dff) from module td_fused_top_tdf1_dot_product (D = \ifmap_vec_q0, Q = \ifmap_vec_load_reg_665).
Adding EN signal on $procdff$684 ($dff) from module td_fused_top_tdf1_dot_product (D = \grp_fu_250_p2, Q = \mul_3_reg_708).
Adding EN signal on $procdff$683 ($dff) from module td_fused_top_tdf1_dot_product (D = \grp_fu_246_p2, Q = \mul_2_reg_703).
Adding EN signal on $procdff$682 ($dff) from module td_fused_top_tdf1_dot_product (D = \grp_fu_242_p2, Q = \mul_1_reg_698).
Adding SRST signal on $procdff$721 ($dff) from module td_fused_top_tdf1_dot_product (D = $procmux$629_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding EN signal on $procdff$681 ($dff) from module td_fused_top_tdf1_dot_product (D = \grp_fu_238_p2, Q = \mul_reg_693).
Adding EN signal on $procdff$680 ($dff) from module td_fused_top_tdf1_dot_product (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:814$329_Y, Q = \p_reg_660).
Adding EN signal on $procdff$679 ($dff) from module td_fused_top_tdf1_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:844$339_Y, Q = \select_ln148_16_reg_604).
Adding EN signal on $procdff$678 ($dff) from module td_fused_top_tdf1_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v:834$331_Y, Q = \select_ln147_22_reg_583).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module \td_fused_top_tdf1_dot_product..
Removed 60 unused cells and 632 unused wires.
<suppressed ~72 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_tdf1_dot_product.
<suppressed ~5 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_tdf1_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_tdf1_dot_product.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_tdf1_dot_product'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_tdf1_dot_product..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_tdf1_dot_product.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_tdf1_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_tdf1_dot_product.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_tdf1_dot_product'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_tdf1_dot_product..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_tdf1_dot_product.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_ap_hmul_3_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_tdf1_dot_product ===

   Number of wires:                211
   Number of wire bits:            947
   Number of public wires:         165
   Number of public wire bits:     877
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                142
     $add                           41
     $and                           14
     $dff                           36
     $dffe                         197
     $eq                            20
     $mux                           77
     $not                           11
     $or                             3
     $pmux                           3
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                          12
     $sdffe                          1
     $sub                           35

=== design hierarchy ===

   td_fused_top_tdf1_dot_product      1
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      0
       td_fused_top_ap_hmul_3_max_dsp_16      0
         FPMult_16                   0
           FPMult_ExecuteModule      0
           FPMult_NormalizeModule      0
           FPMult_PrepModule         0
           FPMult_RoundModule        0

   Number of wires:                211
   Number of wire bits:            947
   Number of public wires:         165
   Number of public wire bits:     877
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                142
     $add                           41
     $and                           14
     $dff                           36
     $dffe                         197
     $eq                            20
     $mux                           77
     $not                           11
     $or                             3
     $pmux                           3
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                          12
     $sdffe                          1
     $sub                           35

End of script. Logfile hash: 86b2c19490, CPU: user 0.27s system 0.01s, MEM: 17.38 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 30% 2x read_verilog (0 sec), 20% 5x opt_expr (0 sec), ...
