Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)
engine_0 (aiger suprove) returned FAIL
counterexample trace: engine_0/trace.vcd
  failed assertion tb_counter.dut.tb._witness_.assert_auto_verificsva_cc_1732_import_1420 at tb_counter.sv:75.6-75.40 in step 21
