<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>srio: Srio_v1_0</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">srio
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__srio__v1__0.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Srio_v1_0</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_srio___config.html">XSrio_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This typedef contains the configuration information for the device.  <a href="struct_x_srio___config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_srio.html">XSrio</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="struct_x_srio.html" title="The XSrio driver instance data. ">XSrio</a> driver instance data.  <a href="struct_x_srio.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabea6ccdc70412fa41b6d45785ff2d287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gabea6ccdc70412fa41b6d45785ff2d287">XSRIO_IS_MEMORY</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gabea6ccdc70412fa41b6d45785ff2d287"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core has physically addressable storage space.  <a href="#gabea6ccdc70412fa41b6d45785ff2d287">More...</a><br /></td></tr>
<tr class="separator:gabea6ccdc70412fa41b6d45785ff2d287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8228136dc485b32c5a1e8ea9f0c1ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gada8228136dc485b32c5a1e8ea9f0c1ee">XSRIO_IS_PROCESSOR</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gada8228136dc485b32c5a1e8ea9f0c1ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core has a local processor that runs code.  <a href="#gada8228136dc485b32c5a1e8ea9f0c1ee">More...</a><br /></td></tr>
<tr class="separator:gada8228136dc485b32c5a1e8ea9f0c1ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c084f9424ee6edbc6c9c94db2dac6f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga5c084f9424ee6edbc6c9c94db2dac6f8">XSRIO_IS_BRIDGE</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga5c084f9424ee6edbc6c9c94db2dac6f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core can be used as a bridge to another interface.  <a href="#ga5c084f9424ee6edbc6c9c94db2dac6f8">More...</a><br /></td></tr>
<tr class="separator:ga5c084f9424ee6edbc6c9c94db2dac6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafadc09b23898c51bba7c5167f439000d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gafadc09b23898c51bba7c5167f439000d">XSRIO_OP_MODE_NREAD</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gafadc09b23898c51bba7c5167f439000d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core supports read Operation.  <a href="#gafadc09b23898c51bba7c5167f439000d">More...</a><br /></td></tr>
<tr class="separator:gafadc09b23898c51bba7c5167f439000d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcffc7047fbbb505c256fa15062ec9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga5bcffc7047fbbb505c256fa15062ec9e">XSRIO_OP_MODE_NWRITE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga5bcffc7047fbbb505c256fa15062ec9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core supports write Operation.  <a href="#ga5bcffc7047fbbb505c256fa15062ec9e">More...</a><br /></td></tr>
<tr class="separator:ga5bcffc7047fbbb505c256fa15062ec9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17ddc9d36a51e2a63e6b7e8b1d6ca204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga17ddc9d36a51e2a63e6b7e8b1d6ca204">XSRIO_OP_MODE_SWRITE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga17ddc9d36a51e2a63e6b7e8b1d6ca204"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core supports streaming-write Operation.  <a href="#ga17ddc9d36a51e2a63e6b7e8b1d6ca204">More...</a><br /></td></tr>
<tr class="separator:ga17ddc9d36a51e2a63e6b7e8b1d6ca204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4e13bb3d8eeb614bdc2f655cbc4ba16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gab4e13bb3d8eeb614bdc2f655cbc4ba16">XSRIO_OP_MODE_NWRITE_R</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gab4e13bb3d8eeb614bdc2f655cbc4ba16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core supports write with Response operation.  <a href="#gab4e13bb3d8eeb614bdc2f655cbc4ba16">More...</a><br /></td></tr>
<tr class="separator:gab4e13bb3d8eeb614bdc2f655cbc4ba16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01882d64861c721fafb08cc63dc7e589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga01882d64861c721fafb08cc63dc7e589">XSRIO_OP_MODE_DATA_MESSAGE</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga01882d64861c721fafb08cc63dc7e589"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core supports data message Operation.  <a href="#ga01882d64861c721fafb08cc63dc7e589">More...</a><br /></td></tr>
<tr class="separator:ga01882d64861c721fafb08cc63dc7e589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga246f138414b507e094ebbfb196350805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga246f138414b507e094ebbfb196350805">XSRIO_OP_MODE_DOORBELL</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga246f138414b507e094ebbfb196350805"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core supports doorbell Operation.  <a href="#ga246f138414b507e094ebbfb196350805">More...</a><br /></td></tr>
<tr class="separator:ga246f138414b507e094ebbfb196350805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c9b8d9ebb9191a8314f93225bd59a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gac0c9b8d9ebb9191a8314f93225bd59a8">XSRIO_OP_MODE_ATOMIC</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gac0c9b8d9ebb9191a8314f93225bd59a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core supports atomic Operation.  <a href="#gac0c9b8d9ebb9191a8314f93225bd59a8">More...</a><br /></td></tr>
<tr class="separator:gac0c9b8d9ebb9191a8314f93225bd59a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc16a98ad67644dbb4dc653fafe590bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gabc16a98ad67644dbb4dc653fafe590bb">XSRIO_PORT_OK</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gabc16a98ad67644dbb4dc653fafe590bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port is initialized.  <a href="#gabc16a98ad67644dbb4dc653fafe590bb">More...</a><br /></td></tr>
<tr class="separator:gabc16a98ad67644dbb4dc653fafe590bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf20e9fbfb23bbe3e1c9c201609a93352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaf20e9fbfb23bbe3e1c9c201609a93352">XSRIO_PORT_UNINITIALIZED</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaf20e9fbfb23bbe3e1c9c201609a93352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port is uninitialized.  <a href="#gaf20e9fbfb23bbe3e1c9c201609a93352">More...</a><br /></td></tr>
<tr class="separator:gaf20e9fbfb23bbe3e1c9c201609a93352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e8b638b0295f135b4dfea25bcefce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga86e8b638b0295f135b4dfea25bcefce4">XSRIO_PORT_HAS_ERRORS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga86e8b638b0295f135b4dfea25bcefce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port has errors.  <a href="#ga86e8b638b0295f135b4dfea25bcefce4">More...</a><br /></td></tr>
<tr class="separator:ga86e8b638b0295f135b4dfea25bcefce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c7873d0765851288036067362c5b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga30c7873d0765851288036067362c5b7e">XSRIO_DIR_TX</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga30c7873d0765851288036067362c5b7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Direction Flag.  <a href="#ga30c7873d0765851288036067362c5b7e">More...</a><br /></td></tr>
<tr class="separator:ga30c7873d0765851288036067362c5b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2766876577ad322e774bd96906f178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gabc2766876577ad322e774bd96906f178">XSRIO_DIR_RX</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gabc2766876577ad322e774bd96906f178"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Direction Flag.  <a href="#gabc2766876577ad322e774bd96906f178">More...</a><br /></td></tr>
<tr class="separator:gabc2766876577ad322e774bd96906f178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a7ebb9dba61f05473de5c3e80f6037a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga8a7ebb9dba61f05473de5c3e80f6037a">XSrio_ReadDeviceVendorID</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga8a7ebb9dba61f05473de5c3e80f6037a"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_ReadDeviceVendorID returns the Device Vendor Id of the core.  <a href="#ga8a7ebb9dba61f05473de5c3e80f6037a">More...</a><br /></td></tr>
<tr class="separator:ga8a7ebb9dba61f05473de5c3e80f6037a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de6f1044b7f754c6ae9cdbe703f8ee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga5de6f1044b7f754c6ae9cdbe703f8ee6">XSrio_ReadDeviceID</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga5de6f1044b7f754c6ae9cdbe703f8ee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_ReadDeviceID returns the Device Id of the core.  <a href="#ga5de6f1044b7f754c6ae9cdbe703f8ee6">More...</a><br /></td></tr>
<tr class="separator:ga5de6f1044b7f754c6ae9cdbe703f8ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b99a417e8924310fc14618c629a8f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga2b99a417e8924310fc14618c629a8f50">XSrio_ReadAsmVendorID</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga2b99a417e8924310fc14618c629a8f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_ReadAsmVendorID returns the Assembly Vendor Id of the core.  <a href="#ga2b99a417e8924310fc14618c629a8f50">More...</a><br /></td></tr>
<tr class="separator:ga2b99a417e8924310fc14618c629a8f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga327539a3b73d7658270fc3a2e268153d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga327539a3b73d7658270fc3a2e268153d">XSrio_ReadAsmID</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga327539a3b73d7658270fc3a2e268153d"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_ReadAsmID returns the Assembly Id of the SRIO Gen2 core.  <a href="#ga327539a3b73d7658270fc3a2e268153d">More...</a><br /></td></tr>
<tr class="separator:ga327539a3b73d7658270fc3a2e268153d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae00f693b20af370a16c288ad85e3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga3ae00f693b20af370a16c288ad85e3a8">XSrio_GetExFeaturesPointer</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga3ae00f693b20af370a16c288ad85e3a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetExFeaturesPointer gives the pointer to the Phy Register space of the SRIO Gen2 core.  <a href="#ga3ae00f693b20af370a16c288ad85e3a8">More...</a><br /></td></tr>
<tr class="separator:ga3ae00f693b20af370a16c288ad85e3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc9e89d83a445e74b1c96d9c05f7e7b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gafc9e89d83a445e74b1c96d9c05f7e7b6">XSrio_ReadAsmRevision</a>(InstancePtr)</td></tr>
<tr class="memdesc:gafc9e89d83a445e74b1c96d9c05f7e7b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_ReadAsmRevision returns the Assembly Revision value of the core.  <a href="#gafc9e89d83a445e74b1c96d9c05f7e7b6">More...</a><br /></td></tr>
<tr class="separator:gafc9e89d83a445e74b1c96d9c05f7e7b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aee3caa383586a448d912957518246c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga9aee3caa383586a448d912957518246c">XSrio_IsLargeSystem</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga9aee3caa383586a448d912957518246c"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_IsLargeSystem checks whether PE(Processing Element) supports a large system (16-bit Device ids)  <a href="#ga9aee3caa383586a448d912957518246c">More...</a><br /></td></tr>
<tr class="separator:ga9aee3caa383586a448d912957518246c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga307ef4f230012aa16316913933832c82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga307ef4f230012aa16316913933832c82">XSrio_IsCRFSupported</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga307ef4f230012aa16316913933832c82"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_IsCRFSupported checks whether the PE(Processing Element) supports CRF(Critical Request Flow indicator).  <a href="#ga307ef4f230012aa16316913933832c82">More...</a><br /></td></tr>
<tr class="separator:ga307ef4f230012aa16316913933832c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1a2bfecf3f5afca7be3d94df46290a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gada1a2bfecf3f5afca7be3d94df46290a">XSrio_ReadSrcOps</a>(InstancePtr)</td></tr>
<tr class="memdesc:gada1a2bfecf3f5afca7be3d94df46290a"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_ReadSrcOps returns the Source Operations CAR Register contents.  <a href="#gada1a2bfecf3f5afca7be3d94df46290a">More...</a><br /></td></tr>
<tr class="separator:gada1a2bfecf3f5afca7be3d94df46290a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7326b439df172403f28fcc0fa38e992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gae7326b439df172403f28fcc0fa38e992">XSrio_ReadDstOps</a>(InstancePtr)</td></tr>
<tr class="memdesc:gae7326b439df172403f28fcc0fa38e992"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_ReadDstOps returns the Destination Operations CAR Register contents.  <a href="#gae7326b439df172403f28fcc0fa38e992">More...</a><br /></td></tr>
<tr class="separator:gae7326b439df172403f28fcc0fa38e992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3d43b0d620e05058151226ec142f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaff3d43b0d620e05058151226ec142f8a">XSrio_GetLCSBA</a>(InstancePtr)</td></tr>
<tr class="memdesc:gaff3d43b0d620e05058151226ec142f8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetLCSBA returns the Local Configuration Space Base Address(LCSBA) of the SRIO Gen2 core.  <a href="#gaff3d43b0d620e05058151226ec142f8a">More...</a><br /></td></tr>
<tr class="separator:gaff3d43b0d620e05058151226ec142f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceba101926e9798fa350e1d5676fd43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaceba101926e9798fa350e1d5676fd43a">XSrio_SetLCSBA</a>(InstancePtr,  Value)</td></tr>
<tr class="memdesc:gaceba101926e9798fa350e1d5676fd43a"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_SetLCSBA Configures the Local Configuration Space Base Address of the SRIO Gen2 core.  <a href="#gaceba101926e9798fa350e1d5676fd43a">More...</a><br /></td></tr>
<tr class="separator:gaceba101926e9798fa350e1d5676fd43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b3ddcbd05c2fb66429ba118e11632b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gae1b3ddcbd05c2fb66429ba118e11632b">XSrio_GetLargeBaseDeviceID</a>(InstancePtr)</td></tr>
<tr class="memdesc:gae1b3ddcbd05c2fb66429ba118e11632b"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetLargeBaseDeviceID returns the 16-bit Device Id for an endpoint in a Large transport system.  <a href="#gae1b3ddcbd05c2fb66429ba118e11632b">More...</a><br /></td></tr>
<tr class="separator:gae1b3ddcbd05c2fb66429ba118e11632b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4bcd463737ea357837d33a6dc5d624d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gab4bcd463737ea357837d33a6dc5d624d">XSrio_SetLargeBaseDeviceID</a>(InstancePtr,  DeviceId)</td></tr>
<tr class="memdesc:gab4bcd463737ea357837d33a6dc5d624d"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_SetLargeBaseDeviceID configures the 16-bit Device Id for an endpoint in a Large transport system.  <a href="#gab4bcd463737ea357837d33a6dc5d624d">More...</a><br /></td></tr>
<tr class="separator:gab4bcd463737ea357837d33a6dc5d624d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfde7cdfa931c5719879f7cb5b4d25cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gacfde7cdfa931c5719879f7cb5b4d25cf">XSrio_GetBaseDeviceID</a>(InstancePtr)</td></tr>
<tr class="memdesc:gacfde7cdfa931c5719879f7cb5b4d25cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetBaseDeviceID returns the 8-bit Device Id for an endpoint in a small Transport system.  <a href="#gacfde7cdfa931c5719879f7cb5b4d25cf">More...</a><br /></td></tr>
<tr class="separator:gacfde7cdfa931c5719879f7cb5b4d25cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07769a73bad559c94a8df465fa696d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga07769a73bad559c94a8df465fa696d41">XSrio_SetBaseDeviceID</a>(InstancePtr,  DeviceId)</td></tr>
<tr class="memdesc:ga07769a73bad559c94a8df465fa696d41"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_SetBaseDeviceID configures the 8-bit Device Id for an endpoint in a small transport system.  <a href="#ga07769a73bad559c94a8df465fa696d41">More...</a><br /></td></tr>
<tr class="separator:ga07769a73bad559c94a8df465fa696d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0629b01afa0520405529334e758849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga3a0629b01afa0520405529334e758849">XSrio_GetHostBaseDevID_LockCSR</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga3a0629b01afa0520405529334e758849"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetHostBaseDevID_LockCSR returns the Device Id of the system host.  <a href="#ga3a0629b01afa0520405529334e758849">More...</a><br /></td></tr>
<tr class="separator:ga3a0629b01afa0520405529334e758849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfe7ecbbc797795197a01c43d757bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gafdfe7ecbbc797795197a01c43d757bde">XSrio_SetHostBaseDevID_LockCSR</a>(InstancePtr,  DeviceId)</td></tr>
<tr class="memdesc:gafdfe7ecbbc797795197a01c43d757bde"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_SetHostBaseDevID_LockCSR configures the Host Base Device Id of the SRIO gen2 Core.  <a href="#gafdfe7ecbbc797795197a01c43d757bde">More...</a><br /></td></tr>
<tr class="separator:gafdfe7ecbbc797795197a01c43d757bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd5d85392da1dc1f58b65c23510edd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gadd5d85392da1dc1f58b65c23510edd95">XSrio_GetComponentTagCSR</a>(InstancePtr)</td></tr>
<tr class="memdesc:gadd5d85392da1dc1f58b65c23510edd95"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetComponentTagCSR returns the Component Tag Value set by the software during initialization.  <a href="#gadd5d85392da1dc1f58b65c23510edd95">More...</a><br /></td></tr>
<tr class="separator:gadd5d85392da1dc1f58b65c23510edd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe9cfb3e23651f6e0ba04cebf2ea468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaefe9cfb3e23651f6e0ba04cebf2ea468">XSrio_SetComponentTagCSR</a>(InstancePtr,  Value)</td></tr>
<tr class="memdesc:gaefe9cfb3e23651f6e0ba04cebf2ea468"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_SetComponentTagCSR sets the Component Tag Value for SRIO Gen2 core.  <a href="#gaefe9cfb3e23651f6e0ba04cebf2ea468">More...</a><br /></td></tr>
<tr class="separator:gaefe9cfb3e23651f6e0ba04cebf2ea468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5e62651fb6880055528649c423f5a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gab5e62651fb6880055528649c423f5a99">XSrio_GetExtFeaturesID</a>(InstancePtr)</td></tr>
<tr class="memdesc:gab5e62651fb6880055528649c423f5a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetExtFeaturesID returns the Extended Features Id value.  <a href="#gab5e62651fb6880055528649c423f5a99">More...</a><br /></td></tr>
<tr class="separator:gab5e62651fb6880055528649c423f5a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8deeb1034839d63ea19adcafcfbb3f10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga8deeb1034839d63ea19adcafcfbb3f10">XSrio_GetSerialExtFeaturesPointer</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga8deeb1034839d63ea19adcafcfbb3f10"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetSerialExtFeaturesPointer returns the Extended Features Pointer which will point to the next extended features block if one exists.  <a href="#ga8deeb1034839d63ea19adcafcfbb3f10">More...</a><br /></td></tr>
<tr class="separator:ga8deeb1034839d63ea19adcafcfbb3f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b9edd3c92a0e2a71bdc6e8204ad87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga81b9edd3c92a0e2a71bdc6e8204ad87a">XSrio_GetPortLinkTimeOutValue</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga81b9edd3c92a0e2a71bdc6e8204ad87a"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetPortLinkTimeOutValue returns the Port Link Timeout value for the SRIO Gen2 core.  <a href="#ga81b9edd3c92a0e2a71bdc6e8204ad87a">More...</a><br /></td></tr>
<tr class="separator:ga81b9edd3c92a0e2a71bdc6e8204ad87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae07e03313283e68a326337c7b7719e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gae07e03313283e68a326337c7b7719e8a">XSrio_SetPortLinkTimeOutValue</a>(InstancePtr,  Value)</td></tr>
<tr class="memdesc:gae07e03313283e68a326337c7b7719e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_SetPortLinkTimeOutValue sets the Port Link Timeout value for the SRIO Gen2 core.  <a href="#gae07e03313283e68a326337c7b7719e8a">More...</a><br /></td></tr>
<tr class="separator:gae07e03313283e68a326337c7b7719e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9963021f71bdeca584ebfb9d3e57a1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga9963021f71bdeca584ebfb9d3e57a1e4">XSrio_GetPortRespTimeOutValue</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga9963021f71bdeca584ebfb9d3e57a1e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetPortRespTimeOutValue returns the Port Response Timeout value for the the SRIO Gen2 core.  <a href="#ga9963021f71bdeca584ebfb9d3e57a1e4">More...</a><br /></td></tr>
<tr class="separator:ga9963021f71bdeca584ebfb9d3e57a1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c92d05848b754806d55eaf92d37e57e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga3c92d05848b754806d55eaf92d37e57e">XSrio_SetPortRespTimeOutValue</a>(InstancePtr,  Value)</td></tr>
<tr class="memdesc:ga3c92d05848b754806d55eaf92d37e57e"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_SetPortRespTimeOutValue sets the Port Response Timeout value for the The SRIO Gen2 core.  <a href="#ga3c92d05848b754806d55eaf92d37e57e">More...</a><br /></td></tr>
<tr class="separator:ga3c92d05848b754806d55eaf92d37e57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb901983e661260f87855035e838a5b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gabb901983e661260f87855035e838a5b1">XSrio_IsPEDiscovered</a>(InstancePtr)</td></tr>
<tr class="memdesc:gabb901983e661260f87855035e838a5b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_IsPEDiscovered checks whether the PE(Processing Element) is discovered or not.  <a href="#gabb901983e661260f87855035e838a5b1">More...</a><br /></td></tr>
<tr class="separator:gabb901983e661260f87855035e838a5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe0e368f18de444791fabf766909ce5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga6fe0e368f18de444791fabf766909ce5">XSrio_SetDiscovered</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga6fe0e368f18de444791fabf766909ce5"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_SetDiscovered configures the device as Discovered so that it is responsible for system exploration.  <a href="#ga6fe0e368f18de444791fabf766909ce5">More...</a><br /></td></tr>
<tr class="separator:ga6fe0e368f18de444791fabf766909ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dce12def9f522691b91a352b4f8f718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga3dce12def9f522691b91a352b4f8f718">XSrio_IsMasterEnabled</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga3dce12def9f522691b91a352b4f8f718"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_IsMasterEnabled checks whether PE(Processing Element) is allowed to issue request into the system.  <a href="#ga3dce12def9f522691b91a352b4f8f718">More...</a><br /></td></tr>
<tr class="separator:ga3dce12def9f522691b91a352b4f8f718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac00f96b3a6ce690351f244ab67ca136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaac00f96b3a6ce690351f244ab67ca136">XSrio_SetMasterEnabled</a>(InstancePtr)</td></tr>
<tr class="memdesc:gaac00f96b3a6ce690351f244ab67ca136"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_SetMasterEnabled configures the device so that it is allowed to issue requests into the system.  <a href="#gaac00f96b3a6ce690351f244ab67ca136">More...</a><br /></td></tr>
<tr class="separator:gaac00f96b3a6ce690351f244ab67ca136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ac428cbafbe85e5513f696a65c5fef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga06ac428cbafbe85e5513f696a65c5fef">XSrio_IsHost</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga06ac428cbafbe85e5513f696a65c5fef"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_IsHost checks whether PE(Processing Element) is responsible for system exploration.  <a href="#ga06ac428cbafbe85e5513f696a65c5fef">More...</a><br /></td></tr>
<tr class="separator:ga06ac428cbafbe85e5513f696a65c5fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae335b6bbb82ca4ac987b936bc83017d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gae335b6bbb82ca4ac987b936bc83017d2">XSrio_SetHostEnabled</a>(InstancePtr)</td></tr>
<tr class="memdesc:gae335b6bbb82ca4ac987b936bc83017d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_SetHostEnabled configures the device to be responsible for system exploration.  <a href="#gae335b6bbb82ca4ac987b936bc83017d2">More...</a><br /></td></tr>
<tr class="separator:gae335b6bbb82ca4ac987b936bc83017d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab389a5b20baa6ce1d517b831ecf4c091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gab389a5b20baa6ce1d517b831ecf4c091">XSrio_GetCommand</a>(InstancePtr)</td></tr>
<tr class="memdesc:gab389a5b20baa6ce1d517b831ecf4c091"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetCommand returns the command value that is sent on the Link-request Control symbol of the SRIO Gen2 core.  <a href="#gab389a5b20baa6ce1d517b831ecf4c091">More...</a><br /></td></tr>
<tr class="separator:gab389a5b20baa6ce1d517b831ecf4c091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42eecc100ed216b9cdda8612284a0a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga42eecc100ed216b9cdda8612284a0a61">XSrio_SendCommand</a>(InstancePtr,  Value)</td></tr>
<tr class="memdesc:ga42eecc100ed216b9cdda8612284a0a61"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_SendCommand sends the given command in the link-request control symbol of the SRIO Gen2 core.  <a href="#ga42eecc100ed216b9cdda8612284a0a61">More...</a><br /></td></tr>
<tr class="separator:ga42eecc100ed216b9cdda8612284a0a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6d99b38fe43a4eeab492ba4b98f0d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga8e6d99b38fe43a4eeab492ba4b98f0d7">XSrio_IsResponseValid</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga8e6d99b38fe43a4eeab492ba4b98f0d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_IsResponseValid checks whether the link response is valid or not in the SRIO Gen2 Core.  <a href="#ga8e6d99b38fe43a4eeab492ba4b98f0d7">More...</a><br /></td></tr>
<tr class="separator:ga8e6d99b38fe43a4eeab492ba4b98f0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20713788620dca8ec06667899ad09086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga20713788620dca8ec06667899ad09086">XSrio_GetOutboundAckID</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga20713788620dca8ec06667899ad09086"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetOutboundAckID returns the value of the next transmitted Ackid of the SRIO Gen2 Core.  <a href="#ga20713788620dca8ec06667899ad09086">More...</a><br /></td></tr>
<tr class="separator:ga20713788620dca8ec06667899ad09086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49bc09c674f99b8edb4c050c68394794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga49bc09c674f99b8edb4c050c68394794">XSrio_SetOutboundAckID</a>(InstancePtr,  Value)</td></tr>
<tr class="memdesc:ga49bc09c674f99b8edb4c050c68394794"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_SetOutboundAckID sets value of the next transmitted Ackid of the SRIO Gen2 Core.  <a href="#ga49bc09c674f99b8edb4c050c68394794">More...</a><br /></td></tr>
<tr class="separator:ga49bc09c674f99b8edb4c050c68394794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05f6e0fd9a933c44f621c096bffdf0ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga05f6e0fd9a933c44f621c096bffdf0ff">XSrio_GetInboundAckID</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga05f6e0fd9a933c44f621c096bffdf0ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetInboundAckID returns the expected Ackid of the next received packet of the SRIO Gen2 core.  <a href="#ga05f6e0fd9a933c44f621c096bffdf0ff">More...</a><br /></td></tr>
<tr class="separator:ga05f6e0fd9a933c44f621c096bffdf0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c03c531f3f4f6f6755abbf659de414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gad2c03c531f3f4f6f6755abbf659de414">XSrio_SetInboundAckID</a>(InstancePtr,  Value)</td></tr>
<tr class="memdesc:gad2c03c531f3f4f6f6755abbf659de414"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_SetInboundAckID sets the value of the next transmitted Ackid of the SRIO Gen2 core.  <a href="#gad2c03c531f3f4f6f6755abbf659de414">More...</a><br /></td></tr>
<tr class="separator:gad2c03c531f3f4f6f6755abbf659de414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga164706fd7f0d869858f84027bb3f5607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga164706fd7f0d869858f84027bb3f5607">XSrio_ClrOutStandingAckIDs</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga164706fd7f0d869858f84027bb3f5607"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_ClrOutStandingAckIDs clears all outstanding unacknowledged received packets of the SRIO Gen2 core.  <a href="#ga164706fd7f0d869858f84027bb3f5607">More...</a><br /></td></tr>
<tr class="separator:ga164706fd7f0d869858f84027bb3f5607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4861fc531773228164b79f8759f0f2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gab4861fc531773228164b79f8759f0f2b">XSrio_IsEnumerationBoundary</a>(InstancePtr)</td></tr>
<tr class="memdesc:gab4861fc531773228164b79f8759f0f2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_IsEnumerationBoundary checks whether the enumeration boundary is available or not for the SRIO Gen2 core.  <a href="#gab4861fc531773228164b79f8759f0f2b">More...</a><br /></td></tr>
<tr class="separator:gab4861fc531773228164b79f8759f0f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c151ef9804e5dcdcbc8e8dd1f477025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga8c151ef9804e5dcdcbc8e8dd1f477025">XSrio_ClrEnumerationBoundary</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga8c151ef9804e5dcdcbc8e8dd1f477025"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_ClrEnumerationBoundary clears the enumeration boundary of the SRIO Gen2 core.  <a href="#ga8c151ef9804e5dcdcbc8e8dd1f477025">More...</a><br /></td></tr>
<tr class="separator:ga8c151ef9804e5dcdcbc8e8dd1f477025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66ab356e1da20d8530a3028634091321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga66ab356e1da20d8530a3028634091321">XSrio_GetPortwidthOverride</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga66ab356e1da20d8530a3028634091321"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetPortwidthOverride returns the port width override value of the SRIO Gen2 core.  <a href="#ga66ab356e1da20d8530a3028634091321">More...</a><br /></td></tr>
<tr class="separator:ga66ab356e1da20d8530a3028634091321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9695e204da2d3f1de942cdd68074d170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga9695e204da2d3f1de942cdd68074d170">XSrio_SetPortwidthOverride</a>(InstancePtr,  Value)</td></tr>
<tr class="memdesc:ga9695e204da2d3f1de942cdd68074d170"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_SetPortwidthOverride configures the port width override value of the SRIO Gen2 core.  <a href="#ga9695e204da2d3f1de942cdd68074d170">More...</a><br /></td></tr>
<tr class="separator:ga9695e204da2d3f1de942cdd68074d170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5416a4413a7fba4cde587a089f1ef1ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga5416a4413a7fba4cde587a089f1ef1ab">XSrio_GetSerialLaneExtFeaturesPointer</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga5416a4413a7fba4cde587a089f1ef1ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetSerialLaneExtFeaturesPointer returns the extended features pointer For the serial lane which will point to the next extended features block If one exists.  <a href="#ga5416a4413a7fba4cde587a089f1ef1ab">More...</a><br /></td></tr>
<tr class="separator:ga5416a4413a7fba4cde587a089f1ef1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39928235ee8e95d1e21f0e5c378ec942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga39928235ee8e95d1e21f0e5c378ec942">XSrio_ClrDecodingErrors</a>(InstancePtr,  Lanenum)</td></tr>
<tr class="memdesc:ga39928235ee8e95d1e21f0e5c378ec942"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_ClrDecodingErrors clears the 8B/10B decoding errors and return Result.  <a href="#ga39928235ee8e95d1e21f0e5c378ec942">More...</a><br /></td></tr>
<tr class="separator:ga39928235ee8e95d1e21f0e5c378ec942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5bc91f206477d2b670df74960c9f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaae5bc91f206477d2b670df74960c9f21">XSrio_GetRxSize</a>(InstancePtr)</td></tr>
<tr class="memdesc:gaae5bc91f206477d2b670df74960c9f21"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetRxSize returns the number of maximum-size packets the rx buffer holded.  <a href="#gaae5bc91f206477d2b670df74960c9f21">More...</a><br /></td></tr>
<tr class="separator:gaae5bc91f206477d2b670df74960c9f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce9d661242960c57815217d016c5ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga4ce9d661242960c57815217d016c5ab0">XSrio_ForceRxFlowControl</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga4ce9d661242960c57815217d016c5ab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_ForceRxFlowControl forces the Tx flow control enabled core to use Rx flow control.  <a href="#ga4ce9d661242960c57815217d016c5ab0">More...</a><br /></td></tr>
<tr class="separator:ga4ce9d661242960c57815217d016c5ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65108021ee8bdfcc49caf050106a015c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga65108021ee8bdfcc49caf050106a015c">XSrio_GetTxSize</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga65108021ee8bdfcc49caf050106a015c"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetTxSize returns the number of maximum-size packets the tx buffer holds.  <a href="#ga65108021ee8bdfcc49caf050106a015c">More...</a><br /></td></tr>
<tr class="separator:ga65108021ee8bdfcc49caf050106a015c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1d616c02c11b4883bace20cc17d5ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga5f1d616c02c11b4883bace20cc17d5ae">XSrio_CheckforTxReqreorder</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga5f1d616c02c11b4883bace20cc17d5ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_CheckforTxReqreorder checks whether the transmit buffer has been configured to allow reordering of requests.  <a href="#ga5f1d616c02c11b4883bace20cc17d5ae">More...</a><br /></td></tr>
<tr class="separator:ga5f1d616c02c11b4883bace20cc17d5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf495f0414308d1f913450d94149ffa45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaf495f0414308d1f913450d94149ffa45">XSrio_IsTxFlowControl</a>(InstancePtr)</td></tr>
<tr class="memdesc:gaf495f0414308d1f913450d94149ffa45"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_IsTxFlowControl checks whether the BUF is currently operating in Tx flow control mode or not.  <a href="#gaf495f0414308d1f913450d94149ffa45">More...</a><br /></td></tr>
<tr class="separator:gaf495f0414308d1f913450d94149ffa45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c60f6d350aea0945644251ce9aa38a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga3c60f6d350aea0945644251ce9aa38a9">XSrio_GetDestinationID</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga3c60f6d350aea0945644251ce9aa38a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetDestinationID gets the destination id value which will be used for outgoing maintenance requests.  <a href="#ga3c60f6d350aea0945644251ce9aa38a9">More...</a><br /></td></tr>
<tr class="separator:ga3c60f6d350aea0945644251ce9aa38a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe400870d468d8dcf400b78fa64c812e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gafe400870d468d8dcf400b78fa64c812e">XSrio_SetDestinationID</a>(InstancePtr,  Value)</td></tr>
<tr class="memdesc:gafe400870d468d8dcf400b78fa64c812e"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_SetDestinationID sets Device Id which will be used for Outgoing maintenance requests.  <a href="#gafe400870d468d8dcf400b78fa64c812e">More...</a><br /></td></tr>
<tr class="separator:gafe400870d468d8dcf400b78fa64c812e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76698c33cdf6c12d510c1e93209f366d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga76698c33cdf6c12d510c1e93209f366d">XSrio_GetCRF</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga76698c33cdf6c12d510c1e93209f366d"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetCRF checks whether the CRF is enabled in the core or not which will be used for outgoing maintenance requests.  <a href="#ga76698c33cdf6c12d510c1e93209f366d">More...</a><br /></td></tr>
<tr class="separator:ga76698c33cdf6c12d510c1e93209f366d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c73d55426fe8cebbecb990d6b3d2157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga8c73d55426fe8cebbecb990d6b3d2157">XSrio_SetCRF</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga8c73d55426fe8cebbecb990d6b3d2157"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_SetCRF sets CRF value that is used for outgoing maintenance requests.  <a href="#ga8c73d55426fe8cebbecb990d6b3d2157">More...</a><br /></td></tr>
<tr class="separator:ga8c73d55426fe8cebbecb990d6b3d2157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67bb8a01c79079bed244bed3d8b2288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaa67bb8a01c79079bed244bed3d8b2288">XSrio_GetPriority</a>(InstancePtr)</td></tr>
<tr class="memdesc:gaa67bb8a01c79079bed244bed3d8b2288"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetPriority priority used for outgoing maintenance requests.  <a href="#gaa67bb8a01c79079bed244bed3d8b2288">More...</a><br /></td></tr>
<tr class="separator:gaa67bb8a01c79079bed244bed3d8b2288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96b78184a872c8eb94ece898fb80baef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga96b78184a872c8eb94ece898fb80baef">XSrio_SetPriority</a>(InstancePtr,  Value)</td></tr>
<tr class="memdesc:ga96b78184a872c8eb94ece898fb80baef"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_SetPriority sets the Priority which will be used for outgoing maintenance requests.  <a href="#ga96b78184a872c8eb94ece898fb80baef">More...</a><br /></td></tr>
<tr class="separator:ga96b78184a872c8eb94ece898fb80baef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f99aebc6c8ef91fffe3512e76cb199f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga8f99aebc6c8ef91fffe3512e76cb199f">XSrio_RequestTID</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga8f99aebc6c8ef91fffe3512e76cb199f"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_RequestTID gives the transfer id value which will be used for the next outgoing maintenance request.  <a href="#ga8f99aebc6c8ef91fffe3512e76cb199f">More...</a><br /></td></tr>
<tr class="separator:ga8f99aebc6c8ef91fffe3512e76cb199f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b06583959e2e4a720790dad9af0e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaa0b06583959e2e4a720790dad9af0e39">XSrio_SetTID</a>(InstancePtr,  Value)</td></tr>
<tr class="memdesc:gaa0b06583959e2e4a720790dad9af0e39"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_SetTID sets the transfer id which will be used for the next outgoing maintenance request.  <a href="#gaa0b06583959e2e4a720790dad9af0e39">More...</a><br /></td></tr>
<tr class="separator:gaa0b06583959e2e4a720790dad9af0e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacab486169451593319feea69b08e4cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gacab486169451593319feea69b08e4cac">XSrio_ClrPortError</a>(InstancePtr,  Mask)</td></tr>
<tr class="memdesc:gacab486169451593319feea69b08e4cac"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_ClrPortError clears the Port Error specified by the Mask.  <a href="#gacab486169451593319feea69b08e4cac">More...</a><br /></td></tr>
<tr class="separator:gacab486169451593319feea69b08e4cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab855a80c812d251ab338c74fd004ab10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gab855a80c812d251ab338c74fd004ab10">XSrio_GetPortErrorStatus</a>(InstancePtr)</td></tr>
<tr class="memdesc:gab855a80c812d251ab338c74fd004ab10"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetPortErrorStatus returns the mask for the port errors currently enabled in the SRIO Gen2 core.  <a href="#gab855a80c812d251ab338c74fd004ab10">More...</a><br /></td></tr>
<tr class="separator:gab855a80c812d251ab338c74fd004ab10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a877c69f015fcb1069b874f8008a8f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga1a877c69f015fcb1069b874f8008a8f5">XSrio_SetPortControlStatus</a>(InstancePtr,  Mask)</td></tr>
<tr class="memdesc:ga1a877c69f015fcb1069b874f8008a8f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_SetPortControlStatus Configures specific port specified by the Mask.  <a href="#ga1a877c69f015fcb1069b874f8008a8f5">More...</a><br /></td></tr>
<tr class="separator:ga1a877c69f015fcb1069b874f8008a8f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5378e52f9e70d3b7bcdadd01a764d4a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga5378e52f9e70d3b7bcdadd01a764d4a6">XSrio_GetPortControlStatus</a>(InstancePtr)</td></tr>
<tr class="memdesc:ga5378e52f9e70d3b7bcdadd01a764d4a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetPortControlStatus returns the status of the port that is currently enabled in the SRIO Gen2 core.  <a href="#ga5378e52f9e70d3b7bcdadd01a764d4a6">More...</a><br /></td></tr>
<tr class="separator:ga5378e52f9e70d3b7bcdadd01a764d4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e5d3fa1470e0fef0ae45c4956f1fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>(BaseAddress,  RegOffset)&#160;&#160;&#160;Xil_In32((BaseAddress) + (RegOffset))</td></tr>
<tr class="memdesc:ga88e5d3fa1470e0fef0ae45c4956f1fa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to read register.  <a href="#ga88e5d3fa1470e0fef0ae45c4956f1fa3">More...</a><br /></td></tr>
<tr class="separator:ga88e5d3fa1470e0fef0ae45c4956f1fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f54b6fbef6410f2c375bde9e7bf09bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>(BaseAddress,  RegOffset,  Data)&#160;&#160;&#160;Xil_Out32((BaseAddress) + (RegOffset), (Data))</td></tr>
<tr class="memdesc:ga7f54b6fbef6410f2c375bde9e7bf09bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to write register.  <a href="#ga7f54b6fbef6410f2c375bde9e7bf09bd">More...</a><br /></td></tr>
<tr class="separator:ga7f54b6fbef6410f2c375bde9e7bf09bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gab27d3acd15acc91765c8f364e0424590"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_x_srio___config.html">XSrio_Config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gab27d3acd15acc91765c8f364e0424590">XSrio_Config</a></td></tr>
<tr class="memdesc:gab27d3acd15acc91765c8f364e0424590"><td class="mdescLeft">&#160;</td><td class="mdescRight">This typedef contains the configuration information for the device.  <a href="#gab27d3acd15acc91765c8f364e0424590">More...</a><br /></td></tr>
<tr class="separator:gab27d3acd15acc91765c8f364e0424590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga629ad09193e674472a1daceb8c10cedb"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_x_srio.html">XSrio</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga629ad09193e674472a1daceb8c10cedb">XSrio</a></td></tr>
<tr class="memdesc:ga629ad09193e674472a1daceb8c10cedb"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="struct_x_srio.html" title="The XSrio driver instance data. ">XSrio</a> driver instance data.  <a href="#ga629ad09193e674472a1daceb8c10cedb">More...</a><br /></td></tr>
<tr class="separator:ga629ad09193e674472a1daceb8c10cedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gae4e21d1e48b45bc2694bb9a62845d01a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gae4e21d1e48b45bc2694bb9a62845d01a">XSrio_CfgInitialize</a> (<a class="el" href="struct_x_srio.html">XSrio</a> *InstancePtr, <a class="el" href="struct_x_srio___config.html">XSrio_Config</a> *Config, UINTPTR EffectiveAddress)</td></tr>
<tr class="memdesc:gae4e21d1e48b45bc2694bb9a62845d01a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the <a class="el" href="struct_x_srio.html" title="The XSrio driver instance data. ">XSrio</a> instance provided by the caller based on the given Config structure.  <a href="#gae4e21d1e48b45bc2694bb9a62845d01a">More...</a><br /></td></tr>
<tr class="separator:gae4e21d1e48b45bc2694bb9a62845d01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd49fb630e7f2d7c8533d12607ef105"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gacbd49fb630e7f2d7c8533d12607ef105">XSrio_GetPortStatus</a> (<a class="el" href="struct_x_srio.html">XSrio</a> *InstancePtr)</td></tr>
<tr class="memdesc:gacbd49fb630e7f2d7c8533d12607ef105"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetPortStatus will check the status of the port and returns the status of the port to the user.  <a href="#gacbd49fb630e7f2d7c8533d12607ef105">More...</a><br /></td></tr>
<tr class="separator:gacbd49fb630e7f2d7c8533d12607ef105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga753aded6db30e1c042e7c7ee43b2a483"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga753aded6db30e1c042e7c7ee43b2a483">XSrio_GetPEType</a> (<a class="el" href="struct_x_srio.html">XSrio</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga753aded6db30e1c042e7c7ee43b2a483"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetPEType API will check for the Processing Element type and return the type of type of Processing Element.  <a href="#ga753aded6db30e1c042e7c7ee43b2a483">More...</a><br /></td></tr>
<tr class="separator:ga753aded6db30e1c042e7c7ee43b2a483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce174875d087f4b3cc4713a1df5446d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gafce174875d087f4b3cc4713a1df5446d">XSrio_IsOperationSupported</a> (<a class="el" href="struct_x_srio.html">XSrio</a> *InstancePtr, u8 Operation, u8 Direction)</td></tr>
<tr class="memdesc:gafce174875d087f4b3cc4713a1df5446d"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_IsOperationSupported tells whether the operation is supported by the SRIO Gen2 core or not.  <a href="#gafce174875d087f4b3cc4713a1df5446d">More...</a><br /></td></tr>
<tr class="separator:gafce174875d087f4b3cc4713a1df5446d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb7fbc368f16113382c2a9b4556b601"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga9cb7fbc368f16113382c2a9b4556b601">XSrio_SetWaterMark</a> (<a class="el" href="struct_x_srio.html">XSrio</a> *InstancePtr, u8 WaterMark0, u8 WaterMark1, u8 WaterMark2)</td></tr>
<tr class="memdesc:ga9cb7fbc368f16113382c2a9b4556b601"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_SetWaterMark Configures the watermark to transfer a priority packet.  <a href="#ga9cb7fbc368f16113382c2a9b4556b601">More...</a><br /></td></tr>
<tr class="separator:ga9cb7fbc368f16113382c2a9b4556b601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb82f808fa01a1679ed60a026a2a2c7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga9eb82f808fa01a1679ed60a026a2a2c7">XSrio_GetWaterMark</a> (<a class="el" href="struct_x_srio.html">XSrio</a> *InstancePtr, u8 *WaterMark0, u8 *WaterMark1, u8 *WaterMark2)</td></tr>
<tr class="memdesc:ga9eb82f808fa01a1679ed60a026a2a2c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">XSrio_GetWaterMark API reads the water mark values.  <a href="#ga9eb82f808fa01a1679ed60a026a2a2c7">More...</a><br /></td></tr>
<tr class="separator:ga9eb82f808fa01a1679ed60a026a2a2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76df4ab1f25c693e6a16050b31756c3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_srio___config.html">XSrio_Config</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga76df4ab1f25c693e6a16050b31756c3d">XSrio_LookupConfig</a> (u32 DeviceId)</td></tr>
<tr class="memdesc:ga76df4ab1f25c693e6a16050b31756c3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Looks up the device configuration based on the unique device ID.  <a href="#ga76df4ab1f25c693e6a16050b31756c3d">More...</a><br /></td></tr>
<tr class="separator:ga76df4ab1f25c693e6a16050b31756c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Device registers</h2></td></tr>
<tr class="memitem:gabab5f1195566978a3b8d7547b6c4e0a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gabab5f1195566978a3b8d7547b6c4e0a3">XSRIO_DEV_ID_CAR_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:gabab5f1195566978a3b8d7547b6c4e0a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capability Address Register Space 0x00-0x3C Registers.  <a href="#gabab5f1195566978a3b8d7547b6c4e0a3">More...</a><br /></td></tr>
<tr class="separator:gabab5f1195566978a3b8d7547b6c4e0a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14b2c50e37ab6caeb26bd5677c1262a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gad14b2c50e37ab6caeb26bd5677c1262a">XSRIO_DEV_INFO_CAR_OFFSET</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:gad14b2c50e37ab6caeb26bd5677c1262a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Information CAR.  <a href="#gad14b2c50e37ab6caeb26bd5677c1262a">More...</a><br /></td></tr>
<tr class="separator:gad14b2c50e37ab6caeb26bd5677c1262a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1d21e2f268e2846ebe39b28a264f913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gad1d21e2f268e2846ebe39b28a264f913">XSRIO_ASM_ID_CAR_OFFSET</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:gad1d21e2f268e2846ebe39b28a264f913"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assembly Identity CAR.  <a href="#gad1d21e2f268e2846ebe39b28a264f913">More...</a><br /></td></tr>
<tr class="separator:gad1d21e2f268e2846ebe39b28a264f913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a923d474a8eeac67f54d6259da07dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga0a923d474a8eeac67f54d6259da07dc4">XSRIO_ASM_INFO_CAR_OFFSET</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="memdesc:ga0a923d474a8eeac67f54d6259da07dc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assembly Information CAR.  <a href="#ga0a923d474a8eeac67f54d6259da07dc4">More...</a><br /></td></tr>
<tr class="separator:ga0a923d474a8eeac67f54d6259da07dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1570a90db90ab3215174f7e6c40afebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga1570a90db90ab3215174f7e6c40afebe">XSRIO_PEF_CAR_OFFSET</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:ga1570a90db90ab3215174f7e6c40afebe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processing Element Features CAR.  <a href="#ga1570a90db90ab3215174f7e6c40afebe">More...</a><br /></td></tr>
<tr class="separator:ga1570a90db90ab3215174f7e6c40afebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga753b8bd0407c22845baa896f669fb275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga753b8bd0407c22845baa896f669fb275">XSRIO_SWP_INFO_CAR_OFFSET</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:ga753b8bd0407c22845baa896f669fb275"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch Port Information CAR.  <a href="#ga753b8bd0407c22845baa896f669fb275">More...</a><br /></td></tr>
<tr class="separator:ga753b8bd0407c22845baa896f669fb275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab414d1303bbb5d65e4a22a7361ea55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga1ab414d1303bbb5d65e4a22a7361ea55">XSRIO_SRC_OPS_CAR_OFFSET</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="memdesc:ga1ab414d1303bbb5d65e4a22a7361ea55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Source operations CAR.  <a href="#ga1ab414d1303bbb5d65e4a22a7361ea55">More...</a><br /></td></tr>
<tr class="separator:ga1ab414d1303bbb5d65e4a22a7361ea55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d60eb0dc6cb85145be43d77bf14bae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga6d60eb0dc6cb85145be43d77bf14bae1">XSRIO_DST_OPS_CAR_OFFSET</a>&#160;&#160;&#160;0x1c</td></tr>
<tr class="memdesc:ga6d60eb0dc6cb85145be43d77bf14bae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destination operations CAR.  <a href="#ga6d60eb0dc6cb85145be43d77bf14bae1">More...</a><br /></td></tr>
<tr class="separator:ga6d60eb0dc6cb85145be43d77bf14bae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b32c0953d0a478feea6138775413b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga2b32c0953d0a478feea6138775413b63">XSRIO_PELL_CTRL_CSR_OFFSET</a>&#160;&#160;&#160;0x4c</td></tr>
<tr class="memdesc:ga2b32c0953d0a478feea6138775413b63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command and Status Register Space 0x040-0xFC Registers.  <a href="#ga2b32c0953d0a478feea6138775413b63">More...</a><br /></td></tr>
<tr class="separator:ga2b32c0953d0a478feea6138775413b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2523f71ff70f2b70a144cd34df9f91e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga2523f71ff70f2b70a144cd34df9f91e8">XSRIO_LCS0_BASEADDR_CSR_OFFSET</a>&#160;&#160;&#160;0x58</td></tr>
<tr class="memdesc:ga2523f71ff70f2b70a144cd34df9f91e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Local Configuration Space 0 Base Address CSR.  <a href="#ga2523f71ff70f2b70a144cd34df9f91e8">More...</a><br /></td></tr>
<tr class="separator:ga2523f71ff70f2b70a144cd34df9f91e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafffc5b4df1dd5366ef4074e68f7b958a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gafffc5b4df1dd5366ef4074e68f7b958a">XSRIO_LCS1_BASEADDR_CSR_OFFSET</a>&#160;&#160;&#160;0x5c</td></tr>
<tr class="memdesc:gafffc5b4df1dd5366ef4074e68f7b958a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Local Configuration Space 1 Base Address CSR.  <a href="#gafffc5b4df1dd5366ef4074e68f7b958a">More...</a><br /></td></tr>
<tr class="separator:gafffc5b4df1dd5366ef4074e68f7b958a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3abe05cc0b757413751f3c493023cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga9b3abe05cc0b757413751f3c493023cd">XSRIO_BASE_DID_CSR_OFFSET</a>&#160;&#160;&#160;0x60</td></tr>
<tr class="memdesc:ga9b3abe05cc0b757413751f3c493023cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Device ID CSR.  <a href="#ga9b3abe05cc0b757413751f3c493023cd">More...</a><br /></td></tr>
<tr class="separator:ga9b3abe05cc0b757413751f3c493023cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa385c427eb29650bb31acbaf4a3e320c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaa385c427eb29650bb31acbaf4a3e320c">XSRIO_HOST_DID_LOCK_CSR_OFFSET</a>&#160;&#160;&#160;0x68</td></tr>
<tr class="memdesc:gaa385c427eb29650bb31acbaf4a3e320c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host Base Device ID Lock CSR.  <a href="#gaa385c427eb29650bb31acbaf4a3e320c">More...</a><br /></td></tr>
<tr class="separator:gaa385c427eb29650bb31acbaf4a3e320c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf538c58029dbfecbc051a594c5b6ab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gabf538c58029dbfecbc051a594c5b6ab8">XSRIO_COMPONENT_TAG_CSR_OFFSET</a>&#160;&#160;&#160;0x6c</td></tr>
<tr class="memdesc:gabf538c58029dbfecbc051a594c5b6ab8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Component Tag CSR.  <a href="#gabf538c58029dbfecbc051a594c5b6ab8">More...</a><br /></td></tr>
<tr class="separator:gabf538c58029dbfecbc051a594c5b6ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e147a812705dfde71c8b3b5ea85b7e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga2e147a812705dfde71c8b3b5ea85b7e0">XSRIO_EFB_HEADER_OFFSET</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="memdesc:ga2e147a812705dfde71c8b3b5ea85b7e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Feature Register Space 0x0100-0xFFFC Registers.  <a href="#ga2e147a812705dfde71c8b3b5ea85b7e0">More...</a><br /></td></tr>
<tr class="separator:ga2e147a812705dfde71c8b3b5ea85b7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e79cd1c619b83e98fd3890a7e481afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga1e79cd1c619b83e98fd3890a7e481afb">XSRIO_PORT_LINK_TOUT_CSR_OFFSET</a>&#160;&#160;&#160;0x120</td></tr>
<tr class="memdesc:ga1e79cd1c619b83e98fd3890a7e481afb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port Link Timeout CSR.  <a href="#ga1e79cd1c619b83e98fd3890a7e481afb">More...</a><br /></td></tr>
<tr class="separator:ga1e79cd1c619b83e98fd3890a7e481afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f205d7f2f3063e39ce45e6e2712bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaa2f205d7f2f3063e39ce45e6e2712bd8">XSRIO_PORT_RESP_TOUT_CSR_OFFSET</a>&#160;&#160;&#160;0x124</td></tr>
<tr class="memdesc:gaa2f205d7f2f3063e39ce45e6e2712bd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port Response Timeout CSR.  <a href="#gaa2f205d7f2f3063e39ce45e6e2712bd8">More...</a><br /></td></tr>
<tr class="separator:gaa2f205d7f2f3063e39ce45e6e2712bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4561044e5d4900706f43c752b43ff51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga4561044e5d4900706f43c752b43ff51a">XSRIO_PORT_GEN_CTL_CSR_OFFSET</a>&#160;&#160;&#160;0x13c</td></tr>
<tr class="memdesc:ga4561044e5d4900706f43c752b43ff51a"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Control CSR.  <a href="#ga4561044e5d4900706f43c752b43ff51a">More...</a><br /></td></tr>
<tr class="separator:ga4561044e5d4900706f43c752b43ff51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98dd1aa546c28e3ad2e5dfa370795346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga98dd1aa546c28e3ad2e5dfa370795346">XSRIO_PORT_N_MNT_REQ_CSR_OFFSET</a>&#160;&#160;&#160;0x140</td></tr>
<tr class="memdesc:ga98dd1aa546c28e3ad2e5dfa370795346"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port n Link Maintenance Request CSR.  <a href="#ga98dd1aa546c28e3ad2e5dfa370795346">More...</a><br /></td></tr>
<tr class="separator:ga98dd1aa546c28e3ad2e5dfa370795346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e71a8e128b15c1b237942a5485c1123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga8e71a8e128b15c1b237942a5485c1123">XSRIO_PORT_N_MNT_RES_CSR_OFFSET</a>&#160;&#160;&#160;0x144</td></tr>
<tr class="memdesc:ga8e71a8e128b15c1b237942a5485c1123"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port n Maintenance Response CSR.  <a href="#ga8e71a8e128b15c1b237942a5485c1123">More...</a><br /></td></tr>
<tr class="separator:ga8e71a8e128b15c1b237942a5485c1123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43554809e5c07fffb0e53045b09c01c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaf43554809e5c07fffb0e53045b09c01c">XSRIO_PORT_N_ACKID_CSR_OFFSET</a>&#160;&#160;&#160;0x148</td></tr>
<tr class="memdesc:gaf43554809e5c07fffb0e53045b09c01c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port n Local Ack ID CSR.  <a href="#gaf43554809e5c07fffb0e53045b09c01c">More...</a><br /></td></tr>
<tr class="separator:gaf43554809e5c07fffb0e53045b09c01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9bc2b856e9b7dcb4cd5781ec1df9681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaa9bc2b856e9b7dcb4cd5781ec1df9681">XSRIO_PORT_N_ERR_STS_CSR_OFFSET</a>&#160;&#160;&#160;0x158</td></tr>
<tr class="memdesc:gaa9bc2b856e9b7dcb4cd5781ec1df9681"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port n Error and Status CSR.  <a href="#gaa9bc2b856e9b7dcb4cd5781ec1df9681">More...</a><br /></td></tr>
<tr class="separator:gaa9bc2b856e9b7dcb4cd5781ec1df9681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe2d28961f5aa630a30dc2916262d02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gafe2d28961f5aa630a30dc2916262d02b">XSRIO_PORT_N_CTL_CSR_OFFSET</a>&#160;&#160;&#160;0x15c</td></tr>
<tr class="memdesc:gafe2d28961f5aa630a30dc2916262d02b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port n Control CSR.  <a href="#gafe2d28961f5aa630a30dc2916262d02b">More...</a><br /></td></tr>
<tr class="separator:gafe2d28961f5aa630a30dc2916262d02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72659b475911b0612f6bd8704ab1fe56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga72659b475911b0612f6bd8704ab1fe56">XSRIO_EFB_LPSL_OFFSET</a>&#160;&#160;&#160;0x0400</td></tr>
<tr class="memdesc:ga72659b475911b0612f6bd8704ab1fe56"><td class="mdescLeft">&#160;</td><td class="mdescRight">LP-Serial Lane Extended Features offset.  <a href="#ga72659b475911b0612f6bd8704ab1fe56">More...</a><br /></td></tr>
<tr class="separator:ga72659b475911b0612f6bd8704ab1fe56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4499d2f039a465f34e8f80995c11b144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga4499d2f039a465f34e8f80995c11b144">XSRIO_SL_HEADER_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga4499d2f039a465f34e8f80995c11b144"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Lane Block Header.  <a href="#ga4499d2f039a465f34e8f80995c11b144">More...</a><br /></td></tr>
<tr class="separator:ga4499d2f039a465f34e8f80995c11b144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1727fbcfcc856554646e9a8c037242b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gac1727fbcfcc856554646e9a8c037242b">XSRIO_SLS0_CSR_OFFSET</a>(n)&#160;&#160;&#160;(0x10 + n*0x20)</td></tr>
<tr class="memdesc:gac1727fbcfcc856554646e9a8c037242b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Lane N Status 0 CSR.  <a href="#gac1727fbcfcc856554646e9a8c037242b">More...</a><br /></td></tr>
<tr class="separator:gac1727fbcfcc856554646e9a8c037242b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29e13ba12fc174bbd8fcdf20f3fe0309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga29e13ba12fc174bbd8fcdf20f3fe0309">XSRIO_SLS1_CSR_OFFSET</a>(n)&#160;&#160;&#160;(0x14 + n*0x20)</td></tr>
<tr class="memdesc:ga29e13ba12fc174bbd8fcdf20f3fe0309"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Lane N Status 1 CSR.  <a href="#ga29e13ba12fc174bbd8fcdf20f3fe0309">More...</a><br /></td></tr>
<tr class="separator:ga29e13ba12fc174bbd8fcdf20f3fe0309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed9939e0409d3c884a5d6040818f30f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaed9939e0409d3c884a5d6040818f30f5">XSRIO_IMP_WCSR_OFFSET</a>&#160;&#160;&#160;0x10000</td></tr>
<tr class="memdesc:gaed9939e0409d3c884a5d6040818f30f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation Defined Space 0x010000 - 0xFFFFFC Registers.  <a href="#gaed9939e0409d3c884a5d6040818f30f5">More...</a><br /></td></tr>
<tr class="separator:gaed9939e0409d3c884a5d6040818f30f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad651fab42acba780368b1dbe153c1e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gad651fab42acba780368b1dbe153c1e4d">XSRIO_IMP_BCSR_OFFSET</a>&#160;&#160;&#160;0x10004</td></tr>
<tr class="memdesc:gad651fab42acba780368b1dbe153c1e4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer Control CSR.  <a href="#gad651fab42acba780368b1dbe153c1e4d">More...</a><br /></td></tr>
<tr class="separator:gad651fab42acba780368b1dbe153c1e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4d77bd8382322b677d9765101c7b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a>&#160;&#160;&#160;0x10100</td></tr>
<tr class="memdesc:gafe4d77bd8382322b677d9765101c7b6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maintenance Request Information Register.  <a href="#gafe4d77bd8382322b677d9765101c7b6d">More...</a><br /></td></tr>
<tr class="separator:gafe4d77bd8382322b677d9765101c7b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Device Identity CAR bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpee9f208a498da7f1e3abbec2a41c2a40"></a>These bits are associated with the XSRIO_DEV_ID_CAR_OFFSET register. </p>
</td></tr>
<tr class="memitem:ga5090e315c08229f3f0dd2f6da8a11d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga5090e315c08229f3f0dd2f6da8a11d7b">XSRIO_DEV_ID_DEVID_CAR_MASK</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr class="memdesc:ga5090e315c08229f3f0dd2f6da8a11d7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device ID Mask.  <a href="#ga5090e315c08229f3f0dd2f6da8a11d7b">More...</a><br /></td></tr>
<tr class="separator:ga5090e315c08229f3f0dd2f6da8a11d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39ae0182ccd2af230e7c1b9a308f8fdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga39ae0182ccd2af230e7c1b9a308f8fdd">XSRIO_DEV_ID_VDRID_CAR_MASK</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr class="memdesc:ga39ae0182ccd2af230e7c1b9a308f8fdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Vendor ID Mask.  <a href="#ga39ae0182ccd2af230e7c1b9a308f8fdd">More...</a><br /></td></tr>
<tr class="separator:ga39ae0182ccd2af230e7c1b9a308f8fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga820df48ad6186de84f3140bf90383c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga820df48ad6186de84f3140bf90383c10">XSRIO_DEV_ID_DEVID_CAR_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga820df48ad6186de84f3140bf90383c10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device ID shift.  <a href="#ga820df48ad6186de84f3140bf90383c10">More...</a><br /></td></tr>
<tr class="separator:ga820df48ad6186de84f3140bf90383c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Device Information CAR bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp732775836ea219a1d5e58b9ba05d0a40"></a>These bits are associated with the XSRIO_DEV_INFO_CAR_OFFSET register. </p>
</td></tr>
<tr class="memitem:gab9ba3c9cdef8014cda81ad9130097499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gab9ba3c9cdef8014cda81ad9130097499">XSRIO_DEV_INFO_CAR_PATCH_MASK</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr class="memdesc:gab9ba3c9cdef8014cda81ad9130097499"><td class="mdescLeft">&#160;</td><td class="mdescRight">Patch Mask.  <a href="#gab9ba3c9cdef8014cda81ad9130097499">More...</a><br /></td></tr>
<tr class="separator:gab9ba3c9cdef8014cda81ad9130097499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae816b6c8a6fbdc0972f3dc8119c3178c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gae816b6c8a6fbdc0972f3dc8119c3178c">XSRIO_DEV_INFO_CAR_MINREV_MASK</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr class="memdesc:gae816b6c8a6fbdc0972f3dc8119c3178c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minor Revision Mask.  <a href="#gae816b6c8a6fbdc0972f3dc8119c3178c">More...</a><br /></td></tr>
<tr class="separator:gae816b6c8a6fbdc0972f3dc8119c3178c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57bbd05c855900c98c37ff0cb47d7753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga57bbd05c855900c98c37ff0cb47d7753">XSRIO_DEV_INFO_CAR_MAJREV_MASK</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr class="memdesc:ga57bbd05c855900c98c37ff0cb47d7753"><td class="mdescLeft">&#160;</td><td class="mdescRight">Major Revision Mask.  <a href="#ga57bbd05c855900c98c37ff0cb47d7753">More...</a><br /></td></tr>
<tr class="separator:ga57bbd05c855900c98c37ff0cb47d7753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1519b0fad8875ce6e1914f9015b34c97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga1519b0fad8875ce6e1914f9015b34c97">XSRIO_DEV_INFO_CAR_DEVREV_MASK</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr class="memdesc:ga1519b0fad8875ce6e1914f9015b34c97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Revision Lable Mask.  <a href="#ga1519b0fad8875ce6e1914f9015b34c97">More...</a><br /></td></tr>
<tr class="separator:ga1519b0fad8875ce6e1914f9015b34c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Assembly Identity CAR bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9b740bb00c7ec7fa24e3435ec1f966e7"></a>These bits are associated with the XSRIO_ASM_ID_CAR_OFFSET register. </p>
</td></tr>
<tr class="memitem:ga89b8ef844db7e44d64e664cd6db8be32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga89b8ef844db7e44d64e664cd6db8be32">XSRIO_ASM_ID_CAR_ASMID_MASK</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr class="memdesc:ga89b8ef844db7e44d64e664cd6db8be32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assembly ID Mask.  <a href="#ga89b8ef844db7e44d64e664cd6db8be32">More...</a><br /></td></tr>
<tr class="separator:ga89b8ef844db7e44d64e664cd6db8be32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd35ed24ff26b397f6c1631c92782f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gadd35ed24ff26b397f6c1631c92782f3b">XSRIO_ASM_ID_CAR_ASMVID_MASK</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr class="memdesc:gadd35ed24ff26b397f6c1631c92782f3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assembly Vendor ID Mask.  <a href="#gadd35ed24ff26b397f6c1631c92782f3b">More...</a><br /></td></tr>
<tr class="separator:gadd35ed24ff26b397f6c1631c92782f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd5b1b731cd9b62308620bfb57e3fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga1cd5b1b731cd9b62308620bfb57e3fb3">XSRIO_ASM_ID_CAR_ASMID_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga1cd5b1b731cd9b62308620bfb57e3fb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assembly ID Shift.  <a href="#ga1cd5b1b731cd9b62308620bfb57e3fb3">More...</a><br /></td></tr>
<tr class="separator:ga1cd5b1b731cd9b62308620bfb57e3fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Assembly Device Information CAR bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd0b75e72ac2af28b4af216af0241abbf"></a>These bits are associated with the XSRIO_ASM_INFO_CAR_OFFSET register. </p>
</td></tr>
<tr class="memitem:ga227ff52b5cef4a3e6580d8f4f9eb804b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga227ff52b5cef4a3e6580d8f4f9eb804b">XSRIO_ASM_INFO_CAR_ASMREV_MASK</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr class="memdesc:ga227ff52b5cef4a3e6580d8f4f9eb804b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assembly Revision Mask.  <a href="#ga227ff52b5cef4a3e6580d8f4f9eb804b">More...</a><br /></td></tr>
<tr class="separator:ga227ff52b5cef4a3e6580d8f4f9eb804b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7548def33dd41ea582a382c7ffbe2c58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga7548def33dd41ea582a382c7ffbe2c58">XSRIO_ASM_INFO_CAR_EFP_MASK</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr class="memdesc:ga7548def33dd41ea582a382c7ffbe2c58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Features Pointer Mask.  <a href="#ga7548def33dd41ea582a382c7ffbe2c58">More...</a><br /></td></tr>
<tr class="separator:ga7548def33dd41ea582a382c7ffbe2c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7253ac10f0978d022f8a89ff6c11763b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga7253ac10f0978d022f8a89ff6c11763b">XSRIO_ASM_INFO_CAR_ASMREV_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga7253ac10f0978d022f8a89ff6c11763b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assembly Revision Shift.  <a href="#ga7253ac10f0978d022f8a89ff6c11763b">More...</a><br /></td></tr>
<tr class="separator:ga7253ac10f0978d022f8a89ff6c11763b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Processing Element Features CAR bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp65ff390784d6fec29cf93f840d6a5ca8"></a>These bits are associated with the XSRIO_PEF_CAR_OFFSET register. </p>
</td></tr>
<tr class="memitem:ga2d6b158355390bd7f0b0ade352521085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga2d6b158355390bd7f0b0ade352521085">XSRIO_PEF_CAR_EAS_MASK</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="memdesc:ga2d6b158355390bd7f0b0ade352521085"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Addressing Support Mask.  <a href="#ga2d6b158355390bd7f0b0ade352521085">More...</a><br /></td></tr>
<tr class="separator:ga2d6b158355390bd7f0b0ade352521085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac93d1ac843017fa14ef476016ca5a493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gac93d1ac843017fa14ef476016ca5a493">XSRIO_PEF_CAR_EF_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gac93d1ac843017fa14ef476016ca5a493"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Features Mask.  <a href="#gac93d1ac843017fa14ef476016ca5a493">More...</a><br /></td></tr>
<tr class="separator:gac93d1ac843017fa14ef476016ca5a493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0954eda8d0276d5555eee23fa85d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga6d0954eda8d0276d5555eee23fa85d6c">XSRIO_PEF_CAR_CTS_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga6d0954eda8d0276d5555eee23fa85d6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common Transport Large System support Mask.  <a href="#ga6d0954eda8d0276d5555eee23fa85d6c">More...</a><br /></td></tr>
<tr class="separator:ga6d0954eda8d0276d5555eee23fa85d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8b2866d05745c18564ad1ac6f9fefb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaae8b2866d05745c18564ad1ac6f9fefb">XSRIO_PEF_CAR_CRF_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:gaae8b2866d05745c18564ad1ac6f9fefb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRF Support Mask.  <a href="#gaae8b2866d05745c18564ad1ac6f9fefb">More...</a><br /></td></tr>
<tr class="separator:gaae8b2866d05745c18564ad1ac6f9fefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a3a94ae53c3cc2fdc92c76ca5c353e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaf0a3a94ae53c3cc2fdc92c76ca5c353e">XSRIO_PEF_CAR_MPORT_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="memdesc:gaf0a3a94ae53c3cc2fdc92c76ca5c353e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multi Port Mask.  <a href="#gaf0a3a94ae53c3cc2fdc92c76ca5c353e">More...</a><br /></td></tr>
<tr class="separator:gaf0a3a94ae53c3cc2fdc92c76ca5c353e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1b0962ee0ebaa929ccb86c4ace33de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga4a1b0962ee0ebaa929ccb86c4ace33de">XSRIO_PEF_CAR_SWITCH_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="memdesc:ga4a1b0962ee0ebaa929ccb86c4ace33de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch Mask.  <a href="#ga4a1b0962ee0ebaa929ccb86c4ace33de">More...</a><br /></td></tr>
<tr class="separator:ga4a1b0962ee0ebaa929ccb86c4ace33de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga621c66a2f36ea07e5b82ba99f57f03d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga621c66a2f36ea07e5b82ba99f57f03d6">XSRIO_PEF_CAR_PROCESSOR_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="memdesc:ga621c66a2f36ea07e5b82ba99f57f03d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor Mask.  <a href="#ga621c66a2f36ea07e5b82ba99f57f03d6">More...</a><br /></td></tr>
<tr class="separator:ga621c66a2f36ea07e5b82ba99f57f03d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b13843464edf06633294d148150830d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga2b13843464edf06633294d148150830d">XSRIO_PEF_CAR_MEMORY_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:ga2b13843464edf06633294d148150830d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory Mask.  <a href="#ga2b13843464edf06633294d148150830d">More...</a><br /></td></tr>
<tr class="separator:ga2b13843464edf06633294d148150830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa5c4fef269eeda1a92245050eaef59c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gafa5c4fef269eeda1a92245050eaef59c">XSRIO_PEF_CAR_BRIDGE_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:gafa5c4fef269eeda1a92245050eaef59c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bridge Mask.  <a href="#gafa5c4fef269eeda1a92245050eaef59c">More...</a><br /></td></tr>
<tr class="separator:gafa5c4fef269eeda1a92245050eaef59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Source Operations CAR bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf5ab378c65bc82f75dbb1a5d1f457c02"></a>These bits are associated with the XSRIO_SRC_OPS_CAR_OFFSET register and XSRIO_DST_OPS_CAR register. </p>
</td></tr>
<tr class="memitem:ga8737d4f9b2bbb4967c23db9f9fa6be93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga8737d4f9b2bbb4967c23db9f9fa6be93">XSRIO_SRCDST_OPS_CAR_PORT_WRITE_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga8737d4f9b2bbb4967c23db9f9fa6be93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port write operation Mask.  <a href="#ga8737d4f9b2bbb4967c23db9f9fa6be93">More...</a><br /></td></tr>
<tr class="separator:ga8737d4f9b2bbb4967c23db9f9fa6be93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0264576cb706923cec5995efe3099cba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga0264576cb706923cec5995efe3099cba">XSRIO_SRCDST_OPS_CAR_ATOMIC_SWP_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga0264576cb706923cec5995efe3099cba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atomic Swap Mask.  <a href="#ga0264576cb706923cec5995efe3099cba">More...</a><br /></td></tr>
<tr class="separator:ga0264576cb706923cec5995efe3099cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe14155da68eb261b8358917fbe4b28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gadbe14155da68eb261b8358917fbe4b28">XSRIO_SRCDST_OPS_CAR_ATOMIC_CLR_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:gadbe14155da68eb261b8358917fbe4b28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atomic Clear Mask.  <a href="#gadbe14155da68eb261b8358917fbe4b28">More...</a><br /></td></tr>
<tr class="separator:gadbe14155da68eb261b8358917fbe4b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf5a63a4034d3c3814841ad90a75bfe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gabf5a63a4034d3c3814841ad90a75bfe4">XSRIO_SRCDST_OPS_CAR_ATOMIC_SET_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:gabf5a63a4034d3c3814841ad90a75bfe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atomic Set Mask.  <a href="#gabf5a63a4034d3c3814841ad90a75bfe4">More...</a><br /></td></tr>
<tr class="separator:gabf5a63a4034d3c3814841ad90a75bfe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e04947da2ff98cbf2f671b53b0405fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga9e04947da2ff98cbf2f671b53b0405fb">XSRIO_SRCDST_OPS_CAR_ATOMIC_DECR_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga9e04947da2ff98cbf2f671b53b0405fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atomic Decrement Mask.  <a href="#ga9e04947da2ff98cbf2f671b53b0405fb">More...</a><br /></td></tr>
<tr class="separator:ga9e04947da2ff98cbf2f671b53b0405fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6664e5a03ee2cd53fd940c7f45f3bbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gac6664e5a03ee2cd53fd940c7f45f3bbf">XSRIO_SRCDST_OPS_CAR_ATOMIC_INCR_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:gac6664e5a03ee2cd53fd940c7f45f3bbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atomic Increment Mask.  <a href="#gac6664e5a03ee2cd53fd940c7f45f3bbf">More...</a><br /></td></tr>
<tr class="separator:gac6664e5a03ee2cd53fd940c7f45f3bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b58f817ee4df7f2ce15b7bb8d0d9be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga7b58f817ee4df7f2ce15b7bb8d0d9be4">XSRIO_SRCDST_OPS_CAR_ATOMIC_TSWP_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:ga7b58f817ee4df7f2ce15b7bb8d0d9be4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atomic test and swap Mask.  <a href="#ga7b58f817ee4df7f2ce15b7bb8d0d9be4">More...</a><br /></td></tr>
<tr class="separator:ga7b58f817ee4df7f2ce15b7bb8d0d9be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eddbe65450de7f46d151873236ab470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga8eddbe65450de7f46d151873236ab470">XSRIO_SRCDST_OPS_CAR_ATOMIC_CSWP_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:ga8eddbe65450de7f46d151873236ab470"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atomic compare and Swap Mask.  <a href="#ga8eddbe65450de7f46d151873236ab470">More...</a><br /></td></tr>
<tr class="separator:ga8eddbe65450de7f46d151873236ab470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b33820d42c378851f2dbdd566d49bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gad4b33820d42c378851f2dbdd566d49bd">XSRIO_SRCDST_OPS_CAR_DOORBELL_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:gad4b33820d42c378851f2dbdd566d49bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Doorbell Mask.  <a href="#gad4b33820d42c378851f2dbdd566d49bd">More...</a><br /></td></tr>
<tr class="separator:gad4b33820d42c378851f2dbdd566d49bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a8a2832415e8c971d2041493565717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaf9a8a2832415e8c971d2041493565717">XSRIO_SRCDST_OPS_CAR_DATA_MSG_MASK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="memdesc:gaf9a8a2832415e8c971d2041493565717"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Message Mask.  <a href="#gaf9a8a2832415e8c971d2041493565717">More...</a><br /></td></tr>
<tr class="separator:gaf9a8a2832415e8c971d2041493565717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3f3c7eac1bf613ee6357d54c871f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga8a3f3c7eac1bf613ee6357d54c871f18">XSRIO_SRCDST_OPS_CAR_WRITE_RESPONSE_MASK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:ga8a3f3c7eac1bf613ee6357d54c871f18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write with Response Mask.  <a href="#ga8a3f3c7eac1bf613ee6357d54c871f18">More...</a><br /></td></tr>
<tr class="separator:ga8a3f3c7eac1bf613ee6357d54c871f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9cbc1037e2dd1ab3a902699e12e5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga3d9cbc1037e2dd1ab3a902699e12e5a1">XSRIO_SRCDST_OPS_CAR_SWRITE_MASK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="memdesc:ga3d9cbc1037e2dd1ab3a902699e12e5a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Streaming Write Mask.  <a href="#ga3d9cbc1037e2dd1ab3a902699e12e5a1">More...</a><br /></td></tr>
<tr class="separator:ga3d9cbc1037e2dd1ab3a902699e12e5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga368e473b38c87a7845e43ed0b83c4bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga368e473b38c87a7845e43ed0b83c4bb4">XSRIO_SRCDST_OPS_CAR_WRITE_MASK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="memdesc:ga368e473b38c87a7845e43ed0b83c4bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Mask.  <a href="#ga368e473b38c87a7845e43ed0b83c4bb4">More...</a><br /></td></tr>
<tr class="separator:ga368e473b38c87a7845e43ed0b83c4bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a5bbcfc74d7e895fc806b26a648a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga22a5bbcfc74d7e895fc806b26a648a62">XSRIO_SRCDST_OPS_CAR_READ_MASK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="memdesc:ga22a5bbcfc74d7e895fc806b26a648a62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Mask.  <a href="#ga22a5bbcfc74d7e895fc806b26a648a62">More...</a><br /></td></tr>
<tr class="separator:ga22a5bbcfc74d7e895fc806b26a648a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PE Logical layer Control CSR bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc1514871535e4ccbeecd9a745c832c2a"></a>These bits are associated with the XSRIO_PELL_CTRL_CSR_OFFSET register. </p>
</td></tr>
<tr class="memitem:ga0966efd0126d91bb7d471a290a0a337f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga0966efd0126d91bb7d471a290a0a337f">XSRIO_PELL_CTRL_CSR_EAC_MASK</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="memdesc:ga0966efd0126d91bb7d471a290a0a337f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Addressing Control Mask.  <a href="#ga0966efd0126d91bb7d471a290a0a337f">More...</a><br /></td></tr>
<tr class="separator:ga0966efd0126d91bb7d471a290a0a337f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Local Configuration Space Base Address 1 CSR bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6da226086eff2c9cca2c55fad3396498"></a>These bits are associated with the XSRIO_LCS1_BASEADDR_CSR_OFFSET register. </p>
</td></tr>
<tr class="memitem:ga7c4c40c3d4edc4ca1bc643c95fe18cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga7c4c40c3d4edc4ca1bc643c95fe18cf2">XSRIO_LCS1_BASEADDR_LCSBA_CSR_MASK</a>&#160;&#160;&#160;0x7FE00000</td></tr>
<tr class="memdesc:ga7c4c40c3d4edc4ca1bc643c95fe18cf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCSBA Mask.  <a href="#ga7c4c40c3d4edc4ca1bc643c95fe18cf2">More...</a><br /></td></tr>
<tr class="separator:ga7c4c40c3d4edc4ca1bc643c95fe18cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacffff28710d77ac7a123f78728eb4712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gacffff28710d77ac7a123f78728eb4712">XSRIO_LCS1_BASEADDR_LCSBA_CSR_SHIFT</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:gacffff28710d77ac7a123f78728eb4712"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCSBA Shift.  <a href="#gacffff28710d77ac7a123f78728eb4712">More...</a><br /></td></tr>
<tr class="separator:gacffff28710d77ac7a123f78728eb4712"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Base Device ID CSR bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpda7e3231249225d0348a38193cc1dbb5"></a>These bits are associated with the XSRIO_BASE_DID_CSR_OFFSET register. </p>
</td></tr>
<tr class="memitem:ga593eed7b4e0cf5c113668ec501709392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga593eed7b4e0cf5c113668ec501709392">XSRIO_BASE_DID_CSR_LBDID_MASK</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr class="memdesc:ga593eed7b4e0cf5c113668ec501709392"><td class="mdescLeft">&#160;</td><td class="mdescRight">Large Base Device ID Mask(16-bit device ID)  <a href="#ga593eed7b4e0cf5c113668ec501709392">More...</a><br /></td></tr>
<tr class="separator:ga593eed7b4e0cf5c113668ec501709392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa398a9d87c352370ad8368def9aec0df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaa398a9d87c352370ad8368def9aec0df">XSRIO_BASE_DID_CSR_BDID_MASK</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr class="memdesc:gaa398a9d87c352370ad8368def9aec0df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Device ID Mask(8-bit device ID)  <a href="#gaa398a9d87c352370ad8368def9aec0df">More...</a><br /></td></tr>
<tr class="separator:gaa398a9d87c352370ad8368def9aec0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd5f5e46e978b7addcd450362a3e4f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gadd5f5e46e978b7addcd450362a3e4f6b">XSRIO_BASE_DID_CSR_BDID_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gadd5f5e46e978b7addcd450362a3e4f6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Device ID Shift.  <a href="#gadd5f5e46e978b7addcd450362a3e4f6b">More...</a><br /></td></tr>
<tr class="separator:gadd5f5e46e978b7addcd450362a3e4f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Host Base Device ID CSR bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp249e39b56f720445aad757dcbceb7cc9"></a>These bits are associated with the XSRIO_HOST_DID_LOCK_CSR_OFFSET register. </p>
</td></tr>
<tr class="memitem:ga65ffdf1055349f408681a28e4804ad0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga65ffdf1055349f408681a28e4804ad0a">XSRIO_HOST_DID_LOCK_CSR_HBDID_MASK</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr class="memdesc:ga65ffdf1055349f408681a28e4804ad0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host Base Device ID Mask.  <a href="#ga65ffdf1055349f408681a28e4804ad0a">More...</a><br /></td></tr>
<tr class="separator:ga65ffdf1055349f408681a28e4804ad0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
LP - Serial Register Block header bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcd01ef21ef4ae6e91aa870ad7d6b11a3"></a>These bits are associated with the XSRIO_EFB_HEADER_OFFSET register. </p>
</td></tr>
<tr class="memitem:ga6cdfee54edff28e0f650ca0e6be5f69f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga6cdfee54edff28e0f650ca0e6be5f69f">XSRIO_EFB_HEADER_EFID_MASK</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr class="memdesc:ga6cdfee54edff28e0f650ca0e6be5f69f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Features ID Mask.  <a href="#ga6cdfee54edff28e0f650ca0e6be5f69f">More...</a><br /></td></tr>
<tr class="separator:ga6cdfee54edff28e0f650ca0e6be5f69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab268d0f09ad1647741b2db233c436cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gab268d0f09ad1647741b2db233c436cfa">XSRIO_EFB_HEADER_EFP_MASK</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr class="memdesc:gab268d0f09ad1647741b2db233c436cfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Features Pointer Mask.  <a href="#gab268d0f09ad1647741b2db233c436cfa">More...</a><br /></td></tr>
<tr class="separator:gab268d0f09ad1647741b2db233c436cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8021afc163a4658898e6f036b7f50ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaa8021afc163a4658898e6f036b7f50ca">XSRIO_EFB_HEADER_EFP_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gaa8021afc163a4658898e6f036b7f50ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Features Pointer Shift.  <a href="#gaa8021afc163a4658898e6f036b7f50ca">More...</a><br /></td></tr>
<tr class="separator:gaa8021afc163a4658898e6f036b7f50ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Port Link timeout value CSR bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp39a104306358c76d491c18869753ca71"></a>These bits are associated with the XSRIO_PORT_LINK_TOUT_CSR_OFFSET register. </p>
</td></tr>
<tr class="memitem:ga4879c96774b975189fcbf586e57a06ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga4879c96774b975189fcbf586e57a06ba">XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_MASK</a>&#160;&#160;&#160;0xFFFFFF00</td></tr>
<tr class="memdesc:ga4879c96774b975189fcbf586e57a06ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timeout Value Mask.  <a href="#ga4879c96774b975189fcbf586e57a06ba">More...</a><br /></td></tr>
<tr class="separator:ga4879c96774b975189fcbf586e57a06ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1393da4ef49e86fc2372cc7da2c7f1f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga1393da4ef49e86fc2372cc7da2c7f1f2">XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga1393da4ef49e86fc2372cc7da2c7f1f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timeout Value Shift.  <a href="#ga1393da4ef49e86fc2372cc7da2c7f1f2">More...</a><br /></td></tr>
<tr class="separator:ga1393da4ef49e86fc2372cc7da2c7f1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Port response timeout value CSR bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp18ac4dc93c36d6590b845fc6f7fb29b1"></a>These bits are associated with the XSRIO_PORT_RESP_TOUT_CSR_OFFSET register. </p>
</td></tr>
<tr class="memitem:ga14f32634f2bedb6a547b75714ab1300a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga14f32634f2bedb6a547b75714ab1300a">XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_MASK</a>&#160;&#160;&#160;0xFFFFFF00</td></tr>
<tr class="memdesc:ga14f32634f2bedb6a547b75714ab1300a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Response Timeout Value Mask.  <a href="#ga14f32634f2bedb6a547b75714ab1300a">More...</a><br /></td></tr>
<tr class="separator:ga14f32634f2bedb6a547b75714ab1300a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc4dcceafc76cc3725fdcee33bda63e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gacc4dcceafc76cc3725fdcee33bda63e8">XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gacc4dcceafc76cc3725fdcee33bda63e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Response Timeout Shift.  <a href="#gacc4dcceafc76cc3725fdcee33bda63e8">More...</a><br /></td></tr>
<tr class="separator:gacc4dcceafc76cc3725fdcee33bda63e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Port General Control CSR bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9ec2ae6dbb5c58c9e79d393ca07e1d39"></a>These bits are associated with the XSRIO_PORT_GEN_CTL_CSR_OFFSET register. </p>
</td></tr>
<tr class="memitem:ga39dba66c3b45c23056552d38459a5426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga39dba66c3b45c23056552d38459a5426">XSRIO_PORT_GEN_CTL_CSR_DISCOVERED_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="memdesc:ga39dba66c3b45c23056552d38459a5426"><td class="mdescLeft">&#160;</td><td class="mdescRight">Discovered Mask.  <a href="#ga39dba66c3b45c23056552d38459a5426">More...</a><br /></td></tr>
<tr class="separator:ga39dba66c3b45c23056552d38459a5426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga008f961f9e1d2c969c8cf9a4b886e3d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga008f961f9e1d2c969c8cf9a4b886e3d6">XSRIO_PORT_GEN_CTL_CSR_MENABLE_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:ga008f961f9e1d2c969c8cf9a4b886e3d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Enable Mask.  <a href="#ga008f961f9e1d2c969c8cf9a4b886e3d6">More...</a><br /></td></tr>
<tr class="separator:ga008f961f9e1d2c969c8cf9a4b886e3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b8c4f3f9031effb14a67997d224677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga77b8c4f3f9031effb14a67997d224677">XSRIO_PORT_GEN_CTL_CSR_HOST_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:ga77b8c4f3f9031effb14a67997d224677"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host Mask.  <a href="#ga77b8c4f3f9031effb14a67997d224677">More...</a><br /></td></tr>
<tr class="separator:ga77b8c4f3f9031effb14a67997d224677"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Port n maintenance request CSR bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp624d37b0d7924a8e43ef3bbdf9ee7af4"></a>These bits are associated with the XSRIO_PORT_N_MNT_REQ_CSR_OFFSET register. </p>
</td></tr>
<tr class="memitem:ga90f9f21f13d053d8d92578cdddfe8027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga90f9f21f13d053d8d92578cdddfe8027">XSRIO_PORT_N_MNT_REQ_CSR_CMD_MASK</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr class="memdesc:ga90f9f21f13d053d8d92578cdddfe8027"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command Mask.  <a href="#ga90f9f21f13d053d8d92578cdddfe8027">More...</a><br /></td></tr>
<tr class="separator:ga90f9f21f13d053d8d92578cdddfe8027"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Port n maintenance response CSR bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpebebceb324543cec32e8d50edf7ab388"></a>These bits are associated with the XSRIO_PORT_N_MNT_RES_CSR_OFFSET register. </p>
</td></tr>
<tr class="memitem:gaca75fd651b951142907705655e182748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaca75fd651b951142907705655e182748">XSRIO_PORT_N_MNT_RES_CSR_LS_MASK</a>&#160;&#160;&#160;0x0000001F</td></tr>
<tr class="memdesc:gaca75fd651b951142907705655e182748"><td class="mdescLeft">&#160;</td><td class="mdescRight">link status Mask  <a href="#gaca75fd651b951142907705655e182748">More...</a><br /></td></tr>
<tr class="separator:gaca75fd651b951142907705655e182748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d6f6638ce1eb8c47faff00fdbed6b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga35d6f6638ce1eb8c47faff00fdbed6b9">XSRIO_PORT_N_MNT_RES_CSR_ACKS_MASK</a>&#160;&#160;&#160;0x000007E0</td></tr>
<tr class="memdesc:ga35d6f6638ce1eb8c47faff00fdbed6b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ack ID status Mask.  <a href="#ga35d6f6638ce1eb8c47faff00fdbed6b9">More...</a><br /></td></tr>
<tr class="separator:ga35d6f6638ce1eb8c47faff00fdbed6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga823f5fff998236f34c384e1a6e3450d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga823f5fff998236f34c384e1a6e3450d8">XSRIO_PORT_N_MNT_RES_CSR_RVALID_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:ga823f5fff998236f34c384e1a6e3450d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Response Valid Mask.  <a href="#ga823f5fff998236f34c384e1a6e3450d8">More...</a><br /></td></tr>
<tr class="separator:ga823f5fff998236f34c384e1a6e3450d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Port n local ack ID CSR bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2a2d36ae928914012201b3064f9b6f67"></a>These bits are associated with the XSRIO_PORT_N_ACKID_CSR_OFFSET register. </p>
</td></tr>
<tr class="memitem:ga6541e592e664f2549721d2073626dc91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga6541e592e664f2549721d2073626dc91">XSRIO_PORT_N_ACKID_CSR_OBACKID_MASK</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr class="memdesc:ga6541e592e664f2549721d2073626dc91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Out bound ACK ID Mask.  <a href="#ga6541e592e664f2549721d2073626dc91">More...</a><br /></td></tr>
<tr class="separator:ga6541e592e664f2549721d2073626dc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7792cee1d15dc5648c3d889cf0a3a8a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga7792cee1d15dc5648c3d889cf0a3a8a8">XSRIO_PORT_N_ACKID_CSR_OSACKID_MASK</a>&#160;&#160;&#160;0x00003F00</td></tr>
<tr class="memdesc:ga7792cee1d15dc5648c3d889cf0a3a8a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Out Standing ACK ID Mask.  <a href="#ga7792cee1d15dc5648c3d889cf0a3a8a8">More...</a><br /></td></tr>
<tr class="separator:ga7792cee1d15dc5648c3d889cf0a3a8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8acb5233083f47870eddd512acf461cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga8acb5233083f47870eddd512acf461cd">XSRIO_PORT_N_ACKID_CSR_IBACKID_MASK</a>&#160;&#160;&#160;0x3F000000</td></tr>
<tr class="memdesc:ga8acb5233083f47870eddd512acf461cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">In bound ACK ID Mask.  <a href="#ga8acb5233083f47870eddd512acf461cd">More...</a><br /></td></tr>
<tr class="separator:ga8acb5233083f47870eddd512acf461cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab22ac5185816e99ebaf0d6ebca184633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gab22ac5185816e99ebaf0d6ebca184633">XSRIO_PORT_N_ACKID_CSR_CLSACKID_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:gab22ac5185816e99ebaf0d6ebca184633"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Outstanding ACK ID Mask.  <a href="#gab22ac5185816e99ebaf0d6ebca184633">More...</a><br /></td></tr>
<tr class="separator:gab22ac5185816e99ebaf0d6ebca184633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabadb3622d68d65a1ff9d08a7bd754620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gabadb3622d68d65a1ff9d08a7bd754620">XSRIO_PORT_N_ACKID_CSR_RESET_OBACKID_MASK</a>&#160;&#160;&#160;0xFFFFFFC0</td></tr>
<tr class="memdesc:gabadb3622d68d65a1ff9d08a7bd754620"><td class="mdescLeft">&#160;</td><td class="mdescRight">Out bound ACK ID Reset Mask.  <a href="#gabadb3622d68d65a1ff9d08a7bd754620">More...</a><br /></td></tr>
<tr class="separator:gabadb3622d68d65a1ff9d08a7bd754620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e80519afd40400fcc74f268a7a2e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gab8e80519afd40400fcc74f268a7a2e7a">XSRIO_PORT_N_ACKID_CSR_RESET_IBACKID_MASK</a>&#160;&#160;&#160;0xC0FFFFFF</td></tr>
<tr class="memdesc:gab8e80519afd40400fcc74f268a7a2e7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">In bound ACK ID Reset Mask.  <a href="#gab8e80519afd40400fcc74f268a7a2e7a">More...</a><br /></td></tr>
<tr class="separator:gab8e80519afd40400fcc74f268a7a2e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b3e4ea25cec8c9876433d60720c2b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga8b3e4ea25cec8c9876433d60720c2b9b">XSRIO_PORT_N_ACKID_CSR_IBACKID_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga8b3e4ea25cec8c9876433d60720c2b9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">In bound ACK ID shift.  <a href="#ga8b3e4ea25cec8c9876433d60720c2b9b">More...</a><br /></td></tr>
<tr class="separator:ga8b3e4ea25cec8c9876433d60720c2b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Port n Error and Status CSR bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp600d8d0138f5b96fd93874b8bcf67326"></a>These bits are associated with the XSRIO_PORT_N_ERR_STS_CSR_OFFSET register. </p>
</td></tr>
<tr class="memitem:ga234db9291dc39e328f3ff1bebf917fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga234db9291dc39e328f3ff1bebf917fa2">XSRIO_PORT_N_ERR_STS_CSR_PUINT_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga234db9291dc39e328f3ff1bebf917fa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port un-initialized Mask.  <a href="#ga234db9291dc39e328f3ff1bebf917fa2">More...</a><br /></td></tr>
<tr class="separator:ga234db9291dc39e328f3ff1bebf917fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcf7a7ca097eec0183f276bf5c1f4404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gadcf7a7ca097eec0183f276bf5c1f4404">XSRIO_PORT_N_ERR_STS_CSR_POK_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gadcf7a7ca097eec0183f276bf5c1f4404"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port Ok Mask.  <a href="#gadcf7a7ca097eec0183f276bf5c1f4404">More...</a><br /></td></tr>
<tr class="separator:gadcf7a7ca097eec0183f276bf5c1f4404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae032e5dfd92bf02d69d6418fdec726ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gae032e5dfd92bf02d69d6418fdec726ac">XSRIO_PORT_N_ERR_STS_CSR_PERR_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gae032e5dfd92bf02d69d6418fdec726ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port Error Mask.  <a href="#gae032e5dfd92bf02d69d6418fdec726ac">More...</a><br /></td></tr>
<tr class="separator:gae032e5dfd92bf02d69d6418fdec726ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45a1ba2eeebde57054cf37120fe2237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gae45a1ba2eeebde57054cf37120fe2237">XSRIO_PORT_N_ERR_STS_CSR_IERRS_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:gae45a1ba2eeebde57054cf37120fe2237"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input Error stopped Mask.  <a href="#gae45a1ba2eeebde57054cf37120fe2237">More...</a><br /></td></tr>
<tr class="separator:gae45a1ba2eeebde57054cf37120fe2237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1355c4f2e34002d8aeaaf75e98144db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gac1355c4f2e34002d8aeaaf75e98144db">XSRIO_PORT_N_ERR_STS_CSR_IERRE_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:gac1355c4f2e34002d8aeaaf75e98144db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input Error encountered Mask.  <a href="#gac1355c4f2e34002d8aeaaf75e98144db">More...</a><br /></td></tr>
<tr class="separator:gac1355c4f2e34002d8aeaaf75e98144db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34888996e940b1315a2d300b0ebf11bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga34888996e940b1315a2d300b0ebf11bd">XSRIO_PORT_N_ERR_STS_CSR_IRTS_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:ga34888996e940b1315a2d300b0ebf11bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input Retry Stopped Mask.  <a href="#ga34888996e940b1315a2d300b0ebf11bd">More...</a><br /></td></tr>
<tr class="separator:ga34888996e940b1315a2d300b0ebf11bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97da464bd6fda540c412e054eaf8c25e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga97da464bd6fda540c412e054eaf8c25e">XSRIO_PORT_N_ERR_STS_CSR_OERRS_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="memdesc:ga97da464bd6fda540c412e054eaf8c25e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output error Stopped Mask.  <a href="#ga97da464bd6fda540c412e054eaf8c25e">More...</a><br /></td></tr>
<tr class="separator:ga97da464bd6fda540c412e054eaf8c25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb39b8809156c77d761cce5b8a642801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gacb39b8809156c77d761cce5b8a642801">XSRIO_PORT_N_ERR_STS_CSR_OERRE_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="memdesc:gacb39b8809156c77d761cce5b8a642801"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output error encountered Mask.  <a href="#gacb39b8809156c77d761cce5b8a642801">More...</a><br /></td></tr>
<tr class="separator:gacb39b8809156c77d761cce5b8a642801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba6f3445bbb730ed03ecd5497ff7c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga1ba6f3445bbb730ed03ecd5497ff7c4a">XSRIO_PORT_N_ERR_STS_CSR_ORTS_MASK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="memdesc:ga1ba6f3445bbb730ed03ecd5497ff7c4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output Retry Stopped Mask.  <a href="#ga1ba6f3445bbb730ed03ecd5497ff7c4a">More...</a><br /></td></tr>
<tr class="separator:ga1ba6f3445bbb730ed03ecd5497ff7c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a4136f5039f2c55eb1040de7cb9104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaf4a4136f5039f2c55eb1040de7cb9104">XSRIO_PORT_N_ERR_STS_CSR_OR_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="memdesc:gaf4a4136f5039f2c55eb1040de7cb9104"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output Retried Mask.  <a href="#gaf4a4136f5039f2c55eb1040de7cb9104">More...</a><br /></td></tr>
<tr class="separator:gaf4a4136f5039f2c55eb1040de7cb9104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31eadac3a28f8c827860ff9789e7d9bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga31eadac3a28f8c827860ff9789e7d9bb">XSRIO_PORT_N_ERR_STS_CSR_ORE_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="memdesc:ga31eadac3a28f8c827860ff9789e7d9bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output Retry Encountered Mask.  <a href="#ga31eadac3a28f8c827860ff9789e7d9bb">More...</a><br /></td></tr>
<tr class="separator:ga31eadac3a28f8c827860ff9789e7d9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0437a4bd498d1ab8e2986f45e98b5d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga0437a4bd498d1ab8e2986f45e98b5d6b">XSRIO_PORT_N_ERR_STS_CSR_FLOWCNTL_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="memdesc:ga0437a4bd498d1ab8e2986f45e98b5d6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flow Control Mode Mask.  <a href="#ga0437a4bd498d1ab8e2986f45e98b5d6b">More...</a><br /></td></tr>
<tr class="separator:ga0437a4bd498d1ab8e2986f45e98b5d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0f67e25592b9db54601a3b5ff86fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gada0f67e25592b9db54601a3b5ff86fd3">XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQ_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="memdesc:gada0f67e25592b9db54601a3b5ff86fd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Idle sequence Mask.  <a href="#gada0f67e25592b9db54601a3b5ff86fd3">More...</a><br /></td></tr>
<tr class="separator:gada0f67e25592b9db54601a3b5ff86fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb51ad2cc95cee2fbf35dc3dabd3c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga0cb51ad2cc95cee2fbf35dc3dabd3c6c">XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQE_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:ga0cb51ad2cc95cee2fbf35dc3dabd3c6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Idle sequence 2 Enable Mask.  <a href="#ga0cb51ad2cc95cee2fbf35dc3dabd3c6c">More...</a><br /></td></tr>
<tr class="separator:ga0cb51ad2cc95cee2fbf35dc3dabd3c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4424028c2a3e2e2ec7efe9a7e7a34d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga4424028c2a3e2e2ec7efe9a7e7a34d36">XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQS_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:ga4424028c2a3e2e2ec7efe9a7e7a34d36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Idle sequence 2 support Mask.  <a href="#ga4424028c2a3e2e2ec7efe9a7e7a34d36">More...</a><br /></td></tr>
<tr class="separator:ga4424028c2a3e2e2ec7efe9a7e7a34d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72cb3e32c415ed1ad9bf901ed4738c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga72cb3e32c415ed1ad9bf901ed4738c3b">XSRIO_PORT_N_ERR_STS_CSR_ERR_ALL_MASK</a>&#160;&#160;&#160;0x001FFF07</td></tr>
<tr class="memdesc:ga72cb3e32c415ed1ad9bf901ed4738c3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port Errors Mask.  <a href="#ga72cb3e32c415ed1ad9bf901ed4738c3b">More...</a><br /></td></tr>
<tr class="separator:ga72cb3e32c415ed1ad9bf901ed4738c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Port n Control CSR bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp34995b8c7fabbc4152398bf3c696cd59"></a>These bits are associated with the XSRIO_PORT_N_CTL_CSR_OFFSET register. </p>
</td></tr>
<tr class="memitem:ga402577166192eafac28530c4dc01ca8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga402577166192eafac28530c4dc01ca8a">XSRIO_PORT_N_CTL_CSR_PTYPE_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga402577166192eafac28530c4dc01ca8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port Type Mask.  <a href="#ga402577166192eafac28530c4dc01ca8a">More...</a><br /></td></tr>
<tr class="separator:ga402577166192eafac28530c4dc01ca8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab34ac90f0661f0f01b419ddba140fefa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gab34ac90f0661f0f01b419ddba140fefa">XSRIO_PORT_N_CTL_CSR_EPWDS_MASK</a>&#160;&#160;&#160;0x00003000</td></tr>
<tr class="memdesc:gab34ac90f0661f0f01b419ddba140fefa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Port Width Support Mask.  <a href="#gab34ac90f0661f0f01b419ddba140fefa">More...</a><br /></td></tr>
<tr class="separator:gab34ac90f0661f0f01b419ddba140fefa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaade15cdc9ab71ab8c0593c04b026ea80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaade15cdc9ab71ab8c0593c04b026ea80">XSRIO_PORT_N_CTL_CSR_EPWOR_MASK</a>&#160;&#160;&#160;0x0000C000</td></tr>
<tr class="memdesc:gaade15cdc9ab71ab8c0593c04b026ea80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Port Width Override Mask.  <a href="#gaade15cdc9ab71ab8c0593c04b026ea80">More...</a><br /></td></tr>
<tr class="separator:gaade15cdc9ab71ab8c0593c04b026ea80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5e4697d8469fa671713a7d0f948410e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gab5e4697d8469fa671713a7d0f948410e">XSRIO_PORT_N_CTL_CSR_ENUMB_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="memdesc:gab5e4697d8469fa671713a7d0f948410e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration Boundary Mask.  <a href="#gab5e4697d8469fa671713a7d0f948410e">More...</a><br /></td></tr>
<tr class="separator:gab5e4697d8469fa671713a7d0f948410e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc827ab57560c61d8ddb6b4599ae66d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga0bc827ab57560c61d8ddb6b4599ae66d">XSRIO_PORT_N_CTL_CSR_MCENT_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="memdesc:ga0bc827ab57560c61d8ddb6b4599ae66d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multi-cast Event Participant Mask.  <a href="#ga0bc827ab57560c61d8ddb6b4599ae66d">More...</a><br /></td></tr>
<tr class="separator:ga0bc827ab57560c61d8ddb6b4599ae66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf09fa214f30591f55b3838068f51e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaaf09fa214f30591f55b3838068f51e96">XSRIO_PORT_N_CTL_CSR_ERRD_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="memdesc:gaaf09fa214f30591f55b3838068f51e96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Checking Disable Mask.  <a href="#gaaf09fa214f30591f55b3838068f51e96">More...</a><br /></td></tr>
<tr class="separator:gaaf09fa214f30591f55b3838068f51e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc9a44909fe3572334dd3910718c71f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga8fc9a44909fe3572334dd3910718c71f">XSRIO_PORT_N_CTL_CSR_IPE_MASK</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="memdesc:ga8fc9a44909fe3572334dd3910718c71f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input port enable Mask.  <a href="#ga8fc9a44909fe3572334dd3910718c71f">More...</a><br /></td></tr>
<tr class="separator:ga8fc9a44909fe3572334dd3910718c71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d36af1fe0f7656ac68e9d9cfdb03749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga8d36af1fe0f7656ac68e9d9cfdb03749">XSRIO_PORT_N_CTL_CSR_OPE_MASK</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="memdesc:ga8d36af1fe0f7656ac68e9d9cfdb03749"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output port enable Mask.  <a href="#ga8d36af1fe0f7656ac68e9d9cfdb03749">More...</a><br /></td></tr>
<tr class="separator:ga8d36af1fe0f7656ac68e9d9cfdb03749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12c5ccde74b09b8a85e1d656eaf9135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gab12c5ccde74b09b8a85e1d656eaf9135">XSRIO_PORT_N_CTL_CSR_PD_MASK</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="memdesc:gab12c5ccde74b09b8a85e1d656eaf9135"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output port disable Mask.  <a href="#gab12c5ccde74b09b8a85e1d656eaf9135">More...</a><br /></td></tr>
<tr class="separator:gab12c5ccde74b09b8a85e1d656eaf9135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada34aa1e1fa5c40f1fa47aadce896ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gada34aa1e1fa5c40f1fa47aadce896ca6">XSRIO_PORT_N_CTL_CSR_PWO_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="memdesc:gada34aa1e1fa5c40f1fa47aadce896ca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port width Override Mask.  <a href="#gada34aa1e1fa5c40f1fa47aadce896ca6">More...</a><br /></td></tr>
<tr class="separator:gada34aa1e1fa5c40f1fa47aadce896ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7acaa5c3c152ded875097ff2fdb658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga1e7acaa5c3c152ded875097ff2fdb658">XSRIO_PORT_N_CTL_CSR_RESET_PWO_MASK</a>&#160;&#160;&#160;0xF8FFFFFF</td></tr>
<tr class="memdesc:ga1e7acaa5c3c152ded875097ff2fdb658"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port width Override Reset Mask.  <a href="#ga1e7acaa5c3c152ded875097ff2fdb658">More...</a><br /></td></tr>
<tr class="separator:ga1e7acaa5c3c152ded875097ff2fdb658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga445ed5a9d8f4de221f17c265e0b89c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga445ed5a9d8f4de221f17c265e0b89c2b">XSRIO_PORT_N_CTL_CSR_IPW_MASK</a>&#160;&#160;&#160;0x38000000</td></tr>
<tr class="memdesc:ga445ed5a9d8f4de221f17c265e0b89c2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialized Port width Mask.  <a href="#ga445ed5a9d8f4de221f17c265e0b89c2b">More...</a><br /></td></tr>
<tr class="separator:ga445ed5a9d8f4de221f17c265e0b89c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga250610669bf930864ff1feb24457cc03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga250610669bf930864ff1feb24457cc03">XSRIO_PORT_N_CTL_CSR_PW_MASK</a>&#160;&#160;&#160;0xc0000000</td></tr>
<tr class="memdesc:ga250610669bf930864ff1feb24457cc03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port width Mask.  <a href="#ga250610669bf930864ff1feb24457cc03">More...</a><br /></td></tr>
<tr class="separator:ga250610669bf930864ff1feb24457cc03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364330b68240054841422bcc2144ad56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga364330b68240054841422bcc2144ad56">XSRIO_PORT_N_CTL_CSR_STATUS_ALL_MASK</a>&#160;&#160;&#160;0x00F00000</td></tr>
<tr class="memdesc:ga364330b68240054841422bcc2144ad56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port Status All Mask.  <a href="#ga364330b68240054841422bcc2144ad56">More...</a><br /></td></tr>
<tr class="separator:ga364330b68240054841422bcc2144ad56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55777eb3881e2b939ba8de77a16c62d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga55777eb3881e2b939ba8de77a16c62d6">XSRIO_PORT_N_CTL_CSR_PWO_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga55777eb3881e2b939ba8de77a16c62d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port width Override Shift.  <a href="#ga55777eb3881e2b939ba8de77a16c62d6">More...</a><br /></td></tr>
<tr class="separator:ga55777eb3881e2b939ba8de77a16c62d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758e575a915495f7a319fd4e89eeae14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga758e575a915495f7a319fd4e89eeae14">XSRIO_PORT_N_CTL_CSR_PW_SHIFT</a>&#160;&#160;&#160;30</td></tr>
<tr class="memdesc:ga758e575a915495f7a319fd4e89eeae14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port width Shift.  <a href="#ga758e575a915495f7a319fd4e89eeae14">More...</a><br /></td></tr>
<tr class="separator:ga758e575a915495f7a319fd4e89eeae14"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
LP -Serial Lane Register Block Header bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5f47f8c1a43b2af2a2d3cfbd40e8db7b"></a>These bits are associated with the XSRIO_SL_HEADER_OFFSET register. </p>
</td></tr>
<tr class="memitem:ga3eb2acf6b38897bb09f50f287ede671f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga3eb2acf6b38897bb09f50f287ede671f">XSRIO_SL_HEADER_EFID_MASK</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr class="memdesc:ga3eb2acf6b38897bb09f50f287ede671f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Features ID Mask.  <a href="#ga3eb2acf6b38897bb09f50f287ede671f">More...</a><br /></td></tr>
<tr class="separator:ga3eb2acf6b38897bb09f50f287ede671f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ff82d1b0be608c51ff0429e823f7a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gad8ff82d1b0be608c51ff0429e823f7a1">XSRIO_SL_HEADER_EFP_MASK</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr class="memdesc:gad8ff82d1b0be608c51ff0429e823f7a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Features Pointer Mask.  <a href="#gad8ff82d1b0be608c51ff0429e823f7a1">More...</a><br /></td></tr>
<tr class="separator:gad8ff82d1b0be608c51ff0429e823f7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b48c1d1df27c224b1c46435a55ba6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga78b48c1d1df27c224b1c46435a55ba6f">XSRIO_SL_HEADER_EFP_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga78b48c1d1df27c224b1c46435a55ba6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Features Pointer Shift.  <a href="#ga78b48c1d1df27c224b1c46435a55ba6f">More...</a><br /></td></tr>
<tr class="separator:ga78b48c1d1df27c224b1c46435a55ba6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
LP -Seral Lane n Status 0 CSRS bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8b92bbe587089c89779812e215d31889"></a>These bits are associated with the XSRIO_SLS0_CSR(x) register. </p>
</td></tr>
<tr class="memitem:gab68b92bec3fa239036763f436f809a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gab68b92bec3fa239036763f436f809a71">XSRIO_SLS0_CSR_PORT_NUM_MASK</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr class="memdesc:gab68b92bec3fa239036763f436f809a71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port Number Mask.  <a href="#gab68b92bec3fa239036763f436f809a71">More...</a><br /></td></tr>
<tr class="separator:gab68b92bec3fa239036763f436f809a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bed2867803ea42900f1baf44e308d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga3bed2867803ea42900f1baf44e308d56">XSRIO_SLS0_CSR_LANE_NUM_MASK</a>&#160;&#160;&#160;0x00F00000</td></tr>
<tr class="memdesc:ga3bed2867803ea42900f1baf44e308d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Number Mask.  <a href="#ga3bed2867803ea42900f1baf44e308d56">More...</a><br /></td></tr>
<tr class="separator:ga3bed2867803ea42900f1baf44e308d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2690a0fa715e0615bf2be13d20a47f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga2690a0fa715e0615bf2be13d20a47f52">XSRIO_SLS0_CSR_TRANSMIT_TYPE_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="memdesc:ga2690a0fa715e0615bf2be13d20a47f52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Type Mask.  <a href="#ga2690a0fa715e0615bf2be13d20a47f52">More...</a><br /></td></tr>
<tr class="separator:ga2690a0fa715e0615bf2be13d20a47f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8d085c3923b87d929ccdc9ad4eecda8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gae8d085c3923b87d929ccdc9ad4eecda8">XSRIO_SLS0_CSR_TRANSMIT_MODE_MASK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="memdesc:gae8d085c3923b87d929ccdc9ad4eecda8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Mode Mask.  <a href="#gae8d085c3923b87d929ccdc9ad4eecda8">More...</a><br /></td></tr>
<tr class="separator:gae8d085c3923b87d929ccdc9ad4eecda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fea8f1bf3d1e64b37dc633ce497fe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gab4fea8f1bf3d1e64b37dc633ce497fe5">XSRIO_SLS0_CSR_RCV_INPUT_INV_MASK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="memdesc:gab4fea8f1bf3d1e64b37dc633ce497fe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Input Inverted Mask.  <a href="#gab4fea8f1bf3d1e64b37dc633ce497fe5">More...</a><br /></td></tr>
<tr class="separator:gab4fea8f1bf3d1e64b37dc633ce497fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe5ce5b2a6b694b3629774b5a5773c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaffe5ce5b2a6b694b3629774b5a5773c6">XSRIO_SLS0_CSR_RCV_TRAINED_MASK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="memdesc:gaffe5ce5b2a6b694b3629774b5a5773c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Trained Mask.  <a href="#gaffe5ce5b2a6b694b3629774b5a5773c6">More...</a><br /></td></tr>
<tr class="separator:gaffe5ce5b2a6b694b3629774b5a5773c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dd75e438c1df75651de45b0502c2b29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga6dd75e438c1df75651de45b0502c2b29">XSRIO_SLS0_CSR_RCVLANE_SYNC_MASK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="memdesc:ga6dd75e438c1df75651de45b0502c2b29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Lane Sync Mask.  <a href="#ga6dd75e438c1df75651de45b0502c2b29">More...</a><br /></td></tr>
<tr class="separator:ga6dd75e438c1df75651de45b0502c2b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b41f9c91392bc40e8d375dcb7288182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga4b41f9c91392bc40e8d375dcb7288182">XSRIO_SLS0_CSR_RCVLANE_RDY_MASK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:ga4b41f9c91392bc40e8d375dcb7288182"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Lane Ready Mask.  <a href="#ga4b41f9c91392bc40e8d375dcb7288182">More...</a><br /></td></tr>
<tr class="separator:ga4b41f9c91392bc40e8d375dcb7288182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga735fded4f8506dc560fcce58190e8792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga735fded4f8506dc560fcce58190e8792">XSRIO_SLS0_CSR_DECODING_ERRORS_MASK</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr class="memdesc:ga735fded4f8506dc560fcce58190e8792"><td class="mdescLeft">&#160;</td><td class="mdescRight">8B/10B Decoding errors Mask  <a href="#ga735fded4f8506dc560fcce58190e8792">More...</a><br /></td></tr>
<tr class="separator:ga735fded4f8506dc560fcce58190e8792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb7c023efc6c842c7271fe4c36557b23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gacb7c023efc6c842c7271fe4c36557b23">XSRIO_SLS0_CSR_LANESYNC_CHAN_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:gacb7c023efc6c842c7271fe4c36557b23"><td class="mdescLeft">&#160;</td><td class="mdescRight">lane_sync state change Mask  <a href="#gacb7c023efc6c842c7271fe4c36557b23">More...</a><br /></td></tr>
<tr class="separator:gacb7c023efc6c842c7271fe4c36557b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558fa123f519f32cfaacf33e2855bd6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga558fa123f519f32cfaacf33e2855bd6c">XSRIO_SLS0_CSR_RCVTRAINED_CHAN_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga558fa123f519f32cfaacf33e2855bd6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">rcvr_train state changed Mask  <a href="#ga558fa123f519f32cfaacf33e2855bd6c">More...</a><br /></td></tr>
<tr class="separator:ga558fa123f519f32cfaacf33e2855bd6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa0c6a858135dc0b35f7bb54f098525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga2aa0c6a858135dc0b35f7bb54f098525">XSRIO_SLS0_CSR_STAT1_IMP_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga2aa0c6a858135dc0b35f7bb54f098525"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status 1 CSR Implemented Mask.  <a href="#ga2aa0c6a858135dc0b35f7bb54f098525">More...</a><br /></td></tr>
<tr class="separator:ga2aa0c6a858135dc0b35f7bb54f098525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5ffaf0b2b1dafd570be459fded1e60"><td class="memItemLeft" align="right" valign="top"><a id="gaab5ffaf0b2b1dafd570be459fded1e60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XSRIO_SLS0_CSR_DECODING_ERRORS_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaab5ffaf0b2b1dafd570be459fded1e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
LP -Seral Lane n Status 1 CSRS bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6d2b0f72d6ca3503a41a265074655a01"></a>These bits are associated with the XSRIO_SLS1_CSR(x) register. </p>
</td></tr>
<tr class="memitem:ga643be9256cb17c9b9ff76e0e01069549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga643be9256cb17c9b9ff76e0e01069549">XSRIO_SLS1_CSR_SCRDSCR_EN_MASK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="memdesc:ga643be9256cb17c9b9ff76e0e01069549"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connected port Scrambling/Descrambling Enabled Mask.  <a href="#ga643be9256cb17c9b9ff76e0e01069549">More...</a><br /></td></tr>
<tr class="separator:ga643be9256cb17c9b9ff76e0e01069549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15956fcb93d355ff905546c5d49233f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga15956fcb93d355ff905546c5d49233f4">XSRIO_SLS1_CSR_CPTEIS_MASK</a>&#160;&#160;&#160;0x00030000</td></tr>
<tr class="memdesc:ga15956fcb93d355ff905546c5d49233f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connected port transmit Emphasis Tap(+1) Status Mask.  <a href="#ga15956fcb93d355ff905546c5d49233f4">More...</a><br /></td></tr>
<tr class="separator:ga15956fcb93d355ff905546c5d49233f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1777189a80a15658e80d3a3844ee4c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga1777189a80a15658e80d3a3844ee4c9e">XSRIO_SLS1_CSR_CPTEDS_MASK</a>&#160;&#160;&#160;0x000C0000</td></tr>
<tr class="memdesc:ga1777189a80a15658e80d3a3844ee4c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connected port transmit Emphasis Tap(-1) Status Mask.  <a href="#ga1777189a80a15658e80d3a3844ee4c9e">More...</a><br /></td></tr>
<tr class="separator:ga1777189a80a15658e80d3a3844ee4c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97eaede8cdfe84de3ad7c97bdcb4a7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga97eaede8cdfe84de3ad7c97bdcb4a7d8">XSRIO_SLS1_CSR_LANENUM_MASK</a>&#160;&#160;&#160;0x00F00000</td></tr>
<tr class="memdesc:ga97eaede8cdfe84de3ad7c97bdcb4a7d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane number within connected port.  <a href="#ga97eaede8cdfe84de3ad7c97bdcb4a7d8">More...</a><br /></td></tr>
<tr class="separator:ga97eaede8cdfe84de3ad7c97bdcb4a7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12499191f757d9080763a9ac15f3b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaf12499191f757d9080763a9ac15f3b0e">XSRIO_SLS1_CSR_RXPORT_WIDTH_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="memdesc:gaf12499191f757d9080763a9ac15f3b0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive port width Mask.  <a href="#gaf12499191f757d9080763a9ac15f3b0e">More...</a><br /></td></tr>
<tr class="separator:gaf12499191f757d9080763a9ac15f3b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff7960a844f78343ca547df971a6854b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaff7960a844f78343ca547df971a6854b">XSRIO_SLS1_CSR_CPLR_TRAINED_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="memdesc:gaff7960a844f78343ca547df971a6854b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connected port lane Receiver trained Mask.  <a href="#gaff7960a844f78343ca547df971a6854b">More...</a><br /></td></tr>
<tr class="separator:gaff7960a844f78343ca547df971a6854b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390ed21b4c733c1fdf532b2380d4c239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga390ed21b4c733c1fdf532b2380d4c239">XSRIO_SLS1_CSR_IMPDEFINED_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="memdesc:ga390ed21b4c733c1fdf532b2380d4c239"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation defined Mask.  <a href="#ga390ed21b4c733c1fdf532b2380d4c239">More...</a><br /></td></tr>
<tr class="separator:ga390ed21b4c733c1fdf532b2380d4c239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae975e444f9d169cb0ba11c0b072950ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gae975e444f9d169cb0ba11c0b072950ee">XSRIO_SLS1_CSR_VALCHANGED_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="memdesc:gae975e444f9d169cb0ba11c0b072950ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values Changed Mask.  <a href="#gae975e444f9d169cb0ba11c0b072950ee">More...</a><br /></td></tr>
<tr class="separator:gae975e444f9d169cb0ba11c0b072950ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f404e57a27d90f885acf532301b637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga62f404e57a27d90f885acf532301b637">XSRIO_SLS1_CSR_IDLE2_INFO_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:ga62f404e57a27d90f885acf532301b637"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDLE2 Information Current Mask.  <a href="#ga62f404e57a27d90f885acf532301b637">More...</a><br /></td></tr>
<tr class="separator:ga62f404e57a27d90f885acf532301b637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed6529eb42c4a517d08cc65cc388d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga9ed6529eb42c4a517d08cc65cc388d84">XSRIO_SLS1_CSR_IDLE2_REC_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:ga9ed6529eb42c4a517d08cc65cc388d84"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDLE2 Received Mask.  <a href="#ga9ed6529eb42c4a517d08cc65cc388d84">More...</a><br /></td></tr>
<tr class="separator:ga9ed6529eb42c4a517d08cc65cc388d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Water Mark CSRS bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp64a53364d28e3bb73f296e6aad3b321e"></a>These bits are associated with the XSRIO_IMP_WCSR_OFFSET register. </p>
</td></tr>
<tr class="memitem:ga53adbebbf16c0da5ca8d90167e9b9c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga53adbebbf16c0da5ca8d90167e9b9c57">XSRIO_IMP_WCSR_WM2_MASK</a>&#160;&#160;&#160;0x003F0000</td></tr>
<tr class="memdesc:ga53adbebbf16c0da5ca8d90167e9b9c57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Water Mark 2 Mask.  <a href="#ga53adbebbf16c0da5ca8d90167e9b9c57">More...</a><br /></td></tr>
<tr class="separator:ga53adbebbf16c0da5ca8d90167e9b9c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ccd785f2726efe3a060c0a914c66cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga06ccd785f2726efe3a060c0a914c66cd">XSRIO_IMP_WCSR_WM1_MASK</a>&#160;&#160;&#160;0x00003F00</td></tr>
<tr class="memdesc:ga06ccd785f2726efe3a060c0a914c66cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Water Mark 1 Mask.  <a href="#ga06ccd785f2726efe3a060c0a914c66cd">More...</a><br /></td></tr>
<tr class="separator:ga06ccd785f2726efe3a060c0a914c66cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614ee4a2172a0c12d709b002a20fbeef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga614ee4a2172a0c12d709b002a20fbeef">XSRIO_IMP_WCSR_WM0_MASK</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr class="memdesc:ga614ee4a2172a0c12d709b002a20fbeef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Water Mark 0 Mask.  <a href="#ga614ee4a2172a0c12d709b002a20fbeef">More...</a><br /></td></tr>
<tr class="separator:ga614ee4a2172a0c12d709b002a20fbeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00a76a62641f17c8c9e4d76f2b1e6168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga00a76a62641f17c8c9e4d76f2b1e6168">XSRIO_IMP_WCSR_WM1_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga00a76a62641f17c8c9e4d76f2b1e6168"><td class="mdescLeft">&#160;</td><td class="mdescRight">Water Mark 1 Shift.  <a href="#ga00a76a62641f17c8c9e4d76f2b1e6168">More...</a><br /></td></tr>
<tr class="separator:ga00a76a62641f17c8c9e4d76f2b1e6168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga238f24ec2ccd7043d83fbd04edcad4bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga238f24ec2ccd7043d83fbd04edcad4bc">XSRIO_IMP_WCSR_WM2_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga238f24ec2ccd7043d83fbd04edcad4bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Water Mark 2 Shift.  <a href="#ga238f24ec2ccd7043d83fbd04edcad4bc">More...</a><br /></td></tr>
<tr class="separator:ga238f24ec2ccd7043d83fbd04edcad4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Buffer Control CSRS bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe57c52dc3e656a7c13408309d28c6121"></a>These bits are associated with the XSRIO_IMP_BCSR_OFFSET register. </p>
</td></tr>
<tr class="memitem:gaad417ab7b7dd1b2126a64fc2919a3734"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gaad417ab7b7dd1b2126a64fc2919a3734">XSRIO_IMP_BCSR_RXFLOW_CNTLONLY_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:gaad417ab7b7dd1b2126a64fc2919a3734"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx Flow Control Only Mask.  <a href="#gaad417ab7b7dd1b2126a64fc2919a3734">More...</a><br /></td></tr>
<tr class="separator:gaad417ab7b7dd1b2126a64fc2919a3734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c307631f4dbe3b506e3497bda77586b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga0c307631f4dbe3b506e3497bda77586b">XSRIO_IMP_BCSR_UNIFIED_CLK_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:ga0c307631f4dbe3b506e3497bda77586b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer Control Mask.  <a href="#ga0c307631f4dbe3b506e3497bda77586b">More...</a><br /></td></tr>
<tr class="separator:ga0c307631f4dbe3b506e3497bda77586b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fee7f23801a2e0b8ce142335a401717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga2fee7f23801a2e0b8ce142335a401717">XSRIO_IMP_BCSR_TX_FLOW_CNTL_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="memdesc:ga2fee7f23801a2e0b8ce142335a401717"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Flow Control Mask.  <a href="#ga2fee7f23801a2e0b8ce142335a401717">More...</a><br /></td></tr>
<tr class="separator:ga2fee7f23801a2e0b8ce142335a401717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f753d02157a46e2feb752325fa8fa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#gad8f753d02157a46e2feb752325fa8fa9">XSRIO_IMP_BCSR_TXREQ_REORDER_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="memdesc:gad8f753d02157a46e2feb752325fa8fa9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Request Reorder Mask.  <a href="#gad8f753d02157a46e2feb752325fa8fa9">More...</a><br /></td></tr>
<tr class="separator:gad8f753d02157a46e2feb752325fa8fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c58f4eff4ec070291fc83b76351a73c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga8c58f4eff4ec070291fc83b76351a73c">XSRIO_IMP_BCSR_TXSIZE_MASK</a>&#160;&#160;&#160;0x07FF0000</td></tr>
<tr class="memdesc:ga8c58f4eff4ec070291fc83b76351a73c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx size Mask.  <a href="#ga8c58f4eff4ec070291fc83b76351a73c">More...</a><br /></td></tr>
<tr class="separator:ga8c58f4eff4ec070291fc83b76351a73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c3f8e97192bb4fa1ef6de5698663d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga1c3f8e97192bb4fa1ef6de5698663d63">XSRIO_IMP_BCSR_FRX_FLOW_CNTL_MASK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="memdesc:ga1c3f8e97192bb4fa1ef6de5698663d63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force Rx flow Control Mask.  <a href="#ga1c3f8e97192bb4fa1ef6de5698663d63">More...</a><br /></td></tr>
<tr class="separator:ga1c3f8e97192bb4fa1ef6de5698663d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga335241657626eab68188c0d505572c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga335241657626eab68188c0d505572c35">XSRIO_IMP_BCSR_RXSIZE_MASK</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga335241657626eab68188c0d505572c35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx size Mask.  <a href="#ga335241657626eab68188c0d505572c35">More...</a><br /></td></tr>
<tr class="separator:ga335241657626eab68188c0d505572c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e3e69ddd5ca32d49b7177773cd4740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga04e3e69ddd5ca32d49b7177773cd4740">XSRIO_IMP_BCSR_TXSIZE_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga04e3e69ddd5ca32d49b7177773cd4740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx size shift.  <a href="#ga04e3e69ddd5ca32d49b7177773cd4740">More...</a><br /></td></tr>
<tr class="separator:ga04e3e69ddd5ca32d49b7177773cd4740"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Maintenance Request Information Register bit definitions.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7e4589d17a5d47aee91b71aff7bef48b"></a>These bits are associated with the XSRIO_IMP_MRIR_OFFSET register. </p>
</td></tr>
<tr class="memitem:ga6fd471211a93073029bfcdcd7de4ddef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga6fd471211a93073029bfcdcd7de4ddef">XSRIO_IMP_MRIR_REQ_TID_MASK</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr class="memdesc:ga6fd471211a93073029bfcdcd7de4ddef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request TID Mask.  <a href="#ga6fd471211a93073029bfcdcd7de4ddef">More...</a><br /></td></tr>
<tr class="separator:ga6fd471211a93073029bfcdcd7de4ddef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a5e50909869ab789a272b6e1b93a2be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga4a5e50909869ab789a272b6e1b93a2be">XSRIO_IMP_MRIR_REQ_PRIO_MASK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="memdesc:ga4a5e50909869ab789a272b6e1b93a2be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request Priority Mask.  <a href="#ga4a5e50909869ab789a272b6e1b93a2be">More...</a><br /></td></tr>
<tr class="separator:ga4a5e50909869ab789a272b6e1b93a2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga114b6719c2e1043ef79c009fead1b28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga114b6719c2e1043ef79c009fead1b28d">XSRIO_IMP_MRIR_REQ_CRF_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="memdesc:ga114b6719c2e1043ef79c009fead1b28d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request CRF Mask.  <a href="#ga114b6719c2e1043ef79c009fead1b28d">More...</a><br /></td></tr>
<tr class="separator:ga114b6719c2e1043ef79c009fead1b28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b251ca3e20b50fad896a7b93eadd002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__srio__v1__0.html#ga4b251ca3e20b50fad896a7b93eadd002">XSRIO_IMP_MRIR_REQ_DESTID_MASK</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr class="memdesc:ga4b251ca3e20b50fad896a7b93eadd002"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request Destination ID Mask.  <a href="#ga4b251ca3e20b50fad896a7b93eadd002">More...</a><br /></td></tr>
<tr class="separator:ga4b251ca3e20b50fad896a7b93eadd002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae865ad4db5328c09c32b1f4105f5276"><td class="memItemLeft" align="right" valign="top"><a id="gaae865ad4db5328c09c32b1f4105f5276"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XSRIO_IMP_MRIR_REQ_PRIO_SHIFT</b>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gaae865ad4db5328c09c32b1f4105f5276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a0d5b6fa6ad54db9f7251a78b0888c"><td class="memItemLeft" align="right" valign="top"><a id="ga73a0d5b6fa6ad54db9f7251a78b0888c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XSRIO_IMP_MRIR_REQ_CRF_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga73a0d5b6fa6ad54db9f7251a78b0888c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55186561b6e59efbe64182bab5ade583"><td class="memItemLeft" align="right" valign="top"><a id="ga55186561b6e59efbe64182bab5ade583"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XSRIO_IMP_MRIR_REQ_TID_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga55186561b6e59efbe64182bab5ade583"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga89b8ef844db7e44d64e664cd6db8be32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89b8ef844db7e44d64e664cd6db8be32">&#9670;&nbsp;</a></span>XSRIO_ASM_ID_CAR_ASMID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_ASM_ID_CAR_ASMID_MASK&#160;&#160;&#160;0xFFFF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Assembly ID Mask. </p>

</div>
</div>
<a id="ga1cd5b1b731cd9b62308620bfb57e3fb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cd5b1b731cd9b62308620bfb57e3fb3">&#9670;&nbsp;</a></span>XSRIO_ASM_ID_CAR_ASMID_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_ASM_ID_CAR_ASMID_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Assembly ID Shift. </p>

</div>
</div>
<a id="gadd35ed24ff26b397f6c1631c92782f3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd35ed24ff26b397f6c1631c92782f3b">&#9670;&nbsp;</a></span>XSRIO_ASM_ID_CAR_ASMVID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_ASM_ID_CAR_ASMVID_MASK&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Assembly Vendor ID Mask. </p>

</div>
</div>
<a id="gad1d21e2f268e2846ebe39b28a264f913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1d21e2f268e2846ebe39b28a264f913">&#9670;&nbsp;</a></span>XSRIO_ASM_ID_CAR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_ASM_ID_CAR_OFFSET&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Assembly Identity CAR. </p>

</div>
</div>
<a id="ga227ff52b5cef4a3e6580d8f4f9eb804b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga227ff52b5cef4a3e6580d8f4f9eb804b">&#9670;&nbsp;</a></span>XSRIO_ASM_INFO_CAR_ASMREV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_ASM_INFO_CAR_ASMREV_MASK&#160;&#160;&#160;0xFFFF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Assembly Revision Mask. </p>

</div>
</div>
<a id="ga7253ac10f0978d022f8a89ff6c11763b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7253ac10f0978d022f8a89ff6c11763b">&#9670;&nbsp;</a></span>XSRIO_ASM_INFO_CAR_ASMREV_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_ASM_INFO_CAR_ASMREV_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Assembly Revision Shift. </p>

</div>
</div>
<a id="ga7548def33dd41ea582a382c7ffbe2c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7548def33dd41ea582a382c7ffbe2c58">&#9670;&nbsp;</a></span>XSRIO_ASM_INFO_CAR_EFP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_ASM_INFO_CAR_EFP_MASK&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Extended Features Pointer Mask. </p>

</div>
</div>
<a id="ga0a923d474a8eeac67f54d6259da07dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a923d474a8eeac67f54d6259da07dc4">&#9670;&nbsp;</a></span>XSRIO_ASM_INFO_CAR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_ASM_INFO_CAR_OFFSET&#160;&#160;&#160;0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Assembly Information CAR. </p>

</div>
</div>
<a id="gaa398a9d87c352370ad8368def9aec0df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa398a9d87c352370ad8368def9aec0df">&#9670;&nbsp;</a></span>XSRIO_BASE_DID_CSR_BDID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_BASE_DID_CSR_BDID_MASK&#160;&#160;&#160;0x00FF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Base Device ID Mask(8-bit device ID) </p>

</div>
</div>
<a id="gadd5f5e46e978b7addcd450362a3e4f6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd5f5e46e978b7addcd450362a3e4f6b">&#9670;&nbsp;</a></span>XSRIO_BASE_DID_CSR_BDID_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_BASE_DID_CSR_BDID_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Base Device ID Shift. </p>

</div>
</div>
<a id="ga593eed7b4e0cf5c113668ec501709392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga593eed7b4e0cf5c113668ec501709392">&#9670;&nbsp;</a></span>XSRIO_BASE_DID_CSR_LBDID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_BASE_DID_CSR_LBDID_MASK&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Large Base Device ID Mask(16-bit device ID) </p>

</div>
</div>
<a id="ga9b3abe05cc0b757413751f3c493023cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b3abe05cc0b757413751f3c493023cd">&#9670;&nbsp;</a></span>XSRIO_BASE_DID_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_BASE_DID_CSR_OFFSET&#160;&#160;&#160;0x60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Base Device ID CSR. </p>

</div>
</div>
<a id="ga5f1d616c02c11b4883bace20cc17d5ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f1d616c02c11b4883bace20cc17d5ae">&#9670;&nbsp;</a></span>XSrio_CheckforTxReqreorder</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_CheckforTxReqreorder</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#gad651fab42acba780368b1dbe153c1e4d">XSRIO_IMP_BCSR_OFFSET</a>) &amp; \</div><div class="line">             XSRIO_IMP_BCSR_TXREQ_REORDER_MASK) ? TRUE : FALSE)</div><div class="ttc" id="group__srio__v1__0_html_gad651fab42acba780368b1dbe153c1e4d"><div class="ttname"><a href="group__srio__v1__0.html#gad651fab42acba780368b1dbe153c1e4d">XSRIO_IMP_BCSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_IMP_BCSR_OFFSET</div><div class="ttdoc">Buffer Control CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:165</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
</div><!-- fragment -->
<p>XSrio_CheckforTxReqreorder checks whether the transmit buffer has been configured to allow reordering of requests. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>TRUE If the Tx Request reorder is enabled in the core.</li>
</ul>
</dd></dl>
<ul>
<li>FALSE If the Tx Request reorder is not enabled in the core.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u8 <a class="el" href="group__srio__v1__0.html#ga5f1d616c02c11b4883bace20cc17d5ae" title="XSrio_CheckforTxReqreorder checks whether the transmit buffer has been configured to allow reordering...">XSrio_CheckforTxReqreorder(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga39928235ee8e95d1e21f0e5c378ec942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39928235ee8e95d1e21f0e5c378ec942">&#9670;&nbsp;</a></span>XSrio_ClrDecodingErrors</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_ClrDecodingErrors</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Lanenum&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#ga72659b475911b0612f6bd8704ab1fe56">XSRIO_EFB_LPSL_OFFSET</a> + <a class="code" href="group__srio__v1__0.html#gac1727fbcfcc856554646e9a8c037242b">XSRIO_SLS0_CSR_OFFSET</a>(Lanenum)) &amp; \</div><div class="line">             XSRIO_SLS0_CSR_DECODING_ERRORS_MASK)   \</div><div class="line">                &gt;&gt; XSRIO_SLS0_CSR_DECODING_ERRORS_SHIFT)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gac1727fbcfcc856554646e9a8c037242b"><div class="ttname"><a href="group__srio__v1__0.html#gac1727fbcfcc856554646e9a8c037242b">XSRIO_SLS0_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_SLS0_CSR_OFFSET(n)</div><div class="ttdoc">Serial Lane N Status 0 CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:151</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga72659b475911b0612f6bd8704ab1fe56"><div class="ttname"><a href="group__srio__v1__0.html#ga72659b475911b0612f6bd8704ab1fe56">XSRIO_EFB_LPSL_OFFSET</a></div><div class="ttdeci">#define XSRIO_EFB_LPSL_OFFSET</div><div class="ttdoc">LP-Serial Lane Extended Features offset. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:145</div></div>
</div><!-- fragment -->
<p>XSrio_ClrDecodingErrors clears the 8B/10B decoding errors and return Result. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on. </td></tr>
    <tr><td class="paramname">Lanenum</td><td>is the Serial Lane-number(0,1,2,3).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: int <a class="el" href="group__srio__v1__0.html#ga39928235ee8e95d1e21f0e5c378ec942" title="XSrio_ClrDecodingErrors clears the 8B/10B decoding errors and return Result. ">XSrio_ClrDecodingErrors(XSrio *InstancePtr, u8 Lanenum)</a> </dd></dl>

</div>
</div>
<a id="ga8c151ef9804e5dcdcbc8e8dd1f477025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c151ef9804e5dcdcbc8e8dd1f477025">&#9670;&nbsp;</a></span>XSrio_ClrEnumerationBoundary</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_ClrEnumerationBoundary</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">              <a class="code" href="group__srio__v1__0.html#gafe2d28961f5aa630a30dc2916262d02b">XSRIO_PORT_N_CTL_CSR_OFFSET</a>,      \</div><div class="line">              (<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \</div><div class="line">               <a class="code" href="group__srio__v1__0.html#gafe2d28961f5aa630a30dc2916262d02b">XSRIO_PORT_N_CTL_CSR_OFFSET</a>) \</div><div class="line">                | <a class="code" href="group__srio__v1__0.html#gab5e4697d8469fa671713a7d0f948410e">XSRIO_PORT_N_CTL_CSR_ENUMB_MASK</a>)))</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
<div class="ttc" id="group__srio__v1__0_html_gafe2d28961f5aa630a30dc2916262d02b"><div class="ttname"><a href="group__srio__v1__0.html#gafe2d28961f5aa630a30dc2916262d02b">XSRIO_PORT_N_CTL_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_N_CTL_CSR_OFFSET</div><div class="ttdoc">Port n Control CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:144</div></div>
<div class="ttc" id="group__srio__v1__0_html_gab5e4697d8469fa671713a7d0f948410e"><div class="ttname"><a href="group__srio__v1__0.html#gab5e4697d8469fa671713a7d0f948410e">XSRIO_PORT_N_CTL_CSR_ENUMB_MASK</a></div><div class="ttdeci">#define XSRIO_PORT_N_CTL_CSR_ENUMB_MASK</div><div class="ttdoc">Enumeration Boundary Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:580</div></div>
</div><!-- fragment -->
<p>XSrio_ClrEnumerationBoundary clears the enumeration boundary of the SRIO Gen2 core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__srio__v1__0.html#ga8c151ef9804e5dcdcbc8e8dd1f477025" title="XSrio_ClrEnumerationBoundary clears the enumeration boundary of the SRIO Gen2 core. ">XSrio_ClrEnumerationBoundary(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga164706fd7f0d869858f84027bb3f5607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga164706fd7f0d869858f84027bb3f5607">&#9670;&nbsp;</a></span>XSrio_ClrOutStandingAckIDs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_ClrOutStandingAckIDs</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">              <a class="code" href="group__srio__v1__0.html#gaf43554809e5c07fffb0e53045b09c01c">XSRIO_PORT_N_ACKID_CSR_OFFSET</a>,         \</div><div class="line">              (<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#gaf43554809e5c07fffb0e53045b09c01c">XSRIO_PORT_N_ACKID_CSR_OFFSET</a>)  \</div><div class="line">                | <a class="code" href="group__srio__v1__0.html#gab22ac5185816e99ebaf0d6ebca184633">XSRIO_PORT_N_ACKID_CSR_CLSACKID_MASK</a>)))</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gaf43554809e5c07fffb0e53045b09c01c"><div class="ttname"><a href="group__srio__v1__0.html#gaf43554809e5c07fffb0e53045b09c01c">XSRIO_PORT_N_ACKID_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_N_ACKID_CSR_OFFSET</div><div class="ttdoc">Port n Local Ack ID CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:138</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
<div class="ttc" id="group__srio__v1__0_html_gab22ac5185816e99ebaf0d6ebca184633"><div class="ttname"><a href="group__srio__v1__0.html#gab22ac5185816e99ebaf0d6ebca184633">XSRIO_PORT_N_ACKID_CSR_CLSACKID_MASK</a></div><div class="ttdeci">#define XSRIO_PORT_N_ACKID_CSR_CLSACKID_MASK</div><div class="ttdoc">Clear Outstanding ACK ID Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:467</div></div>
</div><!-- fragment -->
<p>XSrio_ClrOutStandingAckIDs clears all outstanding unacknowledged received packets of the SRIO Gen2 core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__srio__v1__0.html#ga164706fd7f0d869858f84027bb3f5607" title="XSrio_ClrOutStandingAckIDs clears all outstanding unacknowledged received packets of the SRIO Gen2 co...">XSrio_ClrOutStandingAckIDs(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="gacab486169451593319feea69b08e4cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacab486169451593319feea69b08e4cac">&#9670;&nbsp;</a></span>XSrio_ClrPortError</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_ClrPortError</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">              <a class="code" href="group__srio__v1__0.html#gaa9bc2b856e9b7dcb4cd5781ec1df9681">XSRIO_PORT_N_ERR_STS_CSR_OFFSET</a>,  \</div><div class="line">              (<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \</div><div class="line">                  <a class="code" href="group__srio__v1__0.html#gaa9bc2b856e9b7dcb4cd5781ec1df9681">XSRIO_PORT_N_ERR_STS_CSR_OFFSET</a>) | \</div><div class="line">                 (Mask &amp; <a class="code" href="group__srio__v1__0.html#ga72cb3e32c415ed1ad9bf901ed4738c3b">XSRIO_PORT_N_ERR_STS_CSR_ERR_ALL_MASK</a>))))</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gaa9bc2b856e9b7dcb4cd5781ec1df9681"><div class="ttname"><a href="group__srio__v1__0.html#gaa9bc2b856e9b7dcb4cd5781ec1df9681">XSRIO_PORT_N_ERR_STS_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_N_ERR_STS_CSR_OFFSET</div><div class="ttdoc">Port n Error and Status CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:139</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga72cb3e32c415ed1ad9bf901ed4738c3b"><div class="ttname"><a href="group__srio__v1__0.html#ga72cb3e32c415ed1ad9bf901ed4738c3b">XSRIO_PORT_N_ERR_STS_CSR_ERR_ALL_MASK</a></div><div class="ttdeci">#define XSRIO_PORT_N_ERR_STS_CSR_ERR_ALL_MASK</div><div class="ttdoc">Port Errors Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:562</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
</div><!-- fragment -->
<p>XSrio_ClrPortError clears the Port Error specified by the Mask. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on. </td></tr>
    <tr><td class="paramname">Mask</td><td>is the mask for the Port Error to be cleared.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__srio__v1__0.html#gacab486169451593319feea69b08e4cac" title="XSrio_ClrPortError clears the Port Error specified by the Mask. ">XSrio_ClrPortError(XSrio *InstancePtrm, u32 Mask)</a> </dd></dl>

</div>
</div>
<a id="gabf538c58029dbfecbc051a594c5b6ab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf538c58029dbfecbc051a594c5b6ab8">&#9670;&nbsp;</a></span>XSRIO_COMPONENT_TAG_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_COMPONENT_TAG_CSR_OFFSET&#160;&#160;&#160;0x6c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Component Tag CSR. </p>

</div>
</div>
<a id="gabab5f1195566978a3b8d7547b6c4e0a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabab5f1195566978a3b8d7547b6c4e0a3">&#9670;&nbsp;</a></span>XSRIO_DEV_ID_CAR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DEV_ID_CAR_OFFSET&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Capability Address Register Space 0x00-0x3C Registers. </p>
<p>Device Identity CAR </p>

</div>
</div>
<a id="ga5090e315c08229f3f0dd2f6da8a11d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5090e315c08229f3f0dd2f6da8a11d7b">&#9670;&nbsp;</a></span>XSRIO_DEV_ID_DEVID_CAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DEV_ID_DEVID_CAR_MASK&#160;&#160;&#160;0xFFFF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Device ID Mask. </p>

</div>
</div>
<a id="ga820df48ad6186de84f3140bf90383c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga820df48ad6186de84f3140bf90383c10">&#9670;&nbsp;</a></span>XSRIO_DEV_ID_DEVID_CAR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DEV_ID_DEVID_CAR_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Device ID shift. </p>

</div>
</div>
<a id="ga39ae0182ccd2af230e7c1b9a308f8fdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39ae0182ccd2af230e7c1b9a308f8fdd">&#9670;&nbsp;</a></span>XSRIO_DEV_ID_VDRID_CAR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DEV_ID_VDRID_CAR_MASK&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Device Vendor ID Mask. </p>

</div>
</div>
<a id="ga1519b0fad8875ce6e1914f9015b34c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1519b0fad8875ce6e1914f9015b34c97">&#9670;&nbsp;</a></span>XSRIO_DEV_INFO_CAR_DEVREV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DEV_INFO_CAR_DEVREV_MASK&#160;&#160;&#160;0x000F0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Device Revision Lable Mask. </p>

</div>
</div>
<a id="ga57bbd05c855900c98c37ff0cb47d7753"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57bbd05c855900c98c37ff0cb47d7753">&#9670;&nbsp;</a></span>XSRIO_DEV_INFO_CAR_MAJREV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DEV_INFO_CAR_MAJREV_MASK&#160;&#160;&#160;0x00000F00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Major Revision Mask. </p>

</div>
</div>
<a id="gae816b6c8a6fbdc0972f3dc8119c3178c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae816b6c8a6fbdc0972f3dc8119c3178c">&#9670;&nbsp;</a></span>XSRIO_DEV_INFO_CAR_MINREV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DEV_INFO_CAR_MINREV_MASK&#160;&#160;&#160;0x000000F0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Minor Revision Mask. </p>

</div>
</div>
<a id="gad14b2c50e37ab6caeb26bd5677c1262a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad14b2c50e37ab6caeb26bd5677c1262a">&#9670;&nbsp;</a></span>XSRIO_DEV_INFO_CAR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DEV_INFO_CAR_OFFSET&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Device Information CAR. </p>

</div>
</div>
<a id="gab9ba3c9cdef8014cda81ad9130097499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9ba3c9cdef8014cda81ad9130097499">&#9670;&nbsp;</a></span>XSRIO_DEV_INFO_CAR_PATCH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DEV_INFO_CAR_PATCH_MASK&#160;&#160;&#160;0x0000000F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Patch Mask. </p>

</div>
</div>
<a id="gabc2766876577ad322e774bd96906f178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc2766876577ad322e774bd96906f178">&#9670;&nbsp;</a></span>XSRIO_DIR_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DIR_RX&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>

<p>Receive Direction Flag. </p>

</div>
</div>
<a id="ga30c7873d0765851288036067362c5b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30c7873d0765851288036067362c5b7e">&#9670;&nbsp;</a></span>XSRIO_DIR_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DIR_TX&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>

<p>Transmit Direction Flag. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gafce174875d087f4b3cc4713a1df5446d">XSrio_IsOperationSupported()</a>.</p>

</div>
</div>
<a id="ga6d60eb0dc6cb85145be43d77bf14bae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d60eb0dc6cb85145be43d77bf14bae1">&#9670;&nbsp;</a></span>XSRIO_DST_OPS_CAR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_DST_OPS_CAR_OFFSET&#160;&#160;&#160;0x1c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Destination operations CAR. </p>

</div>
</div>
<a id="ga6cdfee54edff28e0f650ca0e6be5f69f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cdfee54edff28e0f650ca0e6be5f69f">&#9670;&nbsp;</a></span>XSRIO_EFB_HEADER_EFID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_EFB_HEADER_EFID_MASK&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Extended Features ID Mask. </p>

</div>
</div>
<a id="gab268d0f09ad1647741b2db233c436cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab268d0f09ad1647741b2db233c436cfa">&#9670;&nbsp;</a></span>XSRIO_EFB_HEADER_EFP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_EFB_HEADER_EFP_MASK&#160;&#160;&#160;0xFFFF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Extended Features Pointer Mask. </p>

</div>
</div>
<a id="gaa8021afc163a4658898e6f036b7f50ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8021afc163a4658898e6f036b7f50ca">&#9670;&nbsp;</a></span>XSRIO_EFB_HEADER_EFP_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_EFB_HEADER_EFP_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Extended Features Pointer Shift. </p>

</div>
</div>
<a id="ga2e147a812705dfde71c8b3b5ea85b7e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e147a812705dfde71c8b3b5ea85b7e0">&#9670;&nbsp;</a></span>XSRIO_EFB_HEADER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_EFB_HEADER_OFFSET&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Extended Feature Register Space 0x0100-0xFFFC Registers. </p>
<p>Extended features LP Serial Register Block Header </p>

</div>
</div>
<a id="ga72659b475911b0612f6bd8704ab1fe56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72659b475911b0612f6bd8704ab1fe56">&#9670;&nbsp;</a></span>XSRIO_EFB_LPSL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_EFB_LPSL_OFFSET&#160;&#160;&#160;0x0400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>LP-Serial Lane Extended Features offset. </p>

</div>
</div>
<a id="ga4ce9d661242960c57815217d016c5ab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ce9d661242960c57815217d016c5ab0">&#9670;&nbsp;</a></span>XSrio_ForceRxFlowControl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_ForceRxFlowControl</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">              <a class="code" href="group__srio__v1__0.html#gad651fab42acba780368b1dbe153c1e4d">XSRIO_IMP_BCSR_OFFSET</a>,    \</div><div class="line">                (<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,       \</div><div class="line">                    <a class="code" href="group__srio__v1__0.html#gad651fab42acba780368b1dbe153c1e4d">XSRIO_IMP_BCSR_OFFSET</a>) | \</div><div class="line">                                <a class="code" href="group__srio__v1__0.html#ga1c3f8e97192bb4fa1ef6de5698663d63">XSRIO_IMP_BCSR_FRX_FLOW_CNTL_MASK</a>)))</div><div class="ttc" id="group__srio__v1__0_html_gad651fab42acba780368b1dbe153c1e4d"><div class="ttname"><a href="group__srio__v1__0.html#gad651fab42acba780368b1dbe153c1e4d">XSRIO_IMP_BCSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_IMP_BCSR_OFFSET</div><div class="ttdoc">Buffer Control CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:165</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga1c3f8e97192bb4fa1ef6de5698663d63"><div class="ttname"><a href="group__srio__v1__0.html#ga1c3f8e97192bb4fa1ef6de5698663d63">XSRIO_IMP_BCSR_FRX_FLOW_CNTL_MASK</a></div><div class="ttdeci">#define XSRIO_IMP_BCSR_FRX_FLOW_CNTL_MASK</div><div class="ttdoc">Force Rx flow Control Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:814</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
</div><!-- fragment -->
<p>XSrio_ForceRxFlowControl forces the Tx flow control enabled core to use Rx flow control. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__srio__v1__0.html#ga4ce9d661242960c57815217d016c5ab0" title="XSrio_ForceRxFlowControl forces the Tx flow control enabled core to use Rx flow control. ">XSrio_ForceRxFlowControl(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="gacfde7cdfa931c5719879f7cb5b4d25cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfde7cdfa931c5719879f7cb5b4d25cf">&#9670;&nbsp;</a></span>XSrio_GetBaseDeviceID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetBaseDeviceID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#ga9b3abe05cc0b757413751f3c493023cd">XSRIO_BASE_DID_CSR_OFFSET</a>) &amp; \</div><div class="line">             XSRIO_BASE_DID_CSR_BDID_MASK) &gt;&gt; <a class="code" href="group__srio__v1__0.html#gadd5f5e46e978b7addcd450362a3e4f6b">XSRIO_BASE_DID_CSR_BDID_SHIFT</a>)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga9b3abe05cc0b757413751f3c493023cd"><div class="ttname"><a href="group__srio__v1__0.html#ga9b3abe05cc0b757413751f3c493023cd">XSRIO_BASE_DID_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_BASE_DID_CSR_OFFSET</div><div class="ttdoc">Base Device ID CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:105</div></div>
<div class="ttc" id="group__srio__v1__0_html_gadd5f5e46e978b7addcd450362a3e4f6b"><div class="ttname"><a href="group__srio__v1__0.html#gadd5f5e46e978b7addcd450362a3e4f6b">XSRIO_BASE_DID_CSR_BDID_SHIFT</a></div><div class="ttdeci">#define XSRIO_BASE_DID_CSR_BDID_SHIFT</div><div class="ttdoc">Base Device ID Shift. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:347</div></div>
</div><!-- fragment -->
<p>XSrio_GetBaseDeviceID returns the 8-bit Device Id for an endpoint in a small Transport system. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>8-bit Device Id.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u8 <a class="el" href="group__srio__v1__0.html#gacfde7cdfa931c5719879f7cb5b4d25cf" title="XSrio_GetBaseDeviceID returns the 8-bit Device Id for an endpoint in a small Transport system...">XSrio_GetBaseDeviceID(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="gab389a5b20baa6ce1d517b831ecf4c091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab389a5b20baa6ce1d517b831ecf4c091">&#9670;&nbsp;</a></span>XSrio_GetCommand</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetCommand</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,       \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#ga98dd1aa546c28e3ad2e5dfa370795346">XSRIO_PORT_N_MNT_REQ_CSR_OFFSET</a>) &amp; \</div><div class="line">             XSRIO_PORT_N_MNT_REQ_CSR_CMD_MASK)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga98dd1aa546c28e3ad2e5dfa370795346"><div class="ttname"><a href="group__srio__v1__0.html#ga98dd1aa546c28e3ad2e5dfa370795346">XSRIO_PORT_N_MNT_REQ_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_N_MNT_REQ_CSR_OFFSET</div><div class="ttdoc">Port n Link Maintenance Request CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:128</div></div>
</div><!-- fragment -->
<p>XSrio_GetCommand returns the command value that is sent on the Link-request Control symbol of the SRIO Gen2 core. </p>
<p>This api is available only if the software assisted error recovery option is enabled in the core.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Command information of the link-request control symbol.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__srio__v1__0.html#gab389a5b20baa6ce1d517b831ecf4c091" title="XSrio_GetCommand returns the command value that is sent on the Link-request Control symbol of the SRI...">XSrio_GetCommand(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="gadd5d85392da1dc1f58b65c23510edd95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd5d85392da1dc1f58b65c23510edd95">&#9670;&nbsp;</a></span>XSrio_GetComponentTagCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetComponentTagCSR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,       \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#gabf538c58029dbfecbc051a594c5b6ab8">XSRIO_COMPONENT_TAG_CSR_OFFSET</a>))</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gabf538c58029dbfecbc051a594c5b6ab8"><div class="ttname"><a href="group__srio__v1__0.html#gabf538c58029dbfecbc051a594c5b6ab8">XSRIO_COMPONENT_TAG_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_COMPONENT_TAG_CSR_OFFSET</div><div class="ttdoc">Component Tag CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:111</div></div>
</div><!-- fragment -->
<p>XSrio_GetComponentTagCSR returns the Component Tag Value set by the software during initialization. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Component Tag Value.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__srio__v1__0.html#gadd5d85392da1dc1f58b65c23510edd95" title="XSrio_GetComponentTagCSR returns the Component Tag Value set by the software during initialization...">XSrio_GetComponentTagCSR(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga76698c33cdf6c12d510c1e93209f366d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76698c33cdf6c12d510c1e93209f366d">&#9670;&nbsp;</a></span>XSrio_GetCRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetCRF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a>) &amp; \</div><div class="line">             XSRIO_IMP_MRIR_REQ_CRF_MASK) &gt;&gt; XSRIO_IMP_MRIR_REQ_CRF_SHIFT)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gafe4d77bd8382322b677d9765101c7b6d"><div class="ttname"><a href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a></div><div class="ttdeci">#define XSRIO_IMP_MRIR_OFFSET</div><div class="ttdoc">Maintenance Request Information Register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:166</div></div>
</div><!-- fragment -->
<p>XSrio_GetCRF checks whether the CRF is enabled in the core or not which will be used for outgoing maintenance requests. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>CRF Value used for outgoing maintenance requests.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u8 <a class="el" href="group__srio__v1__0.html#ga76698c33cdf6c12d510c1e93209f366d" title="XSrio_GetCRF checks whether the CRF is enabled in the core or not which will be used for outgoing mai...">XSrio_GetCRF(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga3c60f6d350aea0945644251ce9aa38a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c60f6d350aea0945644251ce9aa38a9">&#9670;&nbsp;</a></span>XSrio_GetDestinationID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetDestinationID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,       \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a> ) &amp; \</div><div class="line">             XSRIO_IMP_MRIR_REQ_DESTID_MASK)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gafe4d77bd8382322b677d9765101c7b6d"><div class="ttname"><a href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a></div><div class="ttdeci">#define XSRIO_IMP_MRIR_OFFSET</div><div class="ttdoc">Maintenance Request Information Register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:166</div></div>
</div><!-- fragment -->
<p>XSrio_GetDestinationID gets the destination id value which will be used for outgoing maintenance requests. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Destination ID value of the outgoing maintenance request.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u8 <a class="el" href="group__srio__v1__0.html#ga3c60f6d350aea0945644251ce9aa38a9" title="XSrio_GetDestinationID gets the destination id value which will be used for outgoing maintenance requ...">XSrio_GetDestinationID(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga3ae00f693b20af370a16c288ad85e3a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ae00f693b20af370a16c288ad85e3a8">&#9670;&nbsp;</a></span>XSrio_GetExFeaturesPointer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetExFeaturesPointer</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,       \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#ga0a923d474a8eeac67f54d6259da07dc4">XSRIO_ASM_INFO_CAR_OFFSET</a>) &amp; <a class="code" href="group__srio__v1__0.html#ga7548def33dd41ea582a382c7ffbe2c58">XSRIO_ASM_INFO_CAR_EFP_MASK</a>)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7548def33dd41ea582a382c7ffbe2c58"><div class="ttname"><a href="group__srio__v1__0.html#ga7548def33dd41ea582a382c7ffbe2c58">XSRIO_ASM_INFO_CAR_EFP_MASK</a></div><div class="ttdeci">#define XSRIO_ASM_INFO_CAR_EFP_MASK</div><div class="ttdoc">Extended Features Pointer Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:217</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga0a923d474a8eeac67f54d6259da07dc4"><div class="ttname"><a href="group__srio__v1__0.html#ga0a923d474a8eeac67f54d6259da07dc4">XSRIO_ASM_INFO_CAR_OFFSET</a></div><div class="ttdeci">#define XSRIO_ASM_INFO_CAR_OFFSET</div><div class="ttdoc">Assembly Information CAR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:77</div></div>
</div><!-- fragment -->
<p>XSrio_GetExFeaturesPointer gives the pointer to the Phy Register space of the SRIO Gen2 core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pointer to the Phy Register space of the core.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u16 <a class="el" href="group__srio__v1__0.html#ga3ae00f693b20af370a16c288ad85e3a8" title="XSrio_GetExFeaturesPointer gives the pointer to the Phy Register space of the SRIO Gen2 core...">XSrio_GetExFeaturesPointer(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="gab5e62651fb6880055528649c423f5a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5e62651fb6880055528649c423f5a99">&#9670;&nbsp;</a></span>XSrio_GetExtFeaturesID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetExtFeaturesID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,       \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#ga2e147a812705dfde71c8b3b5ea85b7e0">XSRIO_EFB_HEADER_OFFSET</a>) &amp; \</div><div class="line">             XSRIO_EFB_HEADER_EFID_MASK)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga2e147a812705dfde71c8b3b5ea85b7e0"><div class="ttname"><a href="group__srio__v1__0.html#ga2e147a812705dfde71c8b3b5ea85b7e0">XSRIO_EFB_HEADER_OFFSET</a></div><div class="ttdeci">#define XSRIO_EFB_HEADER_OFFSET</div><div class="ttdoc">Extended Feature Register Space 0x0100-0xFFFC Registers. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:116</div></div>
</div><!-- fragment -->
<p>XSrio_GetExtFeaturesID returns the Extended Features Id value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Extended Features ID Value.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u16 <a class="el" href="group__srio__v1__0.html#gab5e62651fb6880055528649c423f5a99" title="XSrio_GetExtFeaturesID returns the Extended Features Id value. ">XSrio_GetExtFeaturesID(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga3a0629b01afa0520405529334e758849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a0629b01afa0520405529334e758849">&#9670;&nbsp;</a></span>XSrio_GetHostBaseDevID_LockCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetHostBaseDevID_LockCSR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,       \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#gaa385c427eb29650bb31acbaf4a3e320c">XSRIO_HOST_DID_LOCK_CSR_OFFSET</a>) &amp; \</div><div class="line">             XSRIO_HOST_DID_LOCK_CSR_HBDID_MASK)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gaa385c427eb29650bb31acbaf4a3e320c"><div class="ttname"><a href="group__srio__v1__0.html#gaa385c427eb29650bb31acbaf4a3e320c">XSRIO_HOST_DID_LOCK_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_HOST_DID_LOCK_CSR_OFFSET</div><div class="ttdoc">Host Base Device ID Lock CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:106</div></div>
</div><!-- fragment -->
<p>XSrio_GetHostBaseDevID_LockCSR returns the Device Id of the system host. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Device Id of the system host.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u16 <a class="el" href="group__srio__v1__0.html#ga3a0629b01afa0520405529334e758849" title="XSrio_GetHostBaseDevID_LockCSR returns the Device Id of the system host. ">XSrio_GetHostBaseDevID_LockCSR(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga05f6e0fd9a933c44f621c096bffdf0ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05f6e0fd9a933c44f621c096bffdf0ff">&#9670;&nbsp;</a></span>XSrio_GetInboundAckID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetInboundAckID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">          <a class="code" href="group__srio__v1__0.html#gaf43554809e5c07fffb0e53045b09c01c">XSRIO_PORT_N_ACKID_CSR_OFFSET</a>) &amp; \</div><div class="line">                XSRIO_PORT_N_ACKID_CSR_IBACKID_MASK) &gt;&gt;  \</div><div class="line">                        <a class="code" href="group__srio__v1__0.html#ga8b3e4ea25cec8c9876433d60720c2b9b">XSRIO_PORT_N_ACKID_CSR_IBACKID_SHIFT</a>)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gaf43554809e5c07fffb0e53045b09c01c"><div class="ttname"><a href="group__srio__v1__0.html#gaf43554809e5c07fffb0e53045b09c01c">XSRIO_PORT_N_ACKID_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_N_ACKID_CSR_OFFSET</div><div class="ttdoc">Port n Local Ack ID CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:138</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga8b3e4ea25cec8c9876433d60720c2b9b"><div class="ttname"><a href="group__srio__v1__0.html#ga8b3e4ea25cec8c9876433d60720c2b9b">XSRIO_PORT_N_ACKID_CSR_IBACKID_SHIFT</a></div><div class="ttdeci">#define XSRIO_PORT_N_ACKID_CSR_IBACKID_SHIFT</div><div class="ttdoc">In bound ACK ID shift. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:484</div></div>
</div><!-- fragment -->
<p>XSrio_GetInboundAckID returns the expected Ackid of the next received packet of the SRIO Gen2 core. </p>
<p>This api is available only if the software assisted error recovery option is selected in the core.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Inbound Ack ID value.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__srio__v1__0.html#ga05f6e0fd9a933c44f621c096bffdf0ff" title="XSrio_GetInboundAckID returns the expected Ackid of the next received packet of the SRIO Gen2 core...">XSrio_GetInboundAckID(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="gae1b3ddcbd05c2fb66429ba118e11632b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1b3ddcbd05c2fb66429ba118e11632b">&#9670;&nbsp;</a></span>XSrio_GetLargeBaseDeviceID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetLargeBaseDeviceID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,       \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#ga9b3abe05cc0b757413751f3c493023cd">XSRIO_BASE_DID_CSR_OFFSET</a>) &amp; \</div><div class="line">             XSRIO_BASE_DID_CSR_LBDID_MASK)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga9b3abe05cc0b757413751f3c493023cd"><div class="ttname"><a href="group__srio__v1__0.html#ga9b3abe05cc0b757413751f3c493023cd">XSRIO_BASE_DID_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_BASE_DID_CSR_OFFSET</div><div class="ttdoc">Base Device ID CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:105</div></div>
</div><!-- fragment -->
<p>XSrio_GetLargeBaseDeviceID returns the 16-bit Device Id for an endpoint in a Large transport system. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>16-bit Device Id.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u16 <a class="el" href="group__srio__v1__0.html#gae1b3ddcbd05c2fb66429ba118e11632b" title="XSrio_GetLargeBaseDeviceID returns the 16-bit Device Id for an endpoint in a Large transport system...">XSrio_GetLargeBaseDeviceID(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="gaff3d43b0d620e05058151226ec142f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff3d43b0d620e05058151226ec142f8a">&#9670;&nbsp;</a></span>XSrio_GetLCSBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetLCSBA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#gafffc5b4df1dd5366ef4074e68f7b958a">XSRIO_LCS1_BASEADDR_CSR_OFFSET</a>) &amp; \</div><div class="line">                XSRIO_LCS1_BASEADDR_LCSBA_CSR_MASK) &gt;&gt;  \</div><div class="line">                        <a class="code" href="group__srio__v1__0.html#gacffff28710d77ac7a123f78728eb4712">XSRIO_LCS1_BASEADDR_LCSBA_CSR_SHIFT</a>)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gafffc5b4df1dd5366ef4074e68f7b958a"><div class="ttname"><a href="group__srio__v1__0.html#gafffc5b4df1dd5366ef4074e68f7b958a">XSRIO_LCS1_BASEADDR_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_LCS1_BASEADDR_CSR_OFFSET</div><div class="ttdoc">Local Configuration Space 1 Base Address CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:100</div></div>
<div class="ttc" id="group__srio__v1__0_html_gacffff28710d77ac7a123f78728eb4712"><div class="ttname"><a href="group__srio__v1__0.html#gacffff28710d77ac7a123f78728eb4712">XSRIO_LCS1_BASEADDR_LCSBA_CSR_SHIFT</a></div><div class="ttdeci">#define XSRIO_LCS1_BASEADDR_LCSBA_CSR_SHIFT</div><div class="ttdoc">LCSBA Shift. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:330</div></div>
</div><!-- fragment -->
<p>XSrio_GetLCSBA returns the Local Configuration Space Base Address(LCSBA) of the SRIO Gen2 core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Contents of Local Configuration Space Base Address Register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__srio__v1__0.html#gaff3d43b0d620e05058151226ec142f8a" title="XSrio_GetLCSBA returns the Local Configuration Space Base Address(LCSBA) of the SRIO Gen2 core...">XSrio_GetLCSBA(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga20713788620dca8ec06667899ad09086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20713788620dca8ec06667899ad09086">&#9670;&nbsp;</a></span>XSrio_GetOutboundAckID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetOutboundAckID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,       \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#gaf43554809e5c07fffb0e53045b09c01c">XSRIO_PORT_N_ACKID_CSR_OFFSET</a>) &amp; \</div><div class="line">             XSRIO_PORT_N_ACKID_CSR_OBACKID_MASK)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gaf43554809e5c07fffb0e53045b09c01c"><div class="ttname"><a href="group__srio__v1__0.html#gaf43554809e5c07fffb0e53045b09c01c">XSRIO_PORT_N_ACKID_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_N_ACKID_CSR_OFFSET</div><div class="ttdoc">Port n Local Ack ID CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:138</div></div>
</div><!-- fragment -->
<p>XSrio_GetOutboundAckID returns the value of the next transmitted Ackid of the SRIO Gen2 Core. </p>
<p>This api is available only if the software assisted error recovery option is selected core.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Outbound Ack ID value.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__srio__v1__0.html#ga20713788620dca8ec06667899ad09086" title="XSrio_GetOutboundAckID returns the value of the next transmitted Ackid of the SRIO Gen2 Core...">XSrio_GetOutboundAckID(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga5378e52f9e70d3b7bcdadd01a764d4a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5378e52f9e70d3b7bcdadd01a764d4a6">&#9670;&nbsp;</a></span>XSrio_GetPortControlStatus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetPortControlStatus</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,       \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#gafe2d28961f5aa630a30dc2916262d02b">XSRIO_PORT_N_CTL_CSR_OFFSET</a>) &amp; \</div><div class="line">             XSRIO_PORT_N_CTL_CSR_STATUS_ALL_MASK)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gafe2d28961f5aa630a30dc2916262d02b"><div class="ttname"><a href="group__srio__v1__0.html#gafe2d28961f5aa630a30dc2916262d02b">XSRIO_PORT_N_CTL_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_N_CTL_CSR_OFFSET</div><div class="ttdoc">Port n Control CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:144</div></div>
</div><!-- fragment -->
<p>XSrio_GetPortControlStatus returns the status of the port that is currently enabled in the SRIO Gen2 core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The bit mask for the ports that are currently enabled.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__srio__v1__0.html#ga5378e52f9e70d3b7bcdadd01a764d4a6" title="XSrio_GetPortControlStatus returns the status of the port that is currently enabled in the SRIO Gen2 ...">XSrio_GetPortControlStatus(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="gab855a80c812d251ab338c74fd004ab10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab855a80c812d251ab338c74fd004ab10">&#9670;&nbsp;</a></span>XSrio_GetPortErrorStatus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetPortErrorStatus</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,       \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#gaa9bc2b856e9b7dcb4cd5781ec1df9681">XSRIO_PORT_N_ERR_STS_CSR_OFFSET</a>) &amp; \</div><div class="line">             XSRIO_PORT_N_ERR_STS_CSR_ERR_ALL_MASK)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gaa9bc2b856e9b7dcb4cd5781ec1df9681"><div class="ttname"><a href="group__srio__v1__0.html#gaa9bc2b856e9b7dcb4cd5781ec1df9681">XSRIO_PORT_N_ERR_STS_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_N_ERR_STS_CSR_OFFSET</div><div class="ttdoc">Port n Error and Status CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:139</div></div>
</div><!-- fragment -->
<p>XSrio_GetPortErrorStatus returns the mask for the port errors currently enabled in the SRIO Gen2 core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The bit mask for the port errors that are currently enabled.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__srio__v1__0.html#gab855a80c812d251ab338c74fd004ab10" title="XSrio_GetPortErrorStatus returns the mask for the port errors currently enabled in the SRIO Gen2 core...">XSrio_GetPortErrorStatus(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga81b9edd3c92a0e2a71bdc6e8204ad87a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81b9edd3c92a0e2a71bdc6e8204ad87a">&#9670;&nbsp;</a></span>XSrio_GetPortLinkTimeOutValue</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetPortLinkTimeOutValue</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#ga1e79cd1c619b83e98fd3890a7e481afb">XSRIO_PORT_LINK_TOUT_CSR_OFFSET</a>   ) &amp; \</div><div class="line">                XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_MASK) &gt;&gt;   \</div><div class="line">                        <a class="code" href="group__srio__v1__0.html#ga1393da4ef49e86fc2372cc7da2c7f1f2">XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_SHIFT</a>)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga1e79cd1c619b83e98fd3890a7e481afb"><div class="ttname"><a href="group__srio__v1__0.html#ga1e79cd1c619b83e98fd3890a7e481afb">XSRIO_PORT_LINK_TOUT_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_LINK_TOUT_CSR_OFFSET</div><div class="ttdoc">Port Link Timeout CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:121</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga1393da4ef49e86fc2372cc7da2c7f1f2"><div class="ttname"><a href="group__srio__v1__0.html#ga1393da4ef49e86fc2372cc7da2c7f1f2">XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_SHIFT</a></div><div class="ttdeci">#define XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_SHIFT</div><div class="ttdoc">Timeout Value Shift. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:391</div></div>
</div><!-- fragment -->
<p>XSrio_GetPortLinkTimeOutValue returns the Port Link Timeout value for the SRIO Gen2 core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Port link Timeout Value.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__srio__v1__0.html#ga81b9edd3c92a0e2a71bdc6e8204ad87a" title="XSrio_GetPortLinkTimeOutValue returns the Port Link Timeout value for the SRIO Gen2 core...">XSrio_GetPortLinkTimeOutValue(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga9963021f71bdeca584ebfb9d3e57a1e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9963021f71bdeca584ebfb9d3e57a1e4">&#9670;&nbsp;</a></span>XSrio_GetPortRespTimeOutValue</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetPortRespTimeOutValue</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#gaa2f205d7f2f3063e39ce45e6e2712bd8">XSRIO_PORT_RESP_TOUT_CSR_OFFSET</a>) &amp; \</div><div class="line">                XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_MASK) &gt;&gt;  \</div><div class="line">                        <a class="code" href="group__srio__v1__0.html#gacc4dcceafc76cc3725fdcee33bda63e8">XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_SHIFT</a>)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gacc4dcceafc76cc3725fdcee33bda63e8"><div class="ttname"><a href="group__srio__v1__0.html#gacc4dcceafc76cc3725fdcee33bda63e8">XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_SHIFT</a></div><div class="ttdeci">#define XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_SHIFT</div><div class="ttdoc">Response Timeout Shift. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:407</div></div>
<div class="ttc" id="group__srio__v1__0_html_gaa2f205d7f2f3063e39ce45e6e2712bd8"><div class="ttname"><a href="group__srio__v1__0.html#gaa2f205d7f2f3063e39ce45e6e2712bd8">XSRIO_PORT_RESP_TOUT_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_RESP_TOUT_CSR_OFFSET</div><div class="ttdoc">Port Response Timeout CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:122</div></div>
</div><!-- fragment -->
<p>XSrio_GetPortRespTimeOutValue returns the Port Response Timeout value for the the SRIO Gen2 core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Port Response Timeout value.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__srio__v1__0.html#ga9963021f71bdeca584ebfb9d3e57a1e4" title="XSrio_GetPortRespTimeOutValue returns the Port Response Timeout value for the the SRIO Gen2 core...">XSrio_GetPortRespTimeOutValue(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga66ab356e1da20d8530a3028634091321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66ab356e1da20d8530a3028634091321">&#9670;&nbsp;</a></span>XSrio_GetPortwidthOverride</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetPortwidthOverride</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#gafe2d28961f5aa630a30dc2916262d02b">XSRIO_PORT_N_CTL_CSR_OFFSET</a>) &amp; \</div><div class="line">             XSRIO_PORT_N_CTL_CSR_PWO_MASK) &gt;&gt; <a class="code" href="group__srio__v1__0.html#ga55777eb3881e2b939ba8de77a16c62d6">XSRIO_PORT_N_CTL_CSR_PWO_SHIFT</a>)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga55777eb3881e2b939ba8de77a16c62d6"><div class="ttname"><a href="group__srio__v1__0.html#ga55777eb3881e2b939ba8de77a16c62d6">XSRIO_PORT_N_CTL_CSR_PWO_SHIFT</a></div><div class="ttdeci">#define XSRIO_PORT_N_CTL_CSR_PWO_SHIFT</div><div class="ttdoc">Port width Override Shift. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:632</div></div>
<div class="ttc" id="group__srio__v1__0_html_gafe2d28961f5aa630a30dc2916262d02b"><div class="ttname"><a href="group__srio__v1__0.html#gafe2d28961f5aa630a30dc2916262d02b">XSRIO_PORT_N_CTL_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_N_CTL_CSR_OFFSET</div><div class="ttdoc">Port n Control CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:144</div></div>
</div><!-- fragment -->
<p>XSrio_GetPortwidthOverride returns the port width override value of the SRIO Gen2 core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Port Width Override Value.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u8 <a class="el" href="group__srio__v1__0.html#ga66ab356e1da20d8530a3028634091321" title="XSrio_GetPortwidthOverride returns the port width override value of the SRIO Gen2 core...">XSrio_GetPortwidthOverride(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="gaa67bb8a01c79079bed244bed3d8b2288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa67bb8a01c79079bed244bed3d8b2288">&#9670;&nbsp;</a></span>XSrio_GetPriority</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetPriority</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">            <a class="code" href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a> ) &amp; \</div><div class="line">            XSRIO_IMP_MRIR_REQ_PRIO_MASK) &gt;&gt; XSRIO_IMP_MRIR_REQ_PRIO_SHIFT)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gafe4d77bd8382322b677d9765101c7b6d"><div class="ttname"><a href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a></div><div class="ttdeci">#define XSRIO_IMP_MRIR_OFFSET</div><div class="ttdoc">Maintenance Request Information Register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:166</div></div>
</div><!-- fragment -->
<p>XSrio_GetPriority priority used for outgoing maintenance requests. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Priority value.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u8 <a class="el" href="group__srio__v1__0.html#gaa67bb8a01c79079bed244bed3d8b2288" title="XSrio_GetPriority priority used for outgoing maintenance requests. ">XSrio_GetPriority(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="gaae5bc91f206477d2b670df74960c9f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae5bc91f206477d2b670df74960c9f21">&#9670;&nbsp;</a></span>XSrio_GetRxSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetRxSize</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,       \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#gad651fab42acba780368b1dbe153c1e4d">XSRIO_IMP_BCSR_OFFSET</a> ) &amp; \</div><div class="line">             XSRIO_IMP_BCSR_RXSIZE_MASK)</div><div class="ttc" id="group__srio__v1__0_html_gad651fab42acba780368b1dbe153c1e4d"><div class="ttname"><a href="group__srio__v1__0.html#gad651fab42acba780368b1dbe153c1e4d">XSRIO_IMP_BCSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_IMP_BCSR_OFFSET</div><div class="ttdoc">Buffer Control CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:165</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
</div><!-- fragment -->
<p>XSrio_GetRxSize returns the number of maximum-size packets the rx buffer holded. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Rx buffer size.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u8 <a class="el" href="group__srio__v1__0.html#gaae5bc91f206477d2b670df74960c9f21" title="XSrio_GetRxSize returns the number of maximum-size packets the rx buffer holded. ">XSrio_GetRxSize(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga8deeb1034839d63ea19adcafcfbb3f10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8deeb1034839d63ea19adcafcfbb3f10">&#9670;&nbsp;</a></span>XSrio_GetSerialExtFeaturesPointer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetSerialExtFeaturesPointer</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#ga2e147a812705dfde71c8b3b5ea85b7e0">XSRIO_EFB_HEADER_OFFSET</a>) &amp; \</div><div class="line">             XSRIO_EFB_HEADER_EFP_MASK) &gt;&gt; <a class="code" href="group__srio__v1__0.html#gaa8021afc163a4658898e6f036b7f50ca">XSRIO_EFB_HEADER_EFP_SHIFT</a>)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gaa8021afc163a4658898e6f036b7f50ca"><div class="ttname"><a href="group__srio__v1__0.html#gaa8021afc163a4658898e6f036b7f50ca">XSRIO_EFB_HEADER_EFP_SHIFT</a></div><div class="ttdeci">#define XSRIO_EFB_HEADER_EFP_SHIFT</div><div class="ttdoc">Extended Features Pointer Shift. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:375</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga2e147a812705dfde71c8b3b5ea85b7e0"><div class="ttname"><a href="group__srio__v1__0.html#ga2e147a812705dfde71c8b3b5ea85b7e0">XSRIO_EFB_HEADER_OFFSET</a></div><div class="ttdeci">#define XSRIO_EFB_HEADER_OFFSET</div><div class="ttdoc">Extended Feature Register Space 0x0100-0xFFFC Registers. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:116</div></div>
</div><!-- fragment -->
<p>XSrio_GetSerialExtFeaturesPointer returns the Extended Features Pointer which will point to the next extended features block if one exists. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Extended Features Pointer Address.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u16 <a class="el" href="group__srio__v1__0.html#ga8deeb1034839d63ea19adcafcfbb3f10" title="XSrio_GetSerialExtFeaturesPointer returns the Extended Features Pointer which will point to the next ...">XSrio_GetSerialExtFeaturesPointer(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga5416a4413a7fba4cde587a089f1ef1ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5416a4413a7fba4cde587a089f1ef1ab">&#9670;&nbsp;</a></span>XSrio_GetSerialLaneExtFeaturesPointer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetSerialLaneExtFeaturesPointer</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#ga72659b475911b0612f6bd8704ab1fe56">XSRIO_EFB_LPSL_OFFSET</a> + <a class="code" href="group__srio__v1__0.html#ga4499d2f039a465f34e8f80995c11b144">XSRIO_SL_HEADER_OFFSET</a>) &amp; \</div><div class="line">             XSRIO_SL_HEADER_EFP_MASK) &gt;&gt; <a class="code" href="group__srio__v1__0.html#ga78b48c1d1df27c224b1c46435a55ba6f">XSRIO_SL_HEADER_EFP_SHIFT</a>)</div><div class="ttc" id="group__srio__v1__0_html_ga78b48c1d1df27c224b1c46435a55ba6f"><div class="ttname"><a href="group__srio__v1__0.html#ga78b48c1d1df27c224b1c46435a55ba6f">XSRIO_SL_HEADER_EFP_SHIFT</a></div><div class="ttdeci">#define XSRIO_SL_HEADER_EFP_SHIFT</div><div class="ttdoc">Extended Features Pointer Shift. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:658</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga4499d2f039a465f34e8f80995c11b144"><div class="ttname"><a href="group__srio__v1__0.html#ga4499d2f039a465f34e8f80995c11b144">XSRIO_SL_HEADER_OFFSET</a></div><div class="ttdeci">#define XSRIO_SL_HEADER_OFFSET</div><div class="ttdoc">Serial Lane Block Header. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:150</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga72659b475911b0612f6bd8704ab1fe56"><div class="ttname"><a href="group__srio__v1__0.html#ga72659b475911b0612f6bd8704ab1fe56">XSRIO_EFB_LPSL_OFFSET</a></div><div class="ttdeci">#define XSRIO_EFB_LPSL_OFFSET</div><div class="ttdoc">LP-Serial Lane Extended Features offset. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:145</div></div>
</div><!-- fragment -->
<p>XSrio_GetSerialLaneExtFeaturesPointer returns the extended features pointer For the serial lane which will point to the next extended features block If one exists. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Extended Features Pointer Address.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u16 <a class="el" href="group__srio__v1__0.html#ga5416a4413a7fba4cde587a089f1ef1ab" title="XSrio_GetSerialLaneExtFeaturesPointer returns the extended features pointer For the serial lane which...">XSrio_GetSerialLaneExtFeaturesPointer(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga65108021ee8bdfcc49caf050106a015c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65108021ee8bdfcc49caf050106a015c">&#9670;&nbsp;</a></span>XSrio_GetTxSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_GetTxSize</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#gad651fab42acba780368b1dbe153c1e4d">XSRIO_IMP_BCSR_OFFSET</a> ) &amp; \</div><div class="line">             XSRIO_IMP_BCSR_TXSIZE_MASK) &gt;&gt; <a class="code" href="group__srio__v1__0.html#ga04e3e69ddd5ca32d49b7177773cd4740">XSRIO_IMP_BCSR_TXSIZE_SHIFT</a>)</div><div class="ttc" id="group__srio__v1__0_html_gad651fab42acba780368b1dbe153c1e4d"><div class="ttname"><a href="group__srio__v1__0.html#gad651fab42acba780368b1dbe153c1e4d">XSRIO_IMP_BCSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_IMP_BCSR_OFFSET</div><div class="ttdoc">Buffer Control CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:165</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga04e3e69ddd5ca32d49b7177773cd4740"><div class="ttname"><a href="group__srio__v1__0.html#ga04e3e69ddd5ca32d49b7177773cd4740">XSRIO_IMP_BCSR_TXSIZE_SHIFT</a></div><div class="ttdeci">#define XSRIO_IMP_BCSR_TXSIZE_SHIFT</div><div class="ttdoc">Tx size shift. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:820</div></div>
</div><!-- fragment -->
<p>XSrio_GetTxSize returns the number of maximum-size packets the tx buffer holds. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Tx buffer size.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u8 <a class="el" href="group__srio__v1__0.html#ga65108021ee8bdfcc49caf050106a015c" title="XSrio_GetTxSize returns the number of maximum-size packets the tx buffer holds. ">XSrio_GetTxSize(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga65ffdf1055349f408681a28e4804ad0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65ffdf1055349f408681a28e4804ad0a">&#9670;&nbsp;</a></span>XSRIO_HOST_DID_LOCK_CSR_HBDID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_HOST_DID_LOCK_CSR_HBDID_MASK&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Host Base Device ID Mask. </p>

</div>
</div>
<a id="gaa385c427eb29650bb31acbaf4a3e320c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa385c427eb29650bb31acbaf4a3e320c">&#9670;&nbsp;</a></span>XSRIO_HOST_DID_LOCK_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_HOST_DID_LOCK_CSR_OFFSET&#160;&#160;&#160;0x68</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Host Base Device ID Lock CSR. </p>

</div>
</div>
<a id="ga1c3f8e97192bb4fa1ef6de5698663d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c3f8e97192bb4fa1ef6de5698663d63">&#9670;&nbsp;</a></span>XSRIO_IMP_BCSR_FRX_FLOW_CNTL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_BCSR_FRX_FLOW_CNTL_MASK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Force Rx flow Control Mask. </p>

</div>
</div>
<a id="gad651fab42acba780368b1dbe153c1e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad651fab42acba780368b1dbe153c1e4d">&#9670;&nbsp;</a></span>XSRIO_IMP_BCSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_BCSR_OFFSET&#160;&#160;&#160;0x10004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Buffer Control CSR. </p>

</div>
</div>
<a id="gaad417ab7b7dd1b2126a64fc2919a3734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad417ab7b7dd1b2126a64fc2919a3734">&#9670;&nbsp;</a></span>XSRIO_IMP_BCSR_RXFLOW_CNTLONLY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_BCSR_RXFLOW_CNTLONLY_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Rx Flow Control Only Mask. </p>

</div>
</div>
<a id="ga335241657626eab68188c0d505572c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga335241657626eab68188c0d505572c35">&#9670;&nbsp;</a></span>XSRIO_IMP_BCSR_RXSIZE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_BCSR_RXSIZE_MASK&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Rx size Mask. </p>

</div>
</div>
<a id="ga2fee7f23801a2e0b8ce142335a401717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fee7f23801a2e0b8ce142335a401717">&#9670;&nbsp;</a></span>XSRIO_IMP_BCSR_TX_FLOW_CNTL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_BCSR_TX_FLOW_CNTL_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Tx Flow Control Mask. </p>

</div>
</div>
<a id="gad8f753d02157a46e2feb752325fa8fa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8f753d02157a46e2feb752325fa8fa9">&#9670;&nbsp;</a></span>XSRIO_IMP_BCSR_TXREQ_REORDER_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_BCSR_TXREQ_REORDER_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Tx Request Reorder Mask. </p>

</div>
</div>
<a id="ga8c58f4eff4ec070291fc83b76351a73c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c58f4eff4ec070291fc83b76351a73c">&#9670;&nbsp;</a></span>XSRIO_IMP_BCSR_TXSIZE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_BCSR_TXSIZE_MASK&#160;&#160;&#160;0x07FF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Tx size Mask. </p>

</div>
</div>
<a id="ga04e3e69ddd5ca32d49b7177773cd4740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04e3e69ddd5ca32d49b7177773cd4740">&#9670;&nbsp;</a></span>XSRIO_IMP_BCSR_TXSIZE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_BCSR_TXSIZE_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Tx size shift. </p>

</div>
</div>
<a id="ga0c307631f4dbe3b506e3497bda77586b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c307631f4dbe3b506e3497bda77586b">&#9670;&nbsp;</a></span>XSRIO_IMP_BCSR_UNIFIED_CLK_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_BCSR_UNIFIED_CLK_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Buffer Control Mask. </p>

</div>
</div>
<a id="gafe4d77bd8382322b677d9765101c7b6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe4d77bd8382322b677d9765101c7b6d">&#9670;&nbsp;</a></span>XSRIO_IMP_MRIR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_MRIR_OFFSET&#160;&#160;&#160;0x10100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Maintenance Request Information Register. </p>

</div>
</div>
<a id="ga114b6719c2e1043ef79c009fead1b28d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga114b6719c2e1043ef79c009fead1b28d">&#9670;&nbsp;</a></span>XSRIO_IMP_MRIR_REQ_CRF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_MRIR_REQ_CRF_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Request CRF Mask. </p>

</div>
</div>
<a id="ga4b251ca3e20b50fad896a7b93eadd002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b251ca3e20b50fad896a7b93eadd002">&#9670;&nbsp;</a></span>XSRIO_IMP_MRIR_REQ_DESTID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_MRIR_REQ_DESTID_MASK&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Request Destination ID Mask. </p>

</div>
</div>
<a id="ga4a5e50909869ab789a272b6e1b93a2be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a5e50909869ab789a272b6e1b93a2be">&#9670;&nbsp;</a></span>XSRIO_IMP_MRIR_REQ_PRIO_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_MRIR_REQ_PRIO_MASK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Request Priority Mask. </p>

</div>
</div>
<a id="ga6fd471211a93073029bfcdcd7de4ddef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fd471211a93073029bfcdcd7de4ddef">&#9670;&nbsp;</a></span>XSRIO_IMP_MRIR_REQ_TID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_MRIR_REQ_TID_MASK&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Request TID Mask. </p>

</div>
</div>
<a id="gaed9939e0409d3c884a5d6040818f30f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed9939e0409d3c884a5d6040818f30f5">&#9670;&nbsp;</a></span>XSRIO_IMP_WCSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_WCSR_OFFSET&#160;&#160;&#160;0x10000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Implementation Defined Space 0x010000 - 0xFFFFFC Registers. </p>
<p>Water Mark CSR </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#ga9eb82f808fa01a1679ed60a026a2a2c7">XSrio_GetWaterMark()</a>, and <a class="el" href="group__srio__v1__0.html#ga9cb7fbc368f16113382c2a9b4556b601">XSrio_SetWaterMark()</a>.</p>

</div>
</div>
<a id="ga614ee4a2172a0c12d709b002a20fbeef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga614ee4a2172a0c12d709b002a20fbeef">&#9670;&nbsp;</a></span>XSRIO_IMP_WCSR_WM0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_WCSR_WM0_MASK&#160;&#160;&#160;0x0000003F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Water Mark 0 Mask. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#ga9eb82f808fa01a1679ed60a026a2a2c7">XSrio_GetWaterMark()</a>, and <a class="el" href="group__srio__v1__0.html#ga9cb7fbc368f16113382c2a9b4556b601">XSrio_SetWaterMark()</a>.</p>

</div>
</div>
<a id="ga06ccd785f2726efe3a060c0a914c66cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06ccd785f2726efe3a060c0a914c66cd">&#9670;&nbsp;</a></span>XSRIO_IMP_WCSR_WM1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_WCSR_WM1_MASK&#160;&#160;&#160;0x00003F00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Water Mark 1 Mask. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#ga9eb82f808fa01a1679ed60a026a2a2c7">XSrio_GetWaterMark()</a>, and <a class="el" href="group__srio__v1__0.html#ga9cb7fbc368f16113382c2a9b4556b601">XSrio_SetWaterMark()</a>.</p>

</div>
</div>
<a id="ga00a76a62641f17c8c9e4d76f2b1e6168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00a76a62641f17c8c9e4d76f2b1e6168">&#9670;&nbsp;</a></span>XSRIO_IMP_WCSR_WM1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_WCSR_WM1_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Water Mark 1 Shift. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#ga9eb82f808fa01a1679ed60a026a2a2c7">XSrio_GetWaterMark()</a>, and <a class="el" href="group__srio__v1__0.html#ga9cb7fbc368f16113382c2a9b4556b601">XSrio_SetWaterMark()</a>.</p>

</div>
</div>
<a id="ga53adbebbf16c0da5ca8d90167e9b9c57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53adbebbf16c0da5ca8d90167e9b9c57">&#9670;&nbsp;</a></span>XSRIO_IMP_WCSR_WM2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_WCSR_WM2_MASK&#160;&#160;&#160;0x003F0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Water Mark 2 Mask. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#ga9eb82f808fa01a1679ed60a026a2a2c7">XSrio_GetWaterMark()</a>, and <a class="el" href="group__srio__v1__0.html#ga9cb7fbc368f16113382c2a9b4556b601">XSrio_SetWaterMark()</a>.</p>

</div>
</div>
<a id="ga238f24ec2ccd7043d83fbd04edcad4bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga238f24ec2ccd7043d83fbd04edcad4bc">&#9670;&nbsp;</a></span>XSRIO_IMP_WCSR_WM2_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IMP_WCSR_WM2_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Water Mark 2 Shift. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#ga9eb82f808fa01a1679ed60a026a2a2c7">XSrio_GetWaterMark()</a>, and <a class="el" href="group__srio__v1__0.html#ga9cb7fbc368f16113382c2a9b4556b601">XSrio_SetWaterMark()</a>.</p>

</div>
</div>
<a id="ga5c084f9424ee6edbc6c9c94db2dac6f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c084f9424ee6edbc6c9c94db2dac6f8">&#9670;&nbsp;</a></span>XSRIO_IS_BRIDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IS_BRIDGE&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>

<p>Core can be used as a bridge to another interface. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#ga753aded6db30e1c042e7c7ee43b2a483">XSrio_GetPEType()</a>.</p>

</div>
</div>
<a id="gabea6ccdc70412fa41b6d45785ff2d287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabea6ccdc70412fa41b6d45785ff2d287">&#9670;&nbsp;</a></span>XSRIO_IS_MEMORY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IS_MEMORY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>

<p>Core has physically addressable storage space. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#ga753aded6db30e1c042e7c7ee43b2a483">XSrio_GetPEType()</a>, and <a class="el" href="xsrio__dma__loopback__example_8c.html#a5e53ebd8fd8149fde3e98bb3f6d434f2">XSrioDmaLoopbackExample()</a>.</p>

</div>
</div>
<a id="gada8228136dc485b32c5a1e8ea9f0c1ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada8228136dc485b32c5a1e8ea9f0c1ee">&#9670;&nbsp;</a></span>XSRIO_IS_PROCESSOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_IS_PROCESSOR&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>

<p>Core has a local processor that runs code. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#ga753aded6db30e1c042e7c7ee43b2a483">XSrio_GetPEType()</a>.</p>

</div>
</div>
<a id="ga307ef4f230012aa16316913933832c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga307ef4f230012aa16316913933832c82">&#9670;&nbsp;</a></span>XSrio_IsCRFSupported</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_IsCRFSupported</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#ga1570a90db90ab3215174f7e6c40afebe">XSRIO_PEF_CAR_OFFSET</a>) &amp; <a class="code" href="group__srio__v1__0.html#gaae8b2866d05745c18564ad1ac6f9fefb">XSRIO_PEF_CAR_CRF_MASK</a>) ?  \</div><div class="line">                        TRUE : FALSE)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga1570a90db90ab3215174f7e6c40afebe"><div class="ttname"><a href="group__srio__v1__0.html#ga1570a90db90ab3215174f7e6c40afebe">XSRIO_PEF_CAR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PEF_CAR_OFFSET</div><div class="ttdoc">Processing Element Features CAR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:78</div></div>
<div class="ttc" id="group__srio__v1__0_html_gaae8b2866d05745c18564ad1ac6f9fefb"><div class="ttname"><a href="group__srio__v1__0.html#gaae8b2866d05745c18564ad1ac6f9fefb">XSRIO_PEF_CAR_CRF_MASK</a></div><div class="ttdeci">#define XSRIO_PEF_CAR_CRF_MASK</div><div class="ttdoc">CRF Support Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:241</div></div>
</div><!-- fragment -->
<p>XSrio_IsCRFSupported checks whether the PE(Processing Element) supports CRF(Critical Request Flow indicator). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>TRUE If the System Supports CRF.</li>
<li>FALSE If the System Wont Support CRF.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u8 <a class="el" href="group__srio__v1__0.html#ga307ef4f230012aa16316913933832c82" title="XSrio_IsCRFSupported checks whether the PE(Processing Element) supports CRF(Critical Request Flow ind...">XSrio_IsCRFSupported(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="gab4861fc531773228164b79f8759f0f2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4861fc531773228164b79f8759f0f2b">&#9670;&nbsp;</a></span>XSrio_IsEnumerationBoundary</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_IsEnumerationBoundary</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#gafe2d28961f5aa630a30dc2916262d02b">XSRIO_PORT_N_CTL_CSR_OFFSET</a>) &amp; \</div><div class="line">             XSRIO_PORT_N_CTL_CSR_ENUMB_MASK) ? TRUE : FALSE)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gafe2d28961f5aa630a30dc2916262d02b"><div class="ttname"><a href="group__srio__v1__0.html#gafe2d28961f5aa630a30dc2916262d02b">XSRIO_PORT_N_CTL_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_N_CTL_CSR_OFFSET</div><div class="ttdoc">Port n Control CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:144</div></div>
</div><!-- fragment -->
<p>XSrio_IsEnumerationBoundary checks whether the enumeration boundary is available or not for the SRIO Gen2 core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>TRUE if the EnumerationBoundary Enabled.</li>
<li>FALSE if the EnumerationBoundary is not Enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u8 <a class="el" href="group__srio__v1__0.html#gab4861fc531773228164b79f8759f0f2b" title="XSrio_IsEnumerationBoundary checks whether the enumeration boundary is available or not for the SRIO ...">XSrio_IsEnumerationBoundary(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga06ac428cbafbe85e5513f696a65c5fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06ac428cbafbe85e5513f696a65c5fef">&#9670;&nbsp;</a></span>XSrio_IsHost</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_IsHost</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#ga4561044e5d4900706f43c752b43ff51a">XSRIO_PORT_GEN_CTL_CSR_OFFSET</a>) \</div><div class="line">                &amp; <a class="code" href="group__srio__v1__0.html#ga77b8c4f3f9031effb14a67997d224677">XSRIO_PORT_GEN_CTL_CSR_HOST_MASK</a>) ?  TRUE : FALSE)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga77b8c4f3f9031effb14a67997d224677"><div class="ttname"><a href="group__srio__v1__0.html#ga77b8c4f3f9031effb14a67997d224677">XSRIO_PORT_GEN_CTL_CSR_HOST_MASK</a></div><div class="ttdeci">#define XSRIO_PORT_GEN_CTL_CSR_HOST_MASK</div><div class="ttdoc">Host Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:420</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga4561044e5d4900706f43c752b43ff51a"><div class="ttname"><a href="group__srio__v1__0.html#ga4561044e5d4900706f43c752b43ff51a">XSRIO_PORT_GEN_CTL_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_GEN_CTL_CSR_OFFSET</div><div class="ttdoc">General Control CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:127</div></div>
</div><!-- fragment -->
<p>XSrio_IsHost checks whether PE(Processing Element) is responsible for system exploration. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>TRUE If the Host bit is set.</li>
<li>FALSE If the Host bit is not set.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u8 <a class="el" href="group__srio__v1__0.html#ga06ac428cbafbe85e5513f696a65c5fef" title="XSrio_IsHost checks whether PE(Processing Element) is responsible for system exploration. ">XSrio_IsHost(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga9aee3caa383586a448d912957518246c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9aee3caa383586a448d912957518246c">&#9670;&nbsp;</a></span>XSrio_IsLargeSystem</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_IsLargeSystem</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#ga1570a90db90ab3215174f7e6c40afebe">XSRIO_PEF_CAR_OFFSET</a>) &amp; <a class="code" href="group__srio__v1__0.html#ga6d0954eda8d0276d5555eee23fa85d6c">XSRIO_PEF_CAR_CTS_MASK</a>) ?  \</div><div class="line">                        TRUE : FALSE)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga6d0954eda8d0276d5555eee23fa85d6c"><div class="ttname"><a href="group__srio__v1__0.html#ga6d0954eda8d0276d5555eee23fa85d6c">XSRIO_PEF_CAR_CTS_MASK</a></div><div class="ttdeci">#define XSRIO_PEF_CAR_CTS_MASK</div><div class="ttdoc">Common Transport Large System support Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:236</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga1570a90db90ab3215174f7e6c40afebe"><div class="ttname"><a href="group__srio__v1__0.html#ga1570a90db90ab3215174f7e6c40afebe">XSRIO_PEF_CAR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PEF_CAR_OFFSET</div><div class="ttdoc">Processing Element Features CAR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:78</div></div>
</div><!-- fragment -->
<p>XSrio_IsLargeSystem checks whether PE(Processing Element) supports a large system (16-bit Device ids) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>TRUE If the System Supports 16-bit Devices.</li>
<li>FALSE If the System Supports 8-bit Devices.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u8 <a class="el" href="group__srio__v1__0.html#ga9aee3caa383586a448d912957518246c" title="XSrio_IsLargeSystem checks whether PE(Processing Element) supports a large system (16-bit Device ids)...">XSrio_IsLargeSystem(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga3dce12def9f522691b91a352b4f8f718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dce12def9f522691b91a352b4f8f718">&#9670;&nbsp;</a></span>XSrio_IsMasterEnabled</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_IsMasterEnabled</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#ga4561044e5d4900706f43c752b43ff51a">XSRIO_PORT_GEN_CTL_CSR_OFFSET</a>) \</div><div class="line">                &amp; <a class="code" href="group__srio__v1__0.html#ga008f961f9e1d2c969c8cf9a4b886e3d6">XSRIO_PORT_GEN_CTL_CSR_MENABLE_MASK</a>) ?  TRUE : FALSE)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga008f961f9e1d2c969c8cf9a4b886e3d6"><div class="ttname"><a href="group__srio__v1__0.html#ga008f961f9e1d2c969c8cf9a4b886e3d6">XSRIO_PORT_GEN_CTL_CSR_MENABLE_MASK</a></div><div class="ttdeci">#define XSRIO_PORT_GEN_CTL_CSR_MENABLE_MASK</div><div class="ttdoc">Master Enable Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:419</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga4561044e5d4900706f43c752b43ff51a"><div class="ttname"><a href="group__srio__v1__0.html#ga4561044e5d4900706f43c752b43ff51a">XSRIO_PORT_GEN_CTL_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_GEN_CTL_CSR_OFFSET</div><div class="ttdoc">General Control CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:127</div></div>
</div><!-- fragment -->
<p>XSrio_IsMasterEnabled checks whether PE(Processing Element) is allowed to issue request into the system. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>TRUE If the Master Enable bit is set.</li>
<li>FALSE If the Master Enable bit is not set.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u8 <a class="el" href="group__srio__v1__0.html#ga3dce12def9f522691b91a352b4f8f718" title="XSrio_IsMasterEnabled checks whether PE(Processing Element) is allowed to issue request into the syst...">XSrio_IsMasterEnabled(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="gabb901983e661260f87855035e838a5b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb901983e661260f87855035e838a5b1">&#9670;&nbsp;</a></span>XSrio_IsPEDiscovered</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_IsPEDiscovered</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#ga4561044e5d4900706f43c752b43ff51a">XSRIO_PORT_GEN_CTL_CSR_OFFSET</a>) &amp; \</div><div class="line">                XSRIO_PORT_GEN_CTL_CSR_DISCOVERED_MASK) ?  TRUE : FALSE)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga4561044e5d4900706f43c752b43ff51a"><div class="ttname"><a href="group__srio__v1__0.html#ga4561044e5d4900706f43c752b43ff51a">XSRIO_PORT_GEN_CTL_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_GEN_CTL_CSR_OFFSET</div><div class="ttdoc">General Control CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:127</div></div>
</div><!-- fragment -->
<p>XSrio_IsPEDiscovered checks whether the PE(Processing Element) is discovered or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>TRUE If the PE is Discovered.</li>
<li>FALSE If the PE is not Discovered.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u8 <a class="el" href="group__srio__v1__0.html#gabb901983e661260f87855035e838a5b1" title="XSrio_IsPEDiscovered checks whether the PE(Processing Element) is discovered or not. ">XSrio_IsPEDiscovered(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga8e6d99b38fe43a4eeab492ba4b98f0d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e6d99b38fe43a4eeab492ba4b98f0d7">&#9670;&nbsp;</a></span>XSrio_IsResponseValid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_IsResponseValid</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#ga8e71a8e128b15c1b237942a5485c1123">XSRIO_PORT_N_MNT_RES_CSR_OFFSET</a>) &amp; \</div><div class="line">             XSRIO_PORT_N_MNT_RES_CSR_RVALID_MASK) ? TRUE : FALSE)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga8e71a8e128b15c1b237942a5485c1123"><div class="ttname"><a href="group__srio__v1__0.html#ga8e71a8e128b15c1b237942a5485c1123">XSRIO_PORT_N_MNT_RES_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_N_MNT_RES_CSR_OFFSET</div><div class="ttdoc">Port n Maintenance Response CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:133</div></div>
</div><!-- fragment -->
<p>XSrio_IsResponseValid checks whether the link response is valid or not in the SRIO Gen2 Core. </p>
<p>This api is available only if the software assisted error recovery option is enabled in the core.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>TRUE if the corresponding link request causes a link response.</li>
<li>FALSE if the corresponding link request not causes a link response.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u8 <a class="el" href="group__srio__v1__0.html#ga8e6d99b38fe43a4eeab492ba4b98f0d7" title="XSrio_IsResponseValid checks whether the link response is valid or not in the SRIO Gen2 Core...">XSrio_IsResponseValid(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="gaf495f0414308d1f913450d94149ffa45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf495f0414308d1f913450d94149ffa45">&#9670;&nbsp;</a></span>XSrio_IsTxFlowControl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_IsTxFlowControl</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#gad651fab42acba780368b1dbe153c1e4d">XSRIO_IMP_BCSR_OFFSET</a>) &amp; \</div><div class="line">             XSRIO_IMP_BCSR_TX_FLOW_CNTL_MASK) ? TRUE : FALSE)</div><div class="ttc" id="group__srio__v1__0_html_gad651fab42acba780368b1dbe153c1e4d"><div class="ttname"><a href="group__srio__v1__0.html#gad651fab42acba780368b1dbe153c1e4d">XSRIO_IMP_BCSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_IMP_BCSR_OFFSET</div><div class="ttdoc">Buffer Control CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:165</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
</div><!-- fragment -->
<p>XSrio_IsTxFlowControl checks whether the BUF is currently operating in Tx flow control mode or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>TRUE If the Tx Flow Control is enabled in the core.</li>
<li>FALSE If the Tx Flow Control is not enabled in the core.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u8 <a class="el" href="group__srio__v1__0.html#gaf495f0414308d1f913450d94149ffa45" title="XSrio_IsTxFlowControl checks whether the BUF is currently operating in Tx flow control mode or not...">XSrio_IsTxFlowControl(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga2523f71ff70f2b70a144cd34df9f91e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2523f71ff70f2b70a144cd34df9f91e8">&#9670;&nbsp;</a></span>XSRIO_LCS0_BASEADDR_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_LCS0_BASEADDR_CSR_OFFSET&#160;&#160;&#160;0x58</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Local Configuration Space 0 Base Address CSR. </p>

</div>
</div>
<a id="gafffc5b4df1dd5366ef4074e68f7b958a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafffc5b4df1dd5366ef4074e68f7b958a">&#9670;&nbsp;</a></span>XSRIO_LCS1_BASEADDR_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_LCS1_BASEADDR_CSR_OFFSET&#160;&#160;&#160;0x5c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Local Configuration Space 1 Base Address CSR. </p>

</div>
</div>
<a id="ga7c4c40c3d4edc4ca1bc643c95fe18cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c4c40c3d4edc4ca1bc643c95fe18cf2">&#9670;&nbsp;</a></span>XSRIO_LCS1_BASEADDR_LCSBA_CSR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_LCS1_BASEADDR_LCSBA_CSR_MASK&#160;&#160;&#160;0x7FE00000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>LCSBA Mask. </p>

</div>
</div>
<a id="gacffff28710d77ac7a123f78728eb4712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacffff28710d77ac7a123f78728eb4712">&#9670;&nbsp;</a></span>XSRIO_LCS1_BASEADDR_LCSBA_CSR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_LCS1_BASEADDR_LCSBA_CSR_SHIFT&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>LCSBA Shift. </p>

</div>
</div>
<a id="gac0c9b8d9ebb9191a8314f93225bd59a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0c9b8d9ebb9191a8314f93225bd59a8">&#9670;&nbsp;</a></span>XSRIO_OP_MODE_ATOMIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_OP_MODE_ATOMIC&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>

<p>Core supports atomic Operation. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gafce174875d087f4b3cc4713a1df5446d">XSrio_IsOperationSupported()</a>.</p>

</div>
</div>
<a id="ga01882d64861c721fafb08cc63dc7e589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01882d64861c721fafb08cc63dc7e589">&#9670;&nbsp;</a></span>XSRIO_OP_MODE_DATA_MESSAGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_OP_MODE_DATA_MESSAGE&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>

<p>Core supports data message Operation. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gafce174875d087f4b3cc4713a1df5446d">XSrio_IsOperationSupported()</a>.</p>

</div>
</div>
<a id="ga246f138414b507e094ebbfb196350805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga246f138414b507e094ebbfb196350805">&#9670;&nbsp;</a></span>XSRIO_OP_MODE_DOORBELL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_OP_MODE_DOORBELL&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>

<p>Core supports doorbell Operation. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gafce174875d087f4b3cc4713a1df5446d">XSrio_IsOperationSupported()</a>.</p>

</div>
</div>
<a id="gafadc09b23898c51bba7c5167f439000d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafadc09b23898c51bba7c5167f439000d">&#9670;&nbsp;</a></span>XSRIO_OP_MODE_NREAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_OP_MODE_NREAD&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>

<p>Core supports read Operation. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gafce174875d087f4b3cc4713a1df5446d">XSrio_IsOperationSupported()</a>.</p>

</div>
</div>
<a id="ga5bcffc7047fbbb505c256fa15062ec9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bcffc7047fbbb505c256fa15062ec9e">&#9670;&nbsp;</a></span>XSRIO_OP_MODE_NWRITE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_OP_MODE_NWRITE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>

<p>Core supports write Operation. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gafce174875d087f4b3cc4713a1df5446d">XSrio_IsOperationSupported()</a>.</p>

</div>
</div>
<a id="gab4e13bb3d8eeb614bdc2f655cbc4ba16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4e13bb3d8eeb614bdc2f655cbc4ba16">&#9670;&nbsp;</a></span>XSRIO_OP_MODE_NWRITE_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_OP_MODE_NWRITE_R&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>

<p>Core supports write with Response operation. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gafce174875d087f4b3cc4713a1df5446d">XSrio_IsOperationSupported()</a>.</p>

</div>
</div>
<a id="ga17ddc9d36a51e2a63e6b7e8b1d6ca204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17ddc9d36a51e2a63e6b7e8b1d6ca204">&#9670;&nbsp;</a></span>XSRIO_OP_MODE_SWRITE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_OP_MODE_SWRITE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>

<p>Core supports streaming-write Operation. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gafce174875d087f4b3cc4713a1df5446d">XSrio_IsOperationSupported()</a>.</p>

</div>
</div>
<a id="gafa5c4fef269eeda1a92245050eaef59c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa5c4fef269eeda1a92245050eaef59c">&#9670;&nbsp;</a></span>XSRIO_PEF_CAR_BRIDGE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PEF_CAR_BRIDGE_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Bridge Mask. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#ga753aded6db30e1c042e7c7ee43b2a483">XSrio_GetPEType()</a>.</p>

</div>
</div>
<a id="gaae8b2866d05745c18564ad1ac6f9fefb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae8b2866d05745c18564ad1ac6f9fefb">&#9670;&nbsp;</a></span>XSRIO_PEF_CAR_CRF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PEF_CAR_CRF_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>CRF Support Mask. </p>

</div>
</div>
<a id="ga6d0954eda8d0276d5555eee23fa85d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d0954eda8d0276d5555eee23fa85d6c">&#9670;&nbsp;</a></span>XSRIO_PEF_CAR_CTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PEF_CAR_CTS_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Common Transport Large System support Mask. </p>

</div>
</div>
<a id="ga2d6b158355390bd7f0b0ade352521085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d6b158355390bd7f0b0ade352521085">&#9670;&nbsp;</a></span>XSRIO_PEF_CAR_EAS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PEF_CAR_EAS_MASK&#160;&#160;&#160;0x00000007</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Extended Addressing Support Mask. </p>

</div>
</div>
<a id="gac93d1ac843017fa14ef476016ca5a493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac93d1ac843017fa14ef476016ca5a493">&#9670;&nbsp;</a></span>XSRIO_PEF_CAR_EF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PEF_CAR_EF_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Extended Features Mask. </p>

</div>
</div>
<a id="ga2b13843464edf06633294d148150830d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b13843464edf06633294d148150830d">&#9670;&nbsp;</a></span>XSRIO_PEF_CAR_MEMORY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PEF_CAR_MEMORY_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Memory Mask. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#ga753aded6db30e1c042e7c7ee43b2a483">XSrio_GetPEType()</a>.</p>

</div>
</div>
<a id="gaf0a3a94ae53c3cc2fdc92c76ca5c353e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0a3a94ae53c3cc2fdc92c76ca5c353e">&#9670;&nbsp;</a></span>XSRIO_PEF_CAR_MPORT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PEF_CAR_MPORT_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Multi Port Mask. </p>

</div>
</div>
<a id="ga1570a90db90ab3215174f7e6c40afebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1570a90db90ab3215174f7e6c40afebe">&#9670;&nbsp;</a></span>XSRIO_PEF_CAR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PEF_CAR_OFFSET&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Processing Element Features CAR. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#ga753aded6db30e1c042e7c7ee43b2a483">XSrio_GetPEType()</a>.</p>

</div>
</div>
<a id="ga621c66a2f36ea07e5b82ba99f57f03d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga621c66a2f36ea07e5b82ba99f57f03d6">&#9670;&nbsp;</a></span>XSRIO_PEF_CAR_PROCESSOR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PEF_CAR_PROCESSOR_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Processor Mask. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#ga753aded6db30e1c042e7c7ee43b2a483">XSrio_GetPEType()</a>.</p>

</div>
</div>
<a id="ga4a1b0962ee0ebaa929ccb86c4ace33de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a1b0962ee0ebaa929ccb86c4ace33de">&#9670;&nbsp;</a></span>XSRIO_PEF_CAR_SWITCH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PEF_CAR_SWITCH_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Switch Mask. </p>

</div>
</div>
<a id="ga0966efd0126d91bb7d471a290a0a337f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0966efd0126d91bb7d471a290a0a337f">&#9670;&nbsp;</a></span>XSRIO_PELL_CTRL_CSR_EAC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PELL_CTRL_CSR_EAC_MASK&#160;&#160;&#160;0x00000007</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Extended Addressing Control Mask. </p>

</div>
</div>
<a id="ga2b32c0953d0a478feea6138775413b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b32c0953d0a478feea6138775413b63">&#9670;&nbsp;</a></span>XSRIO_PELL_CTRL_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PELL_CTRL_CSR_OFFSET&#160;&#160;&#160;0x4c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Command and Status Register Space 0x040-0xFC Registers. </p>
<p>PE Logical layer Control CSR </p>

</div>
</div>
<a id="ga39dba66c3b45c23056552d38459a5426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39dba66c3b45c23056552d38459a5426">&#9670;&nbsp;</a></span>XSRIO_PORT_GEN_CTL_CSR_DISCOVERED_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_GEN_CTL_CSR_DISCOVERED_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Discovered Mask. </p>

</div>
</div>
<a id="ga77b8c4f3f9031effb14a67997d224677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77b8c4f3f9031effb14a67997d224677">&#9670;&nbsp;</a></span>XSRIO_PORT_GEN_CTL_CSR_HOST_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_GEN_CTL_CSR_HOST_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Host Mask. </p>

</div>
</div>
<a id="ga008f961f9e1d2c969c8cf9a4b886e3d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga008f961f9e1d2c969c8cf9a4b886e3d6">&#9670;&nbsp;</a></span>XSRIO_PORT_GEN_CTL_CSR_MENABLE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_GEN_CTL_CSR_MENABLE_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Master Enable Mask. </p>

</div>
</div>
<a id="ga4561044e5d4900706f43c752b43ff51a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4561044e5d4900706f43c752b43ff51a">&#9670;&nbsp;</a></span>XSRIO_PORT_GEN_CTL_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_GEN_CTL_CSR_OFFSET&#160;&#160;&#160;0x13c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>General Control CSR. </p>

</div>
</div>
<a id="ga86e8b638b0295f135b4dfea25bcefce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86e8b638b0295f135b4dfea25bcefce4">&#9670;&nbsp;</a></span>XSRIO_PORT_HAS_ERRORS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_HAS_ERRORS&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>

<p>Port has errors. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gacbd49fb630e7f2d7c8533d12607ef105">XSrio_GetPortStatus()</a>.</p>

</div>
</div>
<a id="ga1e79cd1c619b83e98fd3890a7e481afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e79cd1c619b83e98fd3890a7e481afb">&#9670;&nbsp;</a></span>XSRIO_PORT_LINK_TOUT_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_LINK_TOUT_CSR_OFFSET&#160;&#160;&#160;0x120</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Port Link Timeout CSR. </p>

</div>
</div>
<a id="ga4879c96774b975189fcbf586e57a06ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4879c96774b975189fcbf586e57a06ba">&#9670;&nbsp;</a></span>XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_MASK&#160;&#160;&#160;0xFFFFFF00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Timeout Value Mask. </p>

</div>
</div>
<a id="ga1393da4ef49e86fc2372cc7da2c7f1f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1393da4ef49e86fc2372cc7da2c7f1f2">&#9670;&nbsp;</a></span>XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Timeout Value Shift. </p>

</div>
</div>
<a id="gab22ac5185816e99ebaf0d6ebca184633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab22ac5185816e99ebaf0d6ebca184633">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ACKID_CSR_CLSACKID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ACKID_CSR_CLSACKID_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Clear Outstanding ACK ID Mask. </p>

</div>
</div>
<a id="ga8acb5233083f47870eddd512acf461cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8acb5233083f47870eddd512acf461cd">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ACKID_CSR_IBACKID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ACKID_CSR_IBACKID_MASK&#160;&#160;&#160;0x3F000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>In bound ACK ID Mask. </p>

</div>
</div>
<a id="ga8b3e4ea25cec8c9876433d60720c2b9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b3e4ea25cec8c9876433d60720c2b9b">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ACKID_CSR_IBACKID_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ACKID_CSR_IBACKID_SHIFT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>In bound ACK ID shift. </p>

</div>
</div>
<a id="ga6541e592e664f2549721d2073626dc91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6541e592e664f2549721d2073626dc91">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ACKID_CSR_OBACKID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ACKID_CSR_OBACKID_MASK&#160;&#160;&#160;0x0000003F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Out bound ACK ID Mask. </p>

</div>
</div>
<a id="gaf43554809e5c07fffb0e53045b09c01c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf43554809e5c07fffb0e53045b09c01c">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ACKID_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ACKID_CSR_OFFSET&#160;&#160;&#160;0x148</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Port n Local Ack ID CSR. </p>

</div>
</div>
<a id="ga7792cee1d15dc5648c3d889cf0a3a8a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7792cee1d15dc5648c3d889cf0a3a8a8">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ACKID_CSR_OSACKID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ACKID_CSR_OSACKID_MASK&#160;&#160;&#160;0x00003F00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Out Standing ACK ID Mask. </p>

</div>
</div>
<a id="gab8e80519afd40400fcc74f268a7a2e7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8e80519afd40400fcc74f268a7a2e7a">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ACKID_CSR_RESET_IBACKID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ACKID_CSR_RESET_IBACKID_MASK&#160;&#160;&#160;0xC0FFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>In bound ACK ID Reset Mask. </p>

</div>
</div>
<a id="gabadb3622d68d65a1ff9d08a7bd754620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabadb3622d68d65a1ff9d08a7bd754620">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ACKID_CSR_RESET_OBACKID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ACKID_CSR_RESET_OBACKID_MASK&#160;&#160;&#160;0xFFFFFFC0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Out bound ACK ID Reset Mask. </p>

</div>
</div>
<a id="gab5e4697d8469fa671713a7d0f948410e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5e4697d8469fa671713a7d0f948410e">&#9670;&nbsp;</a></span>XSRIO_PORT_N_CTL_CSR_ENUMB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_ENUMB_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Enumeration Boundary Mask. </p>

</div>
</div>
<a id="gab34ac90f0661f0f01b419ddba140fefa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab34ac90f0661f0f01b419ddba140fefa">&#9670;&nbsp;</a></span>XSRIO_PORT_N_CTL_CSR_EPWDS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_EPWDS_MASK&#160;&#160;&#160;0x00003000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Extended Port Width Support Mask. </p>

</div>
</div>
<a id="gaade15cdc9ab71ab8c0593c04b026ea80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaade15cdc9ab71ab8c0593c04b026ea80">&#9670;&nbsp;</a></span>XSRIO_PORT_N_CTL_CSR_EPWOR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_EPWOR_MASK&#160;&#160;&#160;0x0000C000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Extended Port Width Override Mask. </p>

</div>
</div>
<a id="gaaf09fa214f30591f55b3838068f51e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf09fa214f30591f55b3838068f51e96">&#9670;&nbsp;</a></span>XSRIO_PORT_N_CTL_CSR_ERRD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_ERRD_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Error Checking Disable Mask. </p>

</div>
</div>
<a id="ga8fc9a44909fe3572334dd3910718c71f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fc9a44909fe3572334dd3910718c71f">&#9670;&nbsp;</a></span>XSRIO_PORT_N_CTL_CSR_IPE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_IPE_MASK&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Input port enable Mask. </p>

</div>
</div>
<a id="ga445ed5a9d8f4de221f17c265e0b89c2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga445ed5a9d8f4de221f17c265e0b89c2b">&#9670;&nbsp;</a></span>XSRIO_PORT_N_CTL_CSR_IPW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_IPW_MASK&#160;&#160;&#160;0x38000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Initialized Port width Mask. </p>

</div>
</div>
<a id="ga0bc827ab57560c61d8ddb6b4599ae66d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bc827ab57560c61d8ddb6b4599ae66d">&#9670;&nbsp;</a></span>XSRIO_PORT_N_CTL_CSR_MCENT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_MCENT_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Multi-cast Event Participant Mask. </p>

</div>
</div>
<a id="gafe2d28961f5aa630a30dc2916262d02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe2d28961f5aa630a30dc2916262d02b">&#9670;&nbsp;</a></span>XSRIO_PORT_N_CTL_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_OFFSET&#160;&#160;&#160;0x15c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Port n Control CSR. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gae4e21d1e48b45bc2694bb9a62845d01a">XSrio_CfgInitialize()</a>.</p>

</div>
</div>
<a id="ga8d36af1fe0f7656ac68e9d9cfdb03749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d36af1fe0f7656ac68e9d9cfdb03749">&#9670;&nbsp;</a></span>XSRIO_PORT_N_CTL_CSR_OPE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_OPE_MASK&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Output port enable Mask. </p>

</div>
</div>
<a id="gab12c5ccde74b09b8a85e1d656eaf9135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab12c5ccde74b09b8a85e1d656eaf9135">&#9670;&nbsp;</a></span>XSRIO_PORT_N_CTL_CSR_PD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_PD_MASK&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Output port disable Mask. </p>

</div>
</div>
<a id="ga402577166192eafac28530c4dc01ca8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga402577166192eafac28530c4dc01ca8a">&#9670;&nbsp;</a></span>XSRIO_PORT_N_CTL_CSR_PTYPE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_PTYPE_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Port Type Mask. </p>

</div>
</div>
<a id="ga250610669bf930864ff1feb24457cc03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga250610669bf930864ff1feb24457cc03">&#9670;&nbsp;</a></span>XSRIO_PORT_N_CTL_CSR_PW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_PW_MASK&#160;&#160;&#160;0xc0000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Port width Mask. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gae4e21d1e48b45bc2694bb9a62845d01a">XSrio_CfgInitialize()</a>.</p>

</div>
</div>
<a id="ga758e575a915495f7a319fd4e89eeae14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga758e575a915495f7a319fd4e89eeae14">&#9670;&nbsp;</a></span>XSRIO_PORT_N_CTL_CSR_PW_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_PW_SHIFT&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Port width Shift. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gae4e21d1e48b45bc2694bb9a62845d01a">XSrio_CfgInitialize()</a>.</p>

</div>
</div>
<a id="gada34aa1e1fa5c40f1fa47aadce896ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada34aa1e1fa5c40f1fa47aadce896ca6">&#9670;&nbsp;</a></span>XSRIO_PORT_N_CTL_CSR_PWO_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_PWO_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Port width Override Mask. </p>

</div>
</div>
<a id="ga55777eb3881e2b939ba8de77a16c62d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55777eb3881e2b939ba8de77a16c62d6">&#9670;&nbsp;</a></span>XSRIO_PORT_N_CTL_CSR_PWO_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_PWO_SHIFT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Port width Override Shift. </p>

</div>
</div>
<a id="ga1e7acaa5c3c152ded875097ff2fdb658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e7acaa5c3c152ded875097ff2fdb658">&#9670;&nbsp;</a></span>XSRIO_PORT_N_CTL_CSR_RESET_PWO_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_RESET_PWO_MASK&#160;&#160;&#160;0xF8FFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Port width Override Reset Mask. </p>

</div>
</div>
<a id="ga364330b68240054841422bcc2144ad56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga364330b68240054841422bcc2144ad56">&#9670;&nbsp;</a></span>XSRIO_PORT_N_CTL_CSR_STATUS_ALL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_CTL_CSR_STATUS_ALL_MASK&#160;&#160;&#160;0x00F00000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Port Status All Mask. </p>

</div>
</div>
<a id="ga72cb3e32c415ed1ad9bf901ed4738c3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72cb3e32c415ed1ad9bf901ed4738c3b">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ERR_STS_CSR_ERR_ALL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_ERR_ALL_MASK&#160;&#160;&#160;0x001FFF07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Port Errors Mask. </p>

</div>
</div>
<a id="ga0437a4bd498d1ab8e2986f45e98b5d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0437a4bd498d1ab8e2986f45e98b5d6b">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ERR_STS_CSR_FLOWCNTL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_FLOWCNTL_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Flow Control Mode Mask. </p>

</div>
</div>
<a id="gada0f67e25592b9db54601a3b5ff86fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada0f67e25592b9db54601a3b5ff86fd3">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQ_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Idle sequence Mask. </p>

</div>
</div>
<a id="ga0cb51ad2cc95cee2fbf35dc3dabd3c6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cb51ad2cc95cee2fbf35dc3dabd3c6c">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQE_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Idle sequence 2 Enable Mask. </p>

</div>
</div>
<a id="ga4424028c2a3e2e2ec7efe9a7e7a34d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4424028c2a3e2e2ec7efe9a7e7a34d36">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQS_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Idle sequence 2 support Mask. </p>

</div>
</div>
<a id="gac1355c4f2e34002d8aeaaf75e98144db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1355c4f2e34002d8aeaaf75e98144db">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ERR_STS_CSR_IERRE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_IERRE_MASK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Input Error encountered Mask. </p>

</div>
</div>
<a id="gae45a1ba2eeebde57054cf37120fe2237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae45a1ba2eeebde57054cf37120fe2237">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ERR_STS_CSR_IERRS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_IERRS_MASK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Input Error stopped Mask. </p>

</div>
</div>
<a id="ga34888996e940b1315a2d300b0ebf11bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34888996e940b1315a2d300b0ebf11bd">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ERR_STS_CSR_IRTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_IRTS_MASK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Input Retry Stopped Mask. </p>

</div>
</div>
<a id="gacb39b8809156c77d761cce5b8a642801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb39b8809156c77d761cce5b8a642801">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ERR_STS_CSR_OERRE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_OERRE_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Output error encountered Mask. </p>

</div>
</div>
<a id="ga97da464bd6fda540c412e054eaf8c25e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97da464bd6fda540c412e054eaf8c25e">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ERR_STS_CSR_OERRS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_OERRS_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Output error Stopped Mask. </p>

</div>
</div>
<a id="gaa9bc2b856e9b7dcb4cd5781ec1df9681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9bc2b856e9b7dcb4cd5781ec1df9681">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ERR_STS_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_OFFSET&#160;&#160;&#160;0x158</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Port n Error and Status CSR. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gae4e21d1e48b45bc2694bb9a62845d01a">XSrio_CfgInitialize()</a>, and <a class="el" href="group__srio__v1__0.html#gacbd49fb630e7f2d7c8533d12607ef105">XSrio_GetPortStatus()</a>.</p>

</div>
</div>
<a id="gaf4a4136f5039f2c55eb1040de7cb9104"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4a4136f5039f2c55eb1040de7cb9104">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ERR_STS_CSR_OR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_OR_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Output Retried Mask. </p>

</div>
</div>
<a id="ga31eadac3a28f8c827860ff9789e7d9bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31eadac3a28f8c827860ff9789e7d9bb">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ERR_STS_CSR_ORE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_ORE_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Output Retry Encountered Mask. </p>

</div>
</div>
<a id="ga1ba6f3445bbb730ed03ecd5497ff7c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ba6f3445bbb730ed03ecd5497ff7c4a">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ERR_STS_CSR_ORTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_ORTS_MASK&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Output Retry Stopped Mask. </p>

</div>
</div>
<a id="gae032e5dfd92bf02d69d6418fdec726ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae032e5dfd92bf02d69d6418fdec726ac">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ERR_STS_CSR_PERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_PERR_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Port Error Mask. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gacbd49fb630e7f2d7c8533d12607ef105">XSrio_GetPortStatus()</a>.</p>

</div>
</div>
<a id="gadcf7a7ca097eec0183f276bf5c1f4404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcf7a7ca097eec0183f276bf5c1f4404">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ERR_STS_CSR_POK_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_POK_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Port Ok Mask. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gacbd49fb630e7f2d7c8533d12607ef105">XSrio_GetPortStatus()</a>.</p>

</div>
</div>
<a id="ga234db9291dc39e328f3ff1bebf917fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga234db9291dc39e328f3ff1bebf917fa2">&#9670;&nbsp;</a></span>XSRIO_PORT_N_ERR_STS_CSR_PUINT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_ERR_STS_CSR_PUINT_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Port un-initialized Mask. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gacbd49fb630e7f2d7c8533d12607ef105">XSrio_GetPortStatus()</a>.</p>

</div>
</div>
<a id="ga90f9f21f13d053d8d92578cdddfe8027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90f9f21f13d053d8d92578cdddfe8027">&#9670;&nbsp;</a></span>XSRIO_PORT_N_MNT_REQ_CSR_CMD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_MNT_REQ_CSR_CMD_MASK&#160;&#160;&#160;0x00000007</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Command Mask. </p>

</div>
</div>
<a id="ga98dd1aa546c28e3ad2e5dfa370795346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98dd1aa546c28e3ad2e5dfa370795346">&#9670;&nbsp;</a></span>XSRIO_PORT_N_MNT_REQ_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_MNT_REQ_CSR_OFFSET&#160;&#160;&#160;0x140</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Port n Link Maintenance Request CSR. </p>

</div>
</div>
<a id="ga35d6f6638ce1eb8c47faff00fdbed6b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35d6f6638ce1eb8c47faff00fdbed6b9">&#9670;&nbsp;</a></span>XSRIO_PORT_N_MNT_RES_CSR_ACKS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_MNT_RES_CSR_ACKS_MASK&#160;&#160;&#160;0x000007E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Ack ID status Mask. </p>

</div>
</div>
<a id="gaca75fd651b951142907705655e182748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca75fd651b951142907705655e182748">&#9670;&nbsp;</a></span>XSRIO_PORT_N_MNT_RES_CSR_LS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_MNT_RES_CSR_LS_MASK&#160;&#160;&#160;0x0000001F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>link status Mask </p>

</div>
</div>
<a id="ga8e71a8e128b15c1b237942a5485c1123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e71a8e128b15c1b237942a5485c1123">&#9670;&nbsp;</a></span>XSRIO_PORT_N_MNT_RES_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_MNT_RES_CSR_OFFSET&#160;&#160;&#160;0x144</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Port n Maintenance Response CSR. </p>

</div>
</div>
<a id="ga823f5fff998236f34c384e1a6e3450d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga823f5fff998236f34c384e1a6e3450d8">&#9670;&nbsp;</a></span>XSRIO_PORT_N_MNT_RES_CSR_RVALID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_N_MNT_RES_CSR_RVALID_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Response Valid Mask. </p>

</div>
</div>
<a id="gabc16a98ad67644dbb4dc653fafe590bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc16a98ad67644dbb4dc653fafe590bb">&#9670;&nbsp;</a></span>XSRIO_PORT_OK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_OK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>

<p>Port is initialized. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gacbd49fb630e7f2d7c8533d12607ef105">XSrio_GetPortStatus()</a>.</p>

</div>
</div>
<a id="gaa2f205d7f2f3063e39ce45e6e2712bd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2f205d7f2f3063e39ce45e6e2712bd8">&#9670;&nbsp;</a></span>XSRIO_PORT_RESP_TOUT_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_RESP_TOUT_CSR_OFFSET&#160;&#160;&#160;0x124</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Port Response Timeout CSR. </p>

</div>
</div>
<a id="ga14f32634f2bedb6a547b75714ab1300a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14f32634f2bedb6a547b75714ab1300a">&#9670;&nbsp;</a></span>XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_MASK&#160;&#160;&#160;0xFFFFFF00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Response Timeout Value Mask. </p>

</div>
</div>
<a id="gacc4dcceafc76cc3725fdcee33bda63e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc4dcceafc76cc3725fdcee33bda63e8">&#9670;&nbsp;</a></span>XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Response Timeout Shift. </p>

</div>
</div>
<a id="gaf20e9fbfb23bbe3e1c9c201609a93352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf20e9fbfb23bbe3e1c9c201609a93352">&#9670;&nbsp;</a></span>XSRIO_PORT_UNINITIALIZED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_PORT_UNINITIALIZED&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>

<p>Port is uninitialized. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gacbd49fb630e7f2d7c8533d12607ef105">XSrio_GetPortStatus()</a>.</p>

</div>
</div>
<a id="ga327539a3b73d7658270fc3a2e268153d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga327539a3b73d7658270fc3a2e268153d">&#9670;&nbsp;</a></span>XSrio_ReadAsmID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_ReadAsmID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#gad1d21e2f268e2846ebe39b28a264f913">XSRIO_ASM_ID_CAR_OFFSET</a>) &amp; <a class="code" href="group__srio__v1__0.html#ga89b8ef844db7e44d64e664cd6db8be32">XSRIO_ASM_ID_CAR_ASMID_MASK</a>) &gt;&gt; \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#ga1cd5b1b731cd9b62308620bfb57e3fb3">XSRIO_ASM_ID_CAR_ASMID_SHIFT</a>)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga89b8ef844db7e44d64e664cd6db8be32"><div class="ttname"><a href="group__srio__v1__0.html#ga89b8ef844db7e44d64e664cd6db8be32">XSRIO_ASM_ID_CAR_ASMID_MASK</a></div><div class="ttdeci">#define XSRIO_ASM_ID_CAR_ASMID_MASK</div><div class="ttdoc">Assembly ID Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:202</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga1cd5b1b731cd9b62308620bfb57e3fb3"><div class="ttname"><a href="group__srio__v1__0.html#ga1cd5b1b731cd9b62308620bfb57e3fb3">XSRIO_ASM_ID_CAR_ASMID_SHIFT</a></div><div class="ttdeci">#define XSRIO_ASM_ID_CAR_ASMID_SHIFT</div><div class="ttdoc">Assembly ID Shift. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:205</div></div>
<div class="ttc" id="group__srio__v1__0_html_gad1d21e2f268e2846ebe39b28a264f913"><div class="ttname"><a href="group__srio__v1__0.html#gad1d21e2f268e2846ebe39b28a264f913">XSRIO_ASM_ID_CAR_OFFSET</a></div><div class="ttdeci">#define XSRIO_ASM_ID_CAR_OFFSET</div><div class="ttdoc">Assembly Identity CAR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:76</div></div>
</div><!-- fragment -->
<p>XSrio_ReadAsmID returns the Assembly Id of the SRIO Gen2 core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Assembly ID of the core.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u16 <a class="el" href="group__srio__v1__0.html#ga327539a3b73d7658270fc3a2e268153d" title="XSrio_ReadAsmID returns the Assembly Id of the SRIO Gen2 core. ">XSrio_ReadAsmID(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="gafc9e89d83a445e74b1c96d9c05f7e7b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc9e89d83a445e74b1c96d9c05f7e7b6">&#9670;&nbsp;</a></span>XSrio_ReadAsmRevision</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_ReadAsmRevision</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#ga0a923d474a8eeac67f54d6259da07dc4">XSRIO_ASM_INFO_CAR_OFFSET</a>) &amp; <a class="code" href="group__srio__v1__0.html#ga227ff52b5cef4a3e6580d8f4f9eb804b">XSRIO_ASM_INFO_CAR_ASMREV_MASK</a>) &gt;&gt; \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#ga7253ac10f0978d022f8a89ff6c11763b">XSRIO_ASM_INFO_CAR_ASMREV_SHIFT</a>)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga227ff52b5cef4a3e6580d8f4f9eb804b"><div class="ttname"><a href="group__srio__v1__0.html#ga227ff52b5cef4a3e6580d8f4f9eb804b">XSRIO_ASM_INFO_CAR_ASMREV_MASK</a></div><div class="ttdeci">#define XSRIO_ASM_INFO_CAR_ASMREV_MASK</div><div class="ttdoc">Assembly Revision Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:212</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7253ac10f0978d022f8a89ff6c11763b"><div class="ttname"><a href="group__srio__v1__0.html#ga7253ac10f0978d022f8a89ff6c11763b">XSRIO_ASM_INFO_CAR_ASMREV_SHIFT</a></div><div class="ttdeci">#define XSRIO_ASM_INFO_CAR_ASMREV_SHIFT</div><div class="ttdoc">Assembly Revision Shift. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:223</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga0a923d474a8eeac67f54d6259da07dc4"><div class="ttname"><a href="group__srio__v1__0.html#ga0a923d474a8eeac67f54d6259da07dc4">XSRIO_ASM_INFO_CAR_OFFSET</a></div><div class="ttdeci">#define XSRIO_ASM_INFO_CAR_OFFSET</div><div class="ttdoc">Assembly Information CAR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:77</div></div>
</div><!-- fragment -->
<p>XSrio_ReadAsmRevision returns the Assembly Revision value of the core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Assembly revision of the core.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u16 <a class="el" href="group__srio__v1__0.html#gafc9e89d83a445e74b1c96d9c05f7e7b6" title="XSrio_ReadAsmRevision returns the Assembly Revision value of the core. ">XSrio_ReadAsmRevision(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga2b99a417e8924310fc14618c629a8f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b99a417e8924310fc14618c629a8f50">&#9670;&nbsp;</a></span>XSrio_ReadAsmVendorID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_ReadAsmVendorID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,       \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#gad1d21e2f268e2846ebe39b28a264f913">XSRIO_ASM_ID_CAR_OFFSET</a>) &amp; <a class="code" href="group__srio__v1__0.html#gadd35ed24ff26b397f6c1631c92782f3b">XSRIO_ASM_ID_CAR_ASMVID_MASK</a>)</div><div class="ttc" id="group__srio__v1__0_html_gadd35ed24ff26b397f6c1631c92782f3b"><div class="ttname"><a href="group__srio__v1__0.html#gadd35ed24ff26b397f6c1631c92782f3b">XSRIO_ASM_ID_CAR_ASMVID_MASK</a></div><div class="ttdeci">#define XSRIO_ASM_ID_CAR_ASMVID_MASK</div><div class="ttdoc">Assembly Vendor ID Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:203</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gad1d21e2f268e2846ebe39b28a264f913"><div class="ttname"><a href="group__srio__v1__0.html#gad1d21e2f268e2846ebe39b28a264f913">XSRIO_ASM_ID_CAR_OFFSET</a></div><div class="ttdeci">#define XSRIO_ASM_ID_CAR_OFFSET</div><div class="ttdoc">Assembly Identity CAR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:76</div></div>
</div><!-- fragment -->
<p>XSrio_ReadAsmVendorID returns the Assembly Vendor Id of the core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Assembly Vendor ID of the core.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u16 <a class="el" href="group__srio__v1__0.html#ga2b99a417e8924310fc14618c629a8f50" title="XSrio_ReadAsmVendorID returns the Assembly Vendor Id of the core. ">XSrio_ReadAsmVendorID(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga5de6f1044b7f754c6ae9cdbe703f8ee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5de6f1044b7f754c6ae9cdbe703f8ee6">&#9670;&nbsp;</a></span>XSrio_ReadDeviceID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_ReadDeviceID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#gabab5f1195566978a3b8d7547b6c4e0a3">XSRIO_DEV_ID_CAR_OFFSET</a>) &amp; <a class="code" href="group__srio__v1__0.html#ga5090e315c08229f3f0dd2f6da8a11d7b">XSRIO_DEV_ID_DEVID_CAR_MASK</a>) &gt;&gt;  \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#ga820df48ad6186de84f3140bf90383c10">XSRIO_DEV_ID_DEVID_CAR_SHIFT</a>)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga820df48ad6186de84f3140bf90383c10"><div class="ttname"><a href="group__srio__v1__0.html#ga820df48ad6186de84f3140bf90383c10">XSRIO_DEV_ID_DEVID_CAR_SHIFT</a></div><div class="ttdeci">#define XSRIO_DEV_ID_DEVID_CAR_SHIFT</div><div class="ttdoc">Device ID shift. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:181</div></div>
<div class="ttc" id="group__srio__v1__0_html_gabab5f1195566978a3b8d7547b6c4e0a3"><div class="ttname"><a href="group__srio__v1__0.html#gabab5f1195566978a3b8d7547b6c4e0a3">XSRIO_DEV_ID_CAR_OFFSET</a></div><div class="ttdeci">#define XSRIO_DEV_ID_CAR_OFFSET</div><div class="ttdoc">Capability Address Register Space 0x00-0x3C Registers. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:74</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga5090e315c08229f3f0dd2f6da8a11d7b"><div class="ttname"><a href="group__srio__v1__0.html#ga5090e315c08229f3f0dd2f6da8a11d7b">XSRIO_DEV_ID_DEVID_CAR_MASK</a></div><div class="ttdeci">#define XSRIO_DEV_ID_DEVID_CAR_MASK</div><div class="ttdoc">Device ID Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:178</div></div>
</div><!-- fragment -->
<p>XSrio_ReadDeviceID returns the Device Id of the core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Device ID of the core.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u16 <a class="el" href="group__srio__v1__0.html#ga5de6f1044b7f754c6ae9cdbe703f8ee6" title="XSrio_ReadDeviceID returns the Device Id of the core. ">XSrio_ReadDeviceID(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga8a7ebb9dba61f05473de5c3e80f6037a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a7ebb9dba61f05473de5c3e80f6037a">&#9670;&nbsp;</a></span>XSrio_ReadDeviceVendorID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_ReadDeviceVendorID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,       \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#gabab5f1195566978a3b8d7547b6c4e0a3">XSRIO_DEV_ID_CAR_OFFSET</a>) &amp; <a class="code" href="group__srio__v1__0.html#ga39ae0182ccd2af230e7c1b9a308f8fdd">XSRIO_DEV_ID_VDRID_CAR_MASK</a>)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga39ae0182ccd2af230e7c1b9a308f8fdd"><div class="ttname"><a href="group__srio__v1__0.html#ga39ae0182ccd2af230e7c1b9a308f8fdd">XSRIO_DEV_ID_VDRID_CAR_MASK</a></div><div class="ttdeci">#define XSRIO_DEV_ID_VDRID_CAR_MASK</div><div class="ttdoc">Device Vendor ID Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:179</div></div>
<div class="ttc" id="group__srio__v1__0_html_gabab5f1195566978a3b8d7547b6c4e0a3"><div class="ttname"><a href="group__srio__v1__0.html#gabab5f1195566978a3b8d7547b6c4e0a3">XSRIO_DEV_ID_CAR_OFFSET</a></div><div class="ttdeci">#define XSRIO_DEV_ID_CAR_OFFSET</div><div class="ttdoc">Capability Address Register Space 0x00-0x3C Registers. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:74</div></div>
</div><!-- fragment -->
<p>XSrio_ReadDeviceVendorID returns the Device Vendor Id of the core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Device Vendor ID of the core.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u16 <a class="el" href="group__srio__v1__0.html#ga8a7ebb9dba61f05473de5c3e80f6037a" title="XSrio_ReadDeviceVendorID returns the Device Vendor Id of the core. ">XSrio_ReadDeviceVendorID(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="gae7326b439df172403f28fcc0fa38e992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7326b439df172403f28fcc0fa38e992">&#9670;&nbsp;</a></span>XSrio_ReadDstOps</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_ReadDstOps</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,        \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#ga6d60eb0dc6cb85145be43d77bf14bae1">XSRIO_DST_OPS_CAR_OFFSET</a>)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga6d60eb0dc6cb85145be43d77bf14bae1"><div class="ttname"><a href="group__srio__v1__0.html#ga6d60eb0dc6cb85145be43d77bf14bae1">XSRIO_DST_OPS_CAR_OFFSET</a></div><div class="ttdeci">#define XSRIO_DST_OPS_CAR_OFFSET</div><div class="ttdoc">Destination operations CAR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:85</div></div>
</div><!-- fragment -->
<p>XSrio_ReadDstOps returns the Destination Operations CAR Register contents. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Contents of the Destination Operations CAR Register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__srio__v1__0.html#gae7326b439df172403f28fcc0fa38e992" title="XSrio_ReadDstOps returns the Destination Operations CAR Register contents. ">XSrio_ReadDstOps(XSrio *InstancePtr)</a> </dd></dl>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gafce174875d087f4b3cc4713a1df5446d">XSrio_IsOperationSupported()</a>.</p>

</div>
</div>
<a id="ga88e5d3fa1470e0fef0ae45c4956f1fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88e5d3fa1470e0fef0ae45c4956f1fa3">&#9670;&nbsp;</a></span>XSrio_ReadReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_ReadReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;Xil_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Macro to read register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the SRIO </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Value of the register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3" title="Macro to read register. ">XSrio_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gae4e21d1e48b45bc2694bb9a62845d01a">XSrio_CfgInitialize()</a>, <a class="el" href="group__srio__v1__0.html#ga753aded6db30e1c042e7c7ee43b2a483">XSrio_GetPEType()</a>, <a class="el" href="group__srio__v1__0.html#gacbd49fb630e7f2d7c8533d12607ef105">XSrio_GetPortStatus()</a>, <a class="el" href="group__srio__v1__0.html#ga9eb82f808fa01a1679ed60a026a2a2c7">XSrio_GetWaterMark()</a>, and <a class="el" href="group__srio__v1__0.html#ga9cb7fbc368f16113382c2a9b4556b601">XSrio_SetWaterMark()</a>.</p>

</div>
</div>
<a id="gada1a2bfecf3f5afca7be3d94df46290a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada1a2bfecf3f5afca7be3d94df46290a">&#9670;&nbsp;</a></span>XSrio_ReadSrcOps</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_ReadSrcOps</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,        \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#ga1ab414d1303bbb5d65e4a22a7361ea55">XSRIO_SRC_OPS_CAR_OFFSET</a>)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga1ab414d1303bbb5d65e4a22a7361ea55"><div class="ttname"><a href="group__srio__v1__0.html#ga1ab414d1303bbb5d65e4a22a7361ea55">XSRIO_SRC_OPS_CAR_OFFSET</a></div><div class="ttdeci">#define XSRIO_SRC_OPS_CAR_OFFSET</div><div class="ttdoc">Source operations CAR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:84</div></div>
</div><!-- fragment -->
<p>XSrio_ReadSrcOps returns the Source Operations CAR Register contents. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Contents of the Source Operations CAR Register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__srio__v1__0.html#gada1a2bfecf3f5afca7be3d94df46290a" title="XSrio_ReadSrcOps returns the Source Operations CAR Register contents. ">XSrio_ReadSrcOps(XSrio *InstancePtr)</a> </dd></dl>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gafce174875d087f4b3cc4713a1df5446d">XSrio_IsOperationSupported()</a>.</p>

</div>
</div>
<a id="ga8f99aebc6c8ef91fffe3512e76cb199f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f99aebc6c8ef91fffe3512e76cb199f">&#9670;&nbsp;</a></span>XSrio_RequestTID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_RequestTID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">            <a class="code" href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a> ) &amp; \</div><div class="line">            XSRIO_IMP_MRIR_REQ_TID_MASK) &gt;&gt; XSRIO_IMP_MRIR_REQ_TID_SHIFT)</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gafe4d77bd8382322b677d9765101c7b6d"><div class="ttname"><a href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a></div><div class="ttdeci">#define XSRIO_IMP_MRIR_OFFSET</div><div class="ttdoc">Maintenance Request Information Register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:166</div></div>
</div><!-- fragment -->
<p>XSrio_RequestTID gives the transfer id value which will be used for the next outgoing maintenance request. </p>
<p>This value will increment after each request is sent.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Transfer ID value.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u8 <a class="el" href="group__srio__v1__0.html#ga8f99aebc6c8ef91fffe3512e76cb199f" title="XSrio_RequestTID gives the transfer id value which will be used for the next outgoing maintenance req...">XSrio_RequestTID(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga42eecc100ed216b9cdda8612284a0a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42eecc100ed216b9cdda8612284a0a61">&#9670;&nbsp;</a></span>XSrio_SendCommand</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_SendCommand</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#ga98dd1aa546c28e3ad2e5dfa370795346">XSRIO_PORT_N_MNT_REQ_CSR_OFFSET</a>,        \</div><div class="line">             Value &amp; <a class="code" href="group__srio__v1__0.html#ga90f9f21f13d053d8d92578cdddfe8027">XSRIO_PORT_N_MNT_REQ_CSR_CMD_MASK</a>))</div><div class="ttc" id="group__srio__v1__0_html_ga90f9f21f13d053d8d92578cdddfe8027"><div class="ttname"><a href="group__srio__v1__0.html#ga90f9f21f13d053d8d92578cdddfe8027">XSRIO_PORT_N_MNT_REQ_CSR_CMD_MASK</a></div><div class="ttdeci">#define XSRIO_PORT_N_MNT_REQ_CSR_CMD_MASK</div><div class="ttdoc">Command Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:428</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga98dd1aa546c28e3ad2e5dfa370795346"><div class="ttname"><a href="group__srio__v1__0.html#ga98dd1aa546c28e3ad2e5dfa370795346">XSRIO_PORT_N_MNT_REQ_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_N_MNT_REQ_CSR_OFFSET</div><div class="ttdoc">Port n Link Maintenance Request CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:128</div></div>
</div><!-- fragment -->
<p>XSrio_SendCommand sends the given command in the link-request control symbol of the SRIO Gen2 core. </p>
<p>This api is available only if the software assisted error recovery option is selected in the core.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on. </td></tr>
    <tr><td class="paramname">Value</td><td>is the Command to be send.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__srio__v1__0.html#ga42eecc100ed216b9cdda8612284a0a61" title="XSrio_SendCommand sends the given command in the link-request control symbol of the SRIO Gen2 core...">XSrio_SendCommand(XSrio *InstancePtr, u8 Value)</a> </dd></dl>

</div>
</div>
<a id="ga07769a73bad559c94a8df465fa696d41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07769a73bad559c94a8df465fa696d41">&#9670;&nbsp;</a></span>XSrio_SetBaseDeviceID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_SetBaseDeviceID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DeviceId&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">           <a class="code" href="group__srio__v1__0.html#ga9b3abe05cc0b757413751f3c493023cd">XSRIO_BASE_DID_CSR_OFFSET</a>,  \</div><div class="line">           ((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,   \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#ga9b3abe05cc0b757413751f3c493023cd">XSRIO_BASE_DID_CSR_OFFSET</a>) &amp; <a class="code" href="group__srio__v1__0.html#ga593eed7b4e0cf5c113668ec501709392">XSRIO_BASE_DID_CSR_LBDID_MASK</a>) \</div><div class="line">             |((DeviceId &lt;&lt; <a class="code" href="group__srio__v1__0.html#gadd5f5e46e978b7addcd450362a3e4f6b">XSRIO_BASE_DID_CSR_BDID_SHIFT</a>) \</div><div class="line">             &amp; <a class="code" href="group__srio__v1__0.html#gaa398a9d87c352370ad8368def9aec0df">XSRIO_BASE_DID_CSR_BDID_MASK</a>))))</div><div class="ttc" id="group__srio__v1__0_html_ga593eed7b4e0cf5c113668ec501709392"><div class="ttname"><a href="group__srio__v1__0.html#ga593eed7b4e0cf5c113668ec501709392">XSRIO_BASE_DID_CSR_LBDID_MASK</a></div><div class="ttdeci">#define XSRIO_BASE_DID_CSR_LBDID_MASK</div><div class="ttdoc">Large Base Device ID Mask(16-bit device ID) </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:337</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gaa398a9d87c352370ad8368def9aec0df"><div class="ttname"><a href="group__srio__v1__0.html#gaa398a9d87c352370ad8368def9aec0df">XSRIO_BASE_DID_CSR_BDID_MASK</a></div><div class="ttdeci">#define XSRIO_BASE_DID_CSR_BDID_MASK</div><div class="ttdoc">Base Device ID Mask(8-bit device ID) </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:342</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga9b3abe05cc0b757413751f3c493023cd"><div class="ttname"><a href="group__srio__v1__0.html#ga9b3abe05cc0b757413751f3c493023cd">XSRIO_BASE_DID_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_BASE_DID_CSR_OFFSET</div><div class="ttdoc">Base Device ID CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:105</div></div>
<div class="ttc" id="group__srio__v1__0_html_gadd5f5e46e978b7addcd450362a3e4f6b"><div class="ttname"><a href="group__srio__v1__0.html#gadd5f5e46e978b7addcd450362a3e4f6b">XSRIO_BASE_DID_CSR_BDID_SHIFT</a></div><div class="ttdeci">#define XSRIO_BASE_DID_CSR_BDID_SHIFT</div><div class="ttdoc">Base Device ID Shift. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:347</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
</div><!-- fragment -->
<p>XSrio_SetBaseDeviceID configures the 8-bit Device Id for an endpoint in a small transport system. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on. </td></tr>
    <tr><td class="paramname">DeviceId</td><td>is the Device ID that needs to be configured.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__srio__v1__0.html#ga07769a73bad559c94a8df465fa696d41" title="XSrio_SetBaseDeviceID configures the 8-bit Device Id for an endpoint in a small transport system...">XSrio_SetBaseDeviceID(XSrio *InstancePtr, u8 DeviceId)</a> </dd></dl>

</div>
</div>
<a id="gaefe9cfb3e23651f6e0ba04cebf2ea468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefe9cfb3e23651f6e0ba04cebf2ea468">&#9670;&nbsp;</a></span>XSrio_SetComponentTagCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_SetComponentTagCSR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#gabf538c58029dbfecbc051a594c5b6ab8">XSRIO_COMPONENT_TAG_CSR_OFFSET</a>,         \</div><div class="line">             Value))</div><div class="ttc" id="group__srio__v1__0_html_gabf538c58029dbfecbc051a594c5b6ab8"><div class="ttname"><a href="group__srio__v1__0.html#gabf538c58029dbfecbc051a594c5b6ab8">XSRIO_COMPONENT_TAG_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_COMPONENT_TAG_CSR_OFFSET</div><div class="ttdoc">Component Tag CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:111</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
</div><!-- fragment -->
<p>XSrio_SetComponentTagCSR sets the Component Tag Value for SRIO Gen2 core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on. </td></tr>
    <tr><td class="paramname">Value</td><td>is the Component Tag Value to be set.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__srio__v1__0.html#gaefe9cfb3e23651f6e0ba04cebf2ea468" title="XSrio_SetComponentTagCSR sets the Component Tag Value for SRIO Gen2 core. ">XSrio_SetComponentTagCSR(XSrio *InstancePtr, u32 Value)</a> </dd></dl>

</div>
</div>
<a id="ga8c73d55426fe8cebbecb990d6b3d2157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c73d55426fe8cebbecb990d6b3d2157">&#9670;&nbsp;</a></span>XSrio_SetCRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_SetCRF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">              <a class="code" href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a>,    \</div><div class="line">                (<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,       \</div><div class="line">                    <a class="code" href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a>) | \</div><div class="line">                                <a class="code" href="group__srio__v1__0.html#ga114b6719c2e1043ef79c009fead1b28d">XSRIO_IMP_MRIR_REQ_CRF_MASK</a>)))</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gafe4d77bd8382322b677d9765101c7b6d"><div class="ttname"><a href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a></div><div class="ttdeci">#define XSRIO_IMP_MRIR_OFFSET</div><div class="ttdoc">Maintenance Request Information Register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:166</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga114b6719c2e1043ef79c009fead1b28d"><div class="ttname"><a href="group__srio__v1__0.html#ga114b6719c2e1043ef79c009fead1b28d">XSRIO_IMP_MRIR_REQ_CRF_MASK</a></div><div class="ttdeci">#define XSRIO_IMP_MRIR_REQ_CRF_MASK</div><div class="ttdoc">Request CRF Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:829</div></div>
</div><!-- fragment -->
<p>XSrio_SetCRF sets CRF value that is used for outgoing maintenance requests. </p>
<p>This api will work only when the CRF support is enabled in the core</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__srio__v1__0.html#ga8c73d55426fe8cebbecb990d6b3d2157" title="XSrio_SetCRF sets CRF value that is used for outgoing maintenance requests. ">XSrio_SetCRF(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="gafe400870d468d8dcf400b78fa64c812e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe400870d468d8dcf400b78fa64c812e">&#9670;&nbsp;</a></span>XSrio_SetDestinationID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_SetDestinationID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">           <a class="code" href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a>,       \</div><div class="line">             ((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a>) &amp; ~<a class="code" href="group__srio__v1__0.html#ga4b251ca3e20b50fad896a7b93eadd002">XSRIO_IMP_MRIR_REQ_DESTID_MASK</a>) | \</div><div class="line">                                (Value &amp; <a class="code" href="group__srio__v1__0.html#ga4b251ca3e20b50fad896a7b93eadd002">XSRIO_IMP_MRIR_REQ_DESTID_MASK</a>))))</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga4b251ca3e20b50fad896a7b93eadd002"><div class="ttname"><a href="group__srio__v1__0.html#ga4b251ca3e20b50fad896a7b93eadd002">XSRIO_IMP_MRIR_REQ_DESTID_MASK</a></div><div class="ttdeci">#define XSRIO_IMP_MRIR_REQ_DESTID_MASK</div><div class="ttdoc">Request Destination ID Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:830</div></div>
<div class="ttc" id="group__srio__v1__0_html_gafe4d77bd8382322b677d9765101c7b6d"><div class="ttname"><a href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a></div><div class="ttdeci">#define XSRIO_IMP_MRIR_OFFSET</div><div class="ttdoc">Maintenance Request Information Register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:166</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
</div><!-- fragment -->
<p>XSrio_SetDestinationID sets Device Id which will be used for Outgoing maintenance requests. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on. </td></tr>
    <tr><td class="paramname">Value</td><td>is the Device Id value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__srio__v1__0.html#gafe400870d468d8dcf400b78fa64c812e" title="XSrio_SetDestinationID sets Device Id which will be used for Outgoing maintenance requests...">XSrio_SetDestinationID(XSrio *InstancePtr, u8 Value)</a> </dd></dl>

</div>
</div>
<a id="ga6fe0e368f18de444791fabf766909ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fe0e368f18de444791fabf766909ce5">&#9670;&nbsp;</a></span>XSrio_SetDiscovered</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_SetDiscovered</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">              <a class="code" href="group__srio__v1__0.html#ga4561044e5d4900706f43c752b43ff51a">XSRIO_PORT_GEN_CTL_CSR_OFFSET</a>,         \</div><div class="line">             (<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,  \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#ga4561044e5d4900706f43c752b43ff51a">XSRIO_PORT_GEN_CTL_CSR_OFFSET</a>)  \</div><div class="line">                | <a class="code" href="group__srio__v1__0.html#ga39dba66c3b45c23056552d38459a5426">XSRIO_PORT_GEN_CTL_CSR_DISCOVERED_MASK</a>)))</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga39dba66c3b45c23056552d38459a5426"><div class="ttname"><a href="group__srio__v1__0.html#ga39dba66c3b45c23056552d38459a5426">XSRIO_PORT_GEN_CTL_CSR_DISCOVERED_MASK</a></div><div class="ttdeci">#define XSRIO_PORT_GEN_CTL_CSR_DISCOVERED_MASK</div><div class="ttdoc">Discovered Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:418</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga4561044e5d4900706f43c752b43ff51a"><div class="ttname"><a href="group__srio__v1__0.html#ga4561044e5d4900706f43c752b43ff51a">XSRIO_PORT_GEN_CTL_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_GEN_CTL_CSR_OFFSET</div><div class="ttdoc">General Control CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:127</div></div>
</div><!-- fragment -->
<p>XSrio_SetDiscovered configures the device as Discovered so that it is responsible for system exploration. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__srio__v1__0.html#ga6fe0e368f18de444791fabf766909ce5" title="XSrio_SetDiscovered configures the device as Discovered so that it is responsible for system explorat...">XSrio_SetDiscovered(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="gafdfe7ecbbc797795197a01c43d757bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdfe7ecbbc797795197a01c43d757bde">&#9670;&nbsp;</a></span>XSrio_SetHostBaseDevID_LockCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_SetHostBaseDevID_LockCSR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DeviceId&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#gaa385c427eb29650bb31acbaf4a3e320c">XSRIO_HOST_DID_LOCK_CSR_OFFSET</a>,         \</div><div class="line">                  (DeviceId &amp; <a class="code" href="group__srio__v1__0.html#ga65ffdf1055349f408681a28e4804ad0a">XSRIO_HOST_DID_LOCK_CSR_HBDID_MASK</a>)))</div><div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga65ffdf1055349f408681a28e4804ad0a"><div class="ttname"><a href="group__srio__v1__0.html#ga65ffdf1055349f408681a28e4804ad0a">XSRIO_HOST_DID_LOCK_CSR_HBDID_MASK</a></div><div class="ttdeci">#define XSRIO_HOST_DID_LOCK_CSR_HBDID_MASK</div><div class="ttdoc">Host Base Device ID Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:354</div></div>
<div class="ttc" id="group__srio__v1__0_html_gaa385c427eb29650bb31acbaf4a3e320c"><div class="ttname"><a href="group__srio__v1__0.html#gaa385c427eb29650bb31acbaf4a3e320c">XSRIO_HOST_DID_LOCK_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_HOST_DID_LOCK_CSR_OFFSET</div><div class="ttdoc">Host Base Device ID Lock CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:106</div></div>
</div><!-- fragment -->
<p>XSrio_SetHostBaseDevID_LockCSR configures the Host Base Device Id of the SRIO gen2 Core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on. </td></tr>
    <tr><td class="paramname">DeviceId</td><td>is the Device ID that needs to be configured.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void XSrio_SetHostBaseDevID_LockCSR(<a class="el" href="struct_x_srio.html" title="The XSrio driver instance data. ">XSrio</a> *InstancePtr, u16 DeviceId) </dd></dl>

</div>
</div>
<a id="gae335b6bbb82ca4ac987b936bc83017d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae335b6bbb82ca4ac987b936bc83017d2">&#9670;&nbsp;</a></span>XSrio_SetHostEnabled</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_SetHostEnabled</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">              <a class="code" href="group__srio__v1__0.html#ga4561044e5d4900706f43c752b43ff51a">XSRIO_PORT_GEN_CTL_CSR_OFFSET</a>,         \</div><div class="line">              (<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#ga4561044e5d4900706f43c752b43ff51a">XSRIO_PORT_GEN_CTL_CSR_OFFSET</a>)  \</div><div class="line">                | <a class="code" href="group__srio__v1__0.html#ga77b8c4f3f9031effb14a67997d224677">XSRIO_PORT_GEN_CTL_CSR_HOST_MASK</a>)))</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga77b8c4f3f9031effb14a67997d224677"><div class="ttname"><a href="group__srio__v1__0.html#ga77b8c4f3f9031effb14a67997d224677">XSRIO_PORT_GEN_CTL_CSR_HOST_MASK</a></div><div class="ttdeci">#define XSRIO_PORT_GEN_CTL_CSR_HOST_MASK</div><div class="ttdoc">Host Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:420</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga4561044e5d4900706f43c752b43ff51a"><div class="ttname"><a href="group__srio__v1__0.html#ga4561044e5d4900706f43c752b43ff51a">XSRIO_PORT_GEN_CTL_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_GEN_CTL_CSR_OFFSET</div><div class="ttdoc">General Control CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:127</div></div>
</div><!-- fragment -->
<p>XSrio_SetHostEnabled configures the device to be responsible for system exploration. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__srio__v1__0.html#gae335b6bbb82ca4ac987b936bc83017d2" title="XSrio_SetHostEnabled configures the device to be responsible for system exploration. ">XSrio_SetHostEnabled(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="gad2c03c531f3f4f6f6755abbf659de414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2c03c531f3f4f6f6755abbf659de414">&#9670;&nbsp;</a></span>XSrio_SetInboundAckID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_SetInboundAckID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">              <a class="code" href="group__srio__v1__0.html#gaf43554809e5c07fffb0e53045b09c01c">XSRIO_PORT_N_ACKID_CSR_OFFSET</a>,         \</div><div class="line">             ((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#gaf43554809e5c07fffb0e53045b09c01c">XSRIO_PORT_N_ACKID_CSR_OFFSET</a>) &amp;  \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#gab8e80519afd40400fcc74f268a7a2e7a">XSRIO_PORT_N_ACKID_CSR_RESET_IBACKID_MASK</a>)      \</div><div class="line">                | ((Value &lt;&lt; <a class="code" href="group__srio__v1__0.html#ga8b3e4ea25cec8c9876433d60720c2b9b">XSRIO_PORT_N_ACKID_CSR_IBACKID_SHIFT</a>) &amp;    \</div><div class="line">                     <a class="code" href="group__srio__v1__0.html#ga8acb5233083f47870eddd512acf461cd">XSRIO_PORT_N_ACKID_CSR_IBACKID_MASK</a>))))</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gab8e80519afd40400fcc74f268a7a2e7a"><div class="ttname"><a href="group__srio__v1__0.html#gab8e80519afd40400fcc74f268a7a2e7a">XSRIO_PORT_N_ACKID_CSR_RESET_IBACKID_MASK</a></div><div class="ttdeci">#define XSRIO_PORT_N_ACKID_CSR_RESET_IBACKID_MASK</div><div class="ttdoc">In bound ACK ID Reset Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:479</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga8acb5233083f47870eddd512acf461cd"><div class="ttname"><a href="group__srio__v1__0.html#ga8acb5233083f47870eddd512acf461cd">XSRIO_PORT_N_ACKID_CSR_IBACKID_MASK</a></div><div class="ttdeci">#define XSRIO_PORT_N_ACKID_CSR_IBACKID_MASK</div><div class="ttdoc">In bound ACK ID Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:462</div></div>
<div class="ttc" id="group__srio__v1__0_html_gaf43554809e5c07fffb0e53045b09c01c"><div class="ttname"><a href="group__srio__v1__0.html#gaf43554809e5c07fffb0e53045b09c01c">XSRIO_PORT_N_ACKID_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_N_ACKID_CSR_OFFSET</div><div class="ttdoc">Port n Local Ack ID CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:138</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga8b3e4ea25cec8c9876433d60720c2b9b"><div class="ttname"><a href="group__srio__v1__0.html#ga8b3e4ea25cec8c9876433d60720c2b9b">XSRIO_PORT_N_ACKID_CSR_IBACKID_SHIFT</a></div><div class="ttdeci">#define XSRIO_PORT_N_ACKID_CSR_IBACKID_SHIFT</div><div class="ttdoc">In bound ACK ID shift. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:484</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
</div><!-- fragment -->
<p>XSrio_SetInboundAckID sets the value of the next transmitted Ackid of the SRIO Gen2 core. </p>
<p>This api is available only if the software assisted error recovery option is selected in the core.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on. </td></tr>
    <tr><td class="paramname">Value</td><td>is the InBound Ack Id to be set.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void XSrio_SetInboundAckID(<a class="el" href="struct_x_srio.html" title="The XSrio driver instance data. ">XSrio</a> *InstancePtr, u8 Value) This api won't work if you call the XSrio_ClrOutStandingAckIDs before calling this api. </dd></dl>

</div>
</div>
<a id="gab4bcd463737ea357837d33a6dc5d624d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4bcd463737ea357837d33a6dc5d624d">&#9670;&nbsp;</a></span>XSrio_SetLargeBaseDeviceID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_SetLargeBaseDeviceID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DeviceId&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#ga9b3abe05cc0b757413751f3c493023cd">XSRIO_BASE_DID_CSR_OFFSET</a>,                         \</div><div class="line">             ((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \</div><div class="line">              <a class="code" href="group__srio__v1__0.html#ga9b3abe05cc0b757413751f3c493023cd">XSRIO_BASE_DID_CSR_OFFSET</a>) &amp; <a class="code" href="group__srio__v1__0.html#gaa398a9d87c352370ad8368def9aec0df">XSRIO_BASE_DID_CSR_BDID_MASK</a>)  | \</div><div class="line">              (DeviceId &amp; <a class="code" href="group__srio__v1__0.html#ga593eed7b4e0cf5c113668ec501709392">XSRIO_BASE_DID_CSR_LBDID_MASK</a>))))</div><div class="ttc" id="group__srio__v1__0_html_ga593eed7b4e0cf5c113668ec501709392"><div class="ttname"><a href="group__srio__v1__0.html#ga593eed7b4e0cf5c113668ec501709392">XSRIO_BASE_DID_CSR_LBDID_MASK</a></div><div class="ttdeci">#define XSRIO_BASE_DID_CSR_LBDID_MASK</div><div class="ttdoc">Large Base Device ID Mask(16-bit device ID) </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:337</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gaa398a9d87c352370ad8368def9aec0df"><div class="ttname"><a href="group__srio__v1__0.html#gaa398a9d87c352370ad8368def9aec0df">XSRIO_BASE_DID_CSR_BDID_MASK</a></div><div class="ttdeci">#define XSRIO_BASE_DID_CSR_BDID_MASK</div><div class="ttdoc">Base Device ID Mask(8-bit device ID) </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:342</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga9b3abe05cc0b757413751f3c493023cd"><div class="ttname"><a href="group__srio__v1__0.html#ga9b3abe05cc0b757413751f3c493023cd">XSRIO_BASE_DID_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_BASE_DID_CSR_OFFSET</div><div class="ttdoc">Base Device ID CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:105</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
</div><!-- fragment -->
<p>XSrio_SetLargeBaseDeviceID configures the 16-bit Device Id for an endpoint in a Large transport system. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on. </td></tr>
    <tr><td class="paramname">DeviceId</td><td>is the Device ID that needs to be configured.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__srio__v1__0.html#gab4bcd463737ea357837d33a6dc5d624d" title="XSrio_SetLargeBaseDeviceID configures the 16-bit Device Id for an endpoint in a Large transport syste...">XSrio_SetLargeBaseDeviceID(XSrio *InstancePtr, u16 DeviceId)</a> </dd></dl>

</div>
</div>
<a id="gaceba101926e9798fa350e1d5676fd43a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceba101926e9798fa350e1d5676fd43a">&#9670;&nbsp;</a></span>XSrio_SetLCSBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_SetLCSBA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">           <a class="code" href="group__srio__v1__0.html#gafffc5b4df1dd5366ef4074e68f7b958a">XSRIO_LCS1_BASEADDR_CSR_OFFSET</a>,                      \</div><div class="line">                ((Value &lt;&lt; <a class="code" href="group__srio__v1__0.html#gacffff28710d77ac7a123f78728eb4712">XSRIO_LCS1_BASEADDR_LCSBA_CSR_SHIFT</a>)         \</div><div class="line">                &amp; <a class="code" href="group__srio__v1__0.html#ga7c4c40c3d4edc4ca1bc643c95fe18cf2">XSRIO_LCS1_BASEADDR_LCSBA_CSR_MASK</a>)))</div><div class="ttc" id="group__srio__v1__0_html_gafffc5b4df1dd5366ef4074e68f7b958a"><div class="ttname"><a href="group__srio__v1__0.html#gafffc5b4df1dd5366ef4074e68f7b958a">XSRIO_LCS1_BASEADDR_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_LCS1_BASEADDR_CSR_OFFSET</div><div class="ttdoc">Local Configuration Space 1 Base Address CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:100</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7c4c40c3d4edc4ca1bc643c95fe18cf2"><div class="ttname"><a href="group__srio__v1__0.html#ga7c4c40c3d4edc4ca1bc643c95fe18cf2">XSRIO_LCS1_BASEADDR_LCSBA_CSR_MASK</a></div><div class="ttdeci">#define XSRIO_LCS1_BASEADDR_LCSBA_CSR_MASK</div><div class="ttdoc">LCSBA Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:329</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
<div class="ttc" id="group__srio__v1__0_html_gacffff28710d77ac7a123f78728eb4712"><div class="ttname"><a href="group__srio__v1__0.html#gacffff28710d77ac7a123f78728eb4712">XSRIO_LCS1_BASEADDR_LCSBA_CSR_SHIFT</a></div><div class="ttdeci">#define XSRIO_LCS1_BASEADDR_LCSBA_CSR_SHIFT</div><div class="ttdoc">LCSBA Shift. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:330</div></div>
</div><!-- fragment -->
<p>XSrio_SetLCSBA Configures the Local Configuration Space Base Address of the SRIO Gen2 core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on. </td></tr>
    <tr><td class="paramname">Value</td><td>is the Local Configuration Space Base Address that needs to be configured.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__srio__v1__0.html#gaceba101926e9798fa350e1d5676fd43a" title="XSrio_SetLCSBA Configures the Local Configuration Space Base Address of the SRIO Gen2 core...">XSrio_SetLCSBA(XSrio *InstancePtr, u32 Value)</a> </dd></dl>

</div>
</div>
<a id="gaac00f96b3a6ce690351f244ab67ca136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac00f96b3a6ce690351f244ab67ca136">&#9670;&nbsp;</a></span>XSrio_SetMasterEnabled</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_SetMasterEnabled</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">              <a class="code" href="group__srio__v1__0.html#ga4561044e5d4900706f43c752b43ff51a">XSRIO_PORT_GEN_CTL_CSR_OFFSET</a>,         \</div><div class="line">             (<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,  \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#ga4561044e5d4900706f43c752b43ff51a">XSRIO_PORT_GEN_CTL_CSR_OFFSET</a>)  \</div><div class="line">                | <a class="code" href="group__srio__v1__0.html#ga008f961f9e1d2c969c8cf9a4b886e3d6">XSRIO_PORT_GEN_CTL_CSR_MENABLE_MASK</a>)))</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga008f961f9e1d2c969c8cf9a4b886e3d6"><div class="ttname"><a href="group__srio__v1__0.html#ga008f961f9e1d2c969c8cf9a4b886e3d6">XSRIO_PORT_GEN_CTL_CSR_MENABLE_MASK</a></div><div class="ttdeci">#define XSRIO_PORT_GEN_CTL_CSR_MENABLE_MASK</div><div class="ttdoc">Master Enable Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:419</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga4561044e5d4900706f43c752b43ff51a"><div class="ttname"><a href="group__srio__v1__0.html#ga4561044e5d4900706f43c752b43ff51a">XSRIO_PORT_GEN_CTL_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_GEN_CTL_CSR_OFFSET</div><div class="ttdoc">General Control CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:127</div></div>
</div><!-- fragment -->
<p>XSrio_SetMasterEnabled configures the device so that it is allowed to issue requests into the system. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__srio__v1__0.html#gaac00f96b3a6ce690351f244ab67ca136" title="XSrio_SetMasterEnabled configures the device so that it is allowed to issue requests into the system...">XSrio_SetMasterEnabled(XSrio *InstancePtr)</a> </dd></dl>

</div>
</div>
<a id="ga49bc09c674f99b8edb4c050c68394794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49bc09c674f99b8edb4c050c68394794">&#9670;&nbsp;</a></span>XSrio_SetOutboundAckID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_SetOutboundAckID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#gaf43554809e5c07fffb0e53045b09c01c">XSRIO_PORT_N_ACKID_CSR_OFFSET</a>,  \</div><div class="line">             ((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#gaf43554809e5c07fffb0e53045b09c01c">XSRIO_PORT_N_ACKID_CSR_OFFSET</a>) &amp;        \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#gabadb3622d68d65a1ff9d08a7bd754620">XSRIO_PORT_N_ACKID_CSR_RESET_OBACKID_MASK</a>) \</div><div class="line">                | (Value &amp; <a class="code" href="group__srio__v1__0.html#ga6541e592e664f2549721d2073626dc91">XSRIO_PORT_N_ACKID_CSR_OBACKID_MASK</a>))))</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_gaf43554809e5c07fffb0e53045b09c01c"><div class="ttname"><a href="group__srio__v1__0.html#gaf43554809e5c07fffb0e53045b09c01c">XSRIO_PORT_N_ACKID_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_N_ACKID_CSR_OFFSET</div><div class="ttdoc">Port n Local Ack ID CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:138</div></div>
<div class="ttc" id="group__srio__v1__0_html_gabadb3622d68d65a1ff9d08a7bd754620"><div class="ttname"><a href="group__srio__v1__0.html#gabadb3622d68d65a1ff9d08a7bd754620">XSRIO_PORT_N_ACKID_CSR_RESET_OBACKID_MASK</a></div><div class="ttdeci">#define XSRIO_PORT_N_ACKID_CSR_RESET_OBACKID_MASK</div><div class="ttdoc">Out bound ACK ID Reset Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:474</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga6541e592e664f2549721d2073626dc91"><div class="ttname"><a href="group__srio__v1__0.html#ga6541e592e664f2549721d2073626dc91">XSRIO_PORT_N_ACKID_CSR_OBACKID_MASK</a></div><div class="ttdeci">#define XSRIO_PORT_N_ACKID_CSR_OBACKID_MASK</div><div class="ttdoc">Out bound ACK ID Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:452</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
</div><!-- fragment -->
<p>XSrio_SetOutboundAckID sets value of the next transmitted Ackid of the SRIO Gen2 Core. </p>
<p>This api is available only if the software assisted error Recovery option is selected in the core.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on. </td></tr>
    <tr><td class="paramname">Value</td><td>is the Outbound Ack Id to be set.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__srio__v1__0.html#ga49bc09c674f99b8edb4c050c68394794" title="XSrio_SetOutboundAckID sets value of the next transmitted Ackid of the SRIO Gen2 Core. ">XSrio_SetOutboundAckID(XSrio *InstancePtr, u8 Value)</a> </dd></dl>

</div>
</div>
<a id="ga1a877c69f015fcb1069b874f8008a8f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a877c69f015fcb1069b874f8008a8f5">&#9670;&nbsp;</a></span>XSrio_SetPortControlStatus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_SetPortControlStatus</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">              <a class="code" href="group__srio__v1__0.html#gafe2d28961f5aa630a30dc2916262d02b">XSRIO_PORT_N_CTL_CSR_OFFSET</a>,      \</div><div class="line">              (<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#gafe2d28961f5aa630a30dc2916262d02b">XSRIO_PORT_N_CTL_CSR_OFFSET</a>) \</div><div class="line">                | (Mask &amp; <a class="code" href="group__srio__v1__0.html#ga364330b68240054841422bcc2144ad56">XSRIO_PORT_N_CTL_CSR_STATUS_ALL_MASK</a>))))</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
<div class="ttc" id="group__srio__v1__0_html_gafe2d28961f5aa630a30dc2916262d02b"><div class="ttname"><a href="group__srio__v1__0.html#gafe2d28961f5aa630a30dc2916262d02b">XSRIO_PORT_N_CTL_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_N_CTL_CSR_OFFSET</div><div class="ttdoc">Port n Control CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:144</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga364330b68240054841422bcc2144ad56"><div class="ttname"><a href="group__srio__v1__0.html#ga364330b68240054841422bcc2144ad56">XSRIO_PORT_N_CTL_CSR_STATUS_ALL_MASK</a></div><div class="ttdeci">#define XSRIO_PORT_N_CTL_CSR_STATUS_ALL_MASK</div><div class="ttdoc">Port Status All Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:626</div></div>
</div><!-- fragment -->
<p>XSrio_SetPortControlStatus Configures specific port specified by the Mask. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on. </td></tr>
    <tr><td class="paramname">Mask</td><td>is the mask for the port that needs to be enabled.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__srio__v1__0.html#ga1a877c69f015fcb1069b874f8008a8f5" title="XSrio_SetPortControlStatus Configures specific port specified by the Mask. ">XSrio_SetPortControlStatus(XSrio *InstancePtrm, u32 Mask)</a> </dd></dl>

</div>
</div>
<a id="gae07e03313283e68a326337c7b7719e8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae07e03313283e68a326337c7b7719e8a">&#9670;&nbsp;</a></span>XSrio_SetPortLinkTimeOutValue</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_SetPortLinkTimeOutValue</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#ga1e79cd1c619b83e98fd3890a7e481afb">XSRIO_PORT_LINK_TOUT_CSR_OFFSET</a>   ,             \</div><div class="line">             (Value &lt;&lt; <a class="code" href="group__srio__v1__0.html#ga1393da4ef49e86fc2372cc7da2c7f1f2">XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_SHIFT</a>) &amp;  \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#ga4879c96774b975189fcbf586e57a06ba">XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_MASK</a>))</div><div class="ttc" id="group__srio__v1__0_html_ga4879c96774b975189fcbf586e57a06ba"><div class="ttname"><a href="group__srio__v1__0.html#ga4879c96774b975189fcbf586e57a06ba">XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_MASK</a></div><div class="ttdeci">#define XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_MASK</div><div class="ttdoc">Timeout Value Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:386</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga1e79cd1c619b83e98fd3890a7e481afb"><div class="ttname"><a href="group__srio__v1__0.html#ga1e79cd1c619b83e98fd3890a7e481afb">XSRIO_PORT_LINK_TOUT_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_LINK_TOUT_CSR_OFFSET</div><div class="ttdoc">Port Link Timeout CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:121</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga1393da4ef49e86fc2372cc7da2c7f1f2"><div class="ttname"><a href="group__srio__v1__0.html#ga1393da4ef49e86fc2372cc7da2c7f1f2">XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_SHIFT</a></div><div class="ttdeci">#define XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_SHIFT</div><div class="ttdoc">Timeout Value Shift. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:391</div></div>
</div><!-- fragment -->
<p>XSrio_SetPortLinkTimeOutValue sets the Port Link Timeout value for the SRIO Gen2 core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on. </td></tr>
    <tr><td class="paramname">Value</td><td>is the Port Link Timeout value to be set.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void XSrio_SetPortLinkTimeOutValue(<a class="el" href="struct_x_srio.html" title="The XSrio driver instance data. ">XSrio</a> *InstancePtr, u16 Value) </dd></dl>

</div>
</div>
<a id="ga3c92d05848b754806d55eaf92d37e57e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c92d05848b754806d55eaf92d37e57e">&#9670;&nbsp;</a></span>XSrio_SetPortRespTimeOutValue</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_SetPortRespTimeOutValue</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">             <a class="code" href="group__srio__v1__0.html#gaa2f205d7f2f3063e39ce45e6e2712bd8">XSRIO_PORT_RESP_TOUT_CSR_OFFSET</a>,        \</div><div class="line">             (Value &lt;&lt; <a class="code" href="group__srio__v1__0.html#gacc4dcceafc76cc3725fdcee33bda63e8">XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_SHIFT</a>) &amp;  \</div><div class="line">                <a class="code" href="group__srio__v1__0.html#ga14f32634f2bedb6a547b75714ab1300a">XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_MASK</a>))</div><div class="ttc" id="group__srio__v1__0_html_ga14f32634f2bedb6a547b75714ab1300a"><div class="ttname"><a href="group__srio__v1__0.html#ga14f32634f2bedb6a547b75714ab1300a">XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_MASK</a></div><div class="ttdeci">#define XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_MASK</div><div class="ttdoc">Response Timeout Value Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:402</div></div>
<div class="ttc" id="group__srio__v1__0_html_gacc4dcceafc76cc3725fdcee33bda63e8"><div class="ttname"><a href="group__srio__v1__0.html#gacc4dcceafc76cc3725fdcee33bda63e8">XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_SHIFT</a></div><div class="ttdeci">#define XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_SHIFT</div><div class="ttdoc">Response Timeout Shift. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:407</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
<div class="ttc" id="group__srio__v1__0_html_gaa2f205d7f2f3063e39ce45e6e2712bd8"><div class="ttname"><a href="group__srio__v1__0.html#gaa2f205d7f2f3063e39ce45e6e2712bd8">XSRIO_PORT_RESP_TOUT_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_RESP_TOUT_CSR_OFFSET</div><div class="ttdoc">Port Response Timeout CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:122</div></div>
</div><!-- fragment -->
<p>XSrio_SetPortRespTimeOutValue sets the Port Response Timeout value for the The SRIO Gen2 core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on. </td></tr>
    <tr><td class="paramname">Value</td><td>is the Port Response Timeout to be set.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void XSrio_SetPortRespTimeOutValue(<a class="el" href="struct_x_srio.html" title="The XSrio driver instance data. ">XSrio</a> *InstancePtr, u16 Value) </dd></dl>

</div>
</div>
<a id="ga9695e204da2d3f1de942cdd68074d170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9695e204da2d3f1de942cdd68074d170">&#9670;&nbsp;</a></span>XSrio_SetPortwidthOverride</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_SetPortwidthOverride</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">              <a class="code" href="group__srio__v1__0.html#gafe2d28961f5aa630a30dc2916262d02b">XSRIO_PORT_N_CTL_CSR_OFFSET</a>,      \</div><div class="line">                ((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">                        <a class="code" href="group__srio__v1__0.html#gafe2d28961f5aa630a30dc2916262d02b">XSRIO_PORT_N_CTL_CSR_OFFSET</a>) &amp;  \</div><div class="line">                                <a class="code" href="group__srio__v1__0.html#ga1e7acaa5c3c152ded875097ff2fdb658">XSRIO_PORT_N_CTL_CSR_RESET_PWO_MASK</a>) | \</div><div class="line">                                ((Value &lt;&lt; <a class="code" href="group__srio__v1__0.html#ga55777eb3881e2b939ba8de77a16c62d6">XSRIO_PORT_N_CTL_CSR_PWO_SHIFT</a>)  \</div><div class="line">                                        &amp; <a class="code" href="group__srio__v1__0.html#gada34aa1e1fa5c40f1fa47aadce896ca6">XSRIO_PORT_N_CTL_CSR_PWO_MASK</a>))))</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga1e7acaa5c3c152ded875097ff2fdb658"><div class="ttname"><a href="group__srio__v1__0.html#ga1e7acaa5c3c152ded875097ff2fdb658">XSRIO_PORT_N_CTL_CSR_RESET_PWO_MASK</a></div><div class="ttdeci">#define XSRIO_PORT_N_CTL_CSR_RESET_PWO_MASK</div><div class="ttdoc">Port width Override Reset Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:615</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga55777eb3881e2b939ba8de77a16c62d6"><div class="ttname"><a href="group__srio__v1__0.html#ga55777eb3881e2b939ba8de77a16c62d6">XSRIO_PORT_N_CTL_CSR_PWO_SHIFT</a></div><div class="ttdeci">#define XSRIO_PORT_N_CTL_CSR_PWO_SHIFT</div><div class="ttdoc">Port width Override Shift. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:632</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
<div class="ttc" id="group__srio__v1__0_html_gafe2d28961f5aa630a30dc2916262d02b"><div class="ttname"><a href="group__srio__v1__0.html#gafe2d28961f5aa630a30dc2916262d02b">XSRIO_PORT_N_CTL_CSR_OFFSET</a></div><div class="ttdeci">#define XSRIO_PORT_N_CTL_CSR_OFFSET</div><div class="ttdoc">Port n Control CSR. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:144</div></div>
<div class="ttc" id="group__srio__v1__0_html_gada34aa1e1fa5c40f1fa47aadce896ca6"><div class="ttname"><a href="group__srio__v1__0.html#gada34aa1e1fa5c40f1fa47aadce896ca6">XSRIO_PORT_N_CTL_CSR_PWO_MASK</a></div><div class="ttdeci">#define XSRIO_PORT_N_CTL_CSR_PWO_MASK</div><div class="ttdoc">Port width Override Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:610</div></div>
</div><!-- fragment -->
<p>XSrio_SetPortwidthOverride configures the port width override value of the SRIO Gen2 core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on. </td></tr>
    <tr><td class="paramname">Value</td><td>is the port width override value needs to be set.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__srio__v1__0.html#ga9695e204da2d3f1de942cdd68074d170" title="XSrio_SetPortwidthOverride configures the port width override value of the SRIO Gen2 core...">XSrio_SetPortwidthOverride(XSrio *InstancePtr, u8 Value)</a> </dd></dl>

</div>
</div>
<a id="ga96b78184a872c8eb94ece898fb80baef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96b78184a872c8eb94ece898fb80baef">&#9670;&nbsp;</a></span>XSrio_SetPriority</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_SetPriority</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">            <a class="code" href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a>,      \</div><div class="line">             ((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress, \</div><div class="line">                 <a class="code" href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a>) &amp; ~<a class="code" href="group__srio__v1__0.html#ga4a5e50909869ab789a272b6e1b93a2be">XSRIO_IMP_MRIR_REQ_PRIO_MASK</a>) | \</div><div class="line">                     ((Value &lt;&lt; XSRIO_IMP_MRIR_REQ_PRIO_SHIFT)&amp;  \</div><div class="line">                          <a class="code" href="group__srio__v1__0.html#ga4a5e50909869ab789a272b6e1b93a2be">XSRIO_IMP_MRIR_REQ_PRIO_MASK</a>))))</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga4a5e50909869ab789a272b6e1b93a2be"><div class="ttname"><a href="group__srio__v1__0.html#ga4a5e50909869ab789a272b6e1b93a2be">XSRIO_IMP_MRIR_REQ_PRIO_MASK</a></div><div class="ttdeci">#define XSRIO_IMP_MRIR_REQ_PRIO_MASK</div><div class="ttdoc">Request Priority Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:828</div></div>
<div class="ttc" id="group__srio__v1__0_html_gafe4d77bd8382322b677d9765101c7b6d"><div class="ttname"><a href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a></div><div class="ttdeci">#define XSRIO_IMP_MRIR_OFFSET</div><div class="ttdoc">Maintenance Request Information Register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:166</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
</div><!-- fragment -->
<p>XSrio_SetPriority sets the Priority which will be used for outgoing maintenance requests. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on. </td></tr>
    <tr><td class="paramname">Value</td><td>is the Priority value which will used for outgoing maintenance requests.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__srio__v1__0.html#ga96b78184a872c8eb94ece898fb80baef" title="XSrio_SetPriority sets the Priority which will be used for outgoing maintenance requests. ">XSrio_SetPriority(XSrio *InstancePtr, u8 Value)</a> </dd></dl>

</div>
</div>
<a id="gaa0b06583959e2e4a720790dad9af0e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0b06583959e2e4a720790dad9af0e39">&#9670;&nbsp;</a></span>XSrio_SetTID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_SetTID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>((InstancePtr)-&gt;Config.BaseAddress,      \</div><div class="line">            <a class="code" href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a>,      \</div><div class="line">              ((<a class="code" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>((InstancePtr)-&gt;Config.BaseAddress,        \</div><div class="line">                  <a class="code" href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a>) &amp; ~<a class="code" href="group__srio__v1__0.html#ga6fd471211a93073029bfcdcd7de4ddef">XSRIO_IMP_MRIR_REQ_TID_MASK</a>) | \</div><div class="line">                     ((Value &lt;&lt; XSRIO_IMP_MRIR_REQ_TID_SHIFT)&amp;  \</div><div class="line">                           <a class="code" href="group__srio__v1__0.html#ga6fd471211a93073029bfcdcd7de4ddef">XSRIO_IMP_MRIR_REQ_TID_MASK</a>))))</div><div class="ttc" id="group__srio__v1__0_html_ga88e5d3fa1470e0fef0ae45c4956f1fa3"><div class="ttname"><a href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a></div><div class="ttdeci">#define XSrio_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Macro to read register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:855</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga6fd471211a93073029bfcdcd7de4ddef"><div class="ttname"><a href="group__srio__v1__0.html#ga6fd471211a93073029bfcdcd7de4ddef">XSRIO_IMP_MRIR_REQ_TID_MASK</a></div><div class="ttdeci">#define XSRIO_IMP_MRIR_REQ_TID_MASK</div><div class="ttdoc">Request TID Mask. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:827</div></div>
<div class="ttc" id="group__srio__v1__0_html_gafe4d77bd8382322b677d9765101c7b6d"><div class="ttname"><a href="group__srio__v1__0.html#gafe4d77bd8382322b677d9765101c7b6d">XSRIO_IMP_MRIR_OFFSET</a></div><div class="ttdeci">#define XSRIO_IMP_MRIR_OFFSET</div><div class="ttdoc">Maintenance Request Information Register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:166</div></div>
<div class="ttc" id="group__srio__v1__0_html_ga7f54b6fbef6410f2c375bde9e7bf09bd"><div class="ttname"><a href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a></div><div class="ttdeci">#define XSrio_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Macro to write register. </div><div class="ttdef"><b>Definition:</b> xsrio_hw.h:874</div></div>
</div><!-- fragment -->
<p>XSrio_SetTID sets the transfer id which will be used for the next outgoing maintenance request. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on. </td></tr>
    <tr><td class="paramname">Value</td><td>is the transfer id value which of the next outgoing maintenance request.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__srio__v1__0.html#gaa0b06583959e2e4a720790dad9af0e39" title="XSrio_SetTID sets the transfer id which will be used for the next outgoing maintenance request...">XSrio_SetTID(XSrio *InstancePtr, u8 Value)</a> </dd></dl>

</div>
</div>
<a id="ga3eb2acf6b38897bb09f50f287ede671f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eb2acf6b38897bb09f50f287ede671f">&#9670;&nbsp;</a></span>XSRIO_SL_HEADER_EFID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SL_HEADER_EFID_MASK&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Extended Features ID Mask. </p>

</div>
</div>
<a id="gad8ff82d1b0be608c51ff0429e823f7a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8ff82d1b0be608c51ff0429e823f7a1">&#9670;&nbsp;</a></span>XSRIO_SL_HEADER_EFP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SL_HEADER_EFP_MASK&#160;&#160;&#160;0xFFFF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Extended Features Pointer Mask. </p>

</div>
</div>
<a id="ga78b48c1d1df27c224b1c46435a55ba6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78b48c1d1df27c224b1c46435a55ba6f">&#9670;&nbsp;</a></span>XSRIO_SL_HEADER_EFP_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SL_HEADER_EFP_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Extended Features Pointer Shift. </p>

</div>
</div>
<a id="ga4499d2f039a465f34e8f80995c11b144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4499d2f039a465f34e8f80995c11b144">&#9670;&nbsp;</a></span>XSRIO_SL_HEADER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SL_HEADER_OFFSET&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Serial Lane Block Header. </p>

</div>
</div>
<a id="ga735fded4f8506dc560fcce58190e8792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga735fded4f8506dc560fcce58190e8792">&#9670;&nbsp;</a></span>XSRIO_SLS0_CSR_DECODING_ERRORS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_DECODING_ERRORS_MASK&#160;&#160;&#160;0x00000F00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>8B/10B Decoding errors Mask </p>

</div>
</div>
<a id="ga3bed2867803ea42900f1baf44e308d56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bed2867803ea42900f1baf44e308d56">&#9670;&nbsp;</a></span>XSRIO_SLS0_CSR_LANE_NUM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_LANE_NUM_MASK&#160;&#160;&#160;0x00F00000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Lane Number Mask. </p>

</div>
</div>
<a id="gacb7c023efc6c842c7271fe4c36557b23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb7c023efc6c842c7271fe4c36557b23">&#9670;&nbsp;</a></span>XSRIO_SLS0_CSR_LANESYNC_CHAN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_LANESYNC_CHAN_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>lane_sync state change Mask </p>

</div>
</div>
<a id="gac1727fbcfcc856554646e9a8c037242b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1727fbcfcc856554646e9a8c037242b">&#9670;&nbsp;</a></span>XSRIO_SLS0_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_OFFSET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(0x10 + n*0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Serial Lane N Status 0 CSR. </p>

</div>
</div>
<a id="gab68b92bec3fa239036763f436f809a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab68b92bec3fa239036763f436f809a71">&#9670;&nbsp;</a></span>XSRIO_SLS0_CSR_PORT_NUM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_PORT_NUM_MASK&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Port Number Mask. </p>

</div>
</div>
<a id="gab4fea8f1bf3d1e64b37dc633ce497fe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4fea8f1bf3d1e64b37dc633ce497fe5">&#9670;&nbsp;</a></span>XSRIO_SLS0_CSR_RCV_INPUT_INV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_RCV_INPUT_INV_MASK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Receiver Input Inverted Mask. </p>

</div>
</div>
<a id="gaffe5ce5b2a6b694b3629774b5a5773c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffe5ce5b2a6b694b3629774b5a5773c6">&#9670;&nbsp;</a></span>XSRIO_SLS0_CSR_RCV_TRAINED_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_RCV_TRAINED_MASK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Receiver Trained Mask. </p>

</div>
</div>
<a id="ga4b41f9c91392bc40e8d375dcb7288182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b41f9c91392bc40e8d375dcb7288182">&#9670;&nbsp;</a></span>XSRIO_SLS0_CSR_RCVLANE_RDY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_RCVLANE_RDY_MASK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Receive Lane Ready Mask. </p>

</div>
</div>
<a id="ga6dd75e438c1df75651de45b0502c2b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dd75e438c1df75651de45b0502c2b29">&#9670;&nbsp;</a></span>XSRIO_SLS0_CSR_RCVLANE_SYNC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_RCVLANE_SYNC_MASK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Receive Lane Sync Mask. </p>

</div>
</div>
<a id="ga558fa123f519f32cfaacf33e2855bd6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga558fa123f519f32cfaacf33e2855bd6c">&#9670;&nbsp;</a></span>XSRIO_SLS0_CSR_RCVTRAINED_CHAN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_RCVTRAINED_CHAN_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>rcvr_train state changed Mask </p>

</div>
</div>
<a id="ga2aa0c6a858135dc0b35f7bb54f098525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2aa0c6a858135dc0b35f7bb54f098525">&#9670;&nbsp;</a></span>XSRIO_SLS0_CSR_STAT1_IMP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_STAT1_IMP_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Status 1 CSR Implemented Mask. </p>

</div>
</div>
<a id="gae8d085c3923b87d929ccdc9ad4eecda8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8d085c3923b87d929ccdc9ad4eecda8">&#9670;&nbsp;</a></span>XSRIO_SLS0_CSR_TRANSMIT_MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_TRANSMIT_MODE_MASK&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Transmitter Mode Mask. </p>

</div>
</div>
<a id="ga2690a0fa715e0615bf2be13d20a47f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2690a0fa715e0615bf2be13d20a47f52">&#9670;&nbsp;</a></span>XSRIO_SLS0_CSR_TRANSMIT_TYPE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS0_CSR_TRANSMIT_TYPE_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Transmitter Type Mask. </p>

</div>
</div>
<a id="gaff7960a844f78343ca547df971a6854b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff7960a844f78343ca547df971a6854b">&#9670;&nbsp;</a></span>XSRIO_SLS1_CSR_CPLR_TRAINED_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_CPLR_TRAINED_MASK&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Connected port lane Receiver trained Mask. </p>

</div>
</div>
<a id="ga1777189a80a15658e80d3a3844ee4c9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1777189a80a15658e80d3a3844ee4c9e">&#9670;&nbsp;</a></span>XSRIO_SLS1_CSR_CPTEDS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_CPTEDS_MASK&#160;&#160;&#160;0x000C0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Connected port transmit Emphasis Tap(-1) Status Mask. </p>

</div>
</div>
<a id="ga15956fcb93d355ff905546c5d49233f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15956fcb93d355ff905546c5d49233f4">&#9670;&nbsp;</a></span>XSRIO_SLS1_CSR_CPTEIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_CPTEIS_MASK&#160;&#160;&#160;0x00030000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Connected port transmit Emphasis Tap(+1) Status Mask. </p>

</div>
</div>
<a id="ga62f404e57a27d90f885acf532301b637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62f404e57a27d90f885acf532301b637">&#9670;&nbsp;</a></span>XSRIO_SLS1_CSR_IDLE2_INFO_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_IDLE2_INFO_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>IDLE2 Information Current Mask. </p>

</div>
</div>
<a id="ga9ed6529eb42c4a517d08cc65cc388d84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ed6529eb42c4a517d08cc65cc388d84">&#9670;&nbsp;</a></span>XSRIO_SLS1_CSR_IDLE2_REC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_IDLE2_REC_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>IDLE2 Received Mask. </p>

</div>
</div>
<a id="ga390ed21b4c733c1fdf532b2380d4c239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga390ed21b4c733c1fdf532b2380d4c239">&#9670;&nbsp;</a></span>XSRIO_SLS1_CSR_IMPDEFINED_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_IMPDEFINED_MASK&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Implementation defined Mask. </p>

</div>
</div>
<a id="ga97eaede8cdfe84de3ad7c97bdcb4a7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97eaede8cdfe84de3ad7c97bdcb4a7d8">&#9670;&nbsp;</a></span>XSRIO_SLS1_CSR_LANENUM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_LANENUM_MASK&#160;&#160;&#160;0x00F00000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Lane number within connected port. </p>

</div>
</div>
<a id="ga29e13ba12fc174bbd8fcdf20f3fe0309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29e13ba12fc174bbd8fcdf20f3fe0309">&#9670;&nbsp;</a></span>XSRIO_SLS1_CSR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_OFFSET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(0x14 + n*0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Serial Lane N Status 1 CSR. </p>

</div>
</div>
<a id="gaf12499191f757d9080763a9ac15f3b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf12499191f757d9080763a9ac15f3b0e">&#9670;&nbsp;</a></span>XSRIO_SLS1_CSR_RXPORT_WIDTH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_RXPORT_WIDTH_MASK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Receive port width Mask. </p>

</div>
</div>
<a id="ga643be9256cb17c9b9ff76e0e01069549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga643be9256cb17c9b9ff76e0e01069549">&#9670;&nbsp;</a></span>XSRIO_SLS1_CSR_SCRDSCR_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_SCRDSCR_EN_MASK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Connected port Scrambling/Descrambling Enabled Mask. </p>

</div>
</div>
<a id="gae975e444f9d169cb0ba11c0b072950ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae975e444f9d169cb0ba11c0b072950ee">&#9670;&nbsp;</a></span>XSRIO_SLS1_CSR_VALCHANGED_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SLS1_CSR_VALCHANGED_MASK&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Values Changed Mask. </p>

</div>
</div>
<a id="ga1ab414d1303bbb5d65e4a22a7361ea55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ab414d1303bbb5d65e4a22a7361ea55">&#9670;&nbsp;</a></span>XSRIO_SRC_OPS_CAR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRC_OPS_CAR_OFFSET&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Source operations CAR. </p>

</div>
</div>
<a id="gadbe14155da68eb261b8358917fbe4b28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbe14155da68eb261b8358917fbe4b28">&#9670;&nbsp;</a></span>XSRIO_SRCDST_OPS_CAR_ATOMIC_CLR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_CLR_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Atomic Clear Mask. </p>

</div>
</div>
<a id="ga8eddbe65450de7f46d151873236ab470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eddbe65450de7f46d151873236ab470">&#9670;&nbsp;</a></span>XSRIO_SRCDST_OPS_CAR_ATOMIC_CSWP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_CSWP_MASK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Atomic compare and Swap Mask. </p>

</div>
</div>
<a id="ga9e04947da2ff98cbf2f671b53b0405fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e04947da2ff98cbf2f671b53b0405fb">&#9670;&nbsp;</a></span>XSRIO_SRCDST_OPS_CAR_ATOMIC_DECR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_DECR_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Atomic Decrement Mask. </p>

</div>
</div>
<a id="gac6664e5a03ee2cd53fd940c7f45f3bbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6664e5a03ee2cd53fd940c7f45f3bbf">&#9670;&nbsp;</a></span>XSRIO_SRCDST_OPS_CAR_ATOMIC_INCR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_INCR_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Atomic Increment Mask. </p>

</div>
</div>
<a id="gabf5a63a4034d3c3814841ad90a75bfe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf5a63a4034d3c3814841ad90a75bfe4">&#9670;&nbsp;</a></span>XSRIO_SRCDST_OPS_CAR_ATOMIC_SET_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_SET_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Atomic Set Mask. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gafce174875d087f4b3cc4713a1df5446d">XSrio_IsOperationSupported()</a>.</p>

</div>
</div>
<a id="ga0264576cb706923cec5995efe3099cba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0264576cb706923cec5995efe3099cba">&#9670;&nbsp;</a></span>XSRIO_SRCDST_OPS_CAR_ATOMIC_SWP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_SWP_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Atomic Swap Mask. </p>

</div>
</div>
<a id="ga7b58f817ee4df7f2ce15b7bb8d0d9be4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b58f817ee4df7f2ce15b7bb8d0d9be4">&#9670;&nbsp;</a></span>XSRIO_SRCDST_OPS_CAR_ATOMIC_TSWP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_TSWP_MASK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Atomic test and swap Mask. </p>

</div>
</div>
<a id="gaf9a8a2832415e8c971d2041493565717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9a8a2832415e8c971d2041493565717">&#9670;&nbsp;</a></span>XSRIO_SRCDST_OPS_CAR_DATA_MSG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_DATA_MSG_MASK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Data Message Mask. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gafce174875d087f4b3cc4713a1df5446d">XSrio_IsOperationSupported()</a>.</p>

</div>
</div>
<a id="gad4b33820d42c378851f2dbdd566d49bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4b33820d42c378851f2dbdd566d49bd">&#9670;&nbsp;</a></span>XSRIO_SRCDST_OPS_CAR_DOORBELL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_DOORBELL_MASK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Doorbell Mask. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gafce174875d087f4b3cc4713a1df5446d">XSrio_IsOperationSupported()</a>.</p>

</div>
</div>
<a id="ga8737d4f9b2bbb4967c23db9f9fa6be93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8737d4f9b2bbb4967c23db9f9fa6be93">&#9670;&nbsp;</a></span>XSRIO_SRCDST_OPS_CAR_PORT_WRITE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_PORT_WRITE_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Port write operation Mask. </p>

</div>
</div>
<a id="ga22a5bbcfc74d7e895fc806b26a648a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22a5bbcfc74d7e895fc806b26a648a62">&#9670;&nbsp;</a></span>XSRIO_SRCDST_OPS_CAR_READ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_READ_MASK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Read Mask. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gafce174875d087f4b3cc4713a1df5446d">XSrio_IsOperationSupported()</a>.</p>

</div>
</div>
<a id="ga3d9cbc1037e2dd1ab3a902699e12e5a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d9cbc1037e2dd1ab3a902699e12e5a1">&#9670;&nbsp;</a></span>XSRIO_SRCDST_OPS_CAR_SWRITE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_SWRITE_MASK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Streaming Write Mask. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gafce174875d087f4b3cc4713a1df5446d">XSrio_IsOperationSupported()</a>.</p>

</div>
</div>
<a id="ga368e473b38c87a7845e43ed0b83c4bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga368e473b38c87a7845e43ed0b83c4bb4">&#9670;&nbsp;</a></span>XSRIO_SRCDST_OPS_CAR_WRITE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_WRITE_MASK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Write Mask. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gafce174875d087f4b3cc4713a1df5446d">XSrio_IsOperationSupported()</a>.</p>

</div>
</div>
<a id="ga8a3f3c7eac1bf613ee6357d54c871f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a3f3c7eac1bf613ee6357d54c871f18">&#9670;&nbsp;</a></span>XSRIO_SRCDST_OPS_CAR_WRITE_RESPONSE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SRCDST_OPS_CAR_WRITE_RESPONSE_MASK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Write with Response Mask. </p>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#gafce174875d087f4b3cc4713a1df5446d">XSrio_IsOperationSupported()</a>.</p>

</div>
</div>
<a id="ga753b8bd0407c22845baa896f669fb275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga753b8bd0407c22845baa896f669fb275">&#9670;&nbsp;</a></span>XSRIO_SWP_INFO_CAR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSRIO_SWP_INFO_CAR_OFFSET&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Switch Port Information CAR. </p>

</div>
</div>
<a id="ga7f54b6fbef6410f2c375bde9e7bf09bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f54b6fbef6410f2c375bde9e7bf09bd">&#9670;&nbsp;</a></span>XSrio_WriteReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSrio_WriteReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;Xil_Out32((BaseAddress) + (RegOffset), (Data))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio__hw_8h.html">xsrio_hw.h</a>&gt;</code></p>

<p>Macro to write register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the SRIO. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset. </td></tr>
    <tr><td class="paramname">Data</td><td>is the data to write.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void XSRIO_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data) </dd></dl>

<p class="reference">Referenced by <a class="el" href="group__srio__v1__0.html#ga9cb7fbc368f16113382c2a9b4556b601">XSrio_SetWaterMark()</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga629ad09193e674472a1daceb8c10cedb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga629ad09193e674472a1daceb8c10cedb">&#9670;&nbsp;</a></span>XSrio</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_x_srio.html">XSrio</a>  <a class="el" href="struct_x_srio.html">XSrio</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>

<p>The <a class="el" href="struct_x_srio.html" title="The XSrio driver instance data. ">XSrio</a> driver instance data. </p>
<p>An instance must be allocated for each SRIO device in use. </p>

</div>
</div>
<a id="gab27d3acd15acc91765c8f364e0424590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab27d3acd15acc91765c8f364e0424590">&#9670;&nbsp;</a></span>XSrio_Config</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_x_srio___config.html">XSrio_Config</a>  <a class="el" href="struct_x_srio___config.html">XSrio_Config</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>

<p>This typedef contains the configuration information for the device. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gae4e21d1e48b45bc2694bb9a62845d01a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4e21d1e48b45bc2694bb9a62845d01a">&#9670;&nbsp;</a></span>XSrio_CfgInitialize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XSrio_CfgInitialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_srio.html">XSrio</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_srio___config.html">XSrio_Config</a> *&#160;</td>
          <td class="paramname"><em>Config</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>EffectiveAddress</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8c.html">xsrio.c</a>&gt;</code></p>

<p>Initialize the <a class="el" href="struct_x_srio.html" title="The XSrio driver instance data. ">XSrio</a> instance provided by the caller based on the given Config structure. </p>
<p>Initialization and Control functions in <a class="el" href="xsrio_8c.html">xsrio.c</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the <a class="el" href="struct_x_srio.html" title="The XSrio driver instance data. ">XSrio</a> instance to operate on. </td></tr>
    <tr><td class="paramname">Config</td><td>is the device configuration structure containing information about a specific SRIO Device. </td></tr>
    <tr><td class="paramname">EffectiveAddress</td><td>is the Physical address of the hardware in a Virtual Memory operating system environment.It is the Base Address in a stand alone environment.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS Initialization was successful.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p class="reference">References <a class="el" href="struct_x_srio___config.html#a79e384b5dc276c5479f6c17852b5886f">XSrio_Config::BaseAddress</a>, <a class="el" href="struct_x_srio.html#a488646036c48d69dad92b9c251f6865d">XSrio::Config</a>, <a class="el" href="struct_x_srio___config.html#aeda3254dea2f5c9692b7f22ab4c16c71">XSrio_Config::DeviceId</a>, <a class="el" href="struct_x_srio.html#ace213b237a319af359f46fee4ea92b1a">XSrio::IsReady</a>, <a class="el" href="struct_x_srio.html#a142f0ed613e326b59ccee2e72b8e20cc">XSrio::PortWidth</a>, <a class="el" href="group__srio__v1__0.html#gafe2d28961f5aa630a30dc2916262d02b">XSRIO_PORT_N_CTL_CSR_OFFSET</a>, <a class="el" href="group__srio__v1__0.html#ga250610669bf930864ff1feb24457cc03">XSRIO_PORT_N_CTL_CSR_PW_MASK</a>, <a class="el" href="group__srio__v1__0.html#ga758e575a915495f7a319fd4e89eeae14">XSRIO_PORT_N_CTL_CSR_PW_SHIFT</a>, <a class="el" href="group__srio__v1__0.html#gaa9bc2b856e9b7dcb4cd5781ec1df9681">XSRIO_PORT_N_ERR_STS_CSR_OFFSET</a>, and <a class="el" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="xsrio__dma__loopback__example_8c.html#a5e53ebd8fd8149fde3e98bb3f6d434f2">XSrioDmaLoopbackExample()</a>.</p>

</div>
</div>
<a id="ga753aded6db30e1c042e7c7ee43b2a483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga753aded6db30e1c042e7c7ee43b2a483">&#9670;&nbsp;</a></span>XSrio_GetPEType()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XSrio_GetPEType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_srio.html">XSrio</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8c.html">xsrio.c</a>&gt;</code></p>

<p>XSrio_GetPEType API will check for the Processing Element type and return the type of type of Processing Element. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the <a class="el" href="struct_x_srio.html" title="The XSrio driver instance data. ">XSrio</a> instance to operate on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XSRIO_IS_MEMORY if the core is configured as a memory<ul>
<li>XSRIO_IS_PROCESSOR if the core is configured as a processor</li>
<li>XSRIO_IS_BRIDGE if the core is configured as a bridge.</li>
</ul>
</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>: None. </dd></dl>

<p class="reference">References <a class="el" href="struct_x_srio___config.html#a79e384b5dc276c5479f6c17852b5886f">XSrio_Config::BaseAddress</a>, <a class="el" href="struct_x_srio.html#a488646036c48d69dad92b9c251f6865d">XSrio::Config</a>, <a class="el" href="group__srio__v1__0.html#ga5c084f9424ee6edbc6c9c94db2dac6f8">XSRIO_IS_BRIDGE</a>, <a class="el" href="group__srio__v1__0.html#gabea6ccdc70412fa41b6d45785ff2d287">XSRIO_IS_MEMORY</a>, <a class="el" href="group__srio__v1__0.html#gada8228136dc485b32c5a1e8ea9f0c1ee">XSRIO_IS_PROCESSOR</a>, <a class="el" href="group__srio__v1__0.html#gafa5c4fef269eeda1a92245050eaef59c">XSRIO_PEF_CAR_BRIDGE_MASK</a>, <a class="el" href="group__srio__v1__0.html#ga2b13843464edf06633294d148150830d">XSRIO_PEF_CAR_MEMORY_MASK</a>, <a class="el" href="group__srio__v1__0.html#ga1570a90db90ab3215174f7e6c40afebe">XSRIO_PEF_CAR_OFFSET</a>, <a class="el" href="group__srio__v1__0.html#ga621c66a2f36ea07e5b82ba99f57f03d6">XSRIO_PEF_CAR_PROCESSOR_MASK</a>, and <a class="el" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="xsrio__dma__loopback__example_8c.html#a5e53ebd8fd8149fde3e98bb3f6d434f2">XSrioDmaLoopbackExample()</a>.</p>

</div>
</div>
<a id="gacbd49fb630e7f2d7c8533d12607ef105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbd49fb630e7f2d7c8533d12607ef105">&#9670;&nbsp;</a></span>XSrio_GetPortStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XSrio_GetPortStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_srio.html">XSrio</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8c.html">xsrio.c</a>&gt;</code></p>

<p>XSrio_GetPortStatus will check the status of the port and returns the status of the port to the user. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the <a class="el" href="struct_x_srio.html" title="The XSrio driver instance data. ">XSrio</a> instance to operate on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XSRIO_PORT_OK Port is initialized with no errors.</li>
<li>XSRIO_PORT_UNINITIALIZED Port is not initialized. No Serial Rapidio link is present.</li>
<li>XSRIO_PORT_HAS_ERRORS Port is initialized but has errors.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>: None. </dd></dl>

<p class="reference">References <a class="el" href="struct_x_srio___config.html#a79e384b5dc276c5479f6c17852b5886f">XSrio_Config::BaseAddress</a>, <a class="el" href="struct_x_srio.html#a488646036c48d69dad92b9c251f6865d">XSrio::Config</a>, <a class="el" href="group__srio__v1__0.html#ga86e8b638b0295f135b4dfea25bcefce4">XSRIO_PORT_HAS_ERRORS</a>, <a class="el" href="group__srio__v1__0.html#gaa9bc2b856e9b7dcb4cd5781ec1df9681">XSRIO_PORT_N_ERR_STS_CSR_OFFSET</a>, <a class="el" href="group__srio__v1__0.html#gae032e5dfd92bf02d69d6418fdec726ac">XSRIO_PORT_N_ERR_STS_CSR_PERR_MASK</a>, <a class="el" href="group__srio__v1__0.html#gadcf7a7ca097eec0183f276bf5c1f4404">XSRIO_PORT_N_ERR_STS_CSR_POK_MASK</a>, <a class="el" href="group__srio__v1__0.html#ga234db9291dc39e328f3ff1bebf917fa2">XSRIO_PORT_N_ERR_STS_CSR_PUINT_MASK</a>, <a class="el" href="group__srio__v1__0.html#gabc16a98ad67644dbb4dc653fafe590bb">XSRIO_PORT_OK</a>, <a class="el" href="group__srio__v1__0.html#gaf20e9fbfb23bbe3e1c9c201609a93352">XSRIO_PORT_UNINITIALIZED</a>, and <a class="el" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>.</p>

</div>
</div>
<a id="ga9eb82f808fa01a1679ed60a026a2a2c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9eb82f808fa01a1679ed60a026a2a2c7">&#9670;&nbsp;</a></span>XSrio_GetWaterMark()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XSrio_GetWaterMark </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_srio.html">XSrio</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>WaterMark0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>WaterMark1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>WaterMark2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8c.html">xsrio.c</a>&gt;</code></p>

<p>XSrio_GetWaterMark API reads the water mark values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the <a class="el" href="struct_x_srio.html" title="The XSrio driver instance data. ">XSrio</a> instance to operate on. </td></tr>
    <tr><td class="paramname">WaterMark0</td><td>is a pointer to a variable where the driver will pass back the water mark 0 value. </td></tr>
    <tr><td class="paramname">WaterMark1</td><td>is a pointer to a variable where the driver will pass back the water mark 1 value. </td></tr>
    <tr><td class="paramname">WaterMark2</td><td>is a pointer to a variable where the driver will pass back the water mark 2 value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>: None. </dd></dl>

<p class="reference">References <a class="el" href="struct_x_srio___config.html#a79e384b5dc276c5479f6c17852b5886f">XSrio_Config::BaseAddress</a>, <a class="el" href="struct_x_srio.html#a488646036c48d69dad92b9c251f6865d">XSrio::Config</a>, <a class="el" href="group__srio__v1__0.html#gaed9939e0409d3c884a5d6040818f30f5">XSRIO_IMP_WCSR_OFFSET</a>, <a class="el" href="group__srio__v1__0.html#ga614ee4a2172a0c12d709b002a20fbeef">XSRIO_IMP_WCSR_WM0_MASK</a>, <a class="el" href="group__srio__v1__0.html#ga06ccd785f2726efe3a060c0a914c66cd">XSRIO_IMP_WCSR_WM1_MASK</a>, <a class="el" href="group__srio__v1__0.html#ga00a76a62641f17c8c9e4d76f2b1e6168">XSRIO_IMP_WCSR_WM1_SHIFT</a>, <a class="el" href="group__srio__v1__0.html#ga53adbebbf16c0da5ca8d90167e9b9c57">XSRIO_IMP_WCSR_WM2_MASK</a>, <a class="el" href="group__srio__v1__0.html#ga238f24ec2ccd7043d83fbd04edcad4bc">XSRIO_IMP_WCSR_WM2_SHIFT</a>, and <a class="el" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>.</p>

</div>
</div>
<a id="gafce174875d087f4b3cc4713a1df5446d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafce174875d087f4b3cc4713a1df5446d">&#9670;&nbsp;</a></span>XSrio_IsOperationSupported()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XSrio_IsOperationSupported </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_srio.html">XSrio</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Operation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Direction</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8c.html">xsrio.c</a>&gt;</code></p>

<p>XSrio_IsOperationSupported tells whether the operation is supported by the SRIO Gen2 core or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on. </td></tr>
    <tr><td class="paramname">Operation</td><td>type is the operation type of the SRIO Packet </td></tr>
    <tr><td class="paramname">Direction</td><td>type</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if the operation is supported by the core.<ul>
<li>XST_FAILURE if the operation is not supported by the core.</li>
</ul>
</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p class="reference">References <a class="el" href="group__srio__v1__0.html#ga30c7873d0765851288036067362c5b7e">XSRIO_DIR_TX</a>, <a class="el" href="group__srio__v1__0.html#gac0c9b8d9ebb9191a8314f93225bd59a8">XSRIO_OP_MODE_ATOMIC</a>, <a class="el" href="group__srio__v1__0.html#ga01882d64861c721fafb08cc63dc7e589">XSRIO_OP_MODE_DATA_MESSAGE</a>, <a class="el" href="group__srio__v1__0.html#ga246f138414b507e094ebbfb196350805">XSRIO_OP_MODE_DOORBELL</a>, <a class="el" href="group__srio__v1__0.html#gafadc09b23898c51bba7c5167f439000d">XSRIO_OP_MODE_NREAD</a>, <a class="el" href="group__srio__v1__0.html#ga5bcffc7047fbbb505c256fa15062ec9e">XSRIO_OP_MODE_NWRITE</a>, <a class="el" href="group__srio__v1__0.html#gab4e13bb3d8eeb614bdc2f655cbc4ba16">XSRIO_OP_MODE_NWRITE_R</a>, <a class="el" href="group__srio__v1__0.html#ga17ddc9d36a51e2a63e6b7e8b1d6ca204">XSRIO_OP_MODE_SWRITE</a>, <a class="el" href="group__srio__v1__0.html#gae7326b439df172403f28fcc0fa38e992">XSrio_ReadDstOps</a>, <a class="el" href="group__srio__v1__0.html#gada1a2bfecf3f5afca7be3d94df46290a">XSrio_ReadSrcOps</a>, <a class="el" href="group__srio__v1__0.html#gabf5a63a4034d3c3814841ad90a75bfe4">XSRIO_SRCDST_OPS_CAR_ATOMIC_SET_MASK</a>, <a class="el" href="group__srio__v1__0.html#gaf9a8a2832415e8c971d2041493565717">XSRIO_SRCDST_OPS_CAR_DATA_MSG_MASK</a>, <a class="el" href="group__srio__v1__0.html#gad4b33820d42c378851f2dbdd566d49bd">XSRIO_SRCDST_OPS_CAR_DOORBELL_MASK</a>, <a class="el" href="group__srio__v1__0.html#ga22a5bbcfc74d7e895fc806b26a648a62">XSRIO_SRCDST_OPS_CAR_READ_MASK</a>, <a class="el" href="group__srio__v1__0.html#ga3d9cbc1037e2dd1ab3a902699e12e5a1">XSRIO_SRCDST_OPS_CAR_SWRITE_MASK</a>, <a class="el" href="group__srio__v1__0.html#ga368e473b38c87a7845e43ed0b83c4bb4">XSRIO_SRCDST_OPS_CAR_WRITE_MASK</a>, and <a class="el" href="group__srio__v1__0.html#ga8a3f3c7eac1bf613ee6357d54c871f18">XSRIO_SRCDST_OPS_CAR_WRITE_RESPONSE_MASK</a>.</p>

</div>
</div>
<a id="ga76df4ab1f25c693e6a16050b31756c3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76df4ab1f25c693e6a16050b31756c3d">&#9670;&nbsp;</a></span>XSrio_LookupConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_srio___config.html">XSrio_Config</a> * XSrio_LookupConfig </td>
          <td>(</td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>DeviceId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8h.html">xsrio.h</a>&gt;</code></p>

<p>Looks up the device configuration based on the unique device ID. </p>
<p>The table XSrio_ConfigTable contains the configuration info for each device in the system.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DeviceId</td><td>is the unique device ID of the device to lookup for</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The configuration structure for the device. If the device ID is not found,a NULL pointer is returned.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p class="reference">Referenced by <a class="el" href="xsrio__dma__loopback__example_8c.html#a5e53ebd8fd8149fde3e98bb3f6d434f2">XSrioDmaLoopbackExample()</a>.</p>

</div>
</div>
<a id="ga9cb7fbc368f16113382c2a9b4556b601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cb7fbc368f16113382c2a9b4556b601">&#9670;&nbsp;</a></span>XSrio_SetWaterMark()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XSrio_SetWaterMark </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_srio.html">XSrio</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>WaterMark0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>WaterMark1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>WaterMark2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="xsrio_8c.html">xsrio.c</a>&gt;</code></p>

<p>XSrio_SetWaterMark Configures the watermark to transfer a priority packet. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the SRIO Gen2 instance to be worked on. </td></tr>
    <tr><td class="paramname">WaterMark0</td><td>is the water mark value to transfer a priority 0 packet. </td></tr>
    <tr><td class="paramname">WaterMark1</td><td>is the water mark value to transfer a priority 1 packet. </td></tr>
    <tr><td class="paramname">WaterMark2</td><td>is the water mark value to transfer a priority 2 packet.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p class="reference">References <a class="el" href="struct_x_srio___config.html#a79e384b5dc276c5479f6c17852b5886f">XSrio_Config::BaseAddress</a>, <a class="el" href="struct_x_srio.html#a488646036c48d69dad92b9c251f6865d">XSrio::Config</a>, <a class="el" href="group__srio__v1__0.html#gaed9939e0409d3c884a5d6040818f30f5">XSRIO_IMP_WCSR_OFFSET</a>, <a class="el" href="group__srio__v1__0.html#ga614ee4a2172a0c12d709b002a20fbeef">XSRIO_IMP_WCSR_WM0_MASK</a>, <a class="el" href="group__srio__v1__0.html#ga06ccd785f2726efe3a060c0a914c66cd">XSRIO_IMP_WCSR_WM1_MASK</a>, <a class="el" href="group__srio__v1__0.html#ga00a76a62641f17c8c9e4d76f2b1e6168">XSRIO_IMP_WCSR_WM1_SHIFT</a>, <a class="el" href="group__srio__v1__0.html#ga53adbebbf16c0da5ca8d90167e9b9c57">XSRIO_IMP_WCSR_WM2_MASK</a>, <a class="el" href="group__srio__v1__0.html#ga238f24ec2ccd7043d83fbd04edcad4bc">XSRIO_IMP_WCSR_WM2_SHIFT</a>, <a class="el" href="group__srio__v1__0.html#ga88e5d3fa1470e0fef0ae45c4956f1fa3">XSrio_ReadReg</a>, and <a class="el" href="group__srio__v1__0.html#ga7f54b6fbef6410f2c375bde9e7bf09bd">XSrio_WriteReg</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
