// Seed: 4284925555
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
  assign id_3 = id_5;
endmodule
module module_1 (
    output tri   id_0
    , id_11,
    input  wand  id_1,
    output uwire id_2,
    input  uwire id_3,
    input  tri1  id_4,
    input  wor   id_5,
    output tri0  id_6,
    input  wire  id_7,
    input  uwire id_8,
    output uwire id_9
);
  wand id_12 = 1;
  assign id_11 = 1;
  assign id_0  = id_4;
  xor primCall (id_9, id_7, id_11, id_1);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
