Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Nov  3 17:07:37 2025
| Host         : LAPTOP-7VM7RQ1O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              96 |           39 |
| No           | No                    | Yes                    |              31 |           10 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |               5 |            2 |
| Yes          | Yes                   | No                     |             220 |           55 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                              Enable Signal                              |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                          | Vending_Actual/next_credit                                              | Sync_Rst/Q[0]                                            |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                          | Display_Driver/clk_div[16]_i_1_n_0                                      |                                                          |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                          |                                                                         | Display_Driver/clk_div[16]_i_1_n_0                       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | processing_chain[5].Debouncer_vend/counter0_inferred__0/i__carry__0_n_1 | processing_chain[5].Debouncer_vend/counter[0]_i_1__4_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                          | processing_chain[6].Debouncer_vend/counter0_inferred__0/i__carry__0_n_1 | processing_chain[6].Debouncer_vend/counter[0]_i_1__3_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                          | processing_chain[7].Debouncer_vend/counter0_inferred__0/i__carry__0_n_1 | processing_chain[7].Debouncer_vend/counter[0]_i_1__2_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                          | processing_chain[0].Debouncer_vend/counter0_inferred__0/i__carry__0_n_1 | processing_chain[0].Debouncer_vend/counter[0]_i_1__9_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                          | processing_chain[3].Debouncer_vend/counter0_inferred__0/i__carry__0_n_1 | processing_chain[3].Debouncer_vend/counter[0]_i_1__6_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                          | processing_chain[4].Debouncer_vend/counter0_inferred__0/i__carry__0_n_1 | processing_chain[4].Debouncer_vend/counter[0]_i_1__5_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                          | Debouncer_Dlr/counter0_inferred__0/i__carry__0_n_1                      | Debouncer_Dlr/counter[0]_i_1__0_n_0                      |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                          | Debouncer_Qtr/counter0_inferred__0/i__carry__0_n_1                      | Debouncer_Qtr/counter[0]_i_1_n_0                         |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                          | Debouncer_Ref/counter0_inferred__0/i__carry__0_n_1                      | Debouncer_Ref/counter[0]_i_1__1_n_0                      |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                          | processing_chain[1].Debouncer_vend/counter0_inferred__0/i__carry__0_n_1 | processing_chain[1].Debouncer_vend/counter[0]_i_1__8_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                          | processing_chain[2].Debouncer_vend/counter0_inferred__0/i__carry__0_n_1 | processing_chain[2].Debouncer_vend/counter[0]_i_1__7_n_0 |                5 |             20 |         4.00 |
|  Vending_Actual/display_reg[27]_i_2_n_0 |                                                                         |                                                          |                8 |             25 |         3.12 |
|  clk_IBUF_BUFG                          |                                                                         | Sync_Rst/Q[0]                                            |               10 |             31 |         3.10 |
|  clk_IBUF_BUFG                          |                                                                         |                                                          |               31 |             71 |         2.29 |
+-----------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+


