0.7
2020.2
Nov 18 2020
09:47:47
D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype/Prototype/Prototype.sim/sim_1/synth/func/xsim/tb_POKEY_Top_func_synth.v,1727643678,verilog,,D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype/Prototype/Prototype.srcs/sim_1/new/tb_POKEY_Top.v,,AUDCTL_reg;IO_core;IRQ_core;KEY_core;POKEY_Top;POT_core;SER_core;SKCTLS_reg;SKSTAT_reg;aud_control;aud_control_1;aud_control_hp;aud_control_hp_0;cell15;cell15_10;cell15_11;cell15_12;cell15_13;cell15_14;cell15_15;cell15_16;cell16;cell17;cell17_17;cell17_2;cell17_3;cell17_4;cell17_5;cell17_6;cell17_7;cell17_8;cell17_9;cell20;cell20_39;cell20_42;cell20_46;cell20_50;cell20_54;cell20_58;cell20_62;cell23;cell23_19;cell23_20;cell23_21;cell23_22;cell23_23;cell23_24;cell23_25;cell24;cell24_37;cell24_38;cell24_40;cell24_41;cell24_43;cell24_44;cell24_45;cell24_47;cell24_48;cell24_51;cell24_52;cell24_53;cell24_55;cell24_56;cell24_59;cell24_60;cell24_61;cell24_63;cell24_64;cell24option1;cell24option1_49;cell24option1_57;cell24option1_65;cell25;cell2p;cell2p_18;cell2p_26;cell2p_27;cell2p_68;cell2p_70;cell2pr;cell2r;cell2r_66;cell2r_67;cell2r_69;cell2r_71;cell3;cell3_33;cell3_35;cell4;cell4_28;cell4_29;cell4_30;cell4_31;cell4_32;cell6;cell6_34;cell6_36;clk_wiz_0;clk_wiz_0_clk_wiz;clock_gen_core;freq_control;glbl;poly_core,,,../../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype/Prototype/Prototype.srcs/sim_1/new/tb_POKEY_Top.v,1727626746,verilog,,,,tb_POKEY_Top,,,../../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
