Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date             : Tue Mar 15 16:05:01 2022
| Host             : YMLap running 64-bit major release  (build 9200)
| Command          : report_power -file Main_power_routed.rpt -pb Main_power_summary_routed.pb -rpx Main_power_routed.rpx
| Design           : Main
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.183        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.110        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 11.6         |
| Max Ambient (C)          | 82.9         |
| Junction Temperature (C) | 24.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |       12 |       --- |             --- |
| Slice Logic    |     0.001 |     4540 |       --- |             --- |
|   LUT as Logic |    <0.001 |     2482 |     20800 |           11.93 |
|   CARRY4       |    <0.001 |      438 |      8150 |            5.37 |
|   Register     |    <0.001 |     1064 |     41600 |            2.56 |
|   F7/F8 Muxes  |    <0.001 |       60 |     32600 |            0.18 |
|   Others       |     0.000 |      183 |       --- |             --- |
| Signals        |     0.002 |     4007 |       --- |             --- |
| Block RAM      |     0.006 |     47.5 |        50 |           95.00 |
| MMCM           |     0.093 |        1 |         5 |           20.00 |
| DSPs           |    <0.001 |        2 |        90 |            2.22 |
| I/O            |     0.007 |       94 |       106 |           88.68 |
| Static Power   |     0.073 |          |           |                 |
| Total          |     0.183 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.020 |       0.010 |      0.010 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.064 |       0.052 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 22.0                     |
| ThetaJA (C/W)         | 11.6                     |
| Airflow (LFM)         | 250                      |
| Heat Sink             | none                     |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------+----------------------------------+-----------------+
| Clock                   | Domain                           | Constraint (ns) |
+-------------------------+----------------------------------+-----------------+
| CLK_12_SysClkWizard     | Clock/inst/CLK_12_SysClkWizard   |            83.3 |
| CLK_12_SysClkWizard_1   | Clock/inst/CLK_12_SysClkWizard   |            83.3 |
| CLK_24_SysClkWizard     | Clock/inst/CLK_24_SysClkWizard   |            41.7 |
| CLK_24_SysClkWizard_1   | Clock/inst/CLK_24_SysClkWizard   |            41.7 |
| CLK_6_SysClkWizard      | Clock/inst/CLK_6_SysClkWizard    |           166.7 |
| CLK_6_SysClkWizard_1    | Clock/inst/CLK_6_SysClkWizard    |           166.7 |
| clkfbout_SysClkWizard   | Clock/inst/clkfbout_SysClkWizard |            83.3 |
| clkfbout_SysClkWizard_1 | Clock/inst/clkfbout_SysClkWizard |            83.3 |
| sys_clk_pin             | sysclk                           |            83.3 |
| sysclk                  | sysclk                           |            83.3 |
+-------------------------+----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------+-----------+
| Name     | Power (W) |
+----------+-----------+
| Main     |     0.110 |
|   ALU    |     0.001 |
|   Clock  |     0.093 |
|     inst |     0.093 |
|   GP_Bus |     0.001 |
|   PM     |     0.007 |
|     PM   |     0.007 |
|       U0 |     0.007 |
+----------+-----------+


