// Seed: 1666771854
`timescale 1 ps / 1ps
module module_0 #(
    parameter id_2 = 32'd81
) (
    output id_1,
    input _id_2,
    output id_3,
    input logic id_4,
    output id_5,
    output logic id_6,
    input id_7,
    output logic id_8
    , id_9,
    output logic id_10
);
  logic id_11;
  assign id_2 = 1,
      id_6 = 1'd0,
      id_8 = 1,
      id_1 = id_7,
      id_9 = id_10,
      id_6 = id_4 ? id_10 : id_5,
      id_5 = id_1,
      id_3 = id_6;
  assign id_3[1'b0] = id_7[id_2] ? 1 : 1;
endmodule
