$date
	Sat Nov 29 20:14:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_encoder $end
$var wire 3 ! b [2:0] $end
$var reg 8 " a [7:0] $end
$scope module E1 $end
$var wire 8 # x [7:0] $end
$var wire 3 $ y [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#10
b101 !
b101 $
b100100 "
b100100 #
#20
b111 !
b111 $
b10000001 "
b10000001 #
#30
b11 !
b11 $
b1001 "
b1001 #
#40
b110 !
b110 $
b1100011 "
b1100011 #
#50
b11 !
b11 $
b1101 "
b1101 #
#60
b111 !
b111 $
b10001101 "
b10001101 #
#70
