# compile vhdl design source files
vhdl xil_defaultlib  \
"FPGA_block_design_wrapper_func_synth.vhd" \

# Do not sort compile order
nosort
