--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml lab2_design_top.twx lab2_design_top.ncd -o
lab2_design_top.twr lab2_design_top.pcf -ucf lab2_design_top.ucf

Design file:              lab2_design_top.ncd
Physical constraint file: lab2_design_top.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock_pin = PERIOD TIMEGRP "clock_pin" 40 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point make_ClockDivider/internalClk (SLICE_X12Y33.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     23.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_ClockDivider/counter (FF)
  Destination:          make_ClockDivider/internalClk (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.399ns (Levels of Logic = 0)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clock_pin_BUFGP rising at 0.000ns
  Destination Clock:    clock_pin_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_ClockDivider/counter to make_ClockDivider/internalClk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.525   make_ClockDivider/counter
                                                       make_ClockDivider/counter
    SLICE_X12Y33.CE      net (fanout=2)        0.561   make_ClockDivider/counter
    SLICE_X12Y33.CLK     Tceck                 0.313   make_ClockDivider/internalClk
                                                       make_ClockDivider/internalClk
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (0.838ns logic, 0.561ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point make_ClockDivider/counter (SLICE_X16Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     23.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_ClockDivider/counter (FF)
  Destination:          make_ClockDivider/counter (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.018ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_pin_BUFGP rising at 0.000ns
  Destination Clock:    clock_pin_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_ClockDivider/counter to make_ClockDivider/counter
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.525   make_ClockDivider/counter
                                                       make_ClockDivider/counter
    SLICE_X16Y33.A6      net (fanout=2)        0.154   make_ClockDivider/counter
    SLICE_X16Y33.CLK     Tas                   0.339   make_ClockDivider/counter
                                                       make_ClockDivider/counter_INV_4_o1_INV_0
                                                       make_ClockDivider/counter
    -------------------------------------------------  ---------------------------
    Total                                      1.018ns (0.864ns logic, 0.154ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Paths for end point make_ClockDivider/internalClk (SLICE_X12Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     23.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_ClockDivider/internalClk (FF)
  Destination:          make_ClockDivider/internalClk (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.016ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_pin_BUFGP rising at 0.000ns
  Destination Clock:    clock_pin_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_ClockDivider/internalClk to make_ClockDivider/internalClk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   make_ClockDivider/internalClk
                                                       make_ClockDivider/internalClk
    SLICE_X12Y33.A6      net (fanout=2)        0.152   make_ClockDivider/internalClk
    SLICE_X12Y33.CLK     Tas                   0.339   make_ClockDivider/internalClk
                                                       make_ClockDivider/internalClk_INV_3_o1_INV_0
                                                       make_ClockDivider/internalClk
    -------------------------------------------------  ---------------------------
    Total                                      1.016ns (0.864ns logic, 0.152ns route)
                                                       (85.0% logic, 15.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_pin = PERIOD TIMEGRP "clock_pin" 40 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point make_ClockDivider/internalClk (SLICE_X12Y33.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make_ClockDivider/counter (FF)
  Destination:          make_ClockDivider/internalClk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         clock_pin_BUFGP rising at 25.000ns
  Destination Clock:    clock_pin_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make_ClockDivider/counter to make_ClockDivider/internalClk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.234   make_ClockDivider/counter
                                                       make_ClockDivider/counter
    SLICE_X12Y33.CE      net (fanout=2)        0.240   make_ClockDivider/counter
    SLICE_X12Y33.CLK     Tckce       (-Th)     0.092   make_ClockDivider/internalClk
                                                       make_ClockDivider/internalClk
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.142ns logic, 0.240ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point make_ClockDivider/internalClk (SLICE_X12Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make_ClockDivider/internalClk (FF)
  Destination:          make_ClockDivider/internalClk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_pin_BUFGP rising at 25.000ns
  Destination Clock:    clock_pin_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make_ClockDivider/internalClk to make_ClockDivider/internalClk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.234   make_ClockDivider/internalClk
                                                       make_ClockDivider/internalClk
    SLICE_X12Y33.A6      net (fanout=2)        0.023   make_ClockDivider/internalClk
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.197   make_ClockDivider/internalClk
                                                       make_ClockDivider/internalClk_INV_3_o1_INV_0
                                                       make_ClockDivider/internalClk
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.431ns logic, 0.023ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point make_ClockDivider/counter (SLICE_X16Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make_ClockDivider/counter (FF)
  Destination:          make_ClockDivider/counter (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_pin_BUFGP rising at 25.000ns
  Destination Clock:    clock_pin_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make_ClockDivider/counter to make_ClockDivider/counter
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.234   make_ClockDivider/counter
                                                       make_ClockDivider/counter
    SLICE_X16Y33.A6      net (fanout=2)        0.025   make_ClockDivider/counter
    SLICE_X16Y33.CLK     Tah         (-Th)    -0.197   make_ClockDivider/counter
                                                       make_ClockDivider/counter_INV_4_o1_INV_0
                                                       make_ClockDivider/counter
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.431ns logic, 0.025ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_pin = PERIOD TIMEGRP "clock_pin" 40 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock_pin_BUFGP/BUFG/I0
  Logical resource: clock_pin_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clock_pin_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: make_ClockDivider/internalClk/CLK
  Logical resource: make_ClockDivider/internalClk/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clock_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: make_ClockDivider/counter/CLK
  Logical resource: make_ClockDivider/counter/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clock_pin_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_pin      |    1.452|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3 paths, 0 nets, and 6 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 07 19:15:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 277 MB



